//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// DAG Instruction Selector for the SPU target
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Opcodes are emitted as 2 bytes, TARGET_OPCODE handles this.
  #define TARGET_OPCODE(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*61 cases */, 54|128,101/*12982*/,  TARGET_OPCODE(ISD::OR),// ->12987
/*5*/       OPC_Scope, 39|128,30/*3879*/, /*->3887*/ // 14 children in Scope
/*8*/         OPC_MoveChild, 0,
/*10*/        OPC_SwitchOpcode /*2 cases */, 31|128,27/*3487*/,  TARGET_OPCODE(ISD::AND),// ->3502
/*15*/          OPC_Scope, 116|128,1/*244*/, /*->262*/ // 21 children in Scope
/*18*/            OPC_RecordChild0, // #0 = $rA
/*19*/            OPC_RecordChild1, // #1 = $rB
/*20*/            OPC_MoveParent,
/*21*/            OPC_MoveChild, 1,
/*23*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*26*/            OPC_MoveChild, 0,
/*28*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*31*/            OPC_MoveChild, 0,
/*33*/            OPC_Scope, 101, /*->136*/ // 3 children in Scope
/*35*/              OPC_CheckSame, 0,
/*37*/              OPC_MoveParent,
/*38*/              OPC_MoveChild, 1,
/*40*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*51*/              OPC_MoveParent,
/*52*/              OPC_MoveParent,
/*53*/              OPC_MoveChild, 1,
/*55*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*58*/              OPC_MoveChild, 0,
/*60*/              OPC_CheckSame, 1,
/*62*/              OPC_MoveParent,
/*63*/              OPC_MoveChild, 1,
/*65*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76*/              OPC_MoveParent,
/*77*/              OPC_MoveParent,
/*78*/              OPC_MoveParent,
/*79*/              OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->91
/*82*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rA, GPRC:i128:$rB), (and:i128 (xor:i128 GPRC:i128:$rA, -1:i128), (xor:i128 GPRC:i128:$rB, -1:i128))) - Complexity = 25
                      // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                    /*SwitchType*/ 9,  MVT::i64,// ->102
/*93*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rA, R64C:i64:$rB), (and:i64 (xor:i64 R64C:i64:$rA, -1:i64), (xor:i64 R64C:i64:$rB, -1:i64))) - Complexity = 25
                      // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                    /*SwitchType*/ 9,  MVT::i32,// ->113
/*104*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rA, R32C:i32:$rB), (and:i32 (xor:i32 R32C:i32:$rA, -1:i32), (xor:i32 R32C:i32:$rB, -1:i32))) - Complexity = 25
                      // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                    /*SwitchType*/ 9,  MVT::i16,// ->124
/*115*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rA, R16C:i16:$rB), (and:i16 (xor:i16 R16C:i16:$rA, -1:i16), (xor:i16 R16C:i16:$rB, -1:i16))) - Complexity = 25
                      // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                    /*SwitchType*/ 9,  MVT::i8,// ->135
/*126*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rA, R8C:i8:$rB), (and:i8 (xor:i8 R8C:i8:$rA, -1:i8), (xor:i8 R8C:i8:$rB, -1:i8))) - Complexity = 25
                      // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                    0, // EndSwitchType
/*136*/           /*Scope*/ 68, /*->205*/
/*137*/             OPC_CheckSame, 1,
/*139*/             OPC_MoveParent,
/*140*/             OPC_MoveChild, 1,
/*142*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*153*/             OPC_MoveParent,
/*154*/             OPC_MoveParent,
/*155*/             OPC_MoveChild, 1,
/*157*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*160*/             OPC_MoveChild, 0,
/*162*/             OPC_CheckSame, 0,
/*164*/             OPC_MoveParent,
/*165*/             OPC_MoveChild, 1,
/*167*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*178*/             OPC_MoveParent,
/*179*/             OPC_MoveParent,
/*180*/             OPC_MoveParent,
/*181*/             OPC_CheckType, MVT::i128,
/*183*/             OPC_Scope, 9, /*->194*/ // 2 children in Scope
/*185*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rA, GPRC:i128:$rB), (and:i128 (xor:i128 GPRC:i128:$rB, -1:i128), (xor:i128 GPRC:i128:$rA, -1:i128))) - Complexity = 25
                      // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*194*/             /*Scope*/ 9, /*->204*/
/*195*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rA), (and:i128 (xor:i128 GPRC:i128:$rA, -1:i128), (xor:i128 GPRC:i128:$rB, -1:i128))) - Complexity = 25
                      // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*204*/             0, /*End of Scope*/
/*205*/           /*Scope*/ 55, /*->261*/
/*206*/             OPC_CheckSame, 0,
/*208*/             OPC_MoveParent,
/*209*/             OPC_MoveChild, 1,
/*211*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*222*/             OPC_MoveParent,
/*223*/             OPC_MoveParent,
/*224*/             OPC_MoveChild, 1,
/*226*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*229*/             OPC_MoveChild, 0,
/*231*/             OPC_CheckSame, 1,
/*233*/             OPC_MoveParent,
/*234*/             OPC_MoveChild, 1,
/*236*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*247*/             OPC_MoveParent,
/*248*/             OPC_MoveParent,
/*249*/             OPC_MoveParent,
/*250*/             OPC_CheckType, MVT::i128,
/*252*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rA), (and:i128 (xor:i128 GPRC:i128:$rB, -1:i128), (xor:i128 GPRC:i128:$rA, -1:i128))) - Complexity = 25
                    // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*261*/           0, /*End of Scope*/
/*262*/         /*Scope*/ 0|128,1/*128*/, /*->392*/
/*264*/           OPC_MoveChild, 0,
/*266*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*269*/           OPC_RecordChild0, // #0 = $rA
/*270*/           OPC_MoveChild, 1,
/*272*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*283*/           OPC_MoveParent,
/*284*/           OPC_MoveParent,
/*285*/           OPC_MoveChild, 1,
/*287*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*290*/           OPC_RecordChild0, // #1 = $rB
/*291*/           OPC_MoveChild, 1,
/*293*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*304*/           OPC_MoveParent,
/*305*/           OPC_MoveParent,
/*306*/           OPC_MoveParent,
/*307*/           OPC_MoveChild, 1,
/*309*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*312*/           OPC_MoveChild, 0,
/*314*/           OPC_Scope, 20, /*->336*/ // 3 children in Scope
/*316*/             OPC_CheckSame, 0,
/*318*/             OPC_MoveParent,
/*319*/             OPC_MoveChild, 1,
/*321*/             OPC_CheckSame, 1,
/*323*/             OPC_MoveParent,
/*324*/             OPC_MoveParent,
/*325*/             OPC_CheckType, MVT::i128,
/*327*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rA, -1:i128), (xor:i128 GPRC:i128:$rB, -1:i128)), (and:i128 GPRC:i128:$rA, GPRC:i128:$rB)) - Complexity = 25
                    // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*336*/           /*Scope*/ 33, /*->370*/
/*337*/             OPC_CheckSame, 1,
/*339*/             OPC_MoveParent,
/*340*/             OPC_MoveChild, 1,
/*342*/             OPC_CheckSame, 0,
/*344*/             OPC_MoveParent,
/*345*/             OPC_MoveParent,
/*346*/             OPC_CheckType, MVT::i128,
/*348*/             OPC_Scope, 9, /*->359*/ // 2 children in Scope
/*350*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rA, -1:i128), (xor:i128 GPRC:i128:$rB, -1:i128)), (and:i128 GPRC:i128:$rB, GPRC:i128:$rA)) - Complexity = 25
                      // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*359*/             /*Scope*/ 9, /*->369*/
/*360*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rB, -1:i128), (xor:i128 GPRC:i128:$rA, -1:i128)), (and:i128 GPRC:i128:$rA, GPRC:i128:$rB)) - Complexity = 25
                      // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*369*/             0, /*End of Scope*/
/*370*/           /*Scope*/ 20, /*->391*/
/*371*/             OPC_CheckSame, 0,
/*373*/             OPC_MoveParent,
/*374*/             OPC_MoveChild, 1,
/*376*/             OPC_CheckSame, 1,
/*378*/             OPC_MoveParent,
/*379*/             OPC_MoveParent,
/*380*/             OPC_CheckType, MVT::i128,
/*382*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rB, -1:i128), (xor:i128 GPRC:i128:$rA, -1:i128)), (and:i128 GPRC:i128:$rB, GPRC:i128:$rA)) - Complexity = 25
                    // Dst: (EQVr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*391*/           0, /*End of Scope*/
/*392*/         /*Scope*/ 14|128,1/*142*/, /*->536*/
/*394*/           OPC_RecordChild0, // #0 = $rA
/*395*/           OPC_RecordChild1, // #1 = $rB
/*396*/           OPC_MoveParent,
/*397*/           OPC_MoveChild, 1,
/*399*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*402*/           OPC_MoveChild, 0,
/*404*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*407*/           OPC_MoveChild, 0,
/*409*/           OPC_Scope, 68, /*->479*/ // 2 children in Scope
/*411*/             OPC_CheckSame, 1,
/*413*/             OPC_MoveParent,
/*414*/             OPC_MoveChild, 1,
/*416*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*427*/             OPC_MoveParent,
/*428*/             OPC_MoveParent,
/*429*/             OPC_MoveChild, 1,
/*431*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*434*/             OPC_MoveChild, 0,
/*436*/             OPC_CheckSame, 0,
/*438*/             OPC_MoveParent,
/*439*/             OPC_MoveChild, 1,
/*441*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*452*/             OPC_MoveParent,
/*453*/             OPC_MoveParent,
/*454*/             OPC_MoveParent,
/*455*/             OPC_CheckType, MVT::i64,
/*457*/             OPC_Scope, 9, /*->468*/ // 2 children in Scope
/*459*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rA, R64C:i64:$rB), (and:i64 (xor:i64 R64C:i64:$rB, -1:i64), (xor:i64 R64C:i64:$rA, -1:i64))) - Complexity = 25
                      // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*468*/             /*Scope*/ 9, /*->478*/
/*469*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rA), (and:i64 (xor:i64 R64C:i64:$rA, -1:i64), (xor:i64 R64C:i64:$rB, -1:i64))) - Complexity = 25
                      // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*478*/             0, /*End of Scope*/
/*479*/           /*Scope*/ 55, /*->535*/
/*480*/             OPC_CheckSame, 0,
/*482*/             OPC_MoveParent,
/*483*/             OPC_MoveChild, 1,
/*485*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*496*/             OPC_MoveParent,
/*497*/             OPC_MoveParent,
/*498*/             OPC_MoveChild, 1,
/*500*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*503*/             OPC_MoveChild, 0,
/*505*/             OPC_CheckSame, 1,
/*507*/             OPC_MoveParent,
/*508*/             OPC_MoveChild, 1,
/*510*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*521*/             OPC_MoveParent,
/*522*/             OPC_MoveParent,
/*523*/             OPC_MoveParent,
/*524*/             OPC_CheckType, MVT::i64,
/*526*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rA), (and:i64 (xor:i64 R64C:i64:$rB, -1:i64), (xor:i64 R64C:i64:$rA, -1:i64))) - Complexity = 25
                    // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*535*/           0, /*End of Scope*/
/*536*/         /*Scope*/ 0|128,1/*128*/, /*->666*/
/*538*/           OPC_MoveChild, 0,
/*540*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*543*/           OPC_RecordChild0, // #0 = $rA
/*544*/           OPC_MoveChild, 1,
/*546*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*557*/           OPC_MoveParent,
/*558*/           OPC_MoveParent,
/*559*/           OPC_MoveChild, 1,
/*561*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*564*/           OPC_RecordChild0, // #1 = $rB
/*565*/           OPC_MoveChild, 1,
/*567*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*578*/           OPC_MoveParent,
/*579*/           OPC_MoveParent,
/*580*/           OPC_MoveParent,
/*581*/           OPC_MoveChild, 1,
/*583*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*586*/           OPC_MoveChild, 0,
/*588*/           OPC_Scope, 20, /*->610*/ // 3 children in Scope
/*590*/             OPC_CheckSame, 0,
/*592*/             OPC_MoveParent,
/*593*/             OPC_MoveChild, 1,
/*595*/             OPC_CheckSame, 1,
/*597*/             OPC_MoveParent,
/*598*/             OPC_MoveParent,
/*599*/             OPC_CheckType, MVT::i64,
/*601*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rA, -1:i64), (xor:i64 R64C:i64:$rB, -1:i64)), (and:i64 R64C:i64:$rA, R64C:i64:$rB)) - Complexity = 25
                    // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*610*/           /*Scope*/ 33, /*->644*/
/*611*/             OPC_CheckSame, 1,
/*613*/             OPC_MoveParent,
/*614*/             OPC_MoveChild, 1,
/*616*/             OPC_CheckSame, 0,
/*618*/             OPC_MoveParent,
/*619*/             OPC_MoveParent,
/*620*/             OPC_CheckType, MVT::i64,
/*622*/             OPC_Scope, 9, /*->633*/ // 2 children in Scope
/*624*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rA, -1:i64), (xor:i64 R64C:i64:$rB, -1:i64)), (and:i64 R64C:i64:$rB, R64C:i64:$rA)) - Complexity = 25
                      // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*633*/             /*Scope*/ 9, /*->643*/
/*634*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rB, -1:i64), (xor:i64 R64C:i64:$rA, -1:i64)), (and:i64 R64C:i64:$rA, R64C:i64:$rB)) - Complexity = 25
                      // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*643*/             0, /*End of Scope*/
/*644*/           /*Scope*/ 20, /*->665*/
/*645*/             OPC_CheckSame, 0,
/*647*/             OPC_MoveParent,
/*648*/             OPC_MoveChild, 1,
/*650*/             OPC_CheckSame, 1,
/*652*/             OPC_MoveParent,
/*653*/             OPC_MoveParent,
/*654*/             OPC_CheckType, MVT::i64,
/*656*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rB, -1:i64), (xor:i64 R64C:i64:$rA, -1:i64)), (and:i64 R64C:i64:$rB, R64C:i64:$rA)) - Complexity = 25
                    // Dst: (EQVr64:i64 R64C:i64:$rA, R64C:i64:$rB)
/*665*/           0, /*End of Scope*/
/*666*/         /*Scope*/ 14|128,1/*142*/, /*->810*/
/*668*/           OPC_RecordChild0, // #0 = $rA
/*669*/           OPC_RecordChild1, // #1 = $rB
/*670*/           OPC_MoveParent,
/*671*/           OPC_MoveChild, 1,
/*673*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*676*/           OPC_MoveChild, 0,
/*678*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*681*/           OPC_MoveChild, 0,
/*683*/           OPC_Scope, 68, /*->753*/ // 2 children in Scope
/*685*/             OPC_CheckSame, 1,
/*687*/             OPC_MoveParent,
/*688*/             OPC_MoveChild, 1,
/*690*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*701*/             OPC_MoveParent,
/*702*/             OPC_MoveParent,
/*703*/             OPC_MoveChild, 1,
/*705*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*708*/             OPC_MoveChild, 0,
/*710*/             OPC_CheckSame, 0,
/*712*/             OPC_MoveParent,
/*713*/             OPC_MoveChild, 1,
/*715*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*726*/             OPC_MoveParent,
/*727*/             OPC_MoveParent,
/*728*/             OPC_MoveParent,
/*729*/             OPC_CheckType, MVT::i32,
/*731*/             OPC_Scope, 9, /*->742*/ // 2 children in Scope
/*733*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rA, R32C:i32:$rB), (and:i32 (xor:i32 R32C:i32:$rB, -1:i32), (xor:i32 R32C:i32:$rA, -1:i32))) - Complexity = 25
                      // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*742*/             /*Scope*/ 9, /*->752*/
/*743*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rA), (and:i32 (xor:i32 R32C:i32:$rA, -1:i32), (xor:i32 R32C:i32:$rB, -1:i32))) - Complexity = 25
                      // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*752*/             0, /*End of Scope*/
/*753*/           /*Scope*/ 55, /*->809*/
/*754*/             OPC_CheckSame, 0,
/*756*/             OPC_MoveParent,
/*757*/             OPC_MoveChild, 1,
/*759*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*770*/             OPC_MoveParent,
/*771*/             OPC_MoveParent,
/*772*/             OPC_MoveChild, 1,
/*774*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*777*/             OPC_MoveChild, 0,
/*779*/             OPC_CheckSame, 1,
/*781*/             OPC_MoveParent,
/*782*/             OPC_MoveChild, 1,
/*784*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*795*/             OPC_MoveParent,
/*796*/             OPC_MoveParent,
/*797*/             OPC_MoveParent,
/*798*/             OPC_CheckType, MVT::i32,
/*800*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rA), (and:i32 (xor:i32 R32C:i32:$rB, -1:i32), (xor:i32 R32C:i32:$rA, -1:i32))) - Complexity = 25
                    // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*809*/           0, /*End of Scope*/
/*810*/         /*Scope*/ 0|128,1/*128*/, /*->940*/
/*812*/           OPC_MoveChild, 0,
/*814*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*817*/           OPC_RecordChild0, // #0 = $rA
/*818*/           OPC_MoveChild, 1,
/*820*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*831*/           OPC_MoveParent,
/*832*/           OPC_MoveParent,
/*833*/           OPC_MoveChild, 1,
/*835*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*838*/           OPC_RecordChild0, // #1 = $rB
/*839*/           OPC_MoveChild, 1,
/*841*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*852*/           OPC_MoveParent,
/*853*/           OPC_MoveParent,
/*854*/           OPC_MoveParent,
/*855*/           OPC_MoveChild, 1,
/*857*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*860*/           OPC_MoveChild, 0,
/*862*/           OPC_Scope, 20, /*->884*/ // 3 children in Scope
/*864*/             OPC_CheckSame, 0,
/*866*/             OPC_MoveParent,
/*867*/             OPC_MoveChild, 1,
/*869*/             OPC_CheckSame, 1,
/*871*/             OPC_MoveParent,
/*872*/             OPC_MoveParent,
/*873*/             OPC_CheckType, MVT::i32,
/*875*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rA, -1:i32), (xor:i32 R32C:i32:$rB, -1:i32)), (and:i32 R32C:i32:$rA, R32C:i32:$rB)) - Complexity = 25
                    // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*884*/           /*Scope*/ 33, /*->918*/
/*885*/             OPC_CheckSame, 1,
/*887*/             OPC_MoveParent,
/*888*/             OPC_MoveChild, 1,
/*890*/             OPC_CheckSame, 0,
/*892*/             OPC_MoveParent,
/*893*/             OPC_MoveParent,
/*894*/             OPC_CheckType, MVT::i32,
/*896*/             OPC_Scope, 9, /*->907*/ // 2 children in Scope
/*898*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rA, -1:i32), (xor:i32 R32C:i32:$rB, -1:i32)), (and:i32 R32C:i32:$rB, R32C:i32:$rA)) - Complexity = 25
                      // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*907*/             /*Scope*/ 9, /*->917*/
/*908*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rB, -1:i32), (xor:i32 R32C:i32:$rA, -1:i32)), (and:i32 R32C:i32:$rA, R32C:i32:$rB)) - Complexity = 25
                      // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*917*/             0, /*End of Scope*/
/*918*/           /*Scope*/ 20, /*->939*/
/*919*/             OPC_CheckSame, 0,
/*921*/             OPC_MoveParent,
/*922*/             OPC_MoveChild, 1,
/*924*/             OPC_CheckSame, 1,
/*926*/             OPC_MoveParent,
/*927*/             OPC_MoveParent,
/*928*/             OPC_CheckType, MVT::i32,
/*930*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rB, -1:i32), (xor:i32 R32C:i32:$rA, -1:i32)), (and:i32 R32C:i32:$rB, R32C:i32:$rA)) - Complexity = 25
                    // Dst: (EQVr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*939*/           0, /*End of Scope*/
/*940*/         /*Scope*/ 14|128,1/*142*/, /*->1084*/
/*942*/           OPC_RecordChild0, // #0 = $rA
/*943*/           OPC_RecordChild1, // #1 = $rB
/*944*/           OPC_MoveParent,
/*945*/           OPC_MoveChild, 1,
/*947*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*950*/           OPC_MoveChild, 0,
/*952*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*955*/           OPC_MoveChild, 0,
/*957*/           OPC_Scope, 68, /*->1027*/ // 2 children in Scope
/*959*/             OPC_CheckSame, 1,
/*961*/             OPC_MoveParent,
/*962*/             OPC_MoveChild, 1,
/*964*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*975*/             OPC_MoveParent,
/*976*/             OPC_MoveParent,
/*977*/             OPC_MoveChild, 1,
/*979*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*982*/             OPC_MoveChild, 0,
/*984*/             OPC_CheckSame, 0,
/*986*/             OPC_MoveParent,
/*987*/             OPC_MoveChild, 1,
/*989*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1000*/            OPC_MoveParent,
/*1001*/            OPC_MoveParent,
/*1002*/            OPC_MoveParent,
/*1003*/            OPC_CheckType, MVT::i16,
/*1005*/            OPC_Scope, 9, /*->1016*/ // 2 children in Scope
/*1007*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rA, R16C:i16:$rB), (and:i16 (xor:i16 R16C:i16:$rB, -1:i16), (xor:i16 R16C:i16:$rA, -1:i16))) - Complexity = 25
                      // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1016*/            /*Scope*/ 9, /*->1026*/
/*1017*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rA), (and:i16 (xor:i16 R16C:i16:$rA, -1:i16), (xor:i16 R16C:i16:$rB, -1:i16))) - Complexity = 25
                      // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1026*/            0, /*End of Scope*/
/*1027*/          /*Scope*/ 55, /*->1083*/
/*1028*/            OPC_CheckSame, 0,
/*1030*/            OPC_MoveParent,
/*1031*/            OPC_MoveChild, 1,
/*1033*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1044*/            OPC_MoveParent,
/*1045*/            OPC_MoveParent,
/*1046*/            OPC_MoveChild, 1,
/*1048*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1051*/            OPC_MoveChild, 0,
/*1053*/            OPC_CheckSame, 1,
/*1055*/            OPC_MoveParent,
/*1056*/            OPC_MoveChild, 1,
/*1058*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1069*/            OPC_MoveParent,
/*1070*/            OPC_MoveParent,
/*1071*/            OPC_MoveParent,
/*1072*/            OPC_CheckType, MVT::i16,
/*1074*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rA), (and:i16 (xor:i16 R16C:i16:$rB, -1:i16), (xor:i16 R16C:i16:$rA, -1:i16))) - Complexity = 25
                    // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1083*/          0, /*End of Scope*/
/*1084*/        /*Scope*/ 0|128,1/*128*/, /*->1214*/
/*1086*/          OPC_MoveChild, 0,
/*1088*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1091*/          OPC_RecordChild0, // #0 = $rA
/*1092*/          OPC_MoveChild, 1,
/*1094*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1105*/          OPC_MoveParent,
/*1106*/          OPC_MoveParent,
/*1107*/          OPC_MoveChild, 1,
/*1109*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1112*/          OPC_RecordChild0, // #1 = $rB
/*1113*/          OPC_MoveChild, 1,
/*1115*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1126*/          OPC_MoveParent,
/*1127*/          OPC_MoveParent,
/*1128*/          OPC_MoveParent,
/*1129*/          OPC_MoveChild, 1,
/*1131*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*1134*/          OPC_MoveChild, 0,
/*1136*/          OPC_Scope, 20, /*->1158*/ // 3 children in Scope
/*1138*/            OPC_CheckSame, 0,
/*1140*/            OPC_MoveParent,
/*1141*/            OPC_MoveChild, 1,
/*1143*/            OPC_CheckSame, 1,
/*1145*/            OPC_MoveParent,
/*1146*/            OPC_MoveParent,
/*1147*/            OPC_CheckType, MVT::i16,
/*1149*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rA, -1:i16), (xor:i16 R16C:i16:$rB, -1:i16)), (and:i16 R16C:i16:$rA, R16C:i16:$rB)) - Complexity = 25
                    // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1158*/          /*Scope*/ 33, /*->1192*/
/*1159*/            OPC_CheckSame, 1,
/*1161*/            OPC_MoveParent,
/*1162*/            OPC_MoveChild, 1,
/*1164*/            OPC_CheckSame, 0,
/*1166*/            OPC_MoveParent,
/*1167*/            OPC_MoveParent,
/*1168*/            OPC_CheckType, MVT::i16,
/*1170*/            OPC_Scope, 9, /*->1181*/ // 2 children in Scope
/*1172*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rA, -1:i16), (xor:i16 R16C:i16:$rB, -1:i16)), (and:i16 R16C:i16:$rB, R16C:i16:$rA)) - Complexity = 25
                      // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1181*/            /*Scope*/ 9, /*->1191*/
/*1182*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rB, -1:i16), (xor:i16 R16C:i16:$rA, -1:i16)), (and:i16 R16C:i16:$rA, R16C:i16:$rB)) - Complexity = 25
                      // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1191*/            0, /*End of Scope*/
/*1192*/          /*Scope*/ 20, /*->1213*/
/*1193*/            OPC_CheckSame, 0,
/*1195*/            OPC_MoveParent,
/*1196*/            OPC_MoveChild, 1,
/*1198*/            OPC_CheckSame, 1,
/*1200*/            OPC_MoveParent,
/*1201*/            OPC_MoveParent,
/*1202*/            OPC_CheckType, MVT::i16,
/*1204*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rB, -1:i16), (xor:i16 R16C:i16:$rA, -1:i16)), (and:i16 R16C:i16:$rB, R16C:i16:$rA)) - Complexity = 25
                    // Dst: (EQVr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*1213*/          0, /*End of Scope*/
/*1214*/        /*Scope*/ 14|128,1/*142*/, /*->1358*/
/*1216*/          OPC_RecordChild0, // #0 = $rA
/*1217*/          OPC_RecordChild1, // #1 = $rB
/*1218*/          OPC_MoveParent,
/*1219*/          OPC_MoveChild, 1,
/*1221*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*1224*/          OPC_MoveChild, 0,
/*1226*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1229*/          OPC_MoveChild, 0,
/*1231*/          OPC_Scope, 68, /*->1301*/ // 2 children in Scope
/*1233*/            OPC_CheckSame, 1,
/*1235*/            OPC_MoveParent,
/*1236*/            OPC_MoveChild, 1,
/*1238*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1249*/            OPC_MoveParent,
/*1250*/            OPC_MoveParent,
/*1251*/            OPC_MoveChild, 1,
/*1253*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1256*/            OPC_MoveChild, 0,
/*1258*/            OPC_CheckSame, 0,
/*1260*/            OPC_MoveParent,
/*1261*/            OPC_MoveChild, 1,
/*1263*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1274*/            OPC_MoveParent,
/*1275*/            OPC_MoveParent,
/*1276*/            OPC_MoveParent,
/*1277*/            OPC_CheckType, MVT::i8,
/*1279*/            OPC_Scope, 9, /*->1290*/ // 2 children in Scope
/*1281*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rA, R8C:i8:$rB), (and:i8 (xor:i8 R8C:i8:$rB, -1:i8), (xor:i8 R8C:i8:$rA, -1:i8))) - Complexity = 25
                      // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1290*/            /*Scope*/ 9, /*->1300*/
/*1291*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rA), (and:i8 (xor:i8 R8C:i8:$rA, -1:i8), (xor:i8 R8C:i8:$rB, -1:i8))) - Complexity = 25
                      // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1300*/            0, /*End of Scope*/
/*1301*/          /*Scope*/ 55, /*->1357*/
/*1302*/            OPC_CheckSame, 0,
/*1304*/            OPC_MoveParent,
/*1305*/            OPC_MoveChild, 1,
/*1307*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1318*/            OPC_MoveParent,
/*1319*/            OPC_MoveParent,
/*1320*/            OPC_MoveChild, 1,
/*1322*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1325*/            OPC_MoveChild, 0,
/*1327*/            OPC_CheckSame, 1,
/*1329*/            OPC_MoveParent,
/*1330*/            OPC_MoveChild, 1,
/*1332*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1343*/            OPC_MoveParent,
/*1344*/            OPC_MoveParent,
/*1345*/            OPC_MoveParent,
/*1346*/            OPC_CheckType, MVT::i8,
/*1348*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rA), (and:i8 (xor:i8 R8C:i8:$rB, -1:i8), (xor:i8 R8C:i8:$rA, -1:i8))) - Complexity = 25
                    // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1357*/          0, /*End of Scope*/
/*1358*/        /*Scope*/ 0|128,1/*128*/, /*->1488*/
/*1360*/          OPC_MoveChild, 0,
/*1362*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1365*/          OPC_RecordChild0, // #0 = $rA
/*1366*/          OPC_MoveChild, 1,
/*1368*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1379*/          OPC_MoveParent,
/*1380*/          OPC_MoveParent,
/*1381*/          OPC_MoveChild, 1,
/*1383*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1386*/          OPC_RecordChild0, // #1 = $rB
/*1387*/          OPC_MoveChild, 1,
/*1389*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1400*/          OPC_MoveParent,
/*1401*/          OPC_MoveParent,
/*1402*/          OPC_MoveParent,
/*1403*/          OPC_MoveChild, 1,
/*1405*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*1408*/          OPC_MoveChild, 0,
/*1410*/          OPC_Scope, 20, /*->1432*/ // 3 children in Scope
/*1412*/            OPC_CheckSame, 0,
/*1414*/            OPC_MoveParent,
/*1415*/            OPC_MoveChild, 1,
/*1417*/            OPC_CheckSame, 1,
/*1419*/            OPC_MoveParent,
/*1420*/            OPC_MoveParent,
/*1421*/            OPC_CheckType, MVT::i8,
/*1423*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rA, -1:i8), (xor:i8 R8C:i8:$rB, -1:i8)), (and:i8 R8C:i8:$rA, R8C:i8:$rB)) - Complexity = 25
                    // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1432*/          /*Scope*/ 33, /*->1466*/
/*1433*/            OPC_CheckSame, 1,
/*1435*/            OPC_MoveParent,
/*1436*/            OPC_MoveChild, 1,
/*1438*/            OPC_CheckSame, 0,
/*1440*/            OPC_MoveParent,
/*1441*/            OPC_MoveParent,
/*1442*/            OPC_CheckType, MVT::i8,
/*1444*/            OPC_Scope, 9, /*->1455*/ // 2 children in Scope
/*1446*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rA, -1:i8), (xor:i8 R8C:i8:$rB, -1:i8)), (and:i8 R8C:i8:$rB, R8C:i8:$rA)) - Complexity = 25
                      // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1455*/            /*Scope*/ 9, /*->1465*/
/*1456*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rB, -1:i8), (xor:i8 R8C:i8:$rA, -1:i8)), (and:i8 R8C:i8:$rA, R8C:i8:$rB)) - Complexity = 25
                      // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1465*/            0, /*End of Scope*/
/*1466*/          /*Scope*/ 20, /*->1487*/
/*1467*/            OPC_CheckSame, 0,
/*1469*/            OPC_MoveParent,
/*1470*/            OPC_MoveChild, 1,
/*1472*/            OPC_CheckSame, 1,
/*1474*/            OPC_MoveParent,
/*1475*/            OPC_MoveParent,
/*1476*/            OPC_CheckType, MVT::i8,
/*1478*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rB, -1:i8), (xor:i8 R8C:i8:$rA, -1:i8)), (and:i8 R8C:i8:$rB, R8C:i8:$rA)) - Complexity = 25
                    // Dst: (EQVr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*1487*/          0, /*End of Scope*/
/*1488*/        /*Scope*/ 4|128,3/*388*/, /*->1878*/
/*1490*/          OPC_RecordChild0, // #0 = $rB
/*1491*/          OPC_Scope, 57|128,2/*313*/, /*->1807*/ // 2 children in Scope
/*1494*/            OPC_RecordChild1, // #1 = $rC
/*1495*/            OPC_MoveParent,
/*1496*/            OPC_MoveChild, 1,
/*1498*/            OPC_SwitchOpcode /*2 cases */, 84|128,1/*212*/,  TARGET_OPCODE(ISD::AND),// ->1715
/*1503*/              OPC_Scope, 89, /*->1594*/ // 4 children in Scope
/*1505*/                OPC_RecordChild0, // #2 = $rA
/*1506*/                OPC_MoveChild, 1,
/*1508*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1511*/                OPC_MoveChild, 0,
/*1513*/                OPC_CheckSame, 1,
/*1515*/                OPC_MoveParent,
/*1516*/                OPC_MoveChild, 1,
/*1518*/                OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1529*/                OPC_MoveParent,
/*1530*/                OPC_MoveParent,
/*1531*/                OPC_MoveParent,
/*1532*/                OPC_SwitchType /*5 cases */, 10,  MVT::i128,// ->1545
/*1535*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr128), 0,
                              1/*#VTs*/, MVT::i128, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rC), (and:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rC, -1:i128))) - Complexity = 17
                          // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
                        /*SwitchType*/ 10,  MVT::i64,// ->1557
/*1547*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64), 0,
                              1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rC), (and:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rC, -1:i64))) - Complexity = 17
                          // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
                        /*SwitchType*/ 10,  MVT::i32,// ->1569
/*1559*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                              1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rC), (and:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rC, -1:i32))) - Complexity = 17
                          // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
                        /*SwitchType*/ 10,  MVT::i16,// ->1581
/*1571*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                              1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rC), (and:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rC, -1:i16))) - Complexity = 17
                          // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
                        /*SwitchType*/ 10,  MVT::i8,// ->1593
/*1583*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                              1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rC), (and:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rC, -1:i8))) - Complexity = 17
                          // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
                        0, // EndSwitchType
/*1594*/              /*Scope*/ 39, /*->1634*/
/*1595*/                OPC_MoveChild, 0,
/*1597*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1600*/                OPC_MoveChild, 0,
/*1602*/                OPC_CheckSame, 1,
/*1604*/                OPC_MoveParent,
/*1605*/                OPC_MoveChild, 1,
/*1607*/                OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1618*/                OPC_MoveParent,
/*1619*/                OPC_MoveParent,
/*1620*/                OPC_RecordChild1, // #2 = $rA
/*1621*/                OPC_MoveParent,
/*1622*/                OPC_CheckType, MVT::i128,
/*1624*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr128), 0,
                            1/*#VTs*/, MVT::i128, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rC), (and:i128 (xor:i128 GPRC:i128:$rC, -1:i128), GPRC:i128:$rA)) - Complexity = 17
                        // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1634*/              /*Scope*/ 39, /*->1674*/
/*1635*/                OPC_RecordChild0, // #2 = $rA
/*1636*/                OPC_MoveChild, 1,
/*1638*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1641*/                OPC_MoveChild, 0,
/*1643*/                OPC_CheckSame, 0,
/*1645*/                OPC_MoveParent,
/*1646*/                OPC_MoveChild, 1,
/*1648*/                OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1659*/                OPC_MoveParent,
/*1660*/                OPC_MoveParent,
/*1661*/                OPC_MoveParent,
/*1662*/                OPC_CheckType, MVT::i128,
/*1664*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr128), 0,
                            1/*#VTs*/, MVT::i128, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:i128 (and:i128 GPRC:i128:$rC, GPRC:i128:$rB), (and:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rC, -1:i128))) - Complexity = 17
                        // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1674*/              /*Scope*/ 39, /*->1714*/
/*1675*/                OPC_MoveChild, 0,
/*1677*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1680*/                OPC_MoveChild, 0,
/*1682*/                OPC_CheckSame, 0,
/*1684*/                OPC_MoveParent,
/*1685*/                OPC_MoveChild, 1,
/*1687*/                OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1698*/                OPC_MoveParent,
/*1699*/                OPC_MoveParent,
/*1700*/                OPC_RecordChild1, // #2 = $rA
/*1701*/                OPC_MoveParent,
/*1702*/                OPC_CheckType, MVT::i128,
/*1704*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr128), 0,
                            1/*#VTs*/, MVT::i128, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:i128 (and:i128 GPRC:i128:$rC, GPRC:i128:$rB), (and:i128 (xor:i128 GPRC:i128:$rC, -1:i128), GPRC:i128:$rA)) - Complexity = 17
                        // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1714*/              0, /*End of Scope*/
                    /*SwitchOpcode*/ 88,  TARGET_OPCODE(ISD::XOR),// ->1806
/*1718*/              OPC_MoveChild, 0,
/*1720*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*1723*/              OPC_MoveChild, 0,
/*1725*/              OPC_CheckSame, 0,
/*1727*/              OPC_MoveParent,
/*1728*/              OPC_MoveChild, 1,
/*1730*/              OPC_CheckSame, 1,
/*1732*/              OPC_MoveParent,
/*1733*/              OPC_MoveParent,
/*1734*/              OPC_MoveChild, 1,
/*1736*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1747*/              OPC_MoveParent,
/*1748*/              OPC_MoveParent,
/*1749*/              OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->1761
/*1752*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_2), 0,
                            1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                        // Src: (or:i128 (and:i128 GPRC:i128:$rA, GPRC:i128:$rB), (xor:i128 (or:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128)) - Complexity = 17
                        // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                      /*SwitchType*/ 9,  MVT::i64,// ->1772
/*1763*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_2), 0,
                            1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:i64 (and:i64 R64C:i64:$rA, R64C:i64:$rB), (xor:i64 (or:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64)) - Complexity = 17
                        // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
                      /*SwitchType*/ 9,  MVT::i32,// ->1783
/*1774*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_2), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:i32 (and:i32 R32C:i32:$rA, R32C:i32:$rB), (xor:i32 (or:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32)) - Complexity = 17
                        // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
                      /*SwitchType*/ 9,  MVT::i16,// ->1794
/*1785*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_2), 0,
                            1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:i16 (and:i16 R16C:i16:$rA, R16C:i16:$rB), (xor:i16 (or:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16)) - Complexity = 17
                        // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
                      /*SwitchType*/ 9,  MVT::i8,// ->1805
/*1796*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_2), 0,
                            1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:i8 (and:i8 R8C:i8:$rA, R8C:i8:$rB), (xor:i8 (or:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8)) - Complexity = 17
                        // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
                      0, // EndSwitchType
                    0, // EndSwitchOpcode
/*1807*/          /*Scope*/ 69, /*->1877*/
/*1808*/            OPC_MoveChild, 1,
/*1810*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1813*/            OPC_RecordChild0, // #1 = $rC
/*1814*/            OPC_MoveChild, 1,
/*1816*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1827*/            OPC_MoveParent,
/*1828*/            OPC_MoveParent,
/*1829*/            OPC_MoveParent,
/*1830*/            OPC_MoveChild, 1,
/*1832*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*1835*/            OPC_Scope, 19, /*->1856*/ // 2 children in Scope
/*1837*/              OPC_RecordChild0, // #2 = $rB
/*1838*/              OPC_MoveChild, 1,
/*1840*/              OPC_CheckSame, 1,
/*1842*/              OPC_MoveParent,
/*1843*/              OPC_MoveParent,
/*1844*/              OPC_CheckType, MVT::i128,
/*1846*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr128), 0,
                          1/*#VTs*/, MVT::i128, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rC, -1:i128)), (and:i128 GPRC:i128:$rB, GPRC:i128:$rC)) - Complexity = 17
                      // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1856*/            /*Scope*/ 19, /*->1876*/
/*1857*/              OPC_MoveChild, 0,
/*1859*/              OPC_CheckSame, 1,
/*1861*/              OPC_MoveParent,
/*1862*/              OPC_RecordChild1, // #2 = $rB
/*1863*/              OPC_MoveParent,
/*1864*/              OPC_CheckType, MVT::i128,
/*1866*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr128), 0,
                          1/*#VTs*/, MVT::i128, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rC, -1:i128)), (and:i128 GPRC:i128:$rC, GPRC:i128:$rB)) - Complexity = 17
                      // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1876*/            0, /*End of Scope*/
/*1877*/          0, /*End of Scope*/
/*1878*/        /*Scope*/ 70, /*->1949*/
/*1879*/          OPC_MoveChild, 0,
/*1881*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1884*/          OPC_RecordChild0, // #0 = $rC
/*1885*/          OPC_MoveChild, 1,
/*1887*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1898*/          OPC_MoveParent,
/*1899*/          OPC_MoveParent,
/*1900*/          OPC_RecordChild1, // #1 = $rA
/*1901*/          OPC_MoveParent,
/*1902*/          OPC_MoveChild, 1,
/*1904*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*1907*/          OPC_Scope, 19, /*->1928*/ // 2 children in Scope
/*1909*/            OPC_RecordChild0, // #2 = $rB
/*1910*/            OPC_MoveChild, 1,
/*1912*/            OPC_CheckSame, 0,
/*1914*/            OPC_MoveParent,
/*1915*/            OPC_MoveParent,
/*1916*/            OPC_CheckType, MVT::i128,
/*1918*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr128), 0,
                        1/*#VTs*/, MVT::i128, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rC, -1:i128), GPRC:i128:$rA), (and:i128 GPRC:i128:$rB, GPRC:i128:$rC)) - Complexity = 17
                    // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1928*/          /*Scope*/ 19, /*->1948*/
/*1929*/            OPC_MoveChild, 0,
/*1931*/            OPC_CheckSame, 0,
/*1933*/            OPC_MoveParent,
/*1934*/            OPC_RecordChild1, // #2 = $rB
/*1935*/            OPC_MoveParent,
/*1936*/            OPC_CheckType, MVT::i128,
/*1938*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr128), 0,
                        1/*#VTs*/, MVT::i128, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i128 (and:i128 (xor:i128 GPRC:i128:$rC, -1:i128), GPRC:i128:$rA), (and:i128 GPRC:i128:$rC, GPRC:i128:$rB)) - Complexity = 17
                    // Dst: (SELBr128:i128 GPRC:i128:$rA, GPRC:i128:$rB, GPRC:i128:$rC)
/*1948*/          0, /*End of Scope*/
/*1949*/        /*Scope*/ 76|128,1/*204*/, /*->2155*/
/*1951*/          OPC_RecordChild0, // #0 = $rB
/*1952*/          OPC_Scope, 1|128,1/*129*/, /*->2084*/ // 2 children in Scope
/*1955*/            OPC_RecordChild1, // #1 = $rC
/*1956*/            OPC_MoveParent,
/*1957*/            OPC_MoveChild, 1,
/*1959*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*1962*/            OPC_Scope, 39, /*->2003*/ // 3 children in Scope
/*1964*/              OPC_MoveChild, 0,
/*1966*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*1969*/              OPC_MoveChild, 0,
/*1971*/              OPC_CheckSame, 1,
/*1973*/              OPC_MoveParent,
/*1974*/              OPC_MoveChild, 1,
/*1976*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1987*/              OPC_MoveParent,
/*1988*/              OPC_MoveParent,
/*1989*/              OPC_RecordChild1, // #2 = $rA
/*1990*/              OPC_MoveParent,
/*1991*/              OPC_CheckType, MVT::i64,
/*1993*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rC), (and:i64 (xor:i64 R64C:i64:$rC, -1:i64), R64C:i64:$rA)) - Complexity = 17
                      // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2003*/            /*Scope*/ 39, /*->2043*/
/*2004*/              OPC_RecordChild0, // #2 = $rA
/*2005*/              OPC_MoveChild, 1,
/*2007*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2010*/              OPC_MoveChild, 0,
/*2012*/              OPC_CheckSame, 0,
/*2014*/              OPC_MoveParent,
/*2015*/              OPC_MoveChild, 1,
/*2017*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2028*/              OPC_MoveParent,
/*2029*/              OPC_MoveParent,
/*2030*/              OPC_MoveParent,
/*2031*/              OPC_CheckType, MVT::i64,
/*2033*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rC, R64C:i64:$rB), (and:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rC, -1:i64))) - Complexity = 17
                      // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2043*/            /*Scope*/ 39, /*->2083*/
/*2044*/              OPC_MoveChild, 0,
/*2046*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2049*/              OPC_MoveChild, 0,
/*2051*/              OPC_CheckSame, 0,
/*2053*/              OPC_MoveParent,
/*2054*/              OPC_MoveChild, 1,
/*2056*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2067*/              OPC_MoveParent,
/*2068*/              OPC_MoveParent,
/*2069*/              OPC_RecordChild1, // #2 = $rA
/*2070*/              OPC_MoveParent,
/*2071*/              OPC_CheckType, MVT::i64,
/*2073*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rC, R64C:i64:$rB), (and:i64 (xor:i64 R64C:i64:$rC, -1:i64), R64C:i64:$rA)) - Complexity = 17
                      // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2083*/            0, /*End of Scope*/
/*2084*/          /*Scope*/ 69, /*->2154*/
/*2085*/            OPC_MoveChild, 1,
/*2087*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2090*/            OPC_RecordChild0, // #1 = $rC
/*2091*/            OPC_MoveChild, 1,
/*2093*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2104*/            OPC_MoveParent,
/*2105*/            OPC_MoveParent,
/*2106*/            OPC_MoveParent,
/*2107*/            OPC_MoveChild, 1,
/*2109*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*2112*/            OPC_Scope, 19, /*->2133*/ // 2 children in Scope
/*2114*/              OPC_RecordChild0, // #2 = $rB
/*2115*/              OPC_MoveChild, 1,
/*2117*/              OPC_CheckSame, 1,
/*2119*/              OPC_MoveParent,
/*2120*/              OPC_MoveParent,
/*2121*/              OPC_CheckType, MVT::i64,
/*2123*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rC, -1:i64)), (and:i64 R64C:i64:$rB, R64C:i64:$rC)) - Complexity = 17
                      // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2133*/            /*Scope*/ 19, /*->2153*/
/*2134*/              OPC_MoveChild, 0,
/*2136*/              OPC_CheckSame, 1,
/*2138*/              OPC_MoveParent,
/*2139*/              OPC_RecordChild1, // #2 = $rB
/*2140*/              OPC_MoveParent,
/*2141*/              OPC_CheckType, MVT::i64,
/*2143*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64), 0,
                          1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rC, -1:i64)), (and:i64 R64C:i64:$rC, R64C:i64:$rB)) - Complexity = 17
                      // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2153*/            0, /*End of Scope*/
/*2154*/          0, /*End of Scope*/
/*2155*/        /*Scope*/ 70, /*->2226*/
/*2156*/          OPC_MoveChild, 0,
/*2158*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2161*/          OPC_RecordChild0, // #0 = $rC
/*2162*/          OPC_MoveChild, 1,
/*2164*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2175*/          OPC_MoveParent,
/*2176*/          OPC_MoveParent,
/*2177*/          OPC_RecordChild1, // #1 = $rA
/*2178*/          OPC_MoveParent,
/*2179*/          OPC_MoveChild, 1,
/*2181*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*2184*/          OPC_Scope, 19, /*->2205*/ // 2 children in Scope
/*2186*/            OPC_RecordChild0, // #2 = $rB
/*2187*/            OPC_MoveChild, 1,
/*2189*/            OPC_CheckSame, 0,
/*2191*/            OPC_MoveParent,
/*2192*/            OPC_MoveParent,
/*2193*/            OPC_CheckType, MVT::i64,
/*2195*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64), 0,
                        1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rC, -1:i64), R64C:i64:$rA), (and:i64 R64C:i64:$rB, R64C:i64:$rC)) - Complexity = 17
                    // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2205*/          /*Scope*/ 19, /*->2225*/
/*2206*/            OPC_MoveChild, 0,
/*2208*/            OPC_CheckSame, 0,
/*2210*/            OPC_MoveParent,
/*2211*/            OPC_RecordChild1, // #2 = $rB
/*2212*/            OPC_MoveParent,
/*2213*/            OPC_CheckType, MVT::i64,
/*2215*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64), 0,
                        1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i64 (and:i64 (xor:i64 R64C:i64:$rC, -1:i64), R64C:i64:$rA), (and:i64 R64C:i64:$rC, R64C:i64:$rB)) - Complexity = 17
                    // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
/*2225*/          0, /*End of Scope*/
/*2226*/        /*Scope*/ 76|128,1/*204*/, /*->2432*/
/*2228*/          OPC_RecordChild0, // #0 = $rB
/*2229*/          OPC_Scope, 1|128,1/*129*/, /*->2361*/ // 2 children in Scope
/*2232*/            OPC_RecordChild1, // #1 = $rC
/*2233*/            OPC_MoveParent,
/*2234*/            OPC_MoveChild, 1,
/*2236*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*2239*/            OPC_Scope, 39, /*->2280*/ // 3 children in Scope
/*2241*/              OPC_MoveChild, 0,
/*2243*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2246*/              OPC_MoveChild, 0,
/*2248*/              OPC_CheckSame, 1,
/*2250*/              OPC_MoveParent,
/*2251*/              OPC_MoveChild, 1,
/*2253*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2264*/              OPC_MoveParent,
/*2265*/              OPC_MoveParent,
/*2266*/              OPC_RecordChild1, // #2 = $rA
/*2267*/              OPC_MoveParent,
/*2268*/              OPC_CheckType, MVT::i32,
/*2270*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rC), (and:i32 (xor:i32 R32C:i32:$rC, -1:i32), R32C:i32:$rA)) - Complexity = 17
                      // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2280*/            /*Scope*/ 39, /*->2320*/
/*2281*/              OPC_RecordChild0, // #2 = $rA
/*2282*/              OPC_MoveChild, 1,
/*2284*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2287*/              OPC_MoveChild, 0,
/*2289*/              OPC_CheckSame, 0,
/*2291*/              OPC_MoveParent,
/*2292*/              OPC_MoveChild, 1,
/*2294*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2305*/              OPC_MoveParent,
/*2306*/              OPC_MoveParent,
/*2307*/              OPC_MoveParent,
/*2308*/              OPC_CheckType, MVT::i32,
/*2310*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rC, R32C:i32:$rB), (and:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rC, -1:i32))) - Complexity = 17
                      // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2320*/            /*Scope*/ 39, /*->2360*/
/*2321*/              OPC_MoveChild, 0,
/*2323*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2326*/              OPC_MoveChild, 0,
/*2328*/              OPC_CheckSame, 0,
/*2330*/              OPC_MoveParent,
/*2331*/              OPC_MoveChild, 1,
/*2333*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2344*/              OPC_MoveParent,
/*2345*/              OPC_MoveParent,
/*2346*/              OPC_RecordChild1, // #2 = $rA
/*2347*/              OPC_MoveParent,
/*2348*/              OPC_CheckType, MVT::i32,
/*2350*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rC, R32C:i32:$rB), (and:i32 (xor:i32 R32C:i32:$rC, -1:i32), R32C:i32:$rA)) - Complexity = 17
                      // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2360*/            0, /*End of Scope*/
/*2361*/          /*Scope*/ 69, /*->2431*/
/*2362*/            OPC_MoveChild, 1,
/*2364*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2367*/            OPC_RecordChild0, // #1 = $rC
/*2368*/            OPC_MoveChild, 1,
/*2370*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2381*/            OPC_MoveParent,
/*2382*/            OPC_MoveParent,
/*2383*/            OPC_MoveParent,
/*2384*/            OPC_MoveChild, 1,
/*2386*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*2389*/            OPC_Scope, 19, /*->2410*/ // 2 children in Scope
/*2391*/              OPC_RecordChild0, // #2 = $rB
/*2392*/              OPC_MoveChild, 1,
/*2394*/              OPC_CheckSame, 1,
/*2396*/              OPC_MoveParent,
/*2397*/              OPC_MoveParent,
/*2398*/              OPC_CheckType, MVT::i32,
/*2400*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rC, -1:i32)), (and:i32 R32C:i32:$rB, R32C:i32:$rC)) - Complexity = 17
                      // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2410*/            /*Scope*/ 19, /*->2430*/
/*2411*/              OPC_MoveChild, 0,
/*2413*/              OPC_CheckSame, 1,
/*2415*/              OPC_MoveParent,
/*2416*/              OPC_RecordChild1, // #2 = $rB
/*2417*/              OPC_MoveParent,
/*2418*/              OPC_CheckType, MVT::i32,
/*2420*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rC, -1:i32)), (and:i32 R32C:i32:$rC, R32C:i32:$rB)) - Complexity = 17
                      // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2430*/            0, /*End of Scope*/
/*2431*/          0, /*End of Scope*/
/*2432*/        /*Scope*/ 70, /*->2503*/
/*2433*/          OPC_MoveChild, 0,
/*2435*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2438*/          OPC_RecordChild0, // #0 = $rC
/*2439*/          OPC_MoveChild, 1,
/*2441*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2452*/          OPC_MoveParent,
/*2453*/          OPC_MoveParent,
/*2454*/          OPC_RecordChild1, // #1 = $rA
/*2455*/          OPC_MoveParent,
/*2456*/          OPC_MoveChild, 1,
/*2458*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*2461*/          OPC_Scope, 19, /*->2482*/ // 2 children in Scope
/*2463*/            OPC_RecordChild0, // #2 = $rB
/*2464*/            OPC_MoveChild, 1,
/*2466*/            OPC_CheckSame, 0,
/*2468*/            OPC_MoveParent,
/*2469*/            OPC_MoveParent,
/*2470*/            OPC_CheckType, MVT::i32,
/*2472*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rC, -1:i32), R32C:i32:$rA), (and:i32 R32C:i32:$rB, R32C:i32:$rC)) - Complexity = 17
                    // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2482*/          /*Scope*/ 19, /*->2502*/
/*2483*/            OPC_MoveChild, 0,
/*2485*/            OPC_CheckSame, 0,
/*2487*/            OPC_MoveParent,
/*2488*/            OPC_RecordChild1, // #2 = $rB
/*2489*/            OPC_MoveParent,
/*2490*/            OPC_CheckType, MVT::i32,
/*2492*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i32 (and:i32 (xor:i32 R32C:i32:$rC, -1:i32), R32C:i32:$rA), (and:i32 R32C:i32:$rC, R32C:i32:$rB)) - Complexity = 17
                    // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
/*2502*/          0, /*End of Scope*/
/*2503*/        /*Scope*/ 76|128,1/*204*/, /*->2709*/
/*2505*/          OPC_RecordChild0, // #0 = $rB
/*2506*/          OPC_Scope, 1|128,1/*129*/, /*->2638*/ // 2 children in Scope
/*2509*/            OPC_RecordChild1, // #1 = $rC
/*2510*/            OPC_MoveParent,
/*2511*/            OPC_MoveChild, 1,
/*2513*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*2516*/            OPC_Scope, 39, /*->2557*/ // 3 children in Scope
/*2518*/              OPC_MoveChild, 0,
/*2520*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2523*/              OPC_MoveChild, 0,
/*2525*/              OPC_CheckSame, 1,
/*2527*/              OPC_MoveParent,
/*2528*/              OPC_MoveChild, 1,
/*2530*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2541*/              OPC_MoveParent,
/*2542*/              OPC_MoveParent,
/*2543*/              OPC_RecordChild1, // #2 = $rA
/*2544*/              OPC_MoveParent,
/*2545*/              OPC_CheckType, MVT::i16,
/*2547*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rC), (and:i16 (xor:i16 R16C:i16:$rC, -1:i16), R16C:i16:$rA)) - Complexity = 17
                      // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2557*/            /*Scope*/ 39, /*->2597*/
/*2558*/              OPC_RecordChild0, // #2 = $rA
/*2559*/              OPC_MoveChild, 1,
/*2561*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2564*/              OPC_MoveChild, 0,
/*2566*/              OPC_CheckSame, 0,
/*2568*/              OPC_MoveParent,
/*2569*/              OPC_MoveChild, 1,
/*2571*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2582*/              OPC_MoveParent,
/*2583*/              OPC_MoveParent,
/*2584*/              OPC_MoveParent,
/*2585*/              OPC_CheckType, MVT::i16,
/*2587*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rC, R16C:i16:$rB), (and:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rC, -1:i16))) - Complexity = 17
                      // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2597*/            /*Scope*/ 39, /*->2637*/
/*2598*/              OPC_MoveChild, 0,
/*2600*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2603*/              OPC_MoveChild, 0,
/*2605*/              OPC_CheckSame, 0,
/*2607*/              OPC_MoveParent,
/*2608*/              OPC_MoveChild, 1,
/*2610*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2621*/              OPC_MoveParent,
/*2622*/              OPC_MoveParent,
/*2623*/              OPC_RecordChild1, // #2 = $rA
/*2624*/              OPC_MoveParent,
/*2625*/              OPC_CheckType, MVT::i16,
/*2627*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rC, R16C:i16:$rB), (and:i16 (xor:i16 R16C:i16:$rC, -1:i16), R16C:i16:$rA)) - Complexity = 17
                      // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2637*/            0, /*End of Scope*/
/*2638*/          /*Scope*/ 69, /*->2708*/
/*2639*/            OPC_MoveChild, 1,
/*2641*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2644*/            OPC_RecordChild0, // #1 = $rC
/*2645*/            OPC_MoveChild, 1,
/*2647*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2658*/            OPC_MoveParent,
/*2659*/            OPC_MoveParent,
/*2660*/            OPC_MoveParent,
/*2661*/            OPC_MoveChild, 1,
/*2663*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*2666*/            OPC_Scope, 19, /*->2687*/ // 2 children in Scope
/*2668*/              OPC_RecordChild0, // #2 = $rB
/*2669*/              OPC_MoveChild, 1,
/*2671*/              OPC_CheckSame, 1,
/*2673*/              OPC_MoveParent,
/*2674*/              OPC_MoveParent,
/*2675*/              OPC_CheckType, MVT::i16,
/*2677*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rC, -1:i16)), (and:i16 R16C:i16:$rB, R16C:i16:$rC)) - Complexity = 17
                      // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2687*/            /*Scope*/ 19, /*->2707*/
/*2688*/              OPC_MoveChild, 0,
/*2690*/              OPC_CheckSame, 1,
/*2692*/              OPC_MoveParent,
/*2693*/              OPC_RecordChild1, // #2 = $rB
/*2694*/              OPC_MoveParent,
/*2695*/              OPC_CheckType, MVT::i16,
/*2697*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rC, -1:i16)), (and:i16 R16C:i16:$rC, R16C:i16:$rB)) - Complexity = 17
                      // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2707*/            0, /*End of Scope*/
/*2708*/          0, /*End of Scope*/
/*2709*/        /*Scope*/ 70, /*->2780*/
/*2710*/          OPC_MoveChild, 0,
/*2712*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2715*/          OPC_RecordChild0, // #0 = $rC
/*2716*/          OPC_MoveChild, 1,
/*2718*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2729*/          OPC_MoveParent,
/*2730*/          OPC_MoveParent,
/*2731*/          OPC_RecordChild1, // #1 = $rA
/*2732*/          OPC_MoveParent,
/*2733*/          OPC_MoveChild, 1,
/*2735*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*2738*/          OPC_Scope, 19, /*->2759*/ // 2 children in Scope
/*2740*/            OPC_RecordChild0, // #2 = $rB
/*2741*/            OPC_MoveChild, 1,
/*2743*/            OPC_CheckSame, 0,
/*2745*/            OPC_MoveParent,
/*2746*/            OPC_MoveParent,
/*2747*/            OPC_CheckType, MVT::i16,
/*2749*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rC, -1:i16), R16C:i16:$rA), (and:i16 R16C:i16:$rB, R16C:i16:$rC)) - Complexity = 17
                    // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2759*/          /*Scope*/ 19, /*->2779*/
/*2760*/            OPC_MoveChild, 0,
/*2762*/            OPC_CheckSame, 0,
/*2764*/            OPC_MoveParent,
/*2765*/            OPC_RecordChild1, // #2 = $rB
/*2766*/            OPC_MoveParent,
/*2767*/            OPC_CheckType, MVT::i16,
/*2769*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i16 (and:i16 (xor:i16 R16C:i16:$rC, -1:i16), R16C:i16:$rA), (and:i16 R16C:i16:$rC, R16C:i16:$rB)) - Complexity = 17
                    // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*2779*/          0, /*End of Scope*/
/*2780*/        /*Scope*/ 76|128,1/*204*/, /*->2986*/
/*2782*/          OPC_RecordChild0, // #0 = $rB
/*2783*/          OPC_Scope, 1|128,1/*129*/, /*->2915*/ // 2 children in Scope
/*2786*/            OPC_RecordChild1, // #1 = $rC
/*2787*/            OPC_MoveParent,
/*2788*/            OPC_MoveChild, 1,
/*2790*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*2793*/            OPC_Scope, 39, /*->2834*/ // 3 children in Scope
/*2795*/              OPC_MoveChild, 0,
/*2797*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2800*/              OPC_MoveChild, 0,
/*2802*/              OPC_CheckSame, 1,
/*2804*/              OPC_MoveParent,
/*2805*/              OPC_MoveChild, 1,
/*2807*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2818*/              OPC_MoveParent,
/*2819*/              OPC_MoveParent,
/*2820*/              OPC_RecordChild1, // #2 = $rA
/*2821*/              OPC_MoveParent,
/*2822*/              OPC_CheckType, MVT::i8,
/*2824*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rC), (and:i8 (xor:i8 R8C:i8:$rC, -1:i8), R8C:i8:$rA)) - Complexity = 17
                      // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*2834*/            /*Scope*/ 39, /*->2874*/
/*2835*/              OPC_RecordChild0, // #2 = $rA
/*2836*/              OPC_MoveChild, 1,
/*2838*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2841*/              OPC_MoveChild, 0,
/*2843*/              OPC_CheckSame, 0,
/*2845*/              OPC_MoveParent,
/*2846*/              OPC_MoveChild, 1,
/*2848*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2859*/              OPC_MoveParent,
/*2860*/              OPC_MoveParent,
/*2861*/              OPC_MoveParent,
/*2862*/              OPC_CheckType, MVT::i8,
/*2864*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rC, R8C:i8:$rB), (and:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rC, -1:i8))) - Complexity = 17
                      // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*2874*/            /*Scope*/ 39, /*->2914*/
/*2875*/              OPC_MoveChild, 0,
/*2877*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2880*/              OPC_MoveChild, 0,
/*2882*/              OPC_CheckSame, 0,
/*2884*/              OPC_MoveParent,
/*2885*/              OPC_MoveChild, 1,
/*2887*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2898*/              OPC_MoveParent,
/*2899*/              OPC_MoveParent,
/*2900*/              OPC_RecordChild1, // #2 = $rA
/*2901*/              OPC_MoveParent,
/*2902*/              OPC_CheckType, MVT::i8,
/*2904*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rC, R8C:i8:$rB), (and:i8 (xor:i8 R8C:i8:$rC, -1:i8), R8C:i8:$rA)) - Complexity = 17
                      // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*2914*/            0, /*End of Scope*/
/*2915*/          /*Scope*/ 69, /*->2985*/
/*2916*/            OPC_MoveChild, 1,
/*2918*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2921*/            OPC_RecordChild0, // #1 = $rC
/*2922*/            OPC_MoveChild, 1,
/*2924*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2935*/            OPC_MoveParent,
/*2936*/            OPC_MoveParent,
/*2937*/            OPC_MoveParent,
/*2938*/            OPC_MoveChild, 1,
/*2940*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*2943*/            OPC_Scope, 19, /*->2964*/ // 2 children in Scope
/*2945*/              OPC_RecordChild0, // #2 = $rB
/*2946*/              OPC_MoveChild, 1,
/*2948*/              OPC_CheckSame, 1,
/*2950*/              OPC_MoveParent,
/*2951*/              OPC_MoveParent,
/*2952*/              OPC_CheckType, MVT::i8,
/*2954*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rC, -1:i8)), (and:i8 R8C:i8:$rB, R8C:i8:$rC)) - Complexity = 17
                      // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*2964*/            /*Scope*/ 19, /*->2984*/
/*2965*/              OPC_MoveChild, 0,
/*2967*/              OPC_CheckSame, 1,
/*2969*/              OPC_MoveParent,
/*2970*/              OPC_RecordChild1, // #2 = $rB
/*2971*/              OPC_MoveParent,
/*2972*/              OPC_CheckType, MVT::i8,
/*2974*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 0, 2, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rC, -1:i8)), (and:i8 R8C:i8:$rC, R8C:i8:$rB)) - Complexity = 17
                      // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*2984*/            0, /*End of Scope*/
/*2985*/          0, /*End of Scope*/
/*2986*/        /*Scope*/ 70, /*->3057*/
/*2987*/          OPC_MoveChild, 0,
/*2989*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*2992*/          OPC_RecordChild0, // #0 = $rC
/*2993*/          OPC_MoveChild, 1,
/*2995*/          OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3006*/          OPC_MoveParent,
/*3007*/          OPC_MoveParent,
/*3008*/          OPC_RecordChild1, // #1 = $rA
/*3009*/          OPC_MoveParent,
/*3010*/          OPC_MoveChild, 1,
/*3012*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*3015*/          OPC_Scope, 19, /*->3036*/ // 2 children in Scope
/*3017*/            OPC_RecordChild0, // #2 = $rB
/*3018*/            OPC_MoveChild, 1,
/*3020*/            OPC_CheckSame, 0,
/*3022*/            OPC_MoveParent,
/*3023*/            OPC_MoveParent,
/*3024*/            OPC_CheckType, MVT::i8,
/*3026*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rC, -1:i8), R8C:i8:$rA), (and:i8 R8C:i8:$rB, R8C:i8:$rC)) - Complexity = 17
                    // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*3036*/          /*Scope*/ 19, /*->3056*/
/*3037*/            OPC_MoveChild, 0,
/*3039*/            OPC_CheckSame, 0,
/*3041*/            OPC_MoveParent,
/*3042*/            OPC_RecordChild1, // #2 = $rB
/*3043*/            OPC_MoveParent,
/*3044*/            OPC_CheckType, MVT::i8,
/*3046*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (or:i8 (and:i8 (xor:i8 R8C:i8:$rC, -1:i8), R8C:i8:$rA), (and:i8 R8C:i8:$rC, R8C:i8:$rB)) - Complexity = 17
                    // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*3056*/          0, /*End of Scope*/
/*3057*/        /*Scope*/ 58|128,3/*442*/, /*->3501*/
/*3059*/          OPC_RecordChild0, // #0 = $rA
/*3060*/          OPC_RecordChild1, // #1 = $rB
/*3061*/          OPC_MoveParent,
/*3062*/          OPC_MoveChild, 1,
/*3064*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*3067*/          OPC_MoveChild, 0,
/*3069*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*3072*/          OPC_MoveChild, 0,
/*3074*/          OPC_Scope, 48, /*->3124*/ // 10 children in Scope
/*3076*/            OPC_CheckSame, 1,
/*3078*/            OPC_MoveParent,
/*3079*/            OPC_MoveChild, 1,
/*3081*/            OPC_CheckSame, 0,
/*3083*/            OPC_MoveParent,
/*3084*/            OPC_MoveParent,
/*3085*/            OPC_MoveChild, 1,
/*3087*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3098*/            OPC_MoveParent,
/*3099*/            OPC_MoveParent,
/*3100*/            OPC_CheckType, MVT::i128,
/*3102*/            OPC_Scope, 9, /*->3113*/ // 2 children in Scope
/*3104*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_2), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rA, GPRC:i128:$rB), (xor:i128 (or:i128 GPRC:i128:$rB, GPRC:i128:$rA), -1:i128)) - Complexity = 17
                      // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3113*/            /*Scope*/ 9, /*->3123*/
/*3114*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_2), 0,
                          1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rA), (xor:i128 (or:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128)) - Complexity = 17
                      // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3123*/            0, /*End of Scope*/
/*3124*/          /*Scope*/ 35, /*->3160*/
/*3125*/            OPC_CheckSame, 0,
/*3127*/            OPC_MoveParent,
/*3128*/            OPC_MoveChild, 1,
/*3130*/            OPC_CheckSame, 1,
/*3132*/            OPC_MoveParent,
/*3133*/            OPC_MoveParent,
/*3134*/            OPC_MoveChild, 1,
/*3136*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3147*/            OPC_MoveParent,
/*3148*/            OPC_MoveParent,
/*3149*/            OPC_CheckType, MVT::i128,
/*3151*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_2), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i128 (and:i128 GPRC:i128:$rB, GPRC:i128:$rA), (xor:i128 (or:i128 GPRC:i128:$rB, GPRC:i128:$rA), -1:i128)) - Complexity = 17
                    // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3160*/          /*Scope*/ 48, /*->3209*/
/*3161*/            OPC_CheckSame, 1,
/*3163*/            OPC_MoveParent,
/*3164*/            OPC_MoveChild, 1,
/*3166*/            OPC_CheckSame, 0,
/*3168*/            OPC_MoveParent,
/*3169*/            OPC_MoveParent,
/*3170*/            OPC_MoveChild, 1,
/*3172*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3183*/            OPC_MoveParent,
/*3184*/            OPC_MoveParent,
/*3185*/            OPC_CheckType, MVT::i64,
/*3187*/            OPC_Scope, 9, /*->3198*/ // 2 children in Scope
/*3189*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_2), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rA, R64C:i64:$rB), (xor:i64 (or:i64 R64C:i64:$rB, R64C:i64:$rA), -1:i64)) - Complexity = 17
                      // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
/*3198*/            /*Scope*/ 9, /*->3208*/
/*3199*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_2), 0,
                          1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rA), (xor:i64 (or:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64)) - Complexity = 17
                      // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
/*3208*/            0, /*End of Scope*/
/*3209*/          /*Scope*/ 35, /*->3245*/
/*3210*/            OPC_CheckSame, 0,
/*3212*/            OPC_MoveParent,
/*3213*/            OPC_MoveChild, 1,
/*3215*/            OPC_CheckSame, 1,
/*3217*/            OPC_MoveParent,
/*3218*/            OPC_MoveParent,
/*3219*/            OPC_MoveChild, 1,
/*3221*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3232*/            OPC_MoveParent,
/*3233*/            OPC_MoveParent,
/*3234*/            OPC_CheckType, MVT::i64,
/*3236*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_2), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i64 (and:i64 R64C:i64:$rB, R64C:i64:$rA), (xor:i64 (or:i64 R64C:i64:$rB, R64C:i64:$rA), -1:i64)) - Complexity = 17
                    // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
/*3245*/          /*Scope*/ 48, /*->3294*/
/*3246*/            OPC_CheckSame, 1,
/*3248*/            OPC_MoveParent,
/*3249*/            OPC_MoveChild, 1,
/*3251*/            OPC_CheckSame, 0,
/*3253*/            OPC_MoveParent,
/*3254*/            OPC_MoveParent,
/*3255*/            OPC_MoveChild, 1,
/*3257*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3268*/            OPC_MoveParent,
/*3269*/            OPC_MoveParent,
/*3270*/            OPC_CheckType, MVT::i32,
/*3272*/            OPC_Scope, 9, /*->3283*/ // 2 children in Scope
/*3274*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_2), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rA, R32C:i32:$rB), (xor:i32 (or:i32 R32C:i32:$rB, R32C:i32:$rA), -1:i32)) - Complexity = 17
                      // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
/*3283*/            /*Scope*/ 9, /*->3293*/
/*3284*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_2), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rA), (xor:i32 (or:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32)) - Complexity = 17
                      // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
/*3293*/            0, /*End of Scope*/
/*3294*/          /*Scope*/ 35, /*->3330*/
/*3295*/            OPC_CheckSame, 0,
/*3297*/            OPC_MoveParent,
/*3298*/            OPC_MoveChild, 1,
/*3300*/            OPC_CheckSame, 1,
/*3302*/            OPC_MoveParent,
/*3303*/            OPC_MoveParent,
/*3304*/            OPC_MoveChild, 1,
/*3306*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3317*/            OPC_MoveParent,
/*3318*/            OPC_MoveParent,
/*3319*/            OPC_CheckType, MVT::i32,
/*3321*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i32 (and:i32 R32C:i32:$rB, R32C:i32:$rA), (xor:i32 (or:i32 R32C:i32:$rB, R32C:i32:$rA), -1:i32)) - Complexity = 17
                    // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
/*3330*/          /*Scope*/ 48, /*->3379*/
/*3331*/            OPC_CheckSame, 1,
/*3333*/            OPC_MoveParent,
/*3334*/            OPC_MoveChild, 1,
/*3336*/            OPC_CheckSame, 0,
/*3338*/            OPC_MoveParent,
/*3339*/            OPC_MoveParent,
/*3340*/            OPC_MoveChild, 1,
/*3342*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3353*/            OPC_MoveParent,
/*3354*/            OPC_MoveParent,
/*3355*/            OPC_CheckType, MVT::i16,
/*3357*/            OPC_Scope, 9, /*->3368*/ // 2 children in Scope
/*3359*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_2), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rA, R16C:i16:$rB), (xor:i16 (or:i16 R16C:i16:$rB, R16C:i16:$rA), -1:i16)) - Complexity = 17
                      // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
/*3368*/            /*Scope*/ 9, /*->3378*/
/*3369*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_2), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rA), (xor:i16 (or:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16)) - Complexity = 17
                      // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
/*3378*/            0, /*End of Scope*/
/*3379*/          /*Scope*/ 35, /*->3415*/
/*3380*/            OPC_CheckSame, 0,
/*3382*/            OPC_MoveParent,
/*3383*/            OPC_MoveChild, 1,
/*3385*/            OPC_CheckSame, 1,
/*3387*/            OPC_MoveParent,
/*3388*/            OPC_MoveParent,
/*3389*/            OPC_MoveChild, 1,
/*3391*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3402*/            OPC_MoveParent,
/*3403*/            OPC_MoveParent,
/*3404*/            OPC_CheckType, MVT::i16,
/*3406*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_2), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i16 (and:i16 R16C:i16:$rB, R16C:i16:$rA), (xor:i16 (or:i16 R16C:i16:$rB, R16C:i16:$rA), -1:i16)) - Complexity = 17
                    // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
/*3415*/          /*Scope*/ 48, /*->3464*/
/*3416*/            OPC_CheckSame, 1,
/*3418*/            OPC_MoveParent,
/*3419*/            OPC_MoveChild, 1,
/*3421*/            OPC_CheckSame, 0,
/*3423*/            OPC_MoveParent,
/*3424*/            OPC_MoveParent,
/*3425*/            OPC_MoveChild, 1,
/*3427*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3438*/            OPC_MoveParent,
/*3439*/            OPC_MoveParent,
/*3440*/            OPC_CheckType, MVT::i8,
/*3442*/            OPC_Scope, 9, /*->3453*/ // 2 children in Scope
/*3444*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_2), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rA, R8C:i8:$rB), (xor:i8 (or:i8 R8C:i8:$rB, R8C:i8:$rA), -1:i8)) - Complexity = 17
                      // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3453*/            /*Scope*/ 9, /*->3463*/
/*3454*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_2), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rA), (xor:i8 (or:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8)) - Complexity = 17
                      // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3463*/            0, /*End of Scope*/
/*3464*/          /*Scope*/ 35, /*->3500*/
/*3465*/            OPC_CheckSame, 0,
/*3467*/            OPC_MoveParent,
/*3468*/            OPC_MoveChild, 1,
/*3470*/            OPC_CheckSame, 1,
/*3472*/            OPC_MoveParent,
/*3473*/            OPC_MoveParent,
/*3474*/            OPC_MoveChild, 1,
/*3476*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3487*/            OPC_MoveParent,
/*3488*/            OPC_MoveParent,
/*3489*/            OPC_CheckType, MVT::i8,
/*3491*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_2), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i8 (and:i8 R8C:i8:$rB, R8C:i8:$rA), (xor:i8 (or:i8 R8C:i8:$rB, R8C:i8:$rA), -1:i8)) - Complexity = 17
                    // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3500*/          0, /*End of Scope*/
/*3501*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 124|128,2/*380*/,  TARGET_OPCODE(ISD::XOR),// ->3886
/*3506*/        OPC_MoveChild, 0,
/*3508*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*3511*/        OPC_RecordChild0, // #0 = $rA
/*3512*/        OPC_RecordChild1, // #1 = $rB
/*3513*/        OPC_MoveParent,
/*3514*/        OPC_MoveChild, 1,
/*3516*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3527*/        OPC_MoveParent,
/*3528*/        OPC_MoveParent,
/*3529*/        OPC_MoveChild, 1,
/*3531*/        OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*3534*/        OPC_MoveChild, 0,
/*3536*/        OPC_Scope, 20, /*->3558*/ // 11 children in Scope
/*3538*/          OPC_CheckSame, 0,
/*3540*/          OPC_MoveParent,
/*3541*/          OPC_MoveChild, 1,
/*3543*/          OPC_CheckSame, 1,
/*3545*/          OPC_MoveParent,
/*3546*/          OPC_MoveParent,
/*3547*/          OPC_CheckType, MVT::i128,
/*3549*/          OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_2), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i128 (xor:i128 (or:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128), (and:i128 GPRC:i128:$rA, GPRC:i128:$rB)) - Complexity = 17
                  // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3558*/        /*Scope*/ 33, /*->3592*/
/*3559*/          OPC_CheckSame, 1,
/*3561*/          OPC_MoveParent,
/*3562*/          OPC_MoveChild, 1,
/*3564*/          OPC_CheckSame, 0,
/*3566*/          OPC_MoveParent,
/*3567*/          OPC_MoveParent,
/*3568*/          OPC_CheckType, MVT::i128,
/*3570*/          OPC_Scope, 9, /*->3581*/ // 2 children in Scope
/*3572*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_2), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i128 (xor:i128 (or:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128), (and:i128 GPRC:i128:$rB, GPRC:i128:$rA)) - Complexity = 17
                    // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3581*/          /*Scope*/ 9, /*->3591*/
/*3582*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_2), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i128 (xor:i128 (or:i128 GPRC:i128:$rB, GPRC:i128:$rA), -1:i128), (and:i128 GPRC:i128:$rA, GPRC:i128:$rB)) - Complexity = 17
                    // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*3591*/          0, /*End of Scope*/
/*3592*/        /*Scope*/ 33, /*->3626*/
/*3593*/          OPC_CheckSame, 0,
/*3595*/          OPC_MoveParent,
/*3596*/          OPC_MoveChild, 1,
/*3598*/          OPC_CheckSame, 1,
/*3600*/          OPC_MoveParent,
/*3601*/          OPC_MoveParent,
/*3602*/          OPC_SwitchType /*2 cases */, 9,  MVT::i128,// ->3614
/*3605*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_2), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i128 (xor:i128 (or:i128 GPRC:i128:$rB, GPRC:i128:$rA), -1:i128), (and:i128 GPRC:i128:$rB, GPRC:i128:$rA)) - Complexity = 17
                    // Dst: (EQVr128_2:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                  /*SwitchType*/ 9,  MVT::i64,// ->3625
/*3616*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_2), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i64 (xor:i64 (or:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64), (and:i64 R64C:i64:$rA, R64C:i64:$rB)) - Complexity = 17
                    // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
                  0, // EndSwitchType
/*3626*/        /*Scope*/ 33, /*->3660*/
/*3627*/          OPC_CheckSame, 1,
/*3629*/          OPC_MoveParent,
/*3630*/          OPC_MoveChild, 1,
/*3632*/          OPC_CheckSame, 0,
/*3634*/          OPC_MoveParent,
/*3635*/          OPC_MoveParent,
/*3636*/          OPC_CheckType, MVT::i64,
/*3638*/          OPC_Scope, 9, /*->3649*/ // 2 children in Scope
/*3640*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_2), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i64 (xor:i64 (or:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64), (and:i64 R64C:i64:$rB, R64C:i64:$rA)) - Complexity = 17
                    // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
/*3649*/          /*Scope*/ 9, /*->3659*/
/*3650*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_2), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i64 (xor:i64 (or:i64 R64C:i64:$rB, R64C:i64:$rA), -1:i64), (and:i64 R64C:i64:$rA, R64C:i64:$rB)) - Complexity = 17
                    // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
/*3659*/          0, /*End of Scope*/
/*3660*/        /*Scope*/ 33, /*->3694*/
/*3661*/          OPC_CheckSame, 0,
/*3663*/          OPC_MoveParent,
/*3664*/          OPC_MoveChild, 1,
/*3666*/          OPC_CheckSame, 1,
/*3668*/          OPC_MoveParent,
/*3669*/          OPC_MoveParent,
/*3670*/          OPC_SwitchType /*2 cases */, 9,  MVT::i64,// ->3682
/*3673*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_2), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i64 (xor:i64 (or:i64 R64C:i64:$rB, R64C:i64:$rA), -1:i64), (and:i64 R64C:i64:$rB, R64C:i64:$rA)) - Complexity = 17
                    // Dst: (EQVr64_2:i64 R64C:i64:$rA, R64C:i64:$rB)
                  /*SwitchType*/ 9,  MVT::i32,// ->3693
/*3684*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 (xor:i32 (or:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32), (and:i32 R32C:i32:$rA, R32C:i32:$rB)) - Complexity = 17
                    // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
                  0, // EndSwitchType
/*3694*/        /*Scope*/ 33, /*->3728*/
/*3695*/          OPC_CheckSame, 1,
/*3697*/          OPC_MoveParent,
/*3698*/          OPC_MoveChild, 1,
/*3700*/          OPC_CheckSame, 0,
/*3702*/          OPC_MoveParent,
/*3703*/          OPC_MoveParent,
/*3704*/          OPC_CheckType, MVT::i32,
/*3706*/          OPC_Scope, 9, /*->3717*/ // 2 children in Scope
/*3708*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 (xor:i32 (or:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32), (and:i32 R32C:i32:$rB, R32C:i32:$rA)) - Complexity = 17
                    // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
/*3717*/          /*Scope*/ 9, /*->3727*/
/*3718*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i32 (xor:i32 (or:i32 R32C:i32:$rB, R32C:i32:$rA), -1:i32), (and:i32 R32C:i32:$rA, R32C:i32:$rB)) - Complexity = 17
                    // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
/*3727*/          0, /*End of Scope*/
/*3728*/        /*Scope*/ 33, /*->3762*/
/*3729*/          OPC_CheckSame, 0,
/*3731*/          OPC_MoveParent,
/*3732*/          OPC_MoveChild, 1,
/*3734*/          OPC_CheckSame, 1,
/*3736*/          OPC_MoveParent,
/*3737*/          OPC_MoveParent,
/*3738*/          OPC_SwitchType /*2 cases */, 9,  MVT::i32,// ->3750
/*3741*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i32 (xor:i32 (or:i32 R32C:i32:$rB, R32C:i32:$rA), -1:i32), (and:i32 R32C:i32:$rB, R32C:i32:$rA)) - Complexity = 17
                    // Dst: (EQVr32_2:i32 R32C:i32:$rA, R32C:i32:$rB)
                  /*SwitchType*/ 9,  MVT::i16,// ->3761
/*3752*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_2), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i16 (xor:i16 (or:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16), (and:i16 R16C:i16:$rA, R16C:i16:$rB)) - Complexity = 17
                    // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
                  0, // EndSwitchType
/*3762*/        /*Scope*/ 33, /*->3796*/
/*3763*/          OPC_CheckSame, 1,
/*3765*/          OPC_MoveParent,
/*3766*/          OPC_MoveChild, 1,
/*3768*/          OPC_CheckSame, 0,
/*3770*/          OPC_MoveParent,
/*3771*/          OPC_MoveParent,
/*3772*/          OPC_CheckType, MVT::i16,
/*3774*/          OPC_Scope, 9, /*->3785*/ // 2 children in Scope
/*3776*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_2), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i16 (xor:i16 (or:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16), (and:i16 R16C:i16:$rB, R16C:i16:$rA)) - Complexity = 17
                    // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
/*3785*/          /*Scope*/ 9, /*->3795*/
/*3786*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_2), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i16 (xor:i16 (or:i16 R16C:i16:$rB, R16C:i16:$rA), -1:i16), (and:i16 R16C:i16:$rA, R16C:i16:$rB)) - Complexity = 17
                    // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
/*3795*/          0, /*End of Scope*/
/*3796*/        /*Scope*/ 33, /*->3830*/
/*3797*/          OPC_CheckSame, 0,
/*3799*/          OPC_MoveParent,
/*3800*/          OPC_MoveChild, 1,
/*3802*/          OPC_CheckSame, 1,
/*3804*/          OPC_MoveParent,
/*3805*/          OPC_MoveParent,
/*3806*/          OPC_SwitchType /*2 cases */, 9,  MVT::i16,// ->3818
/*3809*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_2), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i16 (xor:i16 (or:i16 R16C:i16:$rB, R16C:i16:$rA), -1:i16), (and:i16 R16C:i16:$rB, R16C:i16:$rA)) - Complexity = 17
                    // Dst: (EQVr16_2:i16 R16C:i16:$rA, R16C:i16:$rB)
                  /*SwitchType*/ 9,  MVT::i8,// ->3829
/*3820*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_2), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i8 (xor:i8 (or:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8), (and:i8 R8C:i8:$rA, R8C:i8:$rB)) - Complexity = 17
                    // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
                  0, // EndSwitchType
/*3830*/        /*Scope*/ 33, /*->3864*/
/*3831*/          OPC_CheckSame, 1,
/*3833*/          OPC_MoveParent,
/*3834*/          OPC_MoveChild, 1,
/*3836*/          OPC_CheckSame, 0,
/*3838*/          OPC_MoveParent,
/*3839*/          OPC_MoveParent,
/*3840*/          OPC_CheckType, MVT::i8,
/*3842*/          OPC_Scope, 9, /*->3853*/ // 2 children in Scope
/*3844*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_2), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i8 (xor:i8 (or:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8), (and:i8 R8C:i8:$rB, R8C:i8:$rA)) - Complexity = 17
                    // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3853*/          /*Scope*/ 9, /*->3863*/
/*3854*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_2), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                    // Src: (or:i8 (xor:i8 (or:i8 R8C:i8:$rB, R8C:i8:$rA), -1:i8), (and:i8 R8C:i8:$rA, R8C:i8:$rB)) - Complexity = 17
                    // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3863*/          0, /*End of Scope*/
/*3864*/        /*Scope*/ 20, /*->3885*/
/*3865*/          OPC_CheckSame, 0,
/*3867*/          OPC_MoveParent,
/*3868*/          OPC_MoveChild, 1,
/*3870*/          OPC_CheckSame, 1,
/*3872*/          OPC_MoveParent,
/*3873*/          OPC_MoveParent,
/*3874*/          OPC_CheckType, MVT::i8,
/*3876*/          OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_2), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i8 (xor:i8 (or:i8 R8C:i8:$rB, R8C:i8:$rA), -1:i8), (and:i8 R8C:i8:$rB, R8C:i8:$rA)) - Complexity = 17
                  // Dst: (EQVr8_2:i8 R8C:i8:$rA, R8C:i8:$rB)
/*3885*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*3887*/    /*Scope*/ 79, /*->3967*/
/*3888*/      OPC_RecordChild0, // #0 = $rA
/*3889*/      OPC_MoveChild, 1,
/*3891*/      OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*3894*/      OPC_RecordChild0, // #1 = $rB
/*3895*/      OPC_MoveChild, 1,
/*3897*/      OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3908*/      OPC_MoveParent,
/*3909*/      OPC_MoveParent,
/*3910*/      OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->3922
/*3913*/        OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (or:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rB, -1:i128)) - Complexity = 11
                // Dst: (ORCr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
              /*SwitchType*/ 9,  MVT::i64,// ->3933
/*3924*/        OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCr64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (or:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rB, -1:i64)) - Complexity = 11
                // Dst: (ORCr64:i64 R64C:i64:$rA, R64C:i64:$rB)
              /*SwitchType*/ 9,  MVT::i32,// ->3944
/*3935*/        OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (or:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rB, -1:i32)) - Complexity = 11
                // Dst: (ORCr32:i32 R32C:i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::i16,// ->3955
/*3946*/        OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (or:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rB, -1:i16)) - Complexity = 11
                // Dst: (ORCr16:i16 R16C:i16:$rA, R16C:i16:$rB)
              /*SwitchType*/ 9,  MVT::i8,// ->3966
/*3957*/        OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCr8), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                // Src: (or:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rB, -1:i8)) - Complexity = 11
                // Dst: (ORCr8:i8 R8C:i8:$rA, R8C:i8:$rB)
              0, // EndSwitchType
/*3967*/    /*Scope*/ 31|128,1/*159*/, /*->4128*/
/*3969*/      OPC_MoveChild, 0,
/*3971*/      OPC_SwitchOpcode /*2 cases */, 74,  TARGET_OPCODE(ISD::XOR),// ->4049
/*3975*/        OPC_RecordChild0, // #0 = $rB
/*3976*/        OPC_MoveChild, 1,
/*3978*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3989*/        OPC_MoveParent,
/*3990*/        OPC_MoveParent,
/*3991*/        OPC_RecordChild1, // #1 = $rA
/*3992*/        OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->4004
/*3995*/          OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i128 (xor:i128 GPRC:i128:$rB, -1:i128), GPRC:i128:$rA) - Complexity = 11
                  // Dst: (ORCr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->4015
/*4006*/          OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i64 (xor:i64 R64C:i64:$rB, -1:i64), R64C:i64:$rA) - Complexity = 11
                  // Dst: (ORCr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->4026
/*4017*/          OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i32 (xor:i32 R32C:i32:$rB, -1:i32), R32C:i32:$rA) - Complexity = 11
                  // Dst: (ORCr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->4037
/*4028*/          OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i16 (xor:i16 R16C:i16:$rB, -1:i16), R16C:i16:$rA) - Complexity = 11
                  // Dst: (ORCr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->4048
/*4039*/          OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                  // Src: (or:i8 (xor:i8 R8C:i8:$rB, -1:i8), R8C:i8:$rA) - Complexity = 11
                  // Dst: (ORCr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75,  TARGET_OPCODE(ISD::ANY_EXTEND),// ->4127
/*4052*/        OPC_RecordChild0, // #0 = $rA
/*4053*/        OPC_Scope, 45, /*->4100*/ // 2 children in Scope
/*4055*/          OPC_CheckChild0Type, MVT::i8,
/*4057*/          OPC_MoveParent,
/*4058*/          OPC_RecordChild1, // #1 = $val
/*4059*/          OPC_MoveChild, 1,
/*4061*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*4064*/          OPC_Scope, 16, /*->4082*/ // 2 children in Scope
/*4066*/            OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*4068*/            OPC_MoveParent,
/*4069*/            OPC_CheckType, MVT::i16,
/*4071*/            OPC_EmitConvertToTarget, 1,
/*4073*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORHIi8i16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                    // Src: (or:i16 (anyext:i16 R8C:i8:$rA), (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 10
                    // Dst: (ORHIi8i16:i16 R8C:i8:$rA, (imm:i16):$val)
/*4082*/          /*Scope*/ 16, /*->4099*/
/*4083*/            OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*4085*/            OPC_MoveParent,
/*4086*/            OPC_CheckType, MVT::i32,
/*4088*/            OPC_EmitConvertToTarget, 1,
/*4090*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORIi8i32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                    // Src: (or:i32 (anyext:i32 R8C:i8:$rA), (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 10
                    // Dst: (ORIi8i32:i32 R8C:i8:$rA, (imm:i32):$val)
/*4099*/          0, /*End of Scope*/
/*4100*/        /*Scope*/ 25, /*->4126*/
/*4101*/          OPC_CheckChild0Type, MVT::i16,
/*4103*/          OPC_MoveParent,
/*4104*/          OPC_RecordChild1, // #1 = $val
/*4105*/          OPC_MoveChild, 1,
/*4107*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*4110*/          OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*4112*/          OPC_MoveParent,
/*4113*/          OPC_CheckType, MVT::i32,
/*4115*/          OPC_EmitConvertToTarget, 1,
/*4117*/          OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORIi16i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (or:i32 (anyext:i32 R16C:i16:$rA), (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 10
                  // Dst: (ORIi16i32:i32 R16C:i16:$rA, (imm:i32):$val)
/*4126*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4128*/    /*Scope*/ 60, /*->4189*/
/*4129*/      OPC_RecordChild0, // #0 = $rA
/*4130*/      OPC_RecordChild1, // #1 = $val
/*4131*/      OPC_MoveChild, 1,
/*4133*/      OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*4136*/      OPC_Scope, 16, /*->4154*/ // 3 children in Scope
/*4138*/        OPC_CheckPredicate, 2, // Predicate_immU8
/*4140*/        OPC_MoveParent,
/*4141*/        OPC_CheckType, MVT::i8,
/*4143*/        OPC_EmitConvertToTarget, 1,
/*4145*/        OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORBIr8), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                // Src: (or:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 7
                // Dst: (ORBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*4154*/      /*Scope*/ 16, /*->4171*/
/*4155*/        OPC_CheckPredicate, 3, // Predicate_i16ImmUns10
/*4157*/        OPC_MoveParent,
/*4158*/        OPC_CheckType, MVT::i16,
/*4160*/        OPC_EmitConvertToTarget, 1,
/*4162*/        OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORHIr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                // Src: (or:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmUns10>>:$val) - Complexity = 7
                // Dst: (ORHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*4171*/      /*Scope*/ 16, /*->4188*/
/*4172*/        OPC_CheckPredicate, 4, // Predicate_i32ImmUns10
/*4174*/        OPC_MoveParent,
/*4175*/        OPC_CheckType, MVT::i32,
/*4177*/        OPC_EmitConvertToTarget, 1,
/*4179*/        OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (or:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmUns10>>:$val) - Complexity = 7
                // Dst: (ORIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*4188*/      0, /*End of Scope*/
/*4189*/    /*Scope*/ 107|128,63/*8171*/, /*->12362*/
/*4191*/      OPC_MoveChild, 0,
/*4193*/      OPC_SwitchOpcode /*2 cases */, 121|128,58/*7545*/,  TARGET_OPCODE(ISD::AND),// ->11743
/*4198*/        OPC_Scope, 116|128,4/*628*/, /*->4829*/ // 17 children in Scope
/*4201*/          OPC_RecordChild0, // #0 = $rA
/*4202*/          OPC_RecordChild1, // #1 = $rB
/*4203*/          OPC_MoveParent,
/*4204*/          OPC_MoveChild, 1,
/*4206*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*4209*/          OPC_MoveChild, 0,
/*4211*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4214*/          OPC_MoveChild, 0,
/*4216*/          OPC_Scope, 106, /*->4324*/ // 8 children in Scope
/*4218*/            OPC_CheckSame, 0,
/*4220*/            OPC_MoveParent,
/*4221*/            OPC_MoveChild, 1,
/*4223*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4226*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4228*/            OPC_MoveParent,
/*4229*/            OPC_MoveParent,
/*4230*/            OPC_MoveChild, 1,
/*4232*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4235*/            OPC_MoveChild, 0,
/*4237*/            OPC_Scope, 59, /*->4298*/ // 2 children in Scope
/*4239*/              OPC_CheckSame, 1,
/*4241*/              OPC_MoveParent,
/*4242*/              OPC_MoveChild, 1,
/*4244*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4247*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4249*/              OPC_MoveParent,
/*4250*/              OPC_MoveParent,
/*4251*/              OPC_MoveParent,
/*4252*/              OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->4264
/*4255*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                      /*SwitchType*/ 9,  MVT::v8i16,// ->4275
/*4266*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                      /*SwitchType*/ 9,  MVT::v4i32,// ->4286
/*4277*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                      /*SwitchType*/ 9,  MVT::v2i64,// ->4297
/*4288*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                      0, // EndSwitchType
/*4298*/            /*Scope*/ 24, /*->4323*/
/*4299*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4302*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4304*/              OPC_MoveParent,
/*4305*/              OPC_MoveChild, 1,
/*4307*/              OPC_CheckSame, 1,
/*4309*/              OPC_MoveParent,
/*4310*/              OPC_MoveParent,
/*4311*/              OPC_MoveParent,
/*4312*/              OPC_CheckType, MVT::v16i8,
/*4314*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4323*/            0, /*End of Scope*/
/*4324*/          /*Scope*/ 71, /*->4396*/
/*4325*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4328*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4330*/            OPC_MoveParent,
/*4331*/            OPC_MoveChild, 1,
/*4333*/            OPC_CheckSame, 0,
/*4335*/            OPC_MoveParent,
/*4336*/            OPC_MoveParent,
/*4337*/            OPC_MoveChild, 1,
/*4339*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4342*/            OPC_MoveChild, 0,
/*4344*/            OPC_Scope, 24, /*->4370*/ // 2 children in Scope
/*4346*/              OPC_CheckSame, 1,
/*4348*/              OPC_MoveParent,
/*4349*/              OPC_MoveChild, 1,
/*4351*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4354*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4356*/              OPC_MoveParent,
/*4357*/              OPC_MoveParent,
/*4358*/              OPC_MoveParent,
/*4359*/              OPC_CheckType, MVT::v16i8,
/*4361*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4370*/            /*Scope*/ 24, /*->4395*/
/*4371*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4374*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4376*/              OPC_MoveParent,
/*4377*/              OPC_MoveChild, 1,
/*4379*/              OPC_CheckSame, 1,
/*4381*/              OPC_MoveParent,
/*4382*/              OPC_MoveParent,
/*4383*/              OPC_MoveParent,
/*4384*/              OPC_CheckType, MVT::v16i8,
/*4386*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4395*/            0, /*End of Scope*/
/*4396*/          /*Scope*/ 71, /*->4468*/
/*4397*/            OPC_CheckSame, 1,
/*4399*/            OPC_MoveParent,
/*4400*/            OPC_MoveChild, 1,
/*4402*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4405*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4407*/            OPC_MoveParent,
/*4408*/            OPC_MoveParent,
/*4409*/            OPC_MoveChild, 1,
/*4411*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4414*/            OPC_MoveChild, 0,
/*4416*/            OPC_Scope, 24, /*->4442*/ // 2 children in Scope
/*4418*/              OPC_CheckSame, 0,
/*4420*/              OPC_MoveParent,
/*4421*/              OPC_MoveChild, 1,
/*4423*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4426*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4428*/              OPC_MoveParent,
/*4429*/              OPC_MoveParent,
/*4430*/              OPC_MoveParent,
/*4431*/              OPC_CheckType, MVT::v16i8,
/*4433*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4442*/            /*Scope*/ 24, /*->4467*/
/*4443*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4446*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4448*/              OPC_MoveParent,
/*4449*/              OPC_MoveChild, 1,
/*4451*/              OPC_CheckSame, 0,
/*4453*/              OPC_MoveParent,
/*4454*/              OPC_MoveParent,
/*4455*/              OPC_MoveParent,
/*4456*/              OPC_CheckType, MVT::v16i8,
/*4458*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4467*/            0, /*End of Scope*/
/*4468*/          /*Scope*/ 71, /*->4540*/
/*4469*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4472*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4474*/            OPC_MoveParent,
/*4475*/            OPC_MoveChild, 1,
/*4477*/            OPC_CheckSame, 1,
/*4479*/            OPC_MoveParent,
/*4480*/            OPC_MoveParent,
/*4481*/            OPC_MoveChild, 1,
/*4483*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4486*/            OPC_MoveChild, 0,
/*4488*/            OPC_Scope, 24, /*->4514*/ // 2 children in Scope
/*4490*/              OPC_CheckSame, 0,
/*4492*/              OPC_MoveParent,
/*4493*/              OPC_MoveChild, 1,
/*4495*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4498*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4500*/              OPC_MoveParent,
/*4501*/              OPC_MoveParent,
/*4502*/              OPC_MoveParent,
/*4503*/              OPC_CheckType, MVT::v16i8,
/*4505*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4514*/            /*Scope*/ 24, /*->4539*/
/*4515*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4518*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4520*/              OPC_MoveParent,
/*4521*/              OPC_MoveChild, 1,
/*4523*/              OPC_CheckSame, 0,
/*4525*/              OPC_MoveParent,
/*4526*/              OPC_MoveParent,
/*4527*/              OPC_MoveParent,
/*4528*/              OPC_CheckType, MVT::v16i8,
/*4530*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4539*/            0, /*End of Scope*/
/*4540*/          /*Scope*/ 71, /*->4612*/
/*4541*/            OPC_CheckSame, 1,
/*4543*/            OPC_MoveParent,
/*4544*/            OPC_MoveChild, 1,
/*4546*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4549*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4551*/            OPC_MoveParent,
/*4552*/            OPC_MoveParent,
/*4553*/            OPC_MoveChild, 1,
/*4555*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4558*/            OPC_MoveChild, 0,
/*4560*/            OPC_Scope, 24, /*->4586*/ // 2 children in Scope
/*4562*/              OPC_CheckSame, 0,
/*4564*/              OPC_MoveParent,
/*4565*/              OPC_MoveChild, 1,
/*4567*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4570*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4572*/              OPC_MoveParent,
/*4573*/              OPC_MoveParent,
/*4574*/              OPC_MoveParent,
/*4575*/              OPC_CheckType, MVT::v16i8,
/*4577*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4586*/            /*Scope*/ 24, /*->4611*/
/*4587*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4590*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4592*/              OPC_MoveParent,
/*4593*/              OPC_MoveChild, 1,
/*4595*/              OPC_CheckSame, 0,
/*4597*/              OPC_MoveParent,
/*4598*/              OPC_MoveParent,
/*4599*/              OPC_MoveParent,
/*4600*/              OPC_CheckType, MVT::v16i8,
/*4602*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4611*/            0, /*End of Scope*/
/*4612*/          /*Scope*/ 71, /*->4684*/
/*4613*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4616*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4618*/            OPC_MoveParent,
/*4619*/            OPC_MoveChild, 1,
/*4621*/            OPC_CheckSame, 1,
/*4623*/            OPC_MoveParent,
/*4624*/            OPC_MoveParent,
/*4625*/            OPC_MoveChild, 1,
/*4627*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4630*/            OPC_MoveChild, 0,
/*4632*/            OPC_Scope, 24, /*->4658*/ // 2 children in Scope
/*4634*/              OPC_CheckSame, 0,
/*4636*/              OPC_MoveParent,
/*4637*/              OPC_MoveChild, 1,
/*4639*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4642*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4644*/              OPC_MoveParent,
/*4645*/              OPC_MoveParent,
/*4646*/              OPC_MoveParent,
/*4647*/              OPC_CheckType, MVT::v16i8,
/*4649*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4658*/            /*Scope*/ 24, /*->4683*/
/*4659*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4662*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4664*/              OPC_MoveParent,
/*4665*/              OPC_MoveChild, 1,
/*4667*/              OPC_CheckSame, 0,
/*4669*/              OPC_MoveParent,
/*4670*/              OPC_MoveParent,
/*4671*/              OPC_MoveParent,
/*4672*/              OPC_CheckType, MVT::v16i8,
/*4674*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4683*/            0, /*End of Scope*/
/*4684*/          /*Scope*/ 71, /*->4756*/
/*4685*/            OPC_CheckSame, 0,
/*4687*/            OPC_MoveParent,
/*4688*/            OPC_MoveChild, 1,
/*4690*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4693*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4695*/            OPC_MoveParent,
/*4696*/            OPC_MoveParent,
/*4697*/            OPC_MoveChild, 1,
/*4699*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4702*/            OPC_MoveChild, 0,
/*4704*/            OPC_Scope, 24, /*->4730*/ // 2 children in Scope
/*4706*/              OPC_CheckSame, 1,
/*4708*/              OPC_MoveParent,
/*4709*/              OPC_MoveChild, 1,
/*4711*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4714*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4716*/              OPC_MoveParent,
/*4717*/              OPC_MoveParent,
/*4718*/              OPC_MoveParent,
/*4719*/              OPC_CheckType, MVT::v16i8,
/*4721*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4730*/            /*Scope*/ 24, /*->4755*/
/*4731*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4734*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4736*/              OPC_MoveParent,
/*4737*/              OPC_MoveChild, 1,
/*4739*/              OPC_CheckSame, 1,
/*4741*/              OPC_MoveParent,
/*4742*/              OPC_MoveParent,
/*4743*/              OPC_MoveParent,
/*4744*/              OPC_CheckType, MVT::v16i8,
/*4746*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4755*/            0, /*End of Scope*/
/*4756*/          /*Scope*/ 71, /*->4828*/
/*4757*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4760*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4762*/            OPC_MoveParent,
/*4763*/            OPC_MoveChild, 1,
/*4765*/            OPC_CheckSame, 0,
/*4767*/            OPC_MoveParent,
/*4768*/            OPC_MoveParent,
/*4769*/            OPC_MoveChild, 1,
/*4771*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4774*/            OPC_MoveChild, 0,
/*4776*/            OPC_Scope, 24, /*->4802*/ // 2 children in Scope
/*4778*/              OPC_CheckSame, 1,
/*4780*/              OPC_MoveParent,
/*4781*/              OPC_MoveChild, 1,
/*4783*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4786*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4788*/              OPC_MoveParent,
/*4789*/              OPC_MoveParent,
/*4790*/              OPC_MoveParent,
/*4791*/              OPC_CheckType, MVT::v16i8,
/*4793*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4802*/            /*Scope*/ 24, /*->4827*/
/*4803*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4806*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4808*/              OPC_MoveParent,
/*4809*/              OPC_MoveChild, 1,
/*4811*/              OPC_CheckSame, 1,
/*4813*/              OPC_MoveParent,
/*4814*/              OPC_MoveParent,
/*4815*/              OPC_MoveParent,
/*4816*/              OPC_CheckType, MVT::v16i8,
/*4818*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA))) - Complexity = 23
                      // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4827*/            0, /*End of Scope*/
/*4828*/          0, /*End of Scope*/
/*4829*/        /*Scope*/ 75|128,4/*587*/, /*->5418*/
/*4831*/          OPC_MoveChild, 0,
/*4833*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4836*/          OPC_Scope, 15|128,1/*143*/, /*->4982*/ // 4 children in Scope
/*4839*/            OPC_RecordChild0, // #0 = $rA
/*4840*/            OPC_MoveChild, 1,
/*4842*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4845*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4847*/            OPC_MoveParent,
/*4848*/            OPC_MoveParent,
/*4849*/            OPC_MoveChild, 1,
/*4851*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4854*/            OPC_Scope, 62, /*->4918*/ // 2 children in Scope
/*4856*/              OPC_RecordChild0, // #1 = $rB
/*4857*/              OPC_MoveChild, 1,
/*4859*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4862*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4864*/              OPC_MoveParent,
/*4865*/              OPC_MoveParent,
/*4866*/              OPC_MoveParent,
/*4867*/              OPC_MoveChild, 1,
/*4869*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*4872*/              OPC_MoveChild, 0,
/*4874*/              OPC_Scope, 20, /*->4896*/ // 2 children in Scope
/*4876*/                OPC_CheckSame, 0,
/*4878*/                OPC_MoveParent,
/*4879*/                OPC_MoveChild, 1,
/*4881*/                OPC_CheckSame, 1,
/*4883*/                OPC_MoveParent,
/*4884*/                OPC_MoveParent,
/*4885*/                OPC_CheckType, MVT::v16i8,
/*4887*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4896*/              /*Scope*/ 20, /*->4917*/
/*4897*/                OPC_CheckSame, 1,
/*4899*/                OPC_MoveParent,
/*4900*/                OPC_MoveChild, 1,
/*4902*/                OPC_CheckSame, 0,
/*4904*/                OPC_MoveParent,
/*4905*/                OPC_MoveParent,
/*4906*/                OPC_CheckType, MVT::v16i8,
/*4908*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4917*/              0, /*End of Scope*/
/*4918*/            /*Scope*/ 62, /*->4981*/
/*4919*/              OPC_MoveChild, 0,
/*4921*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4924*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4926*/              OPC_MoveParent,
/*4927*/              OPC_RecordChild1, // #1 = $rB
/*4928*/              OPC_MoveParent,
/*4929*/              OPC_MoveParent,
/*4930*/              OPC_MoveChild, 1,
/*4932*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*4935*/              OPC_MoveChild, 0,
/*4937*/              OPC_Scope, 20, /*->4959*/ // 2 children in Scope
/*4939*/                OPC_CheckSame, 0,
/*4941*/                OPC_MoveParent,
/*4942*/                OPC_MoveChild, 1,
/*4944*/                OPC_CheckSame, 1,
/*4946*/                OPC_MoveParent,
/*4947*/                OPC_MoveParent,
/*4948*/                OPC_CheckType, MVT::v16i8,
/*4950*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4959*/              /*Scope*/ 20, /*->4980*/
/*4960*/                OPC_CheckSame, 1,
/*4962*/                OPC_MoveParent,
/*4963*/                OPC_MoveChild, 1,
/*4965*/                OPC_CheckSame, 0,
/*4967*/                OPC_MoveParent,
/*4968*/                OPC_MoveParent,
/*4969*/                OPC_CheckType, MVT::v16i8,
/*4971*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*4980*/              0, /*End of Scope*/
/*4981*/            0, /*End of Scope*/
/*4982*/          /*Scope*/ 15|128,1/*143*/, /*->5127*/
/*4984*/            OPC_MoveChild, 0,
/*4986*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*4989*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*4991*/            OPC_MoveParent,
/*4992*/            OPC_RecordChild1, // #0 = $rA
/*4993*/            OPC_MoveParent,
/*4994*/            OPC_MoveChild, 1,
/*4996*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*4999*/            OPC_Scope, 62, /*->5063*/ // 2 children in Scope
/*5001*/              OPC_RecordChild0, // #1 = $rB
/*5002*/              OPC_MoveChild, 1,
/*5004*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5007*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5009*/              OPC_MoveParent,
/*5010*/              OPC_MoveParent,
/*5011*/              OPC_MoveParent,
/*5012*/              OPC_MoveChild, 1,
/*5014*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*5017*/              OPC_MoveChild, 0,
/*5019*/              OPC_Scope, 20, /*->5041*/ // 2 children in Scope
/*5021*/                OPC_CheckSame, 0,
/*5023*/                OPC_MoveParent,
/*5024*/                OPC_MoveChild, 1,
/*5026*/                OPC_CheckSame, 1,
/*5028*/                OPC_MoveParent,
/*5029*/                OPC_MoveParent,
/*5030*/                OPC_CheckType, MVT::v16i8,
/*5032*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5041*/              /*Scope*/ 20, /*->5062*/
/*5042*/                OPC_CheckSame, 1,
/*5044*/                OPC_MoveParent,
/*5045*/                OPC_MoveChild, 1,
/*5047*/                OPC_CheckSame, 0,
/*5049*/                OPC_MoveParent,
/*5050*/                OPC_MoveParent,
/*5051*/                OPC_CheckType, MVT::v16i8,
/*5053*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5062*/              0, /*End of Scope*/
/*5063*/            /*Scope*/ 62, /*->5126*/
/*5064*/              OPC_MoveChild, 0,
/*5066*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5069*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5071*/              OPC_MoveParent,
/*5072*/              OPC_RecordChild1, // #1 = $rB
/*5073*/              OPC_MoveParent,
/*5074*/              OPC_MoveParent,
/*5075*/              OPC_MoveChild, 1,
/*5077*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*5080*/              OPC_MoveChild, 0,
/*5082*/              OPC_Scope, 20, /*->5104*/ // 2 children in Scope
/*5084*/                OPC_CheckSame, 0,
/*5086*/                OPC_MoveParent,
/*5087*/                OPC_MoveChild, 1,
/*5089*/                OPC_CheckSame, 1,
/*5091*/                OPC_MoveParent,
/*5092*/                OPC_MoveParent,
/*5093*/                OPC_CheckType, MVT::v16i8,
/*5095*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5104*/              /*Scope*/ 20, /*->5125*/
/*5105*/                OPC_CheckSame, 1,
/*5107*/                OPC_MoveParent,
/*5108*/                OPC_MoveChild, 1,
/*5110*/                OPC_CheckSame, 0,
/*5112*/                OPC_MoveParent,
/*5113*/                OPC_MoveParent,
/*5114*/                OPC_CheckType, MVT::v16i8,
/*5116*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5125*/              0, /*End of Scope*/
/*5126*/            0, /*End of Scope*/
/*5127*/          /*Scope*/ 15|128,1/*143*/, /*->5272*/
/*5129*/            OPC_RecordChild0, // #0 = $rB
/*5130*/            OPC_MoveChild, 1,
/*5132*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5135*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5137*/            OPC_MoveParent,
/*5138*/            OPC_MoveParent,
/*5139*/            OPC_MoveChild, 1,
/*5141*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5144*/            OPC_Scope, 62, /*->5208*/ // 2 children in Scope
/*5146*/              OPC_RecordChild0, // #1 = $rA
/*5147*/              OPC_MoveChild, 1,
/*5149*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5152*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5154*/              OPC_MoveParent,
/*5155*/              OPC_MoveParent,
/*5156*/              OPC_MoveParent,
/*5157*/              OPC_MoveChild, 1,
/*5159*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*5162*/              OPC_MoveChild, 0,
/*5164*/              OPC_Scope, 20, /*->5186*/ // 2 children in Scope
/*5166*/                OPC_CheckSame, 1,
/*5168*/                OPC_MoveParent,
/*5169*/                OPC_MoveChild, 1,
/*5171*/                OPC_CheckSame, 0,
/*5173*/                OPC_MoveParent,
/*5174*/                OPC_MoveParent,
/*5175*/                OPC_CheckType, MVT::v16i8,
/*5177*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5186*/              /*Scope*/ 20, /*->5207*/
/*5187*/                OPC_CheckSame, 0,
/*5189*/                OPC_MoveParent,
/*5190*/                OPC_MoveChild, 1,
/*5192*/                OPC_CheckSame, 1,
/*5194*/                OPC_MoveParent,
/*5195*/                OPC_MoveParent,
/*5196*/                OPC_CheckType, MVT::v16i8,
/*5198*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5207*/              0, /*End of Scope*/
/*5208*/            /*Scope*/ 62, /*->5271*/
/*5209*/              OPC_MoveChild, 0,
/*5211*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5214*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5216*/              OPC_MoveParent,
/*5217*/              OPC_RecordChild1, // #1 = $rA
/*5218*/              OPC_MoveParent,
/*5219*/              OPC_MoveParent,
/*5220*/              OPC_MoveChild, 1,
/*5222*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*5225*/              OPC_MoveChild, 0,
/*5227*/              OPC_Scope, 20, /*->5249*/ // 2 children in Scope
/*5229*/                OPC_CheckSame, 1,
/*5231*/                OPC_MoveParent,
/*5232*/                OPC_MoveChild, 1,
/*5234*/                OPC_CheckSame, 0,
/*5236*/                OPC_MoveParent,
/*5237*/                OPC_MoveParent,
/*5238*/                OPC_CheckType, MVT::v16i8,
/*5240*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5249*/              /*Scope*/ 20, /*->5270*/
/*5250*/                OPC_CheckSame, 0,
/*5252*/                OPC_MoveParent,
/*5253*/                OPC_MoveChild, 1,
/*5255*/                OPC_CheckSame, 1,
/*5257*/                OPC_MoveParent,
/*5258*/                OPC_MoveParent,
/*5259*/                OPC_CheckType, MVT::v16i8,
/*5261*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5270*/              0, /*End of Scope*/
/*5271*/            0, /*End of Scope*/
/*5272*/          /*Scope*/ 15|128,1/*143*/, /*->5417*/
/*5274*/            OPC_MoveChild, 0,
/*5276*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5279*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5281*/            OPC_MoveParent,
/*5282*/            OPC_RecordChild1, // #0 = $rB
/*5283*/            OPC_MoveParent,
/*5284*/            OPC_MoveChild, 1,
/*5286*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5289*/            OPC_Scope, 62, /*->5353*/ // 2 children in Scope
/*5291*/              OPC_RecordChild0, // #1 = $rA
/*5292*/              OPC_MoveChild, 1,
/*5294*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5297*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5299*/              OPC_MoveParent,
/*5300*/              OPC_MoveParent,
/*5301*/              OPC_MoveParent,
/*5302*/              OPC_MoveChild, 1,
/*5304*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*5307*/              OPC_MoveChild, 0,
/*5309*/              OPC_Scope, 20, /*->5331*/ // 2 children in Scope
/*5311*/                OPC_CheckSame, 1,
/*5313*/                OPC_MoveParent,
/*5314*/                OPC_MoveChild, 1,
/*5316*/                OPC_CheckSame, 0,
/*5318*/                OPC_MoveParent,
/*5319*/                OPC_MoveParent,
/*5320*/                OPC_CheckType, MVT::v16i8,
/*5322*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5331*/              /*Scope*/ 20, /*->5352*/
/*5332*/                OPC_CheckSame, 0,
/*5334*/                OPC_MoveParent,
/*5335*/                OPC_MoveChild, 1,
/*5337*/                OPC_CheckSame, 1,
/*5339*/                OPC_MoveParent,
/*5340*/                OPC_MoveParent,
/*5341*/                OPC_CheckType, MVT::v16i8,
/*5343*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5352*/              0, /*End of Scope*/
/*5353*/            /*Scope*/ 62, /*->5416*/
/*5354*/              OPC_MoveChild, 0,
/*5356*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5359*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5361*/              OPC_MoveParent,
/*5362*/              OPC_RecordChild1, // #1 = $rA
/*5363*/              OPC_MoveParent,
/*5364*/              OPC_MoveParent,
/*5365*/              OPC_MoveChild, 1,
/*5367*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*5370*/              OPC_MoveChild, 0,
/*5372*/              OPC_Scope, 20, /*->5394*/ // 2 children in Scope
/*5374*/                OPC_CheckSame, 1,
/*5376*/                OPC_MoveParent,
/*5377*/                OPC_MoveChild, 1,
/*5379*/                OPC_CheckSame, 0,
/*5381*/                OPC_MoveParent,
/*5382*/                OPC_MoveParent,
/*5383*/                OPC_CheckType, MVT::v16i8,
/*5385*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5394*/              /*Scope*/ 20, /*->5415*/
/*5395*/                OPC_CheckSame, 0,
/*5397*/                OPC_MoveParent,
/*5398*/                OPC_MoveChild, 1,
/*5400*/                OPC_CheckSame, 1,
/*5402*/                OPC_MoveParent,
/*5403*/                OPC_MoveParent,
/*5404*/                OPC_CheckType, MVT::v16i8,
/*5406*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 23
                        // Dst: (EQVv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*5415*/              0, /*End of Scope*/
/*5416*/            0, /*End of Scope*/
/*5417*/          0, /*End of Scope*/
/*5418*/        /*Scope*/ 53|128,4/*565*/, /*->5985*/
/*5420*/          OPC_RecordChild0, // #0 = $rA
/*5421*/          OPC_RecordChild1, // #1 = $rB
/*5422*/          OPC_MoveParent,
/*5423*/          OPC_MoveChild, 1,
/*5425*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*5428*/          OPC_MoveChild, 0,
/*5430*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5433*/          OPC_MoveChild, 0,
/*5435*/          OPC_Scope, 43, /*->5480*/ // 8 children in Scope
/*5437*/            OPC_CheckSame, 0,
/*5439*/            OPC_MoveParent,
/*5440*/            OPC_MoveChild, 1,
/*5442*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5445*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5447*/            OPC_MoveParent,
/*5448*/            OPC_MoveParent,
/*5449*/            OPC_MoveChild, 1,
/*5451*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5454*/            OPC_MoveChild, 0,
/*5456*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5459*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5461*/            OPC_MoveParent,
/*5462*/            OPC_MoveChild, 1,
/*5464*/            OPC_CheckSame, 1,
/*5466*/            OPC_MoveParent,
/*5467*/            OPC_MoveParent,
/*5468*/            OPC_MoveParent,
/*5469*/            OPC_CheckType, MVT::v8i16,
/*5471*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                    // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB))) - Complexity = 23
                    // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5480*/          /*Scope*/ 71, /*->5552*/
/*5481*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5484*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5486*/            OPC_MoveParent,
/*5487*/            OPC_MoveChild, 1,
/*5489*/            OPC_CheckSame, 0,
/*5491*/            OPC_MoveParent,
/*5492*/            OPC_MoveParent,
/*5493*/            OPC_MoveChild, 1,
/*5495*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5498*/            OPC_MoveChild, 0,
/*5500*/            OPC_Scope, 24, /*->5526*/ // 2 children in Scope
/*5502*/              OPC_CheckSame, 1,
/*5504*/              OPC_MoveParent,
/*5505*/              OPC_MoveChild, 1,
/*5507*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5510*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5512*/              OPC_MoveParent,
/*5513*/              OPC_MoveParent,
/*5514*/              OPC_MoveParent,
/*5515*/              OPC_CheckType, MVT::v8i16,
/*5517*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5526*/            /*Scope*/ 24, /*->5551*/
/*5527*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5530*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5532*/              OPC_MoveParent,
/*5533*/              OPC_MoveChild, 1,
/*5535*/              OPC_CheckSame, 1,
/*5537*/              OPC_MoveParent,
/*5538*/              OPC_MoveParent,
/*5539*/              OPC_MoveParent,
/*5540*/              OPC_CheckType, MVT::v8i16,
/*5542*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5551*/            0, /*End of Scope*/
/*5552*/          /*Scope*/ 71, /*->5624*/
/*5553*/            OPC_CheckSame, 1,
/*5555*/            OPC_MoveParent,
/*5556*/            OPC_MoveChild, 1,
/*5558*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5561*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5563*/            OPC_MoveParent,
/*5564*/            OPC_MoveParent,
/*5565*/            OPC_MoveChild, 1,
/*5567*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5570*/            OPC_MoveChild, 0,
/*5572*/            OPC_Scope, 24, /*->5598*/ // 2 children in Scope
/*5574*/              OPC_CheckSame, 0,
/*5576*/              OPC_MoveParent,
/*5577*/              OPC_MoveChild, 1,
/*5579*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5582*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5584*/              OPC_MoveParent,
/*5585*/              OPC_MoveParent,
/*5586*/              OPC_MoveParent,
/*5587*/              OPC_CheckType, MVT::v8i16,
/*5589*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5598*/            /*Scope*/ 24, /*->5623*/
/*5599*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5602*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5604*/              OPC_MoveParent,
/*5605*/              OPC_MoveChild, 1,
/*5607*/              OPC_CheckSame, 0,
/*5609*/              OPC_MoveParent,
/*5610*/              OPC_MoveParent,
/*5611*/              OPC_MoveParent,
/*5612*/              OPC_CheckType, MVT::v8i16,
/*5614*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5623*/            0, /*End of Scope*/
/*5624*/          /*Scope*/ 71, /*->5696*/
/*5625*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5628*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveChild, 1,
/*5633*/            OPC_CheckSame, 1,
/*5635*/            OPC_MoveParent,
/*5636*/            OPC_MoveParent,
/*5637*/            OPC_MoveChild, 1,
/*5639*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5642*/            OPC_MoveChild, 0,
/*5644*/            OPC_Scope, 24, /*->5670*/ // 2 children in Scope
/*5646*/              OPC_CheckSame, 0,
/*5648*/              OPC_MoveParent,
/*5649*/              OPC_MoveChild, 1,
/*5651*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5654*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5656*/              OPC_MoveParent,
/*5657*/              OPC_MoveParent,
/*5658*/              OPC_MoveParent,
/*5659*/              OPC_CheckType, MVT::v8i16,
/*5661*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5670*/            /*Scope*/ 24, /*->5695*/
/*5671*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5674*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5676*/              OPC_MoveParent,
/*5677*/              OPC_MoveChild, 1,
/*5679*/              OPC_CheckSame, 0,
/*5681*/              OPC_MoveParent,
/*5682*/              OPC_MoveParent,
/*5683*/              OPC_MoveParent,
/*5684*/              OPC_CheckType, MVT::v8i16,
/*5686*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5695*/            0, /*End of Scope*/
/*5696*/          /*Scope*/ 71, /*->5768*/
/*5697*/            OPC_CheckSame, 1,
/*5699*/            OPC_MoveParent,
/*5700*/            OPC_MoveChild, 1,
/*5702*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5705*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5707*/            OPC_MoveParent,
/*5708*/            OPC_MoveParent,
/*5709*/            OPC_MoveChild, 1,
/*5711*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5714*/            OPC_MoveChild, 0,
/*5716*/            OPC_Scope, 24, /*->5742*/ // 2 children in Scope
/*5718*/              OPC_CheckSame, 0,
/*5720*/              OPC_MoveParent,
/*5721*/              OPC_MoveChild, 1,
/*5723*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5726*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5728*/              OPC_MoveParent,
/*5729*/              OPC_MoveParent,
/*5730*/              OPC_MoveParent,
/*5731*/              OPC_CheckType, MVT::v8i16,
/*5733*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5742*/            /*Scope*/ 24, /*->5767*/
/*5743*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5746*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5748*/              OPC_MoveParent,
/*5749*/              OPC_MoveChild, 1,
/*5751*/              OPC_CheckSame, 0,
/*5753*/              OPC_MoveParent,
/*5754*/              OPC_MoveParent,
/*5755*/              OPC_MoveParent,
/*5756*/              OPC_CheckType, MVT::v8i16,
/*5758*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5767*/            0, /*End of Scope*/
/*5768*/          /*Scope*/ 71, /*->5840*/
/*5769*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5772*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5774*/            OPC_MoveParent,
/*5775*/            OPC_MoveChild, 1,
/*5777*/            OPC_CheckSame, 1,
/*5779*/            OPC_MoveParent,
/*5780*/            OPC_MoveParent,
/*5781*/            OPC_MoveChild, 1,
/*5783*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5786*/            OPC_MoveChild, 0,
/*5788*/            OPC_Scope, 24, /*->5814*/ // 2 children in Scope
/*5790*/              OPC_CheckSame, 0,
/*5792*/              OPC_MoveParent,
/*5793*/              OPC_MoveChild, 1,
/*5795*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5798*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5800*/              OPC_MoveParent,
/*5801*/              OPC_MoveParent,
/*5802*/              OPC_MoveParent,
/*5803*/              OPC_CheckType, MVT::v8i16,
/*5805*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5814*/            /*Scope*/ 24, /*->5839*/
/*5815*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5818*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5820*/              OPC_MoveParent,
/*5821*/              OPC_MoveChild, 1,
/*5823*/              OPC_CheckSame, 0,
/*5825*/              OPC_MoveParent,
/*5826*/              OPC_MoveParent,
/*5827*/              OPC_MoveParent,
/*5828*/              OPC_CheckType, MVT::v8i16,
/*5830*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5839*/            0, /*End of Scope*/
/*5840*/          /*Scope*/ 71, /*->5912*/
/*5841*/            OPC_CheckSame, 0,
/*5843*/            OPC_MoveParent,
/*5844*/            OPC_MoveChild, 1,
/*5846*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5849*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5851*/            OPC_MoveParent,
/*5852*/            OPC_MoveParent,
/*5853*/            OPC_MoveChild, 1,
/*5855*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5858*/            OPC_MoveChild, 0,
/*5860*/            OPC_Scope, 24, /*->5886*/ // 2 children in Scope
/*5862*/              OPC_CheckSame, 1,
/*5864*/              OPC_MoveParent,
/*5865*/              OPC_MoveChild, 1,
/*5867*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5870*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5872*/              OPC_MoveParent,
/*5873*/              OPC_MoveParent,
/*5874*/              OPC_MoveParent,
/*5875*/              OPC_CheckType, MVT::v8i16,
/*5877*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5886*/            /*Scope*/ 24, /*->5911*/
/*5887*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5890*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5892*/              OPC_MoveParent,
/*5893*/              OPC_MoveChild, 1,
/*5895*/              OPC_CheckSame, 1,
/*5897*/              OPC_MoveParent,
/*5898*/              OPC_MoveParent,
/*5899*/              OPC_MoveParent,
/*5900*/              OPC_CheckType, MVT::v8i16,
/*5902*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5911*/            0, /*End of Scope*/
/*5912*/          /*Scope*/ 71, /*->5984*/
/*5913*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5916*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5918*/            OPC_MoveParent,
/*5919*/            OPC_MoveChild, 1,
/*5921*/            OPC_CheckSame, 0,
/*5923*/            OPC_MoveParent,
/*5924*/            OPC_MoveParent,
/*5925*/            OPC_MoveChild, 1,
/*5927*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5930*/            OPC_MoveChild, 0,
/*5932*/            OPC_Scope, 24, /*->5958*/ // 2 children in Scope
/*5934*/              OPC_CheckSame, 1,
/*5936*/              OPC_MoveParent,
/*5937*/              OPC_MoveChild, 1,
/*5939*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5942*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5944*/              OPC_MoveParent,
/*5945*/              OPC_MoveParent,
/*5946*/              OPC_MoveParent,
/*5947*/              OPC_CheckType, MVT::v8i16,
/*5949*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5958*/            /*Scope*/ 24, /*->5983*/
/*5959*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*5962*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*5964*/              OPC_MoveParent,
/*5965*/              OPC_MoveChild, 1,
/*5967*/              OPC_CheckSame, 1,
/*5969*/              OPC_MoveParent,
/*5970*/              OPC_MoveParent,
/*5971*/              OPC_MoveParent,
/*5972*/              OPC_CheckType, MVT::v8i16,
/*5974*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA))) - Complexity = 23
                      // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*5983*/            0, /*End of Scope*/
/*5984*/          0, /*End of Scope*/
/*5985*/        /*Scope*/ 75|128,4/*587*/, /*->6574*/
/*5987*/          OPC_MoveChild, 0,
/*5989*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*5992*/          OPC_Scope, 15|128,1/*143*/, /*->6138*/ // 4 children in Scope
/*5995*/            OPC_RecordChild0, // #0 = $rA
/*5996*/            OPC_MoveChild, 1,
/*5998*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6001*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6003*/            OPC_MoveParent,
/*6004*/            OPC_MoveParent,
/*6005*/            OPC_MoveChild, 1,
/*6007*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*6010*/            OPC_Scope, 62, /*->6074*/ // 2 children in Scope
/*6012*/              OPC_RecordChild0, // #1 = $rB
/*6013*/              OPC_MoveChild, 1,
/*6015*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6018*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6020*/              OPC_MoveParent,
/*6021*/              OPC_MoveParent,
/*6022*/              OPC_MoveParent,
/*6023*/              OPC_MoveChild, 1,
/*6025*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*6028*/              OPC_MoveChild, 0,
/*6030*/              OPC_Scope, 20, /*->6052*/ // 2 children in Scope
/*6032*/                OPC_CheckSame, 0,
/*6034*/                OPC_MoveParent,
/*6035*/                OPC_MoveChild, 1,
/*6037*/                OPC_CheckSame, 1,
/*6039*/                OPC_MoveParent,
/*6040*/                OPC_MoveParent,
/*6041*/                OPC_CheckType, MVT::v8i16,
/*6043*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6052*/              /*Scope*/ 20, /*->6073*/
/*6053*/                OPC_CheckSame, 1,
/*6055*/                OPC_MoveParent,
/*6056*/                OPC_MoveChild, 1,
/*6058*/                OPC_CheckSame, 0,
/*6060*/                OPC_MoveParent,
/*6061*/                OPC_MoveParent,
/*6062*/                OPC_CheckType, MVT::v8i16,
/*6064*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6073*/              0, /*End of Scope*/
/*6074*/            /*Scope*/ 62, /*->6137*/
/*6075*/              OPC_MoveChild, 0,
/*6077*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6080*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6082*/              OPC_MoveParent,
/*6083*/              OPC_RecordChild1, // #1 = $rB
/*6084*/              OPC_MoveParent,
/*6085*/              OPC_MoveParent,
/*6086*/              OPC_MoveChild, 1,
/*6088*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*6091*/              OPC_MoveChild, 0,
/*6093*/              OPC_Scope, 20, /*->6115*/ // 2 children in Scope
/*6095*/                OPC_CheckSame, 0,
/*6097*/                OPC_MoveParent,
/*6098*/                OPC_MoveChild, 1,
/*6100*/                OPC_CheckSame, 1,
/*6102*/                OPC_MoveParent,
/*6103*/                OPC_MoveParent,
/*6104*/                OPC_CheckType, MVT::v8i16,
/*6106*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6115*/              /*Scope*/ 20, /*->6136*/
/*6116*/                OPC_CheckSame, 1,
/*6118*/                OPC_MoveParent,
/*6119*/                OPC_MoveChild, 1,
/*6121*/                OPC_CheckSame, 0,
/*6123*/                OPC_MoveParent,
/*6124*/                OPC_MoveParent,
/*6125*/                OPC_CheckType, MVT::v8i16,
/*6127*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6136*/              0, /*End of Scope*/
/*6137*/            0, /*End of Scope*/
/*6138*/          /*Scope*/ 15|128,1/*143*/, /*->6283*/
/*6140*/            OPC_MoveChild, 0,
/*6142*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6145*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6147*/            OPC_MoveParent,
/*6148*/            OPC_RecordChild1, // #0 = $rA
/*6149*/            OPC_MoveParent,
/*6150*/            OPC_MoveChild, 1,
/*6152*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*6155*/            OPC_Scope, 62, /*->6219*/ // 2 children in Scope
/*6157*/              OPC_RecordChild0, // #1 = $rB
/*6158*/              OPC_MoveChild, 1,
/*6160*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6163*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6165*/              OPC_MoveParent,
/*6166*/              OPC_MoveParent,
/*6167*/              OPC_MoveParent,
/*6168*/              OPC_MoveChild, 1,
/*6170*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*6173*/              OPC_MoveChild, 0,
/*6175*/              OPC_Scope, 20, /*->6197*/ // 2 children in Scope
/*6177*/                OPC_CheckSame, 0,
/*6179*/                OPC_MoveParent,
/*6180*/                OPC_MoveChild, 1,
/*6182*/                OPC_CheckSame, 1,
/*6184*/                OPC_MoveParent,
/*6185*/                OPC_MoveParent,
/*6186*/                OPC_CheckType, MVT::v8i16,
/*6188*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6197*/              /*Scope*/ 20, /*->6218*/
/*6198*/                OPC_CheckSame, 1,
/*6200*/                OPC_MoveParent,
/*6201*/                OPC_MoveChild, 1,
/*6203*/                OPC_CheckSame, 0,
/*6205*/                OPC_MoveParent,
/*6206*/                OPC_MoveParent,
/*6207*/                OPC_CheckType, MVT::v8i16,
/*6209*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6218*/              0, /*End of Scope*/
/*6219*/            /*Scope*/ 62, /*->6282*/
/*6220*/              OPC_MoveChild, 0,
/*6222*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6225*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6227*/              OPC_MoveParent,
/*6228*/              OPC_RecordChild1, // #1 = $rB
/*6229*/              OPC_MoveParent,
/*6230*/              OPC_MoveParent,
/*6231*/              OPC_MoveChild, 1,
/*6233*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*6236*/              OPC_MoveChild, 0,
/*6238*/              OPC_Scope, 20, /*->6260*/ // 2 children in Scope
/*6240*/                OPC_CheckSame, 0,
/*6242*/                OPC_MoveParent,
/*6243*/                OPC_MoveChild, 1,
/*6245*/                OPC_CheckSame, 1,
/*6247*/                OPC_MoveParent,
/*6248*/                OPC_MoveParent,
/*6249*/                OPC_CheckType, MVT::v8i16,
/*6251*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6260*/              /*Scope*/ 20, /*->6281*/
/*6261*/                OPC_CheckSame, 1,
/*6263*/                OPC_MoveParent,
/*6264*/                OPC_MoveChild, 1,
/*6266*/                OPC_CheckSame, 0,
/*6268*/                OPC_MoveParent,
/*6269*/                OPC_MoveParent,
/*6270*/                OPC_CheckType, MVT::v8i16,
/*6272*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6281*/              0, /*End of Scope*/
/*6282*/            0, /*End of Scope*/
/*6283*/          /*Scope*/ 15|128,1/*143*/, /*->6428*/
/*6285*/            OPC_RecordChild0, // #0 = $rB
/*6286*/            OPC_MoveChild, 1,
/*6288*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6291*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6293*/            OPC_MoveParent,
/*6294*/            OPC_MoveParent,
/*6295*/            OPC_MoveChild, 1,
/*6297*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*6300*/            OPC_Scope, 62, /*->6364*/ // 2 children in Scope
/*6302*/              OPC_RecordChild0, // #1 = $rA
/*6303*/              OPC_MoveChild, 1,
/*6305*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6308*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6310*/              OPC_MoveParent,
/*6311*/              OPC_MoveParent,
/*6312*/              OPC_MoveParent,
/*6313*/              OPC_MoveChild, 1,
/*6315*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*6318*/              OPC_MoveChild, 0,
/*6320*/              OPC_Scope, 20, /*->6342*/ // 2 children in Scope
/*6322*/                OPC_CheckSame, 1,
/*6324*/                OPC_MoveParent,
/*6325*/                OPC_MoveChild, 1,
/*6327*/                OPC_CheckSame, 0,
/*6329*/                OPC_MoveParent,
/*6330*/                OPC_MoveParent,
/*6331*/                OPC_CheckType, MVT::v8i16,
/*6333*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6342*/              /*Scope*/ 20, /*->6363*/
/*6343*/                OPC_CheckSame, 0,
/*6345*/                OPC_MoveParent,
/*6346*/                OPC_MoveChild, 1,
/*6348*/                OPC_CheckSame, 1,
/*6350*/                OPC_MoveParent,
/*6351*/                OPC_MoveParent,
/*6352*/                OPC_CheckType, MVT::v8i16,
/*6354*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6363*/              0, /*End of Scope*/
/*6364*/            /*Scope*/ 62, /*->6427*/
/*6365*/              OPC_MoveChild, 0,
/*6367*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6370*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6372*/              OPC_MoveParent,
/*6373*/              OPC_RecordChild1, // #1 = $rA
/*6374*/              OPC_MoveParent,
/*6375*/              OPC_MoveParent,
/*6376*/              OPC_MoveChild, 1,
/*6378*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*6381*/              OPC_MoveChild, 0,
/*6383*/              OPC_Scope, 20, /*->6405*/ // 2 children in Scope
/*6385*/                OPC_CheckSame, 1,
/*6387*/                OPC_MoveParent,
/*6388*/                OPC_MoveChild, 1,
/*6390*/                OPC_CheckSame, 0,
/*6392*/                OPC_MoveParent,
/*6393*/                OPC_MoveParent,
/*6394*/                OPC_CheckType, MVT::v8i16,
/*6396*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6405*/              /*Scope*/ 20, /*->6426*/
/*6406*/                OPC_CheckSame, 0,
/*6408*/                OPC_MoveParent,
/*6409*/                OPC_MoveChild, 1,
/*6411*/                OPC_CheckSame, 1,
/*6413*/                OPC_MoveParent,
/*6414*/                OPC_MoveParent,
/*6415*/                OPC_CheckType, MVT::v8i16,
/*6417*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6426*/              0, /*End of Scope*/
/*6427*/            0, /*End of Scope*/
/*6428*/          /*Scope*/ 15|128,1/*143*/, /*->6573*/
/*6430*/            OPC_MoveChild, 0,
/*6432*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6435*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6437*/            OPC_MoveParent,
/*6438*/            OPC_RecordChild1, // #0 = $rB
/*6439*/            OPC_MoveParent,
/*6440*/            OPC_MoveChild, 1,
/*6442*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*6445*/            OPC_Scope, 62, /*->6509*/ // 2 children in Scope
/*6447*/              OPC_RecordChild0, // #1 = $rA
/*6448*/              OPC_MoveChild, 1,
/*6450*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6453*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6455*/              OPC_MoveParent,
/*6456*/              OPC_MoveParent,
/*6457*/              OPC_MoveParent,
/*6458*/              OPC_MoveChild, 1,
/*6460*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*6463*/              OPC_MoveChild, 0,
/*6465*/              OPC_Scope, 20, /*->6487*/ // 2 children in Scope
/*6467*/                OPC_CheckSame, 1,
/*6469*/                OPC_MoveParent,
/*6470*/                OPC_MoveChild, 1,
/*6472*/                OPC_CheckSame, 0,
/*6474*/                OPC_MoveParent,
/*6475*/                OPC_MoveParent,
/*6476*/                OPC_CheckType, MVT::v8i16,
/*6478*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6487*/              /*Scope*/ 20, /*->6508*/
/*6488*/                OPC_CheckSame, 0,
/*6490*/                OPC_MoveParent,
/*6491*/                OPC_MoveChild, 1,
/*6493*/                OPC_CheckSame, 1,
/*6495*/                OPC_MoveParent,
/*6496*/                OPC_MoveParent,
/*6497*/                OPC_CheckType, MVT::v8i16,
/*6499*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6508*/              0, /*End of Scope*/
/*6509*/            /*Scope*/ 62, /*->6572*/
/*6510*/              OPC_MoveChild, 0,
/*6512*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6515*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6517*/              OPC_MoveParent,
/*6518*/              OPC_RecordChild1, // #1 = $rA
/*6519*/              OPC_MoveParent,
/*6520*/              OPC_MoveParent,
/*6521*/              OPC_MoveChild, 1,
/*6523*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*6526*/              OPC_MoveChild, 0,
/*6528*/              OPC_Scope, 20, /*->6550*/ // 2 children in Scope
/*6530*/                OPC_CheckSame, 1,
/*6532*/                OPC_MoveParent,
/*6533*/                OPC_MoveChild, 1,
/*6535*/                OPC_CheckSame, 0,
/*6537*/                OPC_MoveParent,
/*6538*/                OPC_MoveParent,
/*6539*/                OPC_CheckType, MVT::v8i16,
/*6541*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6550*/              /*Scope*/ 20, /*->6571*/
/*6551*/                OPC_CheckSame, 0,
/*6553*/                OPC_MoveParent,
/*6554*/                OPC_MoveChild, 1,
/*6556*/                OPC_CheckSame, 1,
/*6558*/                OPC_MoveParent,
/*6559*/                OPC_MoveParent,
/*6560*/                OPC_CheckType, MVT::v8i16,
/*6562*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 23
                        // Dst: (EQVv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*6571*/              0, /*End of Scope*/
/*6572*/            0, /*End of Scope*/
/*6573*/          0, /*End of Scope*/
/*6574*/        /*Scope*/ 53|128,4/*565*/, /*->7141*/
/*6576*/          OPC_RecordChild0, // #0 = $rA
/*6577*/          OPC_RecordChild1, // #1 = $rB
/*6578*/          OPC_MoveParent,
/*6579*/          OPC_MoveChild, 1,
/*6581*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*6584*/          OPC_MoveChild, 0,
/*6586*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*6589*/          OPC_MoveChild, 0,
/*6591*/          OPC_Scope, 43, /*->6636*/ // 8 children in Scope
/*6593*/            OPC_CheckSame, 0,
/*6595*/            OPC_MoveParent,
/*6596*/            OPC_MoveChild, 1,
/*6598*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6601*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6603*/            OPC_MoveParent,
/*6604*/            OPC_MoveParent,
/*6605*/            OPC_MoveChild, 1,
/*6607*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*6610*/            OPC_MoveChild, 0,
/*6612*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6615*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6617*/            OPC_MoveParent,
/*6618*/            OPC_MoveChild, 1,
/*6620*/            OPC_CheckSame, 1,
/*6622*/            OPC_MoveParent,
/*6623*/            OPC_MoveParent,
/*6624*/            OPC_MoveParent,
/*6625*/            OPC_CheckType, MVT::v4i32,
/*6627*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB))) - Complexity = 23
                    // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6636*/          /*Scope*/ 71, /*->6708*/
/*6637*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6640*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6642*/            OPC_MoveParent,
/*6643*/            OPC_MoveChild, 1,
/*6645*/            OPC_CheckSame, 0,
/*6647*/            OPC_MoveParent,
/*6648*/            OPC_MoveParent,
/*6649*/            OPC_MoveChild, 1,
/*6651*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*6654*/            OPC_MoveChild, 0,
/*6656*/            OPC_Scope, 24, /*->6682*/ // 2 children in Scope
/*6658*/              OPC_CheckSame, 1,
/*6660*/              OPC_MoveParent,
/*6661*/              OPC_MoveChild, 1,
/*6663*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6666*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6668*/              OPC_MoveParent,
/*6669*/              OPC_MoveParent,
/*6670*/              OPC_MoveParent,
/*6671*/              OPC_CheckType, MVT::v4i32,
/*6673*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6682*/            /*Scope*/ 24, /*->6707*/
/*6683*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6686*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6688*/              OPC_MoveParent,
/*6689*/              OPC_MoveChild, 1,
/*6691*/              OPC_CheckSame, 1,
/*6693*/              OPC_MoveParent,
/*6694*/              OPC_MoveParent,
/*6695*/              OPC_MoveParent,
/*6696*/              OPC_CheckType, MVT::v4i32,
/*6698*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6707*/            0, /*End of Scope*/
/*6708*/          /*Scope*/ 71, /*->6780*/
/*6709*/            OPC_CheckSame, 1,
/*6711*/            OPC_MoveParent,
/*6712*/            OPC_MoveChild, 1,
/*6714*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6717*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6719*/            OPC_MoveParent,
/*6720*/            OPC_MoveParent,
/*6721*/            OPC_MoveChild, 1,
/*6723*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*6726*/            OPC_MoveChild, 0,
/*6728*/            OPC_Scope, 24, /*->6754*/ // 2 children in Scope
/*6730*/              OPC_CheckSame, 0,
/*6732*/              OPC_MoveParent,
/*6733*/              OPC_MoveChild, 1,
/*6735*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6738*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6740*/              OPC_MoveParent,
/*6741*/              OPC_MoveParent,
/*6742*/              OPC_MoveParent,
/*6743*/              OPC_CheckType, MVT::v4i32,
/*6745*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6754*/            /*Scope*/ 24, /*->6779*/
/*6755*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6758*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6760*/              OPC_MoveParent,
/*6761*/              OPC_MoveChild, 1,
/*6763*/              OPC_CheckSame, 0,
/*6765*/              OPC_MoveParent,
/*6766*/              OPC_MoveParent,
/*6767*/              OPC_MoveParent,
/*6768*/              OPC_CheckType, MVT::v4i32,
/*6770*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6779*/            0, /*End of Scope*/
/*6780*/          /*Scope*/ 71, /*->6852*/
/*6781*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6784*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6786*/            OPC_MoveParent,
/*6787*/            OPC_MoveChild, 1,
/*6789*/            OPC_CheckSame, 1,
/*6791*/            OPC_MoveParent,
/*6792*/            OPC_MoveParent,
/*6793*/            OPC_MoveChild, 1,
/*6795*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*6798*/            OPC_MoveChild, 0,
/*6800*/            OPC_Scope, 24, /*->6826*/ // 2 children in Scope
/*6802*/              OPC_CheckSame, 0,
/*6804*/              OPC_MoveParent,
/*6805*/              OPC_MoveChild, 1,
/*6807*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6810*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6812*/              OPC_MoveParent,
/*6813*/              OPC_MoveParent,
/*6814*/              OPC_MoveParent,
/*6815*/              OPC_CheckType, MVT::v4i32,
/*6817*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6826*/            /*Scope*/ 24, /*->6851*/
/*6827*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6830*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6832*/              OPC_MoveParent,
/*6833*/              OPC_MoveChild, 1,
/*6835*/              OPC_CheckSame, 0,
/*6837*/              OPC_MoveParent,
/*6838*/              OPC_MoveParent,
/*6839*/              OPC_MoveParent,
/*6840*/              OPC_CheckType, MVT::v4i32,
/*6842*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6851*/            0, /*End of Scope*/
/*6852*/          /*Scope*/ 71, /*->6924*/
/*6853*/            OPC_CheckSame, 1,
/*6855*/            OPC_MoveParent,
/*6856*/            OPC_MoveChild, 1,
/*6858*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6861*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6863*/            OPC_MoveParent,
/*6864*/            OPC_MoveParent,
/*6865*/            OPC_MoveChild, 1,
/*6867*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*6870*/            OPC_MoveChild, 0,
/*6872*/            OPC_Scope, 24, /*->6898*/ // 2 children in Scope
/*6874*/              OPC_CheckSame, 0,
/*6876*/              OPC_MoveParent,
/*6877*/              OPC_MoveChild, 1,
/*6879*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6882*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6884*/              OPC_MoveParent,
/*6885*/              OPC_MoveParent,
/*6886*/              OPC_MoveParent,
/*6887*/              OPC_CheckType, MVT::v4i32,
/*6889*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6898*/            /*Scope*/ 24, /*->6923*/
/*6899*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6902*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6904*/              OPC_MoveParent,
/*6905*/              OPC_MoveChild, 1,
/*6907*/              OPC_CheckSame, 0,
/*6909*/              OPC_MoveParent,
/*6910*/              OPC_MoveParent,
/*6911*/              OPC_MoveParent,
/*6912*/              OPC_CheckType, MVT::v4i32,
/*6914*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6923*/            0, /*End of Scope*/
/*6924*/          /*Scope*/ 71, /*->6996*/
/*6925*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6928*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6930*/            OPC_MoveParent,
/*6931*/            OPC_MoveChild, 1,
/*6933*/            OPC_CheckSame, 1,
/*6935*/            OPC_MoveParent,
/*6936*/            OPC_MoveParent,
/*6937*/            OPC_MoveChild, 1,
/*6939*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*6942*/            OPC_MoveChild, 0,
/*6944*/            OPC_Scope, 24, /*->6970*/ // 2 children in Scope
/*6946*/              OPC_CheckSame, 0,
/*6948*/              OPC_MoveParent,
/*6949*/              OPC_MoveChild, 1,
/*6951*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6954*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6956*/              OPC_MoveParent,
/*6957*/              OPC_MoveParent,
/*6958*/              OPC_MoveParent,
/*6959*/              OPC_CheckType, MVT::v4i32,
/*6961*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6970*/            /*Scope*/ 24, /*->6995*/
/*6971*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*6974*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*6976*/              OPC_MoveParent,
/*6977*/              OPC_MoveChild, 1,
/*6979*/              OPC_CheckSame, 0,
/*6981*/              OPC_MoveParent,
/*6982*/              OPC_MoveParent,
/*6983*/              OPC_MoveParent,
/*6984*/              OPC_CheckType, MVT::v4i32,
/*6986*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*6995*/            0, /*End of Scope*/
/*6996*/          /*Scope*/ 71, /*->7068*/
/*6997*/            OPC_CheckSame, 0,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveChild, 1,
/*7002*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7005*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7007*/            OPC_MoveParent,
/*7008*/            OPC_MoveParent,
/*7009*/            OPC_MoveChild, 1,
/*7011*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7014*/            OPC_MoveChild, 0,
/*7016*/            OPC_Scope, 24, /*->7042*/ // 2 children in Scope
/*7018*/              OPC_CheckSame, 1,
/*7020*/              OPC_MoveParent,
/*7021*/              OPC_MoveChild, 1,
/*7023*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7026*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7028*/              OPC_MoveParent,
/*7029*/              OPC_MoveParent,
/*7030*/              OPC_MoveParent,
/*7031*/              OPC_CheckType, MVT::v4i32,
/*7033*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7042*/            /*Scope*/ 24, /*->7067*/
/*7043*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7046*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7048*/              OPC_MoveParent,
/*7049*/              OPC_MoveChild, 1,
/*7051*/              OPC_CheckSame, 1,
/*7053*/              OPC_MoveParent,
/*7054*/              OPC_MoveParent,
/*7055*/              OPC_MoveParent,
/*7056*/              OPC_CheckType, MVT::v4i32,
/*7058*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7067*/            0, /*End of Scope*/
/*7068*/          /*Scope*/ 71, /*->7140*/
/*7069*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7072*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7074*/            OPC_MoveParent,
/*7075*/            OPC_MoveChild, 1,
/*7077*/            OPC_CheckSame, 0,
/*7079*/            OPC_MoveParent,
/*7080*/            OPC_MoveParent,
/*7081*/            OPC_MoveChild, 1,
/*7083*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7086*/            OPC_MoveChild, 0,
/*7088*/            OPC_Scope, 24, /*->7114*/ // 2 children in Scope
/*7090*/              OPC_CheckSame, 1,
/*7092*/              OPC_MoveParent,
/*7093*/              OPC_MoveChild, 1,
/*7095*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7098*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7100*/              OPC_MoveParent,
/*7101*/              OPC_MoveParent,
/*7102*/              OPC_MoveParent,
/*7103*/              OPC_CheckType, MVT::v4i32,
/*7105*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7114*/            /*Scope*/ 24, /*->7139*/
/*7115*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7118*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7120*/              OPC_MoveParent,
/*7121*/              OPC_MoveChild, 1,
/*7123*/              OPC_CheckSame, 1,
/*7125*/              OPC_MoveParent,
/*7126*/              OPC_MoveParent,
/*7127*/              OPC_MoveParent,
/*7128*/              OPC_CheckType, MVT::v4i32,
/*7130*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA))) - Complexity = 23
                      // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7139*/            0, /*End of Scope*/
/*7140*/          0, /*End of Scope*/
/*7141*/        /*Scope*/ 75|128,4/*587*/, /*->7730*/
/*7143*/          OPC_MoveChild, 0,
/*7145*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7148*/          OPC_Scope, 15|128,1/*143*/, /*->7294*/ // 4 children in Scope
/*7151*/            OPC_RecordChild0, // #0 = $rA
/*7152*/            OPC_MoveChild, 1,
/*7154*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7157*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7159*/            OPC_MoveParent,
/*7160*/            OPC_MoveParent,
/*7161*/            OPC_MoveChild, 1,
/*7163*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7166*/            OPC_Scope, 62, /*->7230*/ // 2 children in Scope
/*7168*/              OPC_RecordChild0, // #1 = $rB
/*7169*/              OPC_MoveChild, 1,
/*7171*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7174*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7176*/              OPC_MoveParent,
/*7177*/              OPC_MoveParent,
/*7178*/              OPC_MoveParent,
/*7179*/              OPC_MoveChild, 1,
/*7181*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*7184*/              OPC_MoveChild, 0,
/*7186*/              OPC_Scope, 20, /*->7208*/ // 2 children in Scope
/*7188*/                OPC_CheckSame, 0,
/*7190*/                OPC_MoveParent,
/*7191*/                OPC_MoveChild, 1,
/*7193*/                OPC_CheckSame, 1,
/*7195*/                OPC_MoveParent,
/*7196*/                OPC_MoveParent,
/*7197*/                OPC_CheckType, MVT::v4i32,
/*7199*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7208*/              /*Scope*/ 20, /*->7229*/
/*7209*/                OPC_CheckSame, 1,
/*7211*/                OPC_MoveParent,
/*7212*/                OPC_MoveChild, 1,
/*7214*/                OPC_CheckSame, 0,
/*7216*/                OPC_MoveParent,
/*7217*/                OPC_MoveParent,
/*7218*/                OPC_CheckType, MVT::v4i32,
/*7220*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7229*/              0, /*End of Scope*/
/*7230*/            /*Scope*/ 62, /*->7293*/
/*7231*/              OPC_MoveChild, 0,
/*7233*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7236*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7238*/              OPC_MoveParent,
/*7239*/              OPC_RecordChild1, // #1 = $rB
/*7240*/              OPC_MoveParent,
/*7241*/              OPC_MoveParent,
/*7242*/              OPC_MoveChild, 1,
/*7244*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*7247*/              OPC_MoveChild, 0,
/*7249*/              OPC_Scope, 20, /*->7271*/ // 2 children in Scope
/*7251*/                OPC_CheckSame, 0,
/*7253*/                OPC_MoveParent,
/*7254*/                OPC_MoveChild, 1,
/*7256*/                OPC_CheckSame, 1,
/*7258*/                OPC_MoveParent,
/*7259*/                OPC_MoveParent,
/*7260*/                OPC_CheckType, MVT::v4i32,
/*7262*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7271*/              /*Scope*/ 20, /*->7292*/
/*7272*/                OPC_CheckSame, 1,
/*7274*/                OPC_MoveParent,
/*7275*/                OPC_MoveChild, 1,
/*7277*/                OPC_CheckSame, 0,
/*7279*/                OPC_MoveParent,
/*7280*/                OPC_MoveParent,
/*7281*/                OPC_CheckType, MVT::v4i32,
/*7283*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7292*/              0, /*End of Scope*/
/*7293*/            0, /*End of Scope*/
/*7294*/          /*Scope*/ 15|128,1/*143*/, /*->7439*/
/*7296*/            OPC_MoveChild, 0,
/*7298*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7301*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7303*/            OPC_MoveParent,
/*7304*/            OPC_RecordChild1, // #0 = $rA
/*7305*/            OPC_MoveParent,
/*7306*/            OPC_MoveChild, 1,
/*7308*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7311*/            OPC_Scope, 62, /*->7375*/ // 2 children in Scope
/*7313*/              OPC_RecordChild0, // #1 = $rB
/*7314*/              OPC_MoveChild, 1,
/*7316*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7319*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7321*/              OPC_MoveParent,
/*7322*/              OPC_MoveParent,
/*7323*/              OPC_MoveParent,
/*7324*/              OPC_MoveChild, 1,
/*7326*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*7329*/              OPC_MoveChild, 0,
/*7331*/              OPC_Scope, 20, /*->7353*/ // 2 children in Scope
/*7333*/                OPC_CheckSame, 0,
/*7335*/                OPC_MoveParent,
/*7336*/                OPC_MoveChild, 1,
/*7338*/                OPC_CheckSame, 1,
/*7340*/                OPC_MoveParent,
/*7341*/                OPC_MoveParent,
/*7342*/                OPC_CheckType, MVT::v4i32,
/*7344*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7353*/              /*Scope*/ 20, /*->7374*/
/*7354*/                OPC_CheckSame, 1,
/*7356*/                OPC_MoveParent,
/*7357*/                OPC_MoveChild, 1,
/*7359*/                OPC_CheckSame, 0,
/*7361*/                OPC_MoveParent,
/*7362*/                OPC_MoveParent,
/*7363*/                OPC_CheckType, MVT::v4i32,
/*7365*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7374*/              0, /*End of Scope*/
/*7375*/            /*Scope*/ 62, /*->7438*/
/*7376*/              OPC_MoveChild, 0,
/*7378*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7381*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7383*/              OPC_MoveParent,
/*7384*/              OPC_RecordChild1, // #1 = $rB
/*7385*/              OPC_MoveParent,
/*7386*/              OPC_MoveParent,
/*7387*/              OPC_MoveChild, 1,
/*7389*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*7392*/              OPC_MoveChild, 0,
/*7394*/              OPC_Scope, 20, /*->7416*/ // 2 children in Scope
/*7396*/                OPC_CheckSame, 0,
/*7398*/                OPC_MoveParent,
/*7399*/                OPC_MoveChild, 1,
/*7401*/                OPC_CheckSame, 1,
/*7403*/                OPC_MoveParent,
/*7404*/                OPC_MoveParent,
/*7405*/                OPC_CheckType, MVT::v4i32,
/*7407*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7416*/              /*Scope*/ 20, /*->7437*/
/*7417*/                OPC_CheckSame, 1,
/*7419*/                OPC_MoveParent,
/*7420*/                OPC_MoveChild, 1,
/*7422*/                OPC_CheckSame, 0,
/*7424*/                OPC_MoveParent,
/*7425*/                OPC_MoveParent,
/*7426*/                OPC_CheckType, MVT::v4i32,
/*7428*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7437*/              0, /*End of Scope*/
/*7438*/            0, /*End of Scope*/
/*7439*/          /*Scope*/ 15|128,1/*143*/, /*->7584*/
/*7441*/            OPC_RecordChild0, // #0 = $rB
/*7442*/            OPC_MoveChild, 1,
/*7444*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7447*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7449*/            OPC_MoveParent,
/*7450*/            OPC_MoveParent,
/*7451*/            OPC_MoveChild, 1,
/*7453*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7456*/            OPC_Scope, 62, /*->7520*/ // 2 children in Scope
/*7458*/              OPC_RecordChild0, // #1 = $rA
/*7459*/              OPC_MoveChild, 1,
/*7461*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7464*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7466*/              OPC_MoveParent,
/*7467*/              OPC_MoveParent,
/*7468*/              OPC_MoveParent,
/*7469*/              OPC_MoveChild, 1,
/*7471*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*7474*/              OPC_MoveChild, 0,
/*7476*/              OPC_Scope, 20, /*->7498*/ // 2 children in Scope
/*7478*/                OPC_CheckSame, 1,
/*7480*/                OPC_MoveParent,
/*7481*/                OPC_MoveChild, 1,
/*7483*/                OPC_CheckSame, 0,
/*7485*/                OPC_MoveParent,
/*7486*/                OPC_MoveParent,
/*7487*/                OPC_CheckType, MVT::v4i32,
/*7489*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7498*/              /*Scope*/ 20, /*->7519*/
/*7499*/                OPC_CheckSame, 0,
/*7501*/                OPC_MoveParent,
/*7502*/                OPC_MoveChild, 1,
/*7504*/                OPC_CheckSame, 1,
/*7506*/                OPC_MoveParent,
/*7507*/                OPC_MoveParent,
/*7508*/                OPC_CheckType, MVT::v4i32,
/*7510*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7519*/              0, /*End of Scope*/
/*7520*/            /*Scope*/ 62, /*->7583*/
/*7521*/              OPC_MoveChild, 0,
/*7523*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7526*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7528*/              OPC_MoveParent,
/*7529*/              OPC_RecordChild1, // #1 = $rA
/*7530*/              OPC_MoveParent,
/*7531*/              OPC_MoveParent,
/*7532*/              OPC_MoveChild, 1,
/*7534*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*7537*/              OPC_MoveChild, 0,
/*7539*/              OPC_Scope, 20, /*->7561*/ // 2 children in Scope
/*7541*/                OPC_CheckSame, 1,
/*7543*/                OPC_MoveParent,
/*7544*/                OPC_MoveChild, 1,
/*7546*/                OPC_CheckSame, 0,
/*7548*/                OPC_MoveParent,
/*7549*/                OPC_MoveParent,
/*7550*/                OPC_CheckType, MVT::v4i32,
/*7552*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7561*/              /*Scope*/ 20, /*->7582*/
/*7562*/                OPC_CheckSame, 0,
/*7564*/                OPC_MoveParent,
/*7565*/                OPC_MoveChild, 1,
/*7567*/                OPC_CheckSame, 1,
/*7569*/                OPC_MoveParent,
/*7570*/                OPC_MoveParent,
/*7571*/                OPC_CheckType, MVT::v4i32,
/*7573*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7582*/              0, /*End of Scope*/
/*7583*/            0, /*End of Scope*/
/*7584*/          /*Scope*/ 15|128,1/*143*/, /*->7729*/
/*7586*/            OPC_MoveChild, 0,
/*7588*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7591*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7593*/            OPC_MoveParent,
/*7594*/            OPC_RecordChild1, // #0 = $rB
/*7595*/            OPC_MoveParent,
/*7596*/            OPC_MoveChild, 1,
/*7598*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7601*/            OPC_Scope, 62, /*->7665*/ // 2 children in Scope
/*7603*/              OPC_RecordChild0, // #1 = $rA
/*7604*/              OPC_MoveChild, 1,
/*7606*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7609*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7611*/              OPC_MoveParent,
/*7612*/              OPC_MoveParent,
/*7613*/              OPC_MoveParent,
/*7614*/              OPC_MoveChild, 1,
/*7616*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*7619*/              OPC_MoveChild, 0,
/*7621*/              OPC_Scope, 20, /*->7643*/ // 2 children in Scope
/*7623*/                OPC_CheckSame, 1,
/*7625*/                OPC_MoveParent,
/*7626*/                OPC_MoveChild, 1,
/*7628*/                OPC_CheckSame, 0,
/*7630*/                OPC_MoveParent,
/*7631*/                OPC_MoveParent,
/*7632*/                OPC_CheckType, MVT::v4i32,
/*7634*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7643*/              /*Scope*/ 20, /*->7664*/
/*7644*/                OPC_CheckSame, 0,
/*7646*/                OPC_MoveParent,
/*7647*/                OPC_MoveChild, 1,
/*7649*/                OPC_CheckSame, 1,
/*7651*/                OPC_MoveParent,
/*7652*/                OPC_MoveParent,
/*7653*/                OPC_CheckType, MVT::v4i32,
/*7655*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7664*/              0, /*End of Scope*/
/*7665*/            /*Scope*/ 62, /*->7728*/
/*7666*/              OPC_MoveChild, 0,
/*7668*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7671*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7673*/              OPC_MoveParent,
/*7674*/              OPC_RecordChild1, // #1 = $rA
/*7675*/              OPC_MoveParent,
/*7676*/              OPC_MoveParent,
/*7677*/              OPC_MoveChild, 1,
/*7679*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*7682*/              OPC_MoveChild, 0,
/*7684*/              OPC_Scope, 20, /*->7706*/ // 2 children in Scope
/*7686*/                OPC_CheckSame, 1,
/*7688*/                OPC_MoveParent,
/*7689*/                OPC_MoveChild, 1,
/*7691*/                OPC_CheckSame, 0,
/*7693*/                OPC_MoveParent,
/*7694*/                OPC_MoveParent,
/*7695*/                OPC_CheckType, MVT::v4i32,
/*7697*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7706*/              /*Scope*/ 20, /*->7727*/
/*7707*/                OPC_CheckSame, 0,
/*7709*/                OPC_MoveParent,
/*7710*/                OPC_MoveChild, 1,
/*7712*/                OPC_CheckSame, 1,
/*7714*/                OPC_MoveParent,
/*7715*/                OPC_MoveParent,
/*7716*/                OPC_CheckType, MVT::v4i32,
/*7718*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 23
                        // Dst: (EQVv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*7727*/              0, /*End of Scope*/
/*7728*/            0, /*End of Scope*/
/*7729*/          0, /*End of Scope*/
/*7730*/        /*Scope*/ 53|128,4/*565*/, /*->8297*/
/*7732*/          OPC_RecordChild0, // #0 = $rA
/*7733*/          OPC_RecordChild1, // #1 = $rB
/*7734*/          OPC_MoveParent,
/*7735*/          OPC_MoveChild, 1,
/*7737*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*7740*/          OPC_MoveChild, 0,
/*7742*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7745*/          OPC_MoveChild, 0,
/*7747*/          OPC_Scope, 43, /*->7792*/ // 8 children in Scope
/*7749*/            OPC_CheckSame, 0,
/*7751*/            OPC_MoveParent,
/*7752*/            OPC_MoveChild, 1,
/*7754*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7757*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7759*/            OPC_MoveParent,
/*7760*/            OPC_MoveParent,
/*7761*/            OPC_MoveChild, 1,
/*7763*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7766*/            OPC_MoveChild, 0,
/*7768*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7771*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7773*/            OPC_MoveParent,
/*7774*/            OPC_MoveChild, 1,
/*7776*/            OPC_CheckSame, 1,
/*7778*/            OPC_MoveParent,
/*7779*/            OPC_MoveParent,
/*7780*/            OPC_MoveParent,
/*7781*/            OPC_CheckType, MVT::v2i64,
/*7783*/            OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                    // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB))) - Complexity = 23
                    // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7792*/          /*Scope*/ 71, /*->7864*/
/*7793*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7796*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7798*/            OPC_MoveParent,
/*7799*/            OPC_MoveChild, 1,
/*7801*/            OPC_CheckSame, 0,
/*7803*/            OPC_MoveParent,
/*7804*/            OPC_MoveParent,
/*7805*/            OPC_MoveChild, 1,
/*7807*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7810*/            OPC_MoveChild, 0,
/*7812*/            OPC_Scope, 24, /*->7838*/ // 2 children in Scope
/*7814*/              OPC_CheckSame, 1,
/*7816*/              OPC_MoveParent,
/*7817*/              OPC_MoveChild, 1,
/*7819*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7822*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7824*/              OPC_MoveParent,
/*7825*/              OPC_MoveParent,
/*7826*/              OPC_MoveParent,
/*7827*/              OPC_CheckType, MVT::v2i64,
/*7829*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7838*/            /*Scope*/ 24, /*->7863*/
/*7839*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7842*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7844*/              OPC_MoveParent,
/*7845*/              OPC_MoveChild, 1,
/*7847*/              OPC_CheckSame, 1,
/*7849*/              OPC_MoveParent,
/*7850*/              OPC_MoveParent,
/*7851*/              OPC_MoveParent,
/*7852*/              OPC_CheckType, MVT::v2i64,
/*7854*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7863*/            0, /*End of Scope*/
/*7864*/          /*Scope*/ 71, /*->7936*/
/*7865*/            OPC_CheckSame, 1,
/*7867*/            OPC_MoveParent,
/*7868*/            OPC_MoveChild, 1,
/*7870*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7873*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7875*/            OPC_MoveParent,
/*7876*/            OPC_MoveParent,
/*7877*/            OPC_MoveChild, 1,
/*7879*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7882*/            OPC_MoveChild, 0,
/*7884*/            OPC_Scope, 24, /*->7910*/ // 2 children in Scope
/*7886*/              OPC_CheckSame, 0,
/*7888*/              OPC_MoveParent,
/*7889*/              OPC_MoveChild, 1,
/*7891*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7894*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7896*/              OPC_MoveParent,
/*7897*/              OPC_MoveParent,
/*7898*/              OPC_MoveParent,
/*7899*/              OPC_CheckType, MVT::v2i64,
/*7901*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7910*/            /*Scope*/ 24, /*->7935*/
/*7911*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7914*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7916*/              OPC_MoveParent,
/*7917*/              OPC_MoveChild, 1,
/*7919*/              OPC_CheckSame, 0,
/*7921*/              OPC_MoveParent,
/*7922*/              OPC_MoveParent,
/*7923*/              OPC_MoveParent,
/*7924*/              OPC_CheckType, MVT::v2i64,
/*7926*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7935*/            0, /*End of Scope*/
/*7936*/          /*Scope*/ 71, /*->8008*/
/*7937*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7940*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7942*/            OPC_MoveParent,
/*7943*/            OPC_MoveChild, 1,
/*7945*/            OPC_CheckSame, 1,
/*7947*/            OPC_MoveParent,
/*7948*/            OPC_MoveParent,
/*7949*/            OPC_MoveChild, 1,
/*7951*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*7954*/            OPC_MoveChild, 0,
/*7956*/            OPC_Scope, 24, /*->7982*/ // 2 children in Scope
/*7958*/              OPC_CheckSame, 0,
/*7960*/              OPC_MoveParent,
/*7961*/              OPC_MoveChild, 1,
/*7963*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7966*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7968*/              OPC_MoveParent,
/*7969*/              OPC_MoveParent,
/*7970*/              OPC_MoveParent,
/*7971*/              OPC_CheckType, MVT::v2i64,
/*7973*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*7982*/            /*Scope*/ 24, /*->8007*/
/*7983*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*7986*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*7988*/              OPC_MoveParent,
/*7989*/              OPC_MoveChild, 1,
/*7991*/              OPC_CheckSame, 0,
/*7993*/              OPC_MoveParent,
/*7994*/              OPC_MoveParent,
/*7995*/              OPC_MoveParent,
/*7996*/              OPC_CheckType, MVT::v2i64,
/*7998*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8007*/            0, /*End of Scope*/
/*8008*/          /*Scope*/ 71, /*->8080*/
/*8009*/            OPC_CheckSame, 1,
/*8011*/            OPC_MoveParent,
/*8012*/            OPC_MoveChild, 1,
/*8014*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8017*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8019*/            OPC_MoveParent,
/*8020*/            OPC_MoveParent,
/*8021*/            OPC_MoveChild, 1,
/*8023*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8026*/            OPC_MoveChild, 0,
/*8028*/            OPC_Scope, 24, /*->8054*/ // 2 children in Scope
/*8030*/              OPC_CheckSame, 0,
/*8032*/              OPC_MoveParent,
/*8033*/              OPC_MoveChild, 1,
/*8035*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8038*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8040*/              OPC_MoveParent,
/*8041*/              OPC_MoveParent,
/*8042*/              OPC_MoveParent,
/*8043*/              OPC_CheckType, MVT::v2i64,
/*8045*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8054*/            /*Scope*/ 24, /*->8079*/
/*8055*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8058*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8060*/              OPC_MoveParent,
/*8061*/              OPC_MoveChild, 1,
/*8063*/              OPC_CheckSame, 0,
/*8065*/              OPC_MoveParent,
/*8066*/              OPC_MoveParent,
/*8067*/              OPC_MoveParent,
/*8068*/              OPC_CheckType, MVT::v2i64,
/*8070*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8079*/            0, /*End of Scope*/
/*8080*/          /*Scope*/ 71, /*->8152*/
/*8081*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8084*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8086*/            OPC_MoveParent,
/*8087*/            OPC_MoveChild, 1,
/*8089*/            OPC_CheckSame, 1,
/*8091*/            OPC_MoveParent,
/*8092*/            OPC_MoveParent,
/*8093*/            OPC_MoveChild, 1,
/*8095*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8098*/            OPC_MoveChild, 0,
/*8100*/            OPC_Scope, 24, /*->8126*/ // 2 children in Scope
/*8102*/              OPC_CheckSame, 0,
/*8104*/              OPC_MoveParent,
/*8105*/              OPC_MoveChild, 1,
/*8107*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8110*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8112*/              OPC_MoveParent,
/*8113*/              OPC_MoveParent,
/*8114*/              OPC_MoveParent,
/*8115*/              OPC_CheckType, MVT::v2i64,
/*8117*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8126*/            /*Scope*/ 24, /*->8151*/
/*8127*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8130*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8132*/              OPC_MoveParent,
/*8133*/              OPC_MoveChild, 1,
/*8135*/              OPC_CheckSame, 0,
/*8137*/              OPC_MoveParent,
/*8138*/              OPC_MoveParent,
/*8139*/              OPC_MoveParent,
/*8140*/              OPC_CheckType, MVT::v2i64,
/*8142*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8151*/            0, /*End of Scope*/
/*8152*/          /*Scope*/ 71, /*->8224*/
/*8153*/            OPC_CheckSame, 0,
/*8155*/            OPC_MoveParent,
/*8156*/            OPC_MoveChild, 1,
/*8158*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8161*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8163*/            OPC_MoveParent,
/*8164*/            OPC_MoveParent,
/*8165*/            OPC_MoveChild, 1,
/*8167*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8170*/            OPC_MoveChild, 0,
/*8172*/            OPC_Scope, 24, /*->8198*/ // 2 children in Scope
/*8174*/              OPC_CheckSame, 1,
/*8176*/              OPC_MoveParent,
/*8177*/              OPC_MoveChild, 1,
/*8179*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8182*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8184*/              OPC_MoveParent,
/*8185*/              OPC_MoveParent,
/*8186*/              OPC_MoveParent,
/*8187*/              OPC_CheckType, MVT::v2i64,
/*8189*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8198*/            /*Scope*/ 24, /*->8223*/
/*8199*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8202*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8204*/              OPC_MoveParent,
/*8205*/              OPC_MoveChild, 1,
/*8207*/              OPC_CheckSame, 1,
/*8209*/              OPC_MoveParent,
/*8210*/              OPC_MoveParent,
/*8211*/              OPC_MoveParent,
/*8212*/              OPC_CheckType, MVT::v2i64,
/*8214*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8223*/            0, /*End of Scope*/
/*8224*/          /*Scope*/ 71, /*->8296*/
/*8225*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8228*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8230*/            OPC_MoveParent,
/*8231*/            OPC_MoveChild, 1,
/*8233*/            OPC_CheckSame, 0,
/*8235*/            OPC_MoveParent,
/*8236*/            OPC_MoveParent,
/*8237*/            OPC_MoveChild, 1,
/*8239*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8242*/            OPC_MoveChild, 0,
/*8244*/            OPC_Scope, 24, /*->8270*/ // 2 children in Scope
/*8246*/              OPC_CheckSame, 1,
/*8248*/              OPC_MoveParent,
/*8249*/              OPC_MoveChild, 1,
/*8251*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8254*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8256*/              OPC_MoveParent,
/*8257*/              OPC_MoveParent,
/*8258*/              OPC_MoveParent,
/*8259*/              OPC_CheckType, MVT::v2i64,
/*8261*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8270*/            /*Scope*/ 24, /*->8295*/
/*8271*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8274*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8276*/              OPC_MoveParent,
/*8277*/              OPC_MoveChild, 1,
/*8279*/              OPC_CheckSame, 1,
/*8281*/              OPC_MoveParent,
/*8282*/              OPC_MoveParent,
/*8283*/              OPC_MoveParent,
/*8284*/              OPC_CheckType, MVT::v2i64,
/*8286*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA))) - Complexity = 23
                      // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8295*/            0, /*End of Scope*/
/*8296*/          0, /*End of Scope*/
/*8297*/        /*Scope*/ 75|128,4/*587*/, /*->8886*/
/*8299*/          OPC_MoveChild, 0,
/*8301*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8304*/          OPC_Scope, 15|128,1/*143*/, /*->8450*/ // 4 children in Scope
/*8307*/            OPC_RecordChild0, // #0 = $rA
/*8308*/            OPC_MoveChild, 1,
/*8310*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8313*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8315*/            OPC_MoveParent,
/*8316*/            OPC_MoveParent,
/*8317*/            OPC_MoveChild, 1,
/*8319*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8322*/            OPC_Scope, 62, /*->8386*/ // 2 children in Scope
/*8324*/              OPC_RecordChild0, // #1 = $rB
/*8325*/              OPC_MoveChild, 1,
/*8327*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8330*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8332*/              OPC_MoveParent,
/*8333*/              OPC_MoveParent,
/*8334*/              OPC_MoveParent,
/*8335*/              OPC_MoveChild, 1,
/*8337*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*8340*/              OPC_MoveChild, 0,
/*8342*/              OPC_Scope, 20, /*->8364*/ // 2 children in Scope
/*8344*/                OPC_CheckSame, 0,
/*8346*/                OPC_MoveParent,
/*8347*/                OPC_MoveChild, 1,
/*8349*/                OPC_CheckSame, 1,
/*8351*/                OPC_MoveParent,
/*8352*/                OPC_MoveParent,
/*8353*/                OPC_CheckType, MVT::v2i64,
/*8355*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8364*/              /*Scope*/ 20, /*->8385*/
/*8365*/                OPC_CheckSame, 1,
/*8367*/                OPC_MoveParent,
/*8368*/                OPC_MoveChild, 1,
/*8370*/                OPC_CheckSame, 0,
/*8372*/                OPC_MoveParent,
/*8373*/                OPC_MoveParent,
/*8374*/                OPC_CheckType, MVT::v2i64,
/*8376*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8385*/              0, /*End of Scope*/
/*8386*/            /*Scope*/ 62, /*->8449*/
/*8387*/              OPC_MoveChild, 0,
/*8389*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8392*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8394*/              OPC_MoveParent,
/*8395*/              OPC_RecordChild1, // #1 = $rB
/*8396*/              OPC_MoveParent,
/*8397*/              OPC_MoveParent,
/*8398*/              OPC_MoveChild, 1,
/*8400*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*8403*/              OPC_MoveChild, 0,
/*8405*/              OPC_Scope, 20, /*->8427*/ // 2 children in Scope
/*8407*/                OPC_CheckSame, 0,
/*8409*/                OPC_MoveParent,
/*8410*/                OPC_MoveChild, 1,
/*8412*/                OPC_CheckSame, 1,
/*8414*/                OPC_MoveParent,
/*8415*/                OPC_MoveParent,
/*8416*/                OPC_CheckType, MVT::v2i64,
/*8418*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8427*/              /*Scope*/ 20, /*->8448*/
/*8428*/                OPC_CheckSame, 1,
/*8430*/                OPC_MoveParent,
/*8431*/                OPC_MoveChild, 1,
/*8433*/                OPC_CheckSame, 0,
/*8435*/                OPC_MoveParent,
/*8436*/                OPC_MoveParent,
/*8437*/                OPC_CheckType, MVT::v2i64,
/*8439*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8448*/              0, /*End of Scope*/
/*8449*/            0, /*End of Scope*/
/*8450*/          /*Scope*/ 15|128,1/*143*/, /*->8595*/
/*8452*/            OPC_MoveChild, 0,
/*8454*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8457*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8459*/            OPC_MoveParent,
/*8460*/            OPC_RecordChild1, // #0 = $rA
/*8461*/            OPC_MoveParent,
/*8462*/            OPC_MoveChild, 1,
/*8464*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8467*/            OPC_Scope, 62, /*->8531*/ // 2 children in Scope
/*8469*/              OPC_RecordChild0, // #1 = $rB
/*8470*/              OPC_MoveChild, 1,
/*8472*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8475*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8477*/              OPC_MoveParent,
/*8478*/              OPC_MoveParent,
/*8479*/              OPC_MoveParent,
/*8480*/              OPC_MoveChild, 1,
/*8482*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*8485*/              OPC_MoveChild, 0,
/*8487*/              OPC_Scope, 20, /*->8509*/ // 2 children in Scope
/*8489*/                OPC_CheckSame, 0,
/*8491*/                OPC_MoveParent,
/*8492*/                OPC_MoveChild, 1,
/*8494*/                OPC_CheckSame, 1,
/*8496*/                OPC_MoveParent,
/*8497*/                OPC_MoveParent,
/*8498*/                OPC_CheckType, MVT::v2i64,
/*8500*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8509*/              /*Scope*/ 20, /*->8530*/
/*8510*/                OPC_CheckSame, 1,
/*8512*/                OPC_MoveParent,
/*8513*/                OPC_MoveChild, 1,
/*8515*/                OPC_CheckSame, 0,
/*8517*/                OPC_MoveParent,
/*8518*/                OPC_MoveParent,
/*8519*/                OPC_CheckType, MVT::v2i64,
/*8521*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8530*/              0, /*End of Scope*/
/*8531*/            /*Scope*/ 62, /*->8594*/
/*8532*/              OPC_MoveChild, 0,
/*8534*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8537*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8539*/              OPC_MoveParent,
/*8540*/              OPC_RecordChild1, // #1 = $rB
/*8541*/              OPC_MoveParent,
/*8542*/              OPC_MoveParent,
/*8543*/              OPC_MoveChild, 1,
/*8545*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*8548*/              OPC_MoveChild, 0,
/*8550*/              OPC_Scope, 20, /*->8572*/ // 2 children in Scope
/*8552*/                OPC_CheckSame, 0,
/*8554*/                OPC_MoveParent,
/*8555*/                OPC_MoveChild, 1,
/*8557*/                OPC_CheckSame, 1,
/*8559*/                OPC_MoveParent,
/*8560*/                OPC_MoveParent,
/*8561*/                OPC_CheckType, MVT::v2i64,
/*8563*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8572*/              /*Scope*/ 20, /*->8593*/
/*8573*/                OPC_CheckSame, 1,
/*8575*/                OPC_MoveParent,
/*8576*/                OPC_MoveChild, 1,
/*8578*/                OPC_CheckSame, 0,
/*8580*/                OPC_MoveParent,
/*8581*/                OPC_MoveParent,
/*8582*/                OPC_CheckType, MVT::v2i64,
/*8584*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8593*/              0, /*End of Scope*/
/*8594*/            0, /*End of Scope*/
/*8595*/          /*Scope*/ 15|128,1/*143*/, /*->8740*/
/*8597*/            OPC_RecordChild0, // #0 = $rB
/*8598*/            OPC_MoveChild, 1,
/*8600*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8603*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8605*/            OPC_MoveParent,
/*8606*/            OPC_MoveParent,
/*8607*/            OPC_MoveChild, 1,
/*8609*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8612*/            OPC_Scope, 62, /*->8676*/ // 2 children in Scope
/*8614*/              OPC_RecordChild0, // #1 = $rA
/*8615*/              OPC_MoveChild, 1,
/*8617*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8620*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8622*/              OPC_MoveParent,
/*8623*/              OPC_MoveParent,
/*8624*/              OPC_MoveParent,
/*8625*/              OPC_MoveChild, 1,
/*8627*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*8630*/              OPC_MoveChild, 0,
/*8632*/              OPC_Scope, 20, /*->8654*/ // 2 children in Scope
/*8634*/                OPC_CheckSame, 1,
/*8636*/                OPC_MoveParent,
/*8637*/                OPC_MoveChild, 1,
/*8639*/                OPC_CheckSame, 0,
/*8641*/                OPC_MoveParent,
/*8642*/                OPC_MoveParent,
/*8643*/                OPC_CheckType, MVT::v2i64,
/*8645*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8654*/              /*Scope*/ 20, /*->8675*/
/*8655*/                OPC_CheckSame, 0,
/*8657*/                OPC_MoveParent,
/*8658*/                OPC_MoveChild, 1,
/*8660*/                OPC_CheckSame, 1,
/*8662*/                OPC_MoveParent,
/*8663*/                OPC_MoveParent,
/*8664*/                OPC_CheckType, MVT::v2i64,
/*8666*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8675*/              0, /*End of Scope*/
/*8676*/            /*Scope*/ 62, /*->8739*/
/*8677*/              OPC_MoveChild, 0,
/*8679*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8682*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8684*/              OPC_MoveParent,
/*8685*/              OPC_RecordChild1, // #1 = $rA
/*8686*/              OPC_MoveParent,
/*8687*/              OPC_MoveParent,
/*8688*/              OPC_MoveChild, 1,
/*8690*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*8693*/              OPC_MoveChild, 0,
/*8695*/              OPC_Scope, 20, /*->8717*/ // 2 children in Scope
/*8697*/                OPC_CheckSame, 1,
/*8699*/                OPC_MoveParent,
/*8700*/                OPC_MoveChild, 1,
/*8702*/                OPC_CheckSame, 0,
/*8704*/                OPC_MoveParent,
/*8705*/                OPC_MoveParent,
/*8706*/                OPC_CheckType, MVT::v2i64,
/*8708*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8717*/              /*Scope*/ 20, /*->8738*/
/*8718*/                OPC_CheckSame, 0,
/*8720*/                OPC_MoveParent,
/*8721*/                OPC_MoveChild, 1,
/*8723*/                OPC_CheckSame, 1,
/*8725*/                OPC_MoveParent,
/*8726*/                OPC_MoveParent,
/*8727*/                OPC_CheckType, MVT::v2i64,
/*8729*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8738*/              0, /*End of Scope*/
/*8739*/            0, /*End of Scope*/
/*8740*/          /*Scope*/ 15|128,1/*143*/, /*->8885*/
/*8742*/            OPC_MoveChild, 0,
/*8744*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8747*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8749*/            OPC_MoveParent,
/*8750*/            OPC_RecordChild1, // #0 = $rB
/*8751*/            OPC_MoveParent,
/*8752*/            OPC_MoveChild, 1,
/*8754*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8757*/            OPC_Scope, 62, /*->8821*/ // 2 children in Scope
/*8759*/              OPC_RecordChild0, // #1 = $rA
/*8760*/              OPC_MoveChild, 1,
/*8762*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8765*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8767*/              OPC_MoveParent,
/*8768*/              OPC_MoveParent,
/*8769*/              OPC_MoveParent,
/*8770*/              OPC_MoveChild, 1,
/*8772*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*8775*/              OPC_MoveChild, 0,
/*8777*/              OPC_Scope, 20, /*->8799*/ // 2 children in Scope
/*8779*/                OPC_CheckSame, 1,
/*8781*/                OPC_MoveParent,
/*8782*/                OPC_MoveChild, 1,
/*8784*/                OPC_CheckSame, 0,
/*8786*/                OPC_MoveParent,
/*8787*/                OPC_MoveParent,
/*8788*/                OPC_CheckType, MVT::v2i64,
/*8790*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8799*/              /*Scope*/ 20, /*->8820*/
/*8800*/                OPC_CheckSame, 0,
/*8802*/                OPC_MoveParent,
/*8803*/                OPC_MoveChild, 1,
/*8805*/                OPC_CheckSame, 1,
/*8807*/                OPC_MoveParent,
/*8808*/                OPC_MoveParent,
/*8809*/                OPC_CheckType, MVT::v2i64,
/*8811*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8820*/              0, /*End of Scope*/
/*8821*/            /*Scope*/ 62, /*->8884*/
/*8822*/              OPC_MoveChild, 0,
/*8824*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8827*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8829*/              OPC_MoveParent,
/*8830*/              OPC_RecordChild1, // #1 = $rA
/*8831*/              OPC_MoveParent,
/*8832*/              OPC_MoveParent,
/*8833*/              OPC_MoveChild, 1,
/*8835*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*8838*/              OPC_MoveChild, 0,
/*8840*/              OPC_Scope, 20, /*->8862*/ // 2 children in Scope
/*8842*/                OPC_CheckSame, 1,
/*8844*/                OPC_MoveParent,
/*8845*/                OPC_MoveChild, 1,
/*8847*/                OPC_CheckSame, 0,
/*8849*/                OPC_MoveParent,
/*8850*/                OPC_MoveParent,
/*8851*/                OPC_CheckType, MVT::v2i64,
/*8853*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8862*/              /*Scope*/ 20, /*->8883*/
/*8863*/                OPC_CheckSame, 0,
/*8865*/                OPC_MoveParent,
/*8866*/                OPC_MoveChild, 1,
/*8868*/                OPC_CheckSame, 1,
/*8870*/                OPC_MoveParent,
/*8871*/                OPC_MoveParent,
/*8872*/                OPC_CheckType, MVT::v2i64,
/*8874*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 23
                        // Dst: (EQVv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*8883*/              0, /*End of Scope*/
/*8884*/            0, /*End of Scope*/
/*8885*/          0, /*End of Scope*/
/*8886*/        /*Scope*/ 72|128,2/*328*/, /*->9216*/
/*8888*/          OPC_RecordChild0, // #0 = $rC
/*8889*/          OPC_RecordChild1, // #1 = $rB
/*8890*/          OPC_MoveParent,
/*8891*/          OPC_MoveChild, 1,
/*8893*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*8896*/          OPC_Scope, 79, /*->8977*/ // 4 children in Scope
/*8898*/            OPC_MoveChild, 0,
/*8900*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8903*/            OPC_MoveChild, 0,
/*8905*/            OPC_Scope, 34, /*->8941*/ // 2 children in Scope
/*8907*/              OPC_CheckSame, 0,
/*8909*/              OPC_MoveParent,
/*8910*/              OPC_MoveChild, 1,
/*8912*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*8915*/              OPC_MoveChild, 0,
/*8917*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8920*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8922*/              OPC_CheckType, MVT::v4i32,
/*8924*/              OPC_MoveParent,
/*8925*/              OPC_MoveParent,
/*8926*/              OPC_MoveParent,
/*8927*/              OPC_RecordChild1, // #2 = $rA
/*8928*/              OPC_MoveParent,
/*8929*/              OPC_CheckType, MVT::v2i64,
/*8931*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), VECREG:v2i64:$rA)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*8941*/            /*Scope*/ 34, /*->8976*/
/*8942*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*8945*/              OPC_MoveChild, 0,
/*8947*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*8950*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*8952*/              OPC_CheckType, MVT::v4i32,
/*8954*/              OPC_MoveParent,
/*8955*/              OPC_MoveParent,
/*8956*/              OPC_MoveChild, 1,
/*8958*/              OPC_CheckSame, 0,
/*8960*/              OPC_MoveParent,
/*8961*/              OPC_MoveParent,
/*8962*/              OPC_RecordChild1, // #2 = $rA
/*8963*/              OPC_MoveParent,
/*8964*/              OPC_CheckType, MVT::v2i64,
/*8966*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC), VECREG:v2i64:$rA)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*8976*/            0, /*End of Scope*/
/*8977*/          /*Scope*/ 78, /*->9056*/
/*8978*/            OPC_RecordChild0, // #2 = $rA
/*8979*/            OPC_MoveChild, 1,
/*8981*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*8984*/            OPC_MoveChild, 0,
/*8986*/            OPC_Scope, 33, /*->9021*/ // 2 children in Scope
/*8988*/              OPC_CheckSame, 0,
/*8990*/              OPC_MoveParent,
/*8991*/              OPC_MoveChild, 1,
/*8993*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*8996*/              OPC_MoveChild, 0,
/*8998*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9001*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9003*/              OPC_CheckType, MVT::v4i32,
/*9005*/              OPC_MoveParent,
/*9006*/              OPC_MoveParent,
/*9007*/              OPC_MoveParent,
/*9008*/              OPC_MoveParent,
/*9009*/              OPC_CheckType, MVT::v2i64,
/*9011*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB), (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)))) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9021*/            /*Scope*/ 33, /*->9055*/
/*9022*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9025*/              OPC_MoveChild, 0,
/*9027*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9030*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9032*/              OPC_CheckType, MVT::v4i32,
/*9034*/              OPC_MoveParent,
/*9035*/              OPC_MoveParent,
/*9036*/              OPC_MoveChild, 1,
/*9038*/              OPC_CheckSame, 0,
/*9040*/              OPC_MoveParent,
/*9041*/              OPC_MoveParent,
/*9042*/              OPC_MoveParent,
/*9043*/              OPC_CheckType, MVT::v2i64,
/*9045*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB), (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC))) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9055*/            0, /*End of Scope*/
/*9056*/          /*Scope*/ 79, /*->9136*/
/*9057*/            OPC_MoveChild, 0,
/*9059*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9062*/            OPC_MoveChild, 0,
/*9064*/            OPC_Scope, 34, /*->9100*/ // 2 children in Scope
/*9066*/              OPC_CheckSame, 1,
/*9068*/              OPC_MoveParent,
/*9069*/              OPC_MoveChild, 1,
/*9071*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9074*/              OPC_MoveChild, 0,
/*9076*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9079*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9081*/              OPC_CheckType, MVT::v4i32,
/*9083*/              OPC_MoveParent,
/*9084*/              OPC_MoveParent,
/*9085*/              OPC_MoveParent,
/*9086*/              OPC_RecordChild1, // #2 = $rA
/*9087*/              OPC_MoveParent,
/*9088*/              OPC_CheckType, MVT::v2i64,
/*9090*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC), (and:v2i64 (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), VECREG:v2i64:$rA)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9100*/            /*Scope*/ 34, /*->9135*/
/*9101*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9104*/              OPC_MoveChild, 0,
/*9106*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9109*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9111*/              OPC_CheckType, MVT::v4i32,
/*9113*/              OPC_MoveParent,
/*9114*/              OPC_MoveParent,
/*9115*/              OPC_MoveChild, 1,
/*9117*/              OPC_CheckSame, 1,
/*9119*/              OPC_MoveParent,
/*9120*/              OPC_MoveParent,
/*9121*/              OPC_RecordChild1, // #2 = $rA
/*9122*/              OPC_MoveParent,
/*9123*/              OPC_CheckType, MVT::v2i64,
/*9125*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC), VECREG:v2i64:$rA)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9135*/            0, /*End of Scope*/
/*9136*/          /*Scope*/ 78, /*->9215*/
/*9137*/            OPC_RecordChild0, // #2 = $rA
/*9138*/            OPC_MoveChild, 1,
/*9140*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9143*/            OPC_MoveChild, 0,
/*9145*/            OPC_Scope, 33, /*->9180*/ // 2 children in Scope
/*9147*/              OPC_CheckSame, 1,
/*9149*/              OPC_MoveParent,
/*9150*/              OPC_MoveChild, 1,
/*9152*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9155*/              OPC_MoveChild, 0,
/*9157*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9160*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9162*/              OPC_CheckType, MVT::v4i32,
/*9164*/              OPC_MoveParent,
/*9165*/              OPC_MoveParent,
/*9166*/              OPC_MoveParent,
/*9167*/              OPC_MoveParent,
/*9168*/              OPC_CheckType, MVT::v2i64,
/*9170*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC), (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)))) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9180*/            /*Scope*/ 33, /*->9214*/
/*9181*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9184*/              OPC_MoveChild, 0,
/*9186*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9189*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9191*/              OPC_CheckType, MVT::v4i32,
/*9193*/              OPC_MoveParent,
/*9194*/              OPC_MoveParent,
/*9195*/              OPC_MoveChild, 1,
/*9197*/              OPC_CheckSame, 1,
/*9199*/              OPC_MoveParent,
/*9200*/              OPC_MoveParent,
/*9201*/              OPC_MoveParent,
/*9202*/              OPC_CheckType, MVT::v2i64,
/*9204*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 0, 1, 
                      // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC), (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC))) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9214*/            0, /*End of Scope*/
/*9215*/          0, /*End of Scope*/
/*9216*/        /*Scope*/ 15|128,1/*143*/, /*->9361*/
/*9218*/          OPC_MoveChild, 0,
/*9220*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9223*/          OPC_Scope, 67, /*->9292*/ // 2 children in Scope
/*9225*/            OPC_RecordChild0, // #0 = $rC
/*9226*/            OPC_MoveChild, 1,
/*9228*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9231*/            OPC_MoveChild, 0,
/*9233*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9236*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9238*/            OPC_CheckType, MVT::v4i32,
/*9240*/            OPC_MoveParent,
/*9241*/            OPC_MoveParent,
/*9242*/            OPC_MoveParent,
/*9243*/            OPC_RecordChild1, // #1 = $rA
/*9244*/            OPC_MoveParent,
/*9245*/            OPC_MoveChild, 1,
/*9247*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*9250*/            OPC_Scope, 19, /*->9271*/ // 2 children in Scope
/*9252*/              OPC_MoveChild, 0,
/*9254*/              OPC_CheckSame, 0,
/*9256*/              OPC_MoveParent,
/*9257*/              OPC_RecordChild1, // #2 = $rB
/*9258*/              OPC_MoveParent,
/*9259*/              OPC_CheckType, MVT::v2i64,
/*9261*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), VECREG:v2i64:$rA), (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9271*/            /*Scope*/ 19, /*->9291*/
/*9272*/              OPC_RecordChild0, // #2 = $rB
/*9273*/              OPC_MoveChild, 1,
/*9275*/              OPC_CheckSame, 0,
/*9277*/              OPC_MoveParent,
/*9278*/              OPC_MoveParent,
/*9279*/              OPC_CheckType, MVT::v2i64,
/*9281*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), VECREG:v2i64:$rA), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9291*/            0, /*End of Scope*/
/*9292*/          /*Scope*/ 67, /*->9360*/
/*9293*/            OPC_MoveChild, 0,
/*9295*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9298*/            OPC_MoveChild, 0,
/*9300*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9303*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9305*/            OPC_CheckType, MVT::v4i32,
/*9307*/            OPC_MoveParent,
/*9308*/            OPC_MoveParent,
/*9309*/            OPC_RecordChild1, // #0 = $rC
/*9310*/            OPC_MoveParent,
/*9311*/            OPC_RecordChild1, // #1 = $rA
/*9312*/            OPC_MoveParent,
/*9313*/            OPC_MoveChild, 1,
/*9315*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*9318*/            OPC_Scope, 19, /*->9339*/ // 2 children in Scope
/*9320*/              OPC_MoveChild, 0,
/*9322*/              OPC_CheckSame, 0,
/*9324*/              OPC_MoveParent,
/*9325*/              OPC_RecordChild1, // #2 = $rB
/*9326*/              OPC_MoveParent,
/*9327*/              OPC_CheckType, MVT::v2i64,
/*9329*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC), VECREG:v2i64:$rA), (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9339*/            /*Scope*/ 19, /*->9359*/
/*9340*/              OPC_RecordChild0, // #2 = $rB
/*9341*/              OPC_MoveChild, 1,
/*9343*/              OPC_CheckSame, 0,
/*9345*/              OPC_MoveParent,
/*9346*/              OPC_MoveParent,
/*9347*/              OPC_CheckType, MVT::v2i64,
/*9349*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC), VECREG:v2i64:$rA), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC)) - Complexity = 19
                      // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9359*/            0, /*End of Scope*/
/*9360*/          0, /*End of Scope*/
/*9361*/        /*Scope*/ 2|128,4/*514*/, /*->9877*/
/*9363*/          OPC_RecordChild0, // #0 = $rA
/*9364*/          OPC_Scope, 13|128,1/*141*/, /*->9508*/ // 2 children in Scope
/*9367*/            OPC_MoveChild, 1,
/*9369*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9372*/            OPC_Scope, 66, /*->9440*/ // 2 children in Scope
/*9374*/              OPC_RecordChild0, // #1 = $rC
/*9375*/              OPC_MoveChild, 1,
/*9377*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9380*/              OPC_MoveChild, 0,
/*9382*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9385*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9387*/              OPC_CheckType, MVT::v4i32,
/*9389*/              OPC_MoveParent,
/*9390*/              OPC_MoveParent,
/*9391*/              OPC_MoveParent,
/*9392*/              OPC_MoveParent,
/*9393*/              OPC_MoveChild, 1,
/*9395*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*9398*/              OPC_Scope, 19, /*->9419*/ // 2 children in Scope
/*9400*/                OPC_MoveChild, 0,
/*9402*/                OPC_CheckSame, 1,
/*9404*/                OPC_MoveParent,
/*9405*/                OPC_RecordChild1, // #2 = $rB
/*9406*/                OPC_MoveParent,
/*9407*/                OPC_CheckType, MVT::v2i64,
/*9409*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))), (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB)) - Complexity = 19
                        // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9419*/              /*Scope*/ 19, /*->9439*/
/*9420*/                OPC_RecordChild0, // #2 = $rB
/*9421*/                OPC_MoveChild, 1,
/*9423*/                OPC_CheckSame, 1,
/*9425*/                OPC_MoveParent,
/*9426*/                OPC_MoveParent,
/*9427*/                OPC_CheckType, MVT::v2i64,
/*9429*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rC, (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC)) - Complexity = 19
                        // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9439*/              0, /*End of Scope*/
/*9440*/            /*Scope*/ 66, /*->9507*/
/*9441*/              OPC_MoveChild, 0,
/*9443*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*9446*/              OPC_MoveChild, 0,
/*9448*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9451*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9453*/              OPC_CheckType, MVT::v4i32,
/*9455*/              OPC_MoveParent,
/*9456*/              OPC_MoveParent,
/*9457*/              OPC_RecordChild1, // #1 = $rC
/*9458*/              OPC_MoveParent,
/*9459*/              OPC_MoveParent,
/*9460*/              OPC_MoveChild, 1,
/*9462*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*9465*/              OPC_Scope, 19, /*->9486*/ // 2 children in Scope
/*9467*/                OPC_MoveChild, 0,
/*9469*/                OPC_CheckSame, 1,
/*9471*/                OPC_MoveParent,
/*9472*/                OPC_RecordChild1, // #2 = $rB
/*9473*/                OPC_MoveParent,
/*9474*/                OPC_CheckType, MVT::v2i64,
/*9476*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC)), (and:v2i64 VECREG:v2i64:$rC, VECREG:v2i64:$rB)) - Complexity = 19
                        // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9486*/              /*Scope*/ 19, /*->9506*/
/*9487*/                OPC_RecordChild0, // #2 = $rB
/*9488*/                OPC_MoveChild, 1,
/*9490*/                OPC_CheckSame, 1,
/*9492*/                OPC_MoveParent,
/*9493*/                OPC_MoveParent,
/*9494*/                OPC_CheckType, MVT::v2i64,
/*9496*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                            1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (bitconvert:v2i64 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rC)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rC)) - Complexity = 19
                        // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
/*9506*/              0, /*End of Scope*/
/*9507*/            0, /*End of Scope*/
/*9508*/          /*Scope*/ 110|128,2/*366*/, /*->9876*/
/*9510*/            OPC_RecordChild1, // #1 = $rB
/*9511*/            OPC_MoveParent,
/*9512*/            OPC_MoveChild, 1,
/*9514*/            OPC_SwitchOpcode /*2 cases */, 26|128,2/*282*/,  TARGET_OPCODE(ISD::AND),// ->9801
/*9519*/              OPC_Scope, 89, /*->9610*/ // 4 children in Scope
/*9521*/                OPC_MoveChild, 0,
/*9523*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9526*/                OPC_MoveChild, 0,
/*9528*/                OPC_Scope, 52, /*->9582*/ // 2 children in Scope
/*9530*/                  OPC_CheckSame, 0,
/*9532*/                  OPC_MoveParent,
/*9533*/                  OPC_MoveChild, 1,
/*9535*/                  OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9538*/                  OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9540*/                  OPC_MoveParent,
/*9541*/                  OPC_MoveParent,
/*9542*/                  OPC_RecordChild1, // #2 = $rA
/*9543*/                  OPC_MoveParent,
/*9544*/                  OPC_SwitchType /*3 cases */, 10,  MVT::v16i8,// ->9557
/*9547*/                    OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                                1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                            // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA)) - Complexity = 16
                            // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
                          /*SwitchType*/ 10,  MVT::v8i16,// ->9569
/*9559*/                    OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                                1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                            // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA)) - Complexity = 16
                            // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
                          /*SwitchType*/ 10,  MVT::v4i32,// ->9581
/*9571*/                    OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                                1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                            // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA)) - Complexity = 16
                            // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
                          0, // EndSwitchType
/*9582*/                /*Scope*/ 26, /*->9609*/
/*9583*/                  OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9586*/                  OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9588*/                  OPC_MoveParent,
/*9589*/                  OPC_MoveChild, 1,
/*9591*/                  OPC_CheckSame, 0,
/*9593*/                  OPC_MoveParent,
/*9594*/                  OPC_MoveParent,
/*9595*/                  OPC_RecordChild1, // #2 = $rA
/*9596*/                  OPC_MoveParent,
/*9597*/                  OPC_CheckType, MVT::v16i8,
/*9599*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC), VECREG:v16i8:$rA)) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9609*/                0, /*End of Scope*/
/*9610*/              /*Scope*/ 62, /*->9673*/
/*9611*/                OPC_RecordChild0, // #2 = $rA
/*9612*/                OPC_MoveChild, 1,
/*9614*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9617*/                OPC_MoveChild, 0,
/*9619*/                OPC_Scope, 25, /*->9646*/ // 2 children in Scope
/*9621*/                  OPC_CheckSame, 0,
/*9623*/                  OPC_MoveParent,
/*9624*/                  OPC_MoveChild, 1,
/*9626*/                  OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9629*/                  OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9631*/                  OPC_MoveParent,
/*9632*/                  OPC_MoveParent,
/*9633*/                  OPC_MoveParent,
/*9634*/                  OPC_CheckType, MVT::v16i8,
/*9636*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB), (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9646*/                /*Scope*/ 25, /*->9672*/
/*9647*/                  OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9650*/                  OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9652*/                  OPC_MoveParent,
/*9653*/                  OPC_MoveChild, 1,
/*9655*/                  OPC_CheckSame, 0,
/*9657*/                  OPC_MoveParent,
/*9658*/                  OPC_MoveParent,
/*9659*/                  OPC_MoveParent,
/*9660*/                  OPC_CheckType, MVT::v16i8,
/*9662*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB), (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC))) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9672*/                0, /*End of Scope*/
/*9673*/              /*Scope*/ 63, /*->9737*/
/*9674*/                OPC_MoveChild, 0,
/*9676*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9679*/                OPC_MoveChild, 0,
/*9681*/                OPC_Scope, 26, /*->9709*/ // 2 children in Scope
/*9683*/                  OPC_CheckSame, 1,
/*9685*/                  OPC_MoveParent,
/*9686*/                  OPC_MoveChild, 1,
/*9688*/                  OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9691*/                  OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9693*/                  OPC_MoveParent,
/*9694*/                  OPC_MoveParent,
/*9695*/                  OPC_RecordChild1, // #2 = $rA
/*9696*/                  OPC_MoveParent,
/*9697*/                  OPC_CheckType, MVT::v16i8,
/*9699*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC), (and:v16i8 (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA)) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9709*/                /*Scope*/ 26, /*->9736*/
/*9710*/                  OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9713*/                  OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9715*/                  OPC_MoveParent,
/*9716*/                  OPC_MoveChild, 1,
/*9718*/                  OPC_CheckSame, 1,
/*9720*/                  OPC_MoveParent,
/*9721*/                  OPC_MoveParent,
/*9722*/                  OPC_RecordChild1, // #2 = $rA
/*9723*/                  OPC_MoveParent,
/*9724*/                  OPC_CheckType, MVT::v16i8,
/*9726*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC), (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC), VECREG:v16i8:$rA)) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9736*/                0, /*End of Scope*/
/*9737*/              /*Scope*/ 62, /*->9800*/
/*9738*/                OPC_RecordChild0, // #2 = $rA
/*9739*/                OPC_MoveChild, 1,
/*9741*/                OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9744*/                OPC_MoveChild, 0,
/*9746*/                OPC_Scope, 25, /*->9773*/ // 2 children in Scope
/*9748*/                  OPC_CheckSame, 1,
/*9750*/                  OPC_MoveParent,
/*9751*/                  OPC_MoveChild, 1,
/*9753*/                  OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9756*/                  OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9758*/                  OPC_MoveParent,
/*9759*/                  OPC_MoveParent,
/*9760*/                  OPC_MoveParent,
/*9761*/                  OPC_CheckType, MVT::v16i8,
/*9763*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC), (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9773*/                /*Scope*/ 25, /*->9799*/
/*9774*/                  OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9777*/                  OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9779*/                  OPC_MoveParent,
/*9780*/                  OPC_MoveChild, 1,
/*9782*/                  OPC_CheckSame, 1,
/*9784*/                  OPC_MoveParent,
/*9785*/                  OPC_MoveParent,
/*9786*/                  OPC_MoveParent,
/*9787*/                  OPC_CheckType, MVT::v16i8,
/*9789*/                  OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                              1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC), (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC))) - Complexity = 16
                          // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9799*/                0, /*End of Scope*/
/*9800*/              0, /*End of Scope*/
                    /*SwitchOpcode*/ 71,  TARGET_OPCODE(ISD::XOR),// ->9875
/*9804*/              OPC_MoveChild, 0,
/*9806*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*9809*/              OPC_MoveChild, 0,
/*9811*/              OPC_CheckSame, 0,
/*9813*/              OPC_MoveParent,
/*9814*/              OPC_MoveChild, 1,
/*9816*/              OPC_CheckSame, 1,
/*9818*/              OPC_MoveParent,
/*9819*/              OPC_MoveParent,
/*9820*/              OPC_MoveChild, 1,
/*9822*/              OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9825*/              OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9827*/              OPC_MoveParent,
/*9828*/              OPC_MoveParent,
/*9829*/              OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->9841
/*9832*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (xor:v16i8 (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                      /*SwitchType*/ 9,  MVT::v8i16,// ->9852
/*9843*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (xor:v8i16 (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                      /*SwitchType*/ 9,  MVT::v4i32,// ->9863
/*9854*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (xor:v4i32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                      /*SwitchType*/ 9,  MVT::v2i64,// ->9874
/*9865*/                OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (xor:v2i64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                      0, // EndSwitchType
                    0, // EndSwitchOpcode
/*9876*/          0, /*End of Scope*/
/*9877*/        /*Scope*/ 127, /*->10005*/
/*9878*/          OPC_MoveChild, 0,
/*9880*/          OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*9883*/          OPC_Scope, 59, /*->9944*/ // 2 children in Scope
/*9885*/            OPC_RecordChild0, // #0 = $rC
/*9886*/            OPC_MoveChild, 1,
/*9888*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9891*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9893*/            OPC_MoveParent,
/*9894*/            OPC_MoveParent,
/*9895*/            OPC_RecordChild1, // #1 = $rA
/*9896*/            OPC_MoveParent,
/*9897*/            OPC_MoveChild, 1,
/*9899*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*9902*/            OPC_Scope, 19, /*->9923*/ // 2 children in Scope
/*9904*/              OPC_MoveChild, 0,
/*9906*/              OPC_CheckSame, 0,
/*9908*/              OPC_MoveParent,
/*9909*/              OPC_RecordChild1, // #2 = $rB
/*9910*/              OPC_MoveParent,
/*9911*/              OPC_CheckType, MVT::v16i8,
/*9913*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA), (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB)) - Complexity = 16
                      // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9923*/            /*Scope*/ 19, /*->9943*/
/*9924*/              OPC_RecordChild0, // #2 = $rB
/*9925*/              OPC_MoveChild, 1,
/*9927*/              OPC_CheckSame, 0,
/*9929*/              OPC_MoveParent,
/*9930*/              OPC_MoveParent,
/*9931*/              OPC_CheckType, MVT::v16i8,
/*9933*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v16i8 (and:v16i8 (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC)) - Complexity = 16
                      // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9943*/            0, /*End of Scope*/
/*9944*/          /*Scope*/ 59, /*->10004*/
/*9945*/            OPC_MoveChild, 0,
/*9947*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*9950*/            OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*9952*/            OPC_MoveParent,
/*9953*/            OPC_RecordChild1, // #0 = $rC
/*9954*/            OPC_MoveParent,
/*9955*/            OPC_RecordChild1, // #1 = $rA
/*9956*/            OPC_MoveParent,
/*9957*/            OPC_MoveChild, 1,
/*9959*/            OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*9962*/            OPC_Scope, 19, /*->9983*/ // 2 children in Scope
/*9964*/              OPC_MoveChild, 0,
/*9966*/              OPC_CheckSame, 0,
/*9968*/              OPC_MoveParent,
/*9969*/              OPC_RecordChild1, // #2 = $rB
/*9970*/              OPC_MoveParent,
/*9971*/              OPC_CheckType, MVT::v16i8,
/*9973*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC), VECREG:v16i8:$rA), (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB)) - Complexity = 16
                      // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*9983*/            /*Scope*/ 19, /*->10003*/
/*9984*/              OPC_RecordChild0, // #2 = $rB
/*9985*/              OPC_MoveChild, 1,
/*9987*/              OPC_CheckSame, 0,
/*9989*/              OPC_MoveParent,
/*9990*/              OPC_MoveParent,
/*9991*/              OPC_CheckType, MVT::v16i8,
/*9993*/              OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v16i8 (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC), VECREG:v16i8:$rA), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC)) - Complexity = 16
                      // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*10003*/           0, /*End of Scope*/
/*10004*/         0, /*End of Scope*/
/*10005*/       /*Scope*/ 108|128,2/*364*/, /*->10371*/
/*10007*/         OPC_RecordChild0, // #0 = $rA
/*10008*/         OPC_Scope, 125, /*->10135*/ // 2 children in Scope
/*10010*/           OPC_MoveChild, 1,
/*10012*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10015*/           OPC_Scope, 58, /*->10075*/ // 2 children in Scope
/*10017*/             OPC_RecordChild0, // #1 = $rC
/*10018*/             OPC_MoveChild, 1,
/*10020*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10023*/             OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10025*/             OPC_MoveParent,
/*10026*/             OPC_MoveParent,
/*10027*/             OPC_MoveParent,
/*10028*/             OPC_MoveChild, 1,
/*10030*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10033*/             OPC_Scope, 19, /*->10054*/ // 2 children in Scope
/*10035*/               OPC_MoveChild, 0,
/*10037*/               OPC_CheckSame, 1,
/*10039*/               OPC_MoveParent,
/*10040*/               OPC_RecordChild1, // #2 = $rB
/*10041*/               OPC_MoveParent,
/*10042*/               OPC_CheckType, MVT::v16i8,
/*10044*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB)) - Complexity = 16
                        // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*10054*/             /*Scope*/ 19, /*->10074*/
/*10055*/               OPC_RecordChild0, // #2 = $rB
/*10056*/               OPC_MoveChild, 1,
/*10058*/               OPC_CheckSame, 1,
/*10060*/               OPC_MoveParent,
/*10061*/               OPC_MoveParent,
/*10062*/               OPC_CheckType, MVT::v16i8,
/*10064*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rC, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC)) - Complexity = 16
                        // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*10074*/             0, /*End of Scope*/
/*10075*/           /*Scope*/ 58, /*->10134*/
/*10076*/             OPC_MoveChild, 0,
/*10078*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10081*/             OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10083*/             OPC_MoveParent,
/*10084*/             OPC_RecordChild1, // #1 = $rC
/*10085*/             OPC_MoveParent,
/*10086*/             OPC_MoveParent,
/*10087*/             OPC_MoveChild, 1,
/*10089*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10092*/             OPC_Scope, 19, /*->10113*/ // 2 children in Scope
/*10094*/               OPC_MoveChild, 0,
/*10096*/               OPC_CheckSame, 1,
/*10098*/               OPC_MoveParent,
/*10099*/               OPC_RecordChild1, // #2 = $rB
/*10100*/               OPC_MoveParent,
/*10101*/               OPC_CheckType, MVT::v16i8,
/*10103*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC)), (and:v16i8 VECREG:v16i8:$rC, VECREG:v16i8:$rB)) - Complexity = 16
                        // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*10113*/             /*Scope*/ 19, /*->10133*/
/*10114*/               OPC_RecordChild0, // #2 = $rB
/*10115*/               OPC_MoveChild, 1,
/*10117*/               OPC_CheckSame, 1,
/*10119*/               OPC_MoveParent,
/*10120*/               OPC_MoveParent,
/*10121*/               OPC_CheckType, MVT::v16i8,
/*10123*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                            1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rC)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rC)) - Complexity = 16
                        // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
/*10133*/             0, /*End of Scope*/
/*10134*/           0, /*End of Scope*/
/*10135*/         /*Scope*/ 105|128,1/*233*/, /*->10370*/
/*10137*/           OPC_RecordChild1, // #1 = $rB
/*10138*/           OPC_MoveParent,
/*10139*/           OPC_MoveChild, 1,
/*10141*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10144*/           OPC_Scope, 33, /*->10179*/ // 4 children in Scope
/*10146*/             OPC_MoveChild, 0,
/*10148*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10151*/             OPC_MoveChild, 0,
/*10153*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10156*/             OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10158*/             OPC_MoveParent,
/*10159*/             OPC_MoveChild, 1,
/*10161*/             OPC_CheckSame, 0,
/*10163*/             OPC_MoveParent,
/*10164*/             OPC_MoveParent,
/*10165*/             OPC_RecordChild1, // #2 = $rA
/*10166*/             OPC_MoveParent,
/*10167*/             OPC_CheckType, MVT::v8i16,
/*10169*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC), VECREG:v8i16:$rA)) - Complexity = 16
                      // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10179*/           /*Scope*/ 62, /*->10242*/
/*10180*/             OPC_RecordChild0, // #2 = $rA
/*10181*/             OPC_MoveChild, 1,
/*10183*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10186*/             OPC_MoveChild, 0,
/*10188*/             OPC_Scope, 25, /*->10215*/ // 2 children in Scope
/*10190*/               OPC_CheckSame, 0,
/*10192*/               OPC_MoveParent,
/*10193*/               OPC_MoveChild, 1,
/*10195*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10198*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10200*/               OPC_MoveParent,
/*10201*/               OPC_MoveParent,
/*10202*/               OPC_MoveParent,
/*10203*/               OPC_CheckType, MVT::v8i16,
/*10205*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB), (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10215*/             /*Scope*/ 25, /*->10241*/
/*10216*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10219*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10221*/               OPC_MoveParent,
/*10222*/               OPC_MoveChild, 1,
/*10224*/               OPC_CheckSame, 0,
/*10226*/               OPC_MoveParent,
/*10227*/               OPC_MoveParent,
/*10228*/               OPC_MoveParent,
/*10229*/               OPC_CheckType, MVT::v8i16,
/*10231*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB), (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC))) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10241*/             0, /*End of Scope*/
/*10242*/           /*Scope*/ 63, /*->10306*/
/*10243*/             OPC_MoveChild, 0,
/*10245*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10248*/             OPC_MoveChild, 0,
/*10250*/             OPC_Scope, 26, /*->10278*/ // 2 children in Scope
/*10252*/               OPC_CheckSame, 1,
/*10254*/               OPC_MoveParent,
/*10255*/               OPC_MoveChild, 1,
/*10257*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10260*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10262*/               OPC_MoveParent,
/*10263*/               OPC_MoveParent,
/*10264*/               OPC_RecordChild1, // #2 = $rA
/*10265*/               OPC_MoveParent,
/*10266*/               OPC_CheckType, MVT::v8i16,
/*10268*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC), (and:v8i16 (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10278*/             /*Scope*/ 26, /*->10305*/
/*10279*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10282*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10284*/               OPC_MoveParent,
/*10285*/               OPC_MoveChild, 1,
/*10287*/               OPC_CheckSame, 1,
/*10289*/               OPC_MoveParent,
/*10290*/               OPC_MoveParent,
/*10291*/               OPC_RecordChild1, // #2 = $rA
/*10292*/               OPC_MoveParent,
/*10293*/               OPC_CheckType, MVT::v8i16,
/*10295*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC), (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC), VECREG:v8i16:$rA)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10305*/             0, /*End of Scope*/
/*10306*/           /*Scope*/ 62, /*->10369*/
/*10307*/             OPC_RecordChild0, // #2 = $rA
/*10308*/             OPC_MoveChild, 1,
/*10310*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10313*/             OPC_MoveChild, 0,
/*10315*/             OPC_Scope, 25, /*->10342*/ // 2 children in Scope
/*10317*/               OPC_CheckSame, 1,
/*10319*/               OPC_MoveParent,
/*10320*/               OPC_MoveChild, 1,
/*10322*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10325*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10327*/               OPC_MoveParent,
/*10328*/               OPC_MoveParent,
/*10329*/               OPC_MoveParent,
/*10330*/               OPC_CheckType, MVT::v8i16,
/*10332*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC), (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10342*/             /*Scope*/ 25, /*->10368*/
/*10343*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10346*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10348*/               OPC_MoveParent,
/*10349*/               OPC_MoveChild, 1,
/*10351*/               OPC_CheckSame, 1,
/*10353*/               OPC_MoveParent,
/*10354*/               OPC_MoveParent,
/*10355*/               OPC_MoveParent,
/*10356*/               OPC_CheckType, MVT::v8i16,
/*10358*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC), (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC))) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10368*/             0, /*End of Scope*/
/*10369*/           0, /*End of Scope*/
/*10370*/         0, /*End of Scope*/
/*10371*/       /*Scope*/ 127, /*->10499*/
/*10372*/         OPC_MoveChild, 0,
/*10374*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10377*/         OPC_Scope, 59, /*->10438*/ // 2 children in Scope
/*10379*/           OPC_RecordChild0, // #0 = $rC
/*10380*/           OPC_MoveChild, 1,
/*10382*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10385*/           OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10387*/           OPC_MoveParent,
/*10388*/           OPC_MoveParent,
/*10389*/           OPC_RecordChild1, // #1 = $rA
/*10390*/           OPC_MoveParent,
/*10391*/           OPC_MoveChild, 1,
/*10393*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10396*/           OPC_Scope, 19, /*->10417*/ // 2 children in Scope
/*10398*/             OPC_MoveChild, 0,
/*10400*/             OPC_CheckSame, 0,
/*10402*/             OPC_MoveParent,
/*10403*/             OPC_RecordChild1, // #2 = $rB
/*10404*/             OPC_MoveParent,
/*10405*/             OPC_CheckType, MVT::v8i16,
/*10407*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA), (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10417*/           /*Scope*/ 19, /*->10437*/
/*10418*/             OPC_RecordChild0, // #2 = $rB
/*10419*/             OPC_MoveChild, 1,
/*10421*/             OPC_CheckSame, 0,
/*10423*/             OPC_MoveParent,
/*10424*/             OPC_MoveParent,
/*10425*/             OPC_CheckType, MVT::v8i16,
/*10427*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v8i16 (and:v8i16 (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC)) - Complexity = 16
                      // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10437*/           0, /*End of Scope*/
/*10438*/         /*Scope*/ 59, /*->10498*/
/*10439*/           OPC_MoveChild, 0,
/*10441*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10444*/           OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10446*/           OPC_MoveParent,
/*10447*/           OPC_RecordChild1, // #0 = $rC
/*10448*/           OPC_MoveParent,
/*10449*/           OPC_RecordChild1, // #1 = $rA
/*10450*/           OPC_MoveParent,
/*10451*/           OPC_MoveChild, 1,
/*10453*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10456*/           OPC_Scope, 19, /*->10477*/ // 2 children in Scope
/*10458*/             OPC_MoveChild, 0,
/*10460*/             OPC_CheckSame, 0,
/*10462*/             OPC_MoveParent,
/*10463*/             OPC_RecordChild1, // #2 = $rB
/*10464*/             OPC_MoveParent,
/*10465*/             OPC_CheckType, MVT::v8i16,
/*10467*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC), VECREG:v8i16:$rA), (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10477*/           /*Scope*/ 19, /*->10497*/
/*10478*/             OPC_RecordChild0, // #2 = $rB
/*10479*/             OPC_MoveChild, 1,
/*10481*/             OPC_CheckSame, 0,
/*10483*/             OPC_MoveParent,
/*10484*/             OPC_MoveParent,
/*10485*/             OPC_CheckType, MVT::v8i16,
/*10487*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v8i16 (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC), VECREG:v8i16:$rA), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC)) - Complexity = 16
                      // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10497*/           0, /*End of Scope*/
/*10498*/         0, /*End of Scope*/
/*10499*/       /*Scope*/ 108|128,2/*364*/, /*->10865*/
/*10501*/         OPC_RecordChild0, // #0 = $rA
/*10502*/         OPC_Scope, 125, /*->10629*/ // 2 children in Scope
/*10504*/           OPC_MoveChild, 1,
/*10506*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10509*/           OPC_Scope, 58, /*->10569*/ // 2 children in Scope
/*10511*/             OPC_RecordChild0, // #1 = $rC
/*10512*/             OPC_MoveChild, 1,
/*10514*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10517*/             OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10519*/             OPC_MoveParent,
/*10520*/             OPC_MoveParent,
/*10521*/             OPC_MoveParent,
/*10522*/             OPC_MoveChild, 1,
/*10524*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10527*/             OPC_Scope, 19, /*->10548*/ // 2 children in Scope
/*10529*/               OPC_MoveChild, 0,
/*10531*/               OPC_CheckSame, 1,
/*10533*/               OPC_MoveParent,
/*10534*/               OPC_RecordChild1, // #2 = $rB
/*10535*/               OPC_MoveParent,
/*10536*/               OPC_CheckType, MVT::v8i16,
/*10538*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10548*/             /*Scope*/ 19, /*->10568*/
/*10549*/               OPC_RecordChild0, // #2 = $rB
/*10550*/               OPC_MoveChild, 1,
/*10552*/               OPC_CheckSame, 1,
/*10554*/               OPC_MoveParent,
/*10555*/               OPC_MoveParent,
/*10556*/               OPC_CheckType, MVT::v8i16,
/*10558*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rC, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10568*/             0, /*End of Scope*/
/*10569*/           /*Scope*/ 58, /*->10628*/
/*10570*/             OPC_MoveChild, 0,
/*10572*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10575*/             OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10577*/             OPC_MoveParent,
/*10578*/             OPC_RecordChild1, // #1 = $rC
/*10579*/             OPC_MoveParent,
/*10580*/             OPC_MoveParent,
/*10581*/             OPC_MoveChild, 1,
/*10583*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10586*/             OPC_Scope, 19, /*->10607*/ // 2 children in Scope
/*10588*/               OPC_MoveChild, 0,
/*10590*/               OPC_CheckSame, 1,
/*10592*/               OPC_MoveParent,
/*10593*/               OPC_RecordChild1, // #2 = $rB
/*10594*/               OPC_MoveParent,
/*10595*/               OPC_CheckType, MVT::v8i16,
/*10597*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC)), (and:v8i16 VECREG:v8i16:$rC, VECREG:v8i16:$rB)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10607*/             /*Scope*/ 19, /*->10627*/
/*10608*/               OPC_RecordChild0, // #2 = $rB
/*10609*/               OPC_MoveChild, 1,
/*10611*/               OPC_CheckSame, 1,
/*10613*/               OPC_MoveParent,
/*10614*/               OPC_MoveParent,
/*10615*/               OPC_CheckType, MVT::v8i16,
/*10617*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rC)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rC)) - Complexity = 16
                        // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*10627*/             0, /*End of Scope*/
/*10628*/           0, /*End of Scope*/
/*10629*/         /*Scope*/ 105|128,1/*233*/, /*->10864*/
/*10631*/           OPC_RecordChild1, // #1 = $rB
/*10632*/           OPC_MoveParent,
/*10633*/           OPC_MoveChild, 1,
/*10635*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10638*/           OPC_Scope, 33, /*->10673*/ // 4 children in Scope
/*10640*/             OPC_MoveChild, 0,
/*10642*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10645*/             OPC_MoveChild, 0,
/*10647*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10650*/             OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10652*/             OPC_MoveParent,
/*10653*/             OPC_MoveChild, 1,
/*10655*/             OPC_CheckSame, 0,
/*10657*/             OPC_MoveParent,
/*10658*/             OPC_MoveParent,
/*10659*/             OPC_RecordChild1, // #2 = $rA
/*10660*/             OPC_MoveParent,
/*10661*/             OPC_CheckType, MVT::v4i32,
/*10663*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC), VECREG:v4i32:$rA)) - Complexity = 16
                      // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10673*/           /*Scope*/ 62, /*->10736*/
/*10674*/             OPC_RecordChild0, // #2 = $rA
/*10675*/             OPC_MoveChild, 1,
/*10677*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10680*/             OPC_MoveChild, 0,
/*10682*/             OPC_Scope, 25, /*->10709*/ // 2 children in Scope
/*10684*/               OPC_CheckSame, 0,
/*10686*/               OPC_MoveParent,
/*10687*/               OPC_MoveChild, 1,
/*10689*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10692*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10694*/               OPC_MoveParent,
/*10695*/               OPC_MoveParent,
/*10696*/               OPC_MoveParent,
/*10697*/               OPC_CheckType, MVT::v4i32,
/*10699*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB), (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10709*/             /*Scope*/ 25, /*->10735*/
/*10710*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10713*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10715*/               OPC_MoveParent,
/*10716*/               OPC_MoveChild, 1,
/*10718*/               OPC_CheckSame, 0,
/*10720*/               OPC_MoveParent,
/*10721*/               OPC_MoveParent,
/*10722*/               OPC_MoveParent,
/*10723*/               OPC_CheckType, MVT::v4i32,
/*10725*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB), (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC))) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10735*/             0, /*End of Scope*/
/*10736*/           /*Scope*/ 63, /*->10800*/
/*10737*/             OPC_MoveChild, 0,
/*10739*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10742*/             OPC_MoveChild, 0,
/*10744*/             OPC_Scope, 26, /*->10772*/ // 2 children in Scope
/*10746*/               OPC_CheckSame, 1,
/*10748*/               OPC_MoveParent,
/*10749*/               OPC_MoveChild, 1,
/*10751*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10754*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10756*/               OPC_MoveParent,
/*10757*/               OPC_MoveParent,
/*10758*/               OPC_RecordChild1, // #2 = $rA
/*10759*/               OPC_MoveParent,
/*10760*/               OPC_CheckType, MVT::v4i32,
/*10762*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC), (and:v4i32 (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10772*/             /*Scope*/ 26, /*->10799*/
/*10773*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10776*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10778*/               OPC_MoveParent,
/*10779*/               OPC_MoveChild, 1,
/*10781*/               OPC_CheckSame, 1,
/*10783*/               OPC_MoveParent,
/*10784*/               OPC_MoveParent,
/*10785*/               OPC_RecordChild1, // #2 = $rA
/*10786*/               OPC_MoveParent,
/*10787*/               OPC_CheckType, MVT::v4i32,
/*10789*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC), (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC), VECREG:v4i32:$rA)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10799*/             0, /*End of Scope*/
/*10800*/           /*Scope*/ 62, /*->10863*/
/*10801*/             OPC_RecordChild0, // #2 = $rA
/*10802*/             OPC_MoveChild, 1,
/*10804*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10807*/             OPC_MoveChild, 0,
/*10809*/             OPC_Scope, 25, /*->10836*/ // 2 children in Scope
/*10811*/               OPC_CheckSame, 1,
/*10813*/               OPC_MoveParent,
/*10814*/               OPC_MoveChild, 1,
/*10816*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10819*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10821*/               OPC_MoveParent,
/*10822*/               OPC_MoveParent,
/*10823*/               OPC_MoveParent,
/*10824*/               OPC_CheckType, MVT::v4i32,
/*10826*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC), (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10836*/             /*Scope*/ 25, /*->10862*/
/*10837*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10840*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10842*/               OPC_MoveParent,
/*10843*/               OPC_MoveChild, 1,
/*10845*/               OPC_CheckSame, 1,
/*10847*/               OPC_MoveParent,
/*10848*/               OPC_MoveParent,
/*10849*/               OPC_MoveParent,
/*10850*/               OPC_CheckType, MVT::v4i32,
/*10852*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 0, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC), (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC))) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10862*/             0, /*End of Scope*/
/*10863*/           0, /*End of Scope*/
/*10864*/         0, /*End of Scope*/
/*10865*/       /*Scope*/ 127, /*->10993*/
/*10866*/         OPC_MoveChild, 0,
/*10868*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*10871*/         OPC_Scope, 59, /*->10932*/ // 2 children in Scope
/*10873*/           OPC_RecordChild0, // #0 = $rC
/*10874*/           OPC_MoveChild, 1,
/*10876*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10879*/           OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10881*/           OPC_MoveParent,
/*10882*/           OPC_MoveParent,
/*10883*/           OPC_RecordChild1, // #1 = $rA
/*10884*/           OPC_MoveParent,
/*10885*/           OPC_MoveChild, 1,
/*10887*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10890*/           OPC_Scope, 19, /*->10911*/ // 2 children in Scope
/*10892*/             OPC_MoveChild, 0,
/*10894*/             OPC_CheckSame, 0,
/*10896*/             OPC_MoveParent,
/*10897*/             OPC_RecordChild1, // #2 = $rB
/*10898*/             OPC_MoveParent,
/*10899*/             OPC_CheckType, MVT::v4i32,
/*10901*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA), (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10911*/           /*Scope*/ 19, /*->10931*/
/*10912*/             OPC_RecordChild0, // #2 = $rB
/*10913*/             OPC_MoveChild, 1,
/*10915*/             OPC_CheckSame, 0,
/*10917*/             OPC_MoveParent,
/*10918*/             OPC_MoveParent,
/*10919*/             OPC_CheckType, MVT::v4i32,
/*10921*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC)) - Complexity = 16
                      // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10931*/           0, /*End of Scope*/
/*10932*/         /*Scope*/ 59, /*->10992*/
/*10933*/           OPC_MoveChild, 0,
/*10935*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*10938*/           OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*10940*/           OPC_MoveParent,
/*10941*/           OPC_RecordChild1, // #0 = $rC
/*10942*/           OPC_MoveParent,
/*10943*/           OPC_RecordChild1, // #1 = $rA
/*10944*/           OPC_MoveParent,
/*10945*/           OPC_MoveChild, 1,
/*10947*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*10950*/           OPC_Scope, 19, /*->10971*/ // 2 children in Scope
/*10952*/             OPC_MoveChild, 0,
/*10954*/             OPC_CheckSame, 0,
/*10956*/             OPC_MoveParent,
/*10957*/             OPC_RecordChild1, // #2 = $rB
/*10958*/             OPC_MoveParent,
/*10959*/             OPC_CheckType, MVT::v4i32,
/*10961*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC), VECREG:v4i32:$rA), (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10971*/           /*Scope*/ 19, /*->10991*/
/*10972*/             OPC_RecordChild0, // #2 = $rB
/*10973*/             OPC_MoveChild, 1,
/*10975*/             OPC_CheckSame, 0,
/*10977*/             OPC_MoveParent,
/*10978*/             OPC_MoveParent,
/*10979*/             OPC_CheckType, MVT::v4i32,
/*10981*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC), VECREG:v4i32:$rA), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC)) - Complexity = 16
                      // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*10991*/           0, /*End of Scope*/
/*10992*/         0, /*End of Scope*/
/*10993*/       /*Scope*/ 107|128,5/*747*/, /*->11742*/
/*10995*/         OPC_RecordChild0, // #0 = $rA
/*10996*/         OPC_Scope, 125, /*->11123*/ // 2 children in Scope
/*10998*/           OPC_MoveChild, 1,
/*11000*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*11003*/           OPC_Scope, 58, /*->11063*/ // 2 children in Scope
/*11005*/             OPC_RecordChild0, // #1 = $rC
/*11006*/             OPC_MoveChild, 1,
/*11008*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*11011*/             OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11013*/             OPC_MoveParent,
/*11014*/             OPC_MoveParent,
/*11015*/             OPC_MoveParent,
/*11016*/             OPC_MoveChild, 1,
/*11018*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*11021*/             OPC_Scope, 19, /*->11042*/ // 2 children in Scope
/*11023*/               OPC_MoveChild, 0,
/*11025*/               OPC_CheckSame, 1,
/*11027*/               OPC_MoveParent,
/*11028*/               OPC_RecordChild1, // #2 = $rB
/*11029*/               OPC_MoveParent,
/*11030*/               OPC_CheckType, MVT::v4i32,
/*11032*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*11042*/             /*Scope*/ 19, /*->11062*/
/*11043*/               OPC_RecordChild0, // #2 = $rB
/*11044*/               OPC_MoveChild, 1,
/*11046*/               OPC_CheckSame, 1,
/*11048*/               OPC_MoveParent,
/*11049*/               OPC_MoveParent,
/*11050*/               OPC_CheckType, MVT::v4i32,
/*11052*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rC, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*11062*/             0, /*End of Scope*/
/*11063*/           /*Scope*/ 58, /*->11122*/
/*11064*/             OPC_MoveChild, 0,
/*11066*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*11069*/             OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11071*/             OPC_MoveParent,
/*11072*/             OPC_RecordChild1, // #1 = $rC
/*11073*/             OPC_MoveParent,
/*11074*/             OPC_MoveParent,
/*11075*/             OPC_MoveChild, 1,
/*11077*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*11080*/             OPC_Scope, 19, /*->11101*/ // 2 children in Scope
/*11082*/               OPC_MoveChild, 0,
/*11084*/               OPC_CheckSame, 1,
/*11086*/               OPC_MoveParent,
/*11087*/               OPC_RecordChild1, // #2 = $rB
/*11088*/               OPC_MoveParent,
/*11089*/               OPC_CheckType, MVT::v4i32,
/*11091*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC)), (and:v4i32 VECREG:v4i32:$rC, VECREG:v4i32:$rB)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*11101*/             /*Scope*/ 19, /*->11121*/
/*11102*/               OPC_RecordChild0, // #2 = $rB
/*11103*/               OPC_MoveChild, 1,
/*11105*/               OPC_CheckSame, 1,
/*11107*/               OPC_MoveParent,
/*11108*/               OPC_MoveParent,
/*11109*/               OPC_CheckType, MVT::v4i32,
/*11111*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 2, 1, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rC)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rC)) - Complexity = 16
                        // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
/*11121*/             0, /*End of Scope*/
/*11122*/           0, /*End of Scope*/
/*11123*/         /*Scope*/ 104|128,4/*616*/, /*->11741*/
/*11125*/           OPC_RecordChild1, // #1 = $rB
/*11126*/           OPC_MoveParent,
/*11127*/           OPC_MoveChild, 1,
/*11129*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*11132*/           OPC_MoveChild, 0,
/*11134*/           OPC_SwitchOpcode /*2 cases */, 40|128,2/*296*/,  TARGET_OPCODE(ISD::OR),// ->11435
/*11139*/             OPC_MoveChild, 0,
/*11141*/             OPC_Scope, 42, /*->11185*/ // 8 children in Scope
/*11143*/               OPC_CheckSame, 1,
/*11145*/               OPC_MoveParent,
/*11146*/               OPC_MoveChild, 1,
/*11148*/               OPC_CheckSame, 0,
/*11150*/               OPC_MoveParent,
/*11151*/               OPC_MoveParent,
/*11152*/               OPC_MoveChild, 1,
/*11154*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*11157*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11159*/               OPC_MoveParent,
/*11160*/               OPC_MoveParent,
/*11161*/               OPC_CheckType, MVT::v16i8,
/*11163*/               OPC_Scope, 9, /*->11174*/ // 2 children in Scope
/*11165*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                              1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (xor:v16i8 (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11174*/               /*Scope*/ 9, /*->11184*/
/*11175*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                              1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (xor:v16i8 (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11184*/               0, /*End of Scope*/
/*11185*/             /*Scope*/ 29, /*->11215*/
/*11186*/               OPC_CheckSame, 0,
/*11188*/               OPC_MoveParent,
/*11189*/               OPC_MoveChild, 1,
/*11191*/               OPC_CheckSame, 1,
/*11193*/               OPC_MoveParent,
/*11194*/               OPC_MoveParent,
/*11195*/               OPC_MoveChild, 1,
/*11197*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*11200*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11202*/               OPC_MoveParent,
/*11203*/               OPC_MoveParent,
/*11204*/               OPC_CheckType, MVT::v16i8,
/*11206*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (xor:v16i8 (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11215*/             /*Scope*/ 42, /*->11258*/
/*11216*/               OPC_CheckSame, 1,
/*11218*/               OPC_MoveParent,
/*11219*/               OPC_MoveChild, 1,
/*11221*/               OPC_CheckSame, 0,
/*11223*/               OPC_MoveParent,
/*11224*/               OPC_MoveParent,
/*11225*/               OPC_MoveChild, 1,
/*11227*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*11230*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11232*/               OPC_MoveParent,
/*11233*/               OPC_MoveParent,
/*11234*/               OPC_CheckType, MVT::v8i16,
/*11236*/               OPC_Scope, 9, /*->11247*/ // 2 children in Scope
/*11238*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (xor:v8i16 (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11247*/               /*Scope*/ 9, /*->11257*/
/*11248*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (xor:v8i16 (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11257*/               0, /*End of Scope*/
/*11258*/             /*Scope*/ 29, /*->11288*/
/*11259*/               OPC_CheckSame, 0,
/*11261*/               OPC_MoveParent,
/*11262*/               OPC_MoveChild, 1,
/*11264*/               OPC_CheckSame, 1,
/*11266*/               OPC_MoveParent,
/*11267*/               OPC_MoveParent,
/*11268*/               OPC_MoveChild, 1,
/*11270*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*11273*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11275*/               OPC_MoveParent,
/*11276*/               OPC_MoveParent,
/*11277*/               OPC_CheckType, MVT::v8i16,
/*11279*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                            1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (xor:v8i16 (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11288*/             /*Scope*/ 42, /*->11331*/
/*11289*/               OPC_CheckSame, 1,
/*11291*/               OPC_MoveParent,
/*11292*/               OPC_MoveChild, 1,
/*11294*/               OPC_CheckSame, 0,
/*11296*/               OPC_MoveParent,
/*11297*/               OPC_MoveParent,
/*11298*/               OPC_MoveChild, 1,
/*11300*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*11303*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11305*/               OPC_MoveParent,
/*11306*/               OPC_MoveParent,
/*11307*/               OPC_CheckType, MVT::v4i32,
/*11309*/               OPC_Scope, 9, /*->11320*/ // 2 children in Scope
/*11311*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (xor:v4i32 (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11320*/               /*Scope*/ 9, /*->11330*/
/*11321*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (xor:v4i32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11330*/               0, /*End of Scope*/
/*11331*/             /*Scope*/ 29, /*->11361*/
/*11332*/               OPC_CheckSame, 0,
/*11334*/               OPC_MoveParent,
/*11335*/               OPC_MoveChild, 1,
/*11337*/               OPC_CheckSame, 1,
/*11339*/               OPC_MoveParent,
/*11340*/               OPC_MoveParent,
/*11341*/               OPC_MoveChild, 1,
/*11343*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*11346*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11348*/               OPC_MoveParent,
/*11349*/               OPC_MoveParent,
/*11350*/               OPC_CheckType, MVT::v4i32,
/*11352*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (xor:v4i32 (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11361*/             /*Scope*/ 42, /*->11404*/
/*11362*/               OPC_CheckSame, 1,
/*11364*/               OPC_MoveParent,
/*11365*/               OPC_MoveChild, 1,
/*11367*/               OPC_CheckSame, 0,
/*11369*/               OPC_MoveParent,
/*11370*/               OPC_MoveParent,
/*11371*/               OPC_MoveChild, 1,
/*11373*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*11376*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11378*/               OPC_MoveParent,
/*11379*/               OPC_MoveParent,
/*11380*/               OPC_CheckType, MVT::v2i64,
/*11382*/               OPC_Scope, 9, /*->11393*/ // 2 children in Scope
/*11384*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                              1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (xor:v2i64 (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11393*/               /*Scope*/ 9, /*->11403*/
/*11394*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                              1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (xor:v2i64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                          // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11403*/               0, /*End of Scope*/
/*11404*/             /*Scope*/ 29, /*->11434*/
/*11405*/               OPC_CheckSame, 0,
/*11407*/               OPC_MoveParent,
/*11408*/               OPC_MoveChild, 1,
/*11410*/               OPC_CheckSame, 1,
/*11412*/               OPC_MoveParent,
/*11413*/               OPC_MoveParent,
/*11414*/               OPC_MoveChild, 1,
/*11416*/               OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*11419*/               OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11421*/               OPC_MoveParent,
/*11422*/               OPC_MoveParent,
/*11423*/               OPC_CheckType, MVT::v2i64,
/*11425*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (xor:v2i64 (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 16
                        // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11434*/             0, /*End of Scope*/
                    /*SwitchOpcode*/ 45|128,2/*301*/,  TARGET_OPCODE(ISD::BUILD_VECTOR),// ->11740
/*11439*/             OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11441*/             OPC_MoveParent,
/*11442*/             OPC_MoveChild, 1,
/*11444*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*11447*/             OPC_MoveChild, 0,
/*11449*/             OPC_Scope, 21, /*->11472*/ // 9 children in Scope
/*11451*/               OPC_CheckSame, 0,
/*11453*/               OPC_MoveParent,
/*11454*/               OPC_MoveChild, 1,
/*11456*/               OPC_CheckSame, 1,
/*11458*/               OPC_MoveParent,
/*11459*/               OPC_MoveParent,
/*11460*/               OPC_MoveParent,
/*11461*/               OPC_CheckType, MVT::v16i8,
/*11463*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                            1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                        // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB))) - Complexity = 16
                        // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11472*/             /*Scope*/ 34, /*->11507*/
/*11473*/               OPC_CheckSame, 1,
/*11475*/               OPC_MoveParent,
/*11476*/               OPC_MoveChild, 1,
/*11478*/               OPC_CheckSame, 0,
/*11480*/               OPC_MoveParent,
/*11481*/               OPC_MoveParent,
/*11482*/               OPC_MoveParent,
/*11483*/               OPC_CheckType, MVT::v16i8,
/*11485*/               OPC_Scope, 9, /*->11496*/ // 2 children in Scope
/*11487*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                              1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA))) - Complexity = 16
                          // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11496*/               /*Scope*/ 9, /*->11506*/
/*11497*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                              1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB))) - Complexity = 16
                          // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11506*/               0, /*End of Scope*/
/*11507*/             /*Scope*/ 34, /*->11542*/
/*11508*/               OPC_CheckSame, 0,
/*11510*/               OPC_MoveParent,
/*11511*/               OPC_MoveChild, 1,
/*11513*/               OPC_CheckSame, 1,
/*11515*/               OPC_MoveParent,
/*11516*/               OPC_MoveParent,
/*11517*/               OPC_MoveParent,
/*11518*/               OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->11530
/*11521*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                              1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v16i8 (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA))) - Complexity = 16
                          // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                        /*SwitchType*/ 9,  MVT::v8i16,// ->11541
/*11532*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB))) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                        0, // EndSwitchType
/*11542*/             /*Scope*/ 34, /*->11577*/
/*11543*/               OPC_CheckSame, 1,
/*11545*/               OPC_MoveParent,
/*11546*/               OPC_MoveChild, 1,
/*11548*/               OPC_CheckSame, 0,
/*11550*/               OPC_MoveParent,
/*11551*/               OPC_MoveParent,
/*11552*/               OPC_MoveParent,
/*11553*/               OPC_CheckType, MVT::v8i16,
/*11555*/               OPC_Scope, 9, /*->11566*/ // 2 children in Scope
/*11557*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA))) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11566*/               /*Scope*/ 9, /*->11576*/
/*11567*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB))) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11576*/               0, /*End of Scope*/
/*11577*/             /*Scope*/ 34, /*->11612*/
/*11578*/               OPC_CheckSame, 0,
/*11580*/               OPC_MoveParent,
/*11581*/               OPC_MoveChild, 1,
/*11583*/               OPC_CheckSame, 1,
/*11585*/               OPC_MoveParent,
/*11586*/               OPC_MoveParent,
/*11587*/               OPC_MoveParent,
/*11588*/               OPC_SwitchType /*2 cases */, 9,  MVT::v8i16,// ->11600
/*11591*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                              1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v8i16 (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA))) - Complexity = 16
                          // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                        /*SwitchType*/ 9,  MVT::v4i32,// ->11611
/*11602*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB))) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                        0, // EndSwitchType
/*11612*/             /*Scope*/ 34, /*->11647*/
/*11613*/               OPC_CheckSame, 1,
/*11615*/               OPC_MoveParent,
/*11616*/               OPC_MoveChild, 1,
/*11618*/               OPC_CheckSame, 0,
/*11620*/               OPC_MoveParent,
/*11621*/               OPC_MoveParent,
/*11622*/               OPC_MoveParent,
/*11623*/               OPC_CheckType, MVT::v4i32,
/*11625*/               OPC_Scope, 9, /*->11636*/ // 2 children in Scope
/*11627*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA))) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11636*/               /*Scope*/ 9, /*->11646*/
/*11637*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB))) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11646*/               0, /*End of Scope*/
/*11647*/             /*Scope*/ 34, /*->11682*/
/*11648*/               OPC_CheckSame, 0,
/*11650*/               OPC_MoveParent,
/*11651*/               OPC_MoveChild, 1,
/*11653*/               OPC_CheckSame, 1,
/*11655*/               OPC_MoveParent,
/*11656*/               OPC_MoveParent,
/*11657*/               OPC_MoveParent,
/*11658*/               OPC_SwitchType /*2 cases */, 9,  MVT::v4i32,// ->11670
/*11661*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                              1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v4i32 (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA))) - Complexity = 16
                          // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                        /*SwitchType*/ 9,  MVT::v2i64,// ->11681
/*11672*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                              1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB))) - Complexity = 16
                          // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                        0, // EndSwitchType
/*11682*/             /*Scope*/ 34, /*->11717*/
/*11683*/               OPC_CheckSame, 1,
/*11685*/               OPC_MoveParent,
/*11686*/               OPC_MoveChild, 1,
/*11688*/               OPC_CheckSame, 0,
/*11690*/               OPC_MoveParent,
/*11691*/               OPC_MoveParent,
/*11692*/               OPC_MoveParent,
/*11693*/               OPC_CheckType, MVT::v2i64,
/*11695*/               OPC_Scope, 9, /*->11706*/ // 2 children in Scope
/*11697*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                              1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                          // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA))) - Complexity = 16
                          // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11706*/               /*Scope*/ 9, /*->11716*/
/*11707*/                 OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                              1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                          // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB))) - Complexity = 16
                          // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11716*/               0, /*End of Scope*/
/*11717*/             /*Scope*/ 21, /*->11739*/
/*11718*/               OPC_CheckSame, 0,
/*11720*/               OPC_MoveParent,
/*11721*/               OPC_MoveChild, 1,
/*11723*/               OPC_CheckSame, 1,
/*11725*/               OPC_MoveParent,
/*11726*/               OPC_MoveParent,
/*11727*/               OPC_MoveParent,
/*11728*/               OPC_CheckType, MVT::v2i64,
/*11730*/               OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                            1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                        // Src: (or:v2i64 (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA))) - Complexity = 16
                        // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*11739*/             0, /*End of Scope*/
                    0, // EndSwitchOpcode
/*11741*/         0, /*End of Scope*/
/*11742*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 102|128,4/*614*/,  TARGET_OPCODE(ISD::XOR),// ->12361
/*11747*/       OPC_MoveChild, 0,
/*11749*/       OPC_SwitchOpcode /*2 cases */, 45|128,2/*301*/,  TARGET_OPCODE(ISD::OR),// ->12055
/*11754*/         OPC_RecordChild0, // #0 = $rA
/*11755*/         OPC_RecordChild1, // #1 = $rB
/*11756*/         OPC_MoveParent,
/*11757*/         OPC_MoveChild, 1,
/*11759*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*11762*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*11764*/         OPC_MoveParent,
/*11765*/         OPC_MoveParent,
/*11766*/         OPC_MoveChild, 1,
/*11768*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*11771*/         OPC_MoveChild, 0,
/*11773*/         OPC_Scope, 20, /*->11795*/ // 9 children in Scope
/*11775*/           OPC_CheckSame, 0,
/*11777*/           OPC_MoveParent,
/*11778*/           OPC_MoveChild, 1,
/*11780*/           OPC_CheckSame, 1,
/*11782*/           OPC_MoveParent,
/*11783*/           OPC_MoveParent,
/*11784*/           OPC_CheckType, MVT::v16i8,
/*11786*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                        1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                    // Src: (or:v16i8 (xor:v16i8 (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 16
                    // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11795*/         /*Scope*/ 33, /*->11829*/
/*11796*/           OPC_CheckSame, 1,
/*11798*/           OPC_MoveParent,
/*11799*/           OPC_MoveChild, 1,
/*11801*/           OPC_CheckSame, 0,
/*11803*/           OPC_MoveParent,
/*11804*/           OPC_MoveParent,
/*11805*/           OPC_CheckType, MVT::v16i8,
/*11807*/           OPC_Scope, 9, /*->11818*/ // 2 children in Scope
/*11809*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (xor:v16i8 (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11818*/           /*Scope*/ 9, /*->11828*/
/*11819*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (xor:v16i8 (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*11828*/           0, /*End of Scope*/
/*11829*/         /*Scope*/ 33, /*->11863*/
/*11830*/           OPC_CheckSame, 0,
/*11832*/           OPC_MoveParent,
/*11833*/           OPC_MoveChild, 1,
/*11835*/           OPC_CheckSame, 1,
/*11837*/           OPC_MoveParent,
/*11838*/           OPC_MoveParent,
/*11839*/           OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->11851
/*11842*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (xor:v16i8 (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                    /*SwitchType*/ 9,  MVT::v8i16,// ->11862
/*11853*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (xor:v8i16 (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    0, // EndSwitchType
/*11863*/         /*Scope*/ 33, /*->11897*/
/*11864*/           OPC_CheckSame, 1,
/*11866*/           OPC_MoveParent,
/*11867*/           OPC_MoveChild, 1,
/*11869*/           OPC_CheckSame, 0,
/*11871*/           OPC_MoveParent,
/*11872*/           OPC_MoveParent,
/*11873*/           OPC_CheckType, MVT::v8i16,
/*11875*/           OPC_Scope, 9, /*->11886*/ // 2 children in Scope
/*11877*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (xor:v8i16 (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11886*/           /*Scope*/ 9, /*->11896*/
/*11887*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (xor:v8i16 (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*11896*/           0, /*End of Scope*/
/*11897*/         /*Scope*/ 33, /*->11931*/
/*11898*/           OPC_CheckSame, 0,
/*11900*/           OPC_MoveParent,
/*11901*/           OPC_MoveChild, 1,
/*11903*/           OPC_CheckSame, 1,
/*11905*/           OPC_MoveParent,
/*11906*/           OPC_MoveParent,
/*11907*/           OPC_SwitchType /*2 cases */, 9,  MVT::v8i16,// ->11919
/*11910*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (xor:v8i16 (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    /*SwitchType*/ 9,  MVT::v4i32,// ->11930
/*11921*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (xor:v4i32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                    0, // EndSwitchType
/*11931*/         /*Scope*/ 33, /*->11965*/
/*11932*/           OPC_CheckSame, 1,
/*11934*/           OPC_MoveParent,
/*11935*/           OPC_MoveChild, 1,
/*11937*/           OPC_CheckSame, 0,
/*11939*/           OPC_MoveParent,
/*11940*/           OPC_MoveParent,
/*11941*/           OPC_CheckType, MVT::v4i32,
/*11943*/           OPC_Scope, 9, /*->11954*/ // 2 children in Scope
/*11945*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (xor:v4i32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11954*/           /*Scope*/ 9, /*->11964*/
/*11955*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (xor:v4i32 (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*11964*/           0, /*End of Scope*/
/*11965*/         /*Scope*/ 33, /*->11999*/
/*11966*/           OPC_CheckSame, 0,
/*11968*/           OPC_MoveParent,
/*11969*/           OPC_MoveChild, 1,
/*11971*/           OPC_CheckSame, 1,
/*11973*/           OPC_MoveParent,
/*11974*/           OPC_MoveParent,
/*11975*/           OPC_SwitchType /*2 cases */, 9,  MVT::v4i32,// ->11987
/*11978*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (xor:v4i32 (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                    /*SwitchType*/ 9,  MVT::v2i64,// ->11998
/*11989*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (xor:v2i64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                    0, // EndSwitchType
/*11999*/         /*Scope*/ 33, /*->12033*/
/*12000*/           OPC_CheckSame, 1,
/*12002*/           OPC_MoveParent,
/*12003*/           OPC_MoveChild, 1,
/*12005*/           OPC_CheckSame, 0,
/*12007*/           OPC_MoveParent,
/*12008*/           OPC_MoveParent,
/*12009*/           OPC_CheckType, MVT::v2i64,
/*12011*/           OPC_Scope, 9, /*->12022*/ // 2 children in Scope
/*12013*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (xor:v2i64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12022*/           /*Scope*/ 9, /*->12032*/
/*12023*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (xor:v2i64 (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12032*/           0, /*End of Scope*/
/*12033*/         /*Scope*/ 20, /*->12054*/
/*12034*/           OPC_CheckSame, 0,
/*12036*/           OPC_MoveParent,
/*12037*/           OPC_MoveChild, 1,
/*12039*/           OPC_CheckSame, 1,
/*12041*/           OPC_MoveParent,
/*12042*/           OPC_MoveParent,
/*12043*/           OPC_CheckType, MVT::v2i64,
/*12045*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:v2i64 (xor:v2i64 (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 16
                    // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12054*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 45|128,2/*301*/,  TARGET_OPCODE(ISD::BUILD_VECTOR),// ->12360
/*12059*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12061*/         OPC_MoveParent,
/*12062*/         OPC_MoveChild, 1,
/*12064*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*12067*/         OPC_RecordChild0, // #0 = $rA
/*12068*/         OPC_RecordChild1, // #1 = $rB
/*12069*/         OPC_MoveParent,
/*12070*/         OPC_MoveParent,
/*12071*/         OPC_MoveChild, 1,
/*12073*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::AND),
/*12076*/         OPC_MoveChild, 0,
/*12078*/         OPC_Scope, 20, /*->12100*/ // 9 children in Scope
/*12080*/           OPC_CheckSame, 0,
/*12082*/           OPC_MoveParent,
/*12083*/           OPC_MoveChild, 1,
/*12085*/           OPC_CheckSame, 1,
/*12087*/           OPC_MoveParent,
/*12088*/           OPC_MoveParent,
/*12089*/           OPC_CheckType, MVT::v16i8,
/*12091*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                        1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                    // Src: (or:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 16
                    // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12100*/         /*Scope*/ 33, /*->12134*/
/*12101*/           OPC_CheckSame, 1,
/*12103*/           OPC_MoveParent,
/*12104*/           OPC_MoveChild, 1,
/*12106*/           OPC_CheckSame, 0,
/*12108*/           OPC_MoveParent,
/*12109*/           OPC_MoveParent,
/*12110*/           OPC_CheckType, MVT::v16i8,
/*12112*/           OPC_Scope, 9, /*->12123*/ // 2 children in Scope
/*12114*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12123*/           /*Scope*/ 9, /*->12133*/
/*12124*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12133*/           0, /*End of Scope*/
/*12134*/         /*Scope*/ 33, /*->12168*/
/*12135*/           OPC_CheckSame, 0,
/*12137*/           OPC_MoveParent,
/*12138*/           OPC_MoveChild, 1,
/*12140*/           OPC_CheckSame, 1,
/*12142*/           OPC_MoveParent,
/*12143*/           OPC_MoveParent,
/*12144*/           OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->12156
/*12147*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_2), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)), (and:v16i8 VECREG:v16i8:$rB, VECREG:v16i8:$rA)) - Complexity = 16
                      // Dst: (EQVv16i8_2:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                    /*SwitchType*/ 9,  MVT::v8i16,// ->12167
/*12158*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    0, // EndSwitchType
/*12168*/         /*Scope*/ 33, /*->12202*/
/*12169*/           OPC_CheckSame, 1,
/*12171*/           OPC_MoveParent,
/*12172*/           OPC_MoveChild, 1,
/*12174*/           OPC_CheckSame, 0,
/*12176*/           OPC_MoveParent,
/*12177*/           OPC_MoveParent,
/*12178*/           OPC_CheckType, MVT::v8i16,
/*12180*/           OPC_Scope, 9, /*->12191*/ // 2 children in Scope
/*12182*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*12191*/           /*Scope*/ 9, /*->12201*/
/*12192*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*12201*/           0, /*End of Scope*/
/*12202*/         /*Scope*/ 33, /*->12236*/
/*12203*/           OPC_CheckSame, 0,
/*12205*/           OPC_MoveParent,
/*12206*/           OPC_MoveChild, 1,
/*12208*/           OPC_CheckSame, 1,
/*12210*/           OPC_MoveParent,
/*12211*/           OPC_MoveParent,
/*12212*/           OPC_SwitchType /*2 cases */, 9,  MVT::v8i16,// ->12224
/*12215*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_2), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)), (and:v8i16 VECREG:v8i16:$rB, VECREG:v8i16:$rA)) - Complexity = 16
                      // Dst: (EQVv8i16_2:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    /*SwitchType*/ 9,  MVT::v4i32,// ->12235
/*12226*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                    0, // EndSwitchType
/*12236*/         /*Scope*/ 33, /*->12270*/
/*12237*/           OPC_CheckSame, 1,
/*12239*/           OPC_MoveParent,
/*12240*/           OPC_MoveChild, 1,
/*12242*/           OPC_CheckSame, 0,
/*12244*/           OPC_MoveParent,
/*12245*/           OPC_MoveParent,
/*12246*/           OPC_CheckType, MVT::v4i32,
/*12248*/           OPC_Scope, 9, /*->12259*/ // 2 children in Scope
/*12250*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*12259*/           /*Scope*/ 9, /*->12269*/
/*12260*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*12269*/           0, /*End of Scope*/
/*12270*/         /*Scope*/ 33, /*->12304*/
/*12271*/           OPC_CheckSame, 0,
/*12273*/           OPC_MoveParent,
/*12274*/           OPC_MoveChild, 1,
/*12276*/           OPC_CheckSame, 1,
/*12278*/           OPC_MoveParent,
/*12279*/           OPC_MoveParent,
/*12280*/           OPC_SwitchType /*2 cases */, 9,  MVT::v4i32,// ->12292
/*12283*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_2), 0,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)), (and:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)) - Complexity = 16
                      // Dst: (EQVv4i32_2:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                    /*SwitchType*/ 9,  MVT::v2i64,// ->12303
/*12294*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                    0, // EndSwitchType
/*12304*/         /*Scope*/ 33, /*->12338*/
/*12305*/           OPC_CheckSame, 1,
/*12307*/           OPC_MoveParent,
/*12308*/           OPC_MoveChild, 1,
/*12310*/           OPC_CheckSame, 0,
/*12312*/           OPC_MoveParent,
/*12313*/           OPC_MoveParent,
/*12314*/           OPC_CheckType, MVT::v2i64,
/*12316*/           OPC_Scope, 9, /*->12327*/ // 2 children in Scope
/*12318*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                      // Src: (or:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12327*/           /*Scope*/ 9, /*->12337*/
/*12328*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                          1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                      // Src: (or:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 16
                      // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12337*/           0, /*End of Scope*/
/*12338*/         /*Scope*/ 20, /*->12359*/
/*12339*/           OPC_CheckSame, 0,
/*12341*/           OPC_MoveParent,
/*12342*/           OPC_MoveChild, 1,
/*12344*/           OPC_CheckSame, 1,
/*12346*/           OPC_MoveParent,
/*12347*/           OPC_MoveParent,
/*12348*/           OPC_CheckType, MVT::v2i64,
/*12350*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_2), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                    // Src: (or:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)), (and:v2i64 VECREG:v2i64:$rB, VECREG:v2i64:$rA)) - Complexity = 16
                    // Dst: (EQVv2i64_2:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12359*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*12362*/   /*Scope*/ 87, /*->12450*/
/*12363*/     OPC_RecordChild0, // #0 = $rA
/*12364*/     OPC_MoveChild, 1,
/*12366*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*12369*/     OPC_Scope, 56, /*->12427*/ // 2 children in Scope
/*12371*/       OPC_RecordChild0, // #1 = $rB
/*12372*/       OPC_MoveChild, 1,
/*12374*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12377*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12379*/       OPC_MoveParent,
/*12380*/       OPC_MoveParent,
/*12381*/       OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->12393
/*12384*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ORCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->12404
/*12395*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ORCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->12415
/*12406*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ORCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->12426
/*12417*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ORCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*12427*/     /*Scope*/ 21, /*->12449*/
/*12428*/       OPC_MoveChild, 0,
/*12430*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12433*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12435*/       OPC_MoveParent,
/*12436*/       OPC_RecordChild1, // #1 = $rB
/*12437*/       OPC_MoveParent,
/*12438*/       OPC_CheckType, MVT::v16i8,
/*12440*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (or:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)) - Complexity = 10
                // Dst: (ORCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12449*/     0, /*End of Scope*/
/*12450*/   /*Scope*/ 53, /*->12504*/
/*12451*/     OPC_MoveChild, 0,
/*12453*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*12456*/     OPC_Scope, 22, /*->12480*/ // 2 children in Scope
/*12458*/       OPC_RecordChild0, // #0 = $rB
/*12459*/       OPC_MoveChild, 1,
/*12461*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12464*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12466*/       OPC_MoveParent,
/*12467*/       OPC_MoveParent,
/*12468*/       OPC_RecordChild1, // #1 = $rA
/*12469*/       OPC_CheckType, MVT::v16i8,
/*12471*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (or:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA) - Complexity = 10
                // Dst: (ORCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12480*/     /*Scope*/ 22, /*->12503*/
/*12481*/       OPC_MoveChild, 0,
/*12483*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12486*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12488*/       OPC_MoveParent,
/*12489*/       OPC_RecordChild1, // #0 = $rB
/*12490*/       OPC_MoveParent,
/*12491*/       OPC_RecordChild1, // #1 = $rA
/*12492*/       OPC_CheckType, MVT::v16i8,
/*12494*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (or:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), VECREG:v16i8:$rA) - Complexity = 10
                // Dst: (ORCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*12503*/     0, /*End of Scope*/
/*12504*/   /*Scope*/ 27, /*->12532*/
/*12505*/     OPC_RecordChild0, // #0 = $rA
/*12506*/     OPC_MoveChild, 1,
/*12508*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*12511*/     OPC_MoveChild, 0,
/*12513*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12516*/     OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12518*/     OPC_MoveParent,
/*12519*/     OPC_RecordChild1, // #1 = $rB
/*12520*/     OPC_MoveParent,
/*12521*/     OPC_CheckType, MVT::v8i16,
/*12523*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (or:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)) - Complexity = 10
              // Dst: (ORCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*12532*/   /*Scope*/ 53, /*->12586*/
/*12533*/     OPC_MoveChild, 0,
/*12535*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*12538*/     OPC_Scope, 22, /*->12562*/ // 2 children in Scope
/*12540*/       OPC_RecordChild0, // #0 = $rB
/*12541*/       OPC_MoveChild, 1,
/*12543*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12546*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12548*/       OPC_MoveParent,
/*12549*/       OPC_MoveParent,
/*12550*/       OPC_RecordChild1, // #1 = $rA
/*12551*/       OPC_CheckType, MVT::v8i16,
/*12553*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                // Src: (or:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA) - Complexity = 10
                // Dst: (ORCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*12562*/     /*Scope*/ 22, /*->12585*/
/*12563*/       OPC_MoveChild, 0,
/*12565*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12568*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12570*/       OPC_MoveParent,
/*12571*/       OPC_RecordChild1, // #0 = $rB
/*12572*/       OPC_MoveParent,
/*12573*/       OPC_RecordChild1, // #1 = $rA
/*12574*/       OPC_CheckType, MVT::v8i16,
/*12576*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                // Src: (or:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), VECREG:v8i16:$rA) - Complexity = 10
                // Dst: (ORCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*12585*/     0, /*End of Scope*/
/*12586*/   /*Scope*/ 27, /*->12614*/
/*12587*/     OPC_RecordChild0, // #0 = $rA
/*12588*/     OPC_MoveChild, 1,
/*12590*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*12593*/     OPC_MoveChild, 0,
/*12595*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12598*/     OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12600*/     OPC_MoveParent,
/*12601*/     OPC_RecordChild1, // #1 = $rB
/*12602*/     OPC_MoveParent,
/*12603*/     OPC_CheckType, MVT::v4i32,
/*12605*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (or:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)) - Complexity = 10
              // Dst: (ORCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*12614*/   /*Scope*/ 53, /*->12668*/
/*12615*/     OPC_MoveChild, 0,
/*12617*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*12620*/     OPC_Scope, 22, /*->12644*/ // 2 children in Scope
/*12622*/       OPC_RecordChild0, // #0 = $rB
/*12623*/       OPC_MoveChild, 1,
/*12625*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12628*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12630*/       OPC_MoveParent,
/*12631*/       OPC_MoveParent,
/*12632*/       OPC_RecordChild1, // #1 = $rA
/*12633*/       OPC_CheckType, MVT::v4i32,
/*12635*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                // Src: (or:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA) - Complexity = 10
                // Dst: (ORCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*12644*/     /*Scope*/ 22, /*->12667*/
/*12645*/       OPC_MoveChild, 0,
/*12647*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12650*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12652*/       OPC_MoveParent,
/*12653*/       OPC_RecordChild1, // #0 = $rB
/*12654*/       OPC_MoveParent,
/*12655*/       OPC_RecordChild1, // #1 = $rA
/*12656*/       OPC_CheckType, MVT::v4i32,
/*12658*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                // Src: (or:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), VECREG:v4i32:$rA) - Complexity = 10
                // Dst: (ORCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*12667*/     0, /*End of Scope*/
/*12668*/   /*Scope*/ 27, /*->12696*/
/*12669*/     OPC_RecordChild0, // #0 = $rA
/*12670*/     OPC_MoveChild, 1,
/*12672*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*12675*/     OPC_MoveChild, 0,
/*12677*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12680*/     OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12682*/     OPC_MoveParent,
/*12683*/     OPC_RecordChild1, // #1 = $rB
/*12684*/     OPC_MoveParent,
/*12685*/     OPC_CheckType, MVT::v2i64,
/*12687*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
              // Src: (or:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)) - Complexity = 10
              // Dst: (ORCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12696*/   /*Scope*/ 53, /*->12750*/
/*12697*/     OPC_MoveChild, 0,
/*12699*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*12702*/     OPC_Scope, 22, /*->12726*/ // 2 children in Scope
/*12704*/       OPC_RecordChild0, // #0 = $rB
/*12705*/       OPC_MoveChild, 1,
/*12707*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12710*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12712*/       OPC_MoveParent,
/*12713*/       OPC_MoveParent,
/*12714*/       OPC_RecordChild1, // #1 = $rA
/*12715*/       OPC_CheckType, MVT::v2i64,
/*12717*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                // Src: (or:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rA) - Complexity = 10
                // Dst: (ORCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12726*/     /*Scope*/ 22, /*->12749*/
/*12727*/       OPC_MoveChild, 0,
/*12729*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12732*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*12734*/       OPC_MoveParent,
/*12735*/       OPC_RecordChild1, // #0 = $rB
/*12736*/       OPC_MoveParent,
/*12737*/       OPC_RecordChild1, // #1 = $rA
/*12738*/       OPC_CheckType, MVT::v2i64,
/*12740*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORCv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                // Src: (or:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), VECREG:v2i64:$rA) - Complexity = 10
                // Dst: (ORCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*12749*/     0, /*End of Scope*/
/*12750*/   /*Scope*/ 106|128,1/*234*/, /*->12986*/
/*12752*/     OPC_RecordChild0, // #0 = $rA
/*12753*/     OPC_Scope, 62, /*->12817*/ // 3 children in Scope
/*12755*/       OPC_RecordChild1, // #1 = $val
/*12756*/       OPC_MoveChild, 1,
/*12758*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12761*/       OPC_Scope, 17, /*->12780*/ // 3 children in Scope
/*12763*/         OPC_CheckPredicate, 6, // Predicate_v16i8U8Imm
/*12765*/         OPC_MoveParent,
/*12766*/         OPC_CheckType, MVT::v16i8,
/*12768*/         OPC_EmitNodeXForm, 0, 1, // v16i8U8Imm_xform
/*12771*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (or:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ORBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*12780*/       /*Scope*/ 17, /*->12798*/
/*12781*/         OPC_CheckPredicate, 7, // Predicate_v8i16Uns10Imm
/*12783*/         OPC_MoveParent,
/*12784*/         OPC_CheckType, MVT::v8i16,
/*12786*/         OPC_EmitNodeXForm, 1, 1, // v8i16Uns10Imm_xform
/*12789*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (or:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16Uns10Imm>><<X:v8i16Uns10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ORHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16Uns10Imm_xform:i16 (build_vector:v8i16):$val))
/*12798*/       /*Scope*/ 17, /*->12816*/
/*12799*/         OPC_CheckPredicate, 8, // Predicate_v4i32Uns10Imm
/*12801*/         OPC_MoveParent,
/*12802*/         OPC_CheckType, MVT::v4i32,
/*12804*/         OPC_EmitNodeXForm, 2, 1, // v4i32Uns10Imm_xform
/*12807*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (or:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32Uns10Imm>><<X:v4i32Uns10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ORIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32Uns10Imm_xform:i16 (build_vector:v4i32):$val))
/*12816*/       0, /*End of Scope*/
/*12817*/     /*Scope*/ 64, /*->12882*/
/*12818*/       OPC_MoveChild, 0,
/*12820*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*12823*/       OPC_Scope, 18, /*->12843*/ // 3 children in Scope
/*12825*/         OPC_CheckPredicate, 6, // Predicate_v16i8U8Imm
/*12827*/         OPC_MoveParent,
/*12828*/         OPC_RecordChild1, // #1 = $rA
/*12829*/         OPC_CheckType, MVT::v16i8,
/*12831*/         OPC_EmitNodeXForm, 0, 0, // v16i8U8Imm_xform
/*12834*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2, 
                  // Src: (or:v16i8 (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val, VECREG:v16i8:$rA) - Complexity = 7
                  // Dst: (ORBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*12843*/       /*Scope*/ 18, /*->12862*/
/*12844*/         OPC_CheckPredicate, 7, // Predicate_v8i16Uns10Imm
/*12846*/         OPC_MoveParent,
/*12847*/         OPC_RecordChild1, // #1 = $rA
/*12848*/         OPC_CheckType, MVT::v8i16,
/*12850*/         OPC_EmitNodeXForm, 1, 0, // v8i16Uns10Imm_xform
/*12853*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                  // Src: (or:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16Uns10Imm>><<X:v8i16Uns10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                  // Dst: (ORHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16Uns10Imm_xform:i16 (build_vector:v8i16):$val))
/*12862*/       /*Scope*/ 18, /*->12881*/
/*12863*/         OPC_CheckPredicate, 8, // Predicate_v4i32Uns10Imm
/*12865*/         OPC_MoveParent,
/*12866*/         OPC_RecordChild1, // #1 = $rA
/*12867*/         OPC_CheckType, MVT::v4i32,
/*12869*/         OPC_EmitNodeXForm, 2, 0, // v4i32Uns10Imm_xform
/*12872*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                  // Src: (or:v4i32 (build_vector:v4i32)<<P:Predicate_v4i32Uns10Imm>><<X:v4i32Uns10Imm_xform>>:$val, VECREG:v4i32:$rA) - Complexity = 7
                  // Dst: (ORIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32Uns10Imm_xform:i16 (build_vector:v4i32):$val))
/*12881*/       0, /*End of Scope*/
/*12882*/     /*Scope*/ 102, /*->12985*/
/*12883*/       OPC_RecordChild1, // #1 = $rB
/*12884*/       OPC_SwitchType /*9 cases */, 9,  MVT::i128,// ->12896
/*12887*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i128 GPRC:i128:$rA, GPRC:i128:$rB) - Complexity = 3
                  // Dst: (ORr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->12907
/*12898*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 R64C:i64:$rA, R64C:i64:$rB) - Complexity = 3
                  // Dst: (ORr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->12918
/*12909*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (ORr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->12929
/*12920*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                  // Dst: (ORr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->12940
/*12931*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i8 R8C:i8:$rA, R8C:i8:$rB) - Complexity = 3
                  // Dst: (ORr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                /*SwitchType*/ 9,  MVT::v16i8,// ->12951
/*12942*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 3
                  // Dst: (ORv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->12962
/*12953*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                  // Dst: (ORv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->12973
/*12964*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
                  // Dst: (ORv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->12984
/*12975*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB) - Complexity = 3
                  // Dst: (ORv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*12985*/     0, /*End of Scope*/
/*12986*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62|128,1/*190*/,  TARGET_OPCODE(SPUISD::IndirectAddr),// ->13181
/*12991*/   OPC_MoveChild, 0,
/*12993*/   OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Hi),
/*12996*/   OPC_RecordChild0, // #0 = $in
/*12997*/   OPC_MoveChild, 0,
/*12999*/   OPC_SwitchOpcode /*4 cases */, 42,  TARGET_OPCODE(ISD::TargetGlobalAddress),// ->13045
/*13003*/     OPC_MoveParent,
/*13004*/     OPC_MoveChild, 1,
/*13006*/     OPC_CheckInteger, 0, 
/*13008*/     OPC_MoveParent,
/*13009*/     OPC_MoveParent,
/*13010*/     OPC_MoveChild, 1,
/*13012*/     OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Lo),
/*13015*/     OPC_MoveChild, 0,
/*13017*/     OPC_CheckSame, 0,
/*13019*/     OPC_MoveParent,
/*13020*/     OPC_MoveChild, 1,
/*13022*/     OPC_CheckInteger, 0, 
/*13024*/     OPC_MoveParent,
/*13025*/     OPC_MoveParent,
/*13026*/     OPC_CheckType, MVT::i32,
/*13028*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13036*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
              // Src: (SPUindirect:i32 (SPUhi:i32 (tglobaladdr:i32):$in, 0:i32), (SPUlo:i32 (tglobaladdr:i32):$in, 0:i32)) - Complexity = 25
              // Dst: (IOHLlo:i32 (ILHUhi:i32 (tglobaladdr:i32):$in), (tglobaladdr:i32):$in)
            /*SwitchOpcode*/ 42,  TARGET_OPCODE(ISD::TargetExternalSymbol),// ->13090
/*13048*/     OPC_MoveParent,
/*13049*/     OPC_MoveChild, 1,
/*13051*/     OPC_CheckInteger, 0, 
/*13053*/     OPC_MoveParent,
/*13054*/     OPC_MoveParent,
/*13055*/     OPC_MoveChild, 1,
/*13057*/     OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Lo),
/*13060*/     OPC_MoveChild, 0,
/*13062*/     OPC_CheckSame, 0,
/*13064*/     OPC_MoveParent,
/*13065*/     OPC_MoveChild, 1,
/*13067*/     OPC_CheckInteger, 0, 
/*13069*/     OPC_MoveParent,
/*13070*/     OPC_MoveParent,
/*13071*/     OPC_CheckType, MVT::i32,
/*13073*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13081*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
              // Src: (SPUindirect:i32 (SPUhi:i32 (texternalsym:i32):$in, 0:i32), (SPUlo:i32 (texternalsym:i32):$in, 0:i32)) - Complexity = 25
              // Dst: (IOHLlo:i32 (ILHUhi:i32 (texternalsym:i32):$in), (texternalsym:i32):$in)
            /*SwitchOpcode*/ 42,  TARGET_OPCODE(ISD::TargetJumpTable),// ->13135
/*13093*/     OPC_MoveParent,
/*13094*/     OPC_MoveChild, 1,
/*13096*/     OPC_CheckInteger, 0, 
/*13098*/     OPC_MoveParent,
/*13099*/     OPC_MoveParent,
/*13100*/     OPC_MoveChild, 1,
/*13102*/     OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Lo),
/*13105*/     OPC_MoveChild, 0,
/*13107*/     OPC_CheckSame, 0,
/*13109*/     OPC_MoveParent,
/*13110*/     OPC_MoveChild, 1,
/*13112*/     OPC_CheckInteger, 0, 
/*13114*/     OPC_MoveParent,
/*13115*/     OPC_MoveParent,
/*13116*/     OPC_CheckType, MVT::i32,
/*13118*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13126*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
              // Src: (SPUindirect:i32 (SPUhi:i32 (tjumptable:i32):$in, 0:i32), (SPUlo:i32 (tjumptable:i32):$in, 0:i32)) - Complexity = 25
              // Dst: (IOHLlo:i32 (ILHUhi:i32 (tjumptable:i32):$in), (tjumptable:i32):$in)
            /*SwitchOpcode*/ 42,  TARGET_OPCODE(ISD::TargetConstantPool),// ->13180
/*13138*/     OPC_MoveParent,
/*13139*/     OPC_MoveChild, 1,
/*13141*/     OPC_CheckInteger, 0, 
/*13143*/     OPC_MoveParent,
/*13144*/     OPC_MoveParent,
/*13145*/     OPC_MoveChild, 1,
/*13147*/     OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Lo),
/*13150*/     OPC_MoveChild, 0,
/*13152*/     OPC_CheckSame, 0,
/*13154*/     OPC_MoveParent,
/*13155*/     OPC_MoveChild, 1,
/*13157*/     OPC_CheckInteger, 0, 
/*13159*/     OPC_MoveParent,
/*13160*/     OPC_MoveParent,
/*13161*/     OPC_CheckType, MVT::i32,
/*13163*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13171*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
              // Src: (SPUindirect:i32 (SPUhi:i32 (tconstpool:i32):$in, 0:i32), (SPUlo:i32 (tconstpool:i32):$in, 0:i32)) - Complexity = 25
              // Dst: (IOHLlo:i32 (ILHUhi:i32 (tconstpool:i32):$in), (tconstpool:i32):$in)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 86|128,6/*854*/,  TARGET_OPCODE(ISD::ADD),// ->14039
/*13185*/   OPC_Scope, 71|128,3/*455*/, /*->13643*/ // 6 children in Scope
/*13188*/     OPC_MoveChild, 0,
/*13190*/     OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_OPCODE(SPUISD::Hi),// ->13380
/*13195*/       OPC_RecordChild0, // #0 = $in
/*13196*/       OPC_MoveChild, 0,
/*13198*/       OPC_SwitchOpcode /*4 cases */, 42,  TARGET_OPCODE(ISD::TargetGlobalAddress),// ->13244
/*13202*/         OPC_MoveParent,
/*13203*/         OPC_MoveChild, 1,
/*13205*/         OPC_CheckInteger, 0, 
/*13207*/         OPC_MoveParent,
/*13208*/         OPC_MoveParent,
/*13209*/         OPC_MoveChild, 1,
/*13211*/         OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Lo),
/*13214*/         OPC_MoveChild, 0,
/*13216*/         OPC_CheckSame, 0,
/*13218*/         OPC_MoveParent,
/*13219*/         OPC_MoveChild, 1,
/*13221*/         OPC_CheckInteger, 0, 
/*13223*/         OPC_MoveParent,
/*13224*/         OPC_MoveParent,
/*13225*/         OPC_CheckType, MVT::i32,
/*13227*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13235*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUhi:i32 (tglobaladdr:i32):$in, 0:i32), (SPUlo:i32 (tglobaladdr:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tglobaladdr:i32):$in), (tglobaladdr:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_OPCODE(ISD::TargetExternalSymbol),// ->13289
/*13247*/         OPC_MoveParent,
/*13248*/         OPC_MoveChild, 1,
/*13250*/         OPC_CheckInteger, 0, 
/*13252*/         OPC_MoveParent,
/*13253*/         OPC_MoveParent,
/*13254*/         OPC_MoveChild, 1,
/*13256*/         OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Lo),
/*13259*/         OPC_MoveChild, 0,
/*13261*/         OPC_CheckSame, 0,
/*13263*/         OPC_MoveParent,
/*13264*/         OPC_MoveChild, 1,
/*13266*/         OPC_CheckInteger, 0, 
/*13268*/         OPC_MoveParent,
/*13269*/         OPC_MoveParent,
/*13270*/         OPC_CheckType, MVT::i32,
/*13272*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13280*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUhi:i32 (texternalsym:i32):$in, 0:i32), (SPUlo:i32 (texternalsym:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (texternalsym:i32):$in), (texternalsym:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_OPCODE(ISD::TargetJumpTable),// ->13334
/*13292*/         OPC_MoveParent,
/*13293*/         OPC_MoveChild, 1,
/*13295*/         OPC_CheckInteger, 0, 
/*13297*/         OPC_MoveParent,
/*13298*/         OPC_MoveParent,
/*13299*/         OPC_MoveChild, 1,
/*13301*/         OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Lo),
/*13304*/         OPC_MoveChild, 0,
/*13306*/         OPC_CheckSame, 0,
/*13308*/         OPC_MoveParent,
/*13309*/         OPC_MoveChild, 1,
/*13311*/         OPC_CheckInteger, 0, 
/*13313*/         OPC_MoveParent,
/*13314*/         OPC_MoveParent,
/*13315*/         OPC_CheckType, MVT::i32,
/*13317*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13325*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUhi:i32 (tjumptable:i32):$in, 0:i32), (SPUlo:i32 (tjumptable:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tjumptable:i32):$in), (tjumptable:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_OPCODE(ISD::TargetConstantPool),// ->13379
/*13337*/         OPC_MoveParent,
/*13338*/         OPC_MoveChild, 1,
/*13340*/         OPC_CheckInteger, 0, 
/*13342*/         OPC_MoveParent,
/*13343*/         OPC_MoveParent,
/*13344*/         OPC_MoveChild, 1,
/*13346*/         OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Lo),
/*13349*/         OPC_MoveChild, 0,
/*13351*/         OPC_CheckSame, 0,
/*13353*/         OPC_MoveParent,
/*13354*/         OPC_MoveChild, 1,
/*13356*/         OPC_CheckInteger, 0, 
/*13358*/         OPC_MoveParent,
/*13359*/         OPC_MoveParent,
/*13360*/         OPC_CheckType, MVT::i32,
/*13362*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13370*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUhi:i32 (tconstpool:i32):$in, 0:i32), (SPUlo:i32 (tconstpool:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tconstpool:i32):$in), (tconstpool:i32):$in)
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 57|128,1/*185*/,  TARGET_OPCODE(SPUISD::Lo),// ->13569
/*13384*/       OPC_RecordChild0, // #0 = $in
/*13385*/       OPC_MoveChild, 0,
/*13387*/       OPC_SwitchOpcode /*4 cases */, 42,  TARGET_OPCODE(ISD::TargetGlobalAddress),// ->13433
/*13391*/         OPC_MoveParent,
/*13392*/         OPC_MoveChild, 1,
/*13394*/         OPC_CheckInteger, 0, 
/*13396*/         OPC_MoveParent,
/*13397*/         OPC_MoveParent,
/*13398*/         OPC_MoveChild, 1,
/*13400*/         OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Hi),
/*13403*/         OPC_MoveChild, 0,
/*13405*/         OPC_CheckSame, 0,
/*13407*/         OPC_MoveParent,
/*13408*/         OPC_MoveChild, 1,
/*13410*/         OPC_CheckInteger, 0, 
/*13412*/         OPC_MoveParent,
/*13413*/         OPC_MoveParent,
/*13414*/         OPC_CheckType, MVT::i32,
/*13416*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13424*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUlo:i32 (tglobaladdr:i32):$in, 0:i32), (SPUhi:i32 (tglobaladdr:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tglobaladdr:i32):$in), (tglobaladdr:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_OPCODE(ISD::TargetExternalSymbol),// ->13478
/*13436*/         OPC_MoveParent,
/*13437*/         OPC_MoveChild, 1,
/*13439*/         OPC_CheckInteger, 0, 
/*13441*/         OPC_MoveParent,
/*13442*/         OPC_MoveParent,
/*13443*/         OPC_MoveChild, 1,
/*13445*/         OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Hi),
/*13448*/         OPC_MoveChild, 0,
/*13450*/         OPC_CheckSame, 0,
/*13452*/         OPC_MoveParent,
/*13453*/         OPC_MoveChild, 1,
/*13455*/         OPC_CheckInteger, 0, 
/*13457*/         OPC_MoveParent,
/*13458*/         OPC_MoveParent,
/*13459*/         OPC_CheckType, MVT::i32,
/*13461*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13469*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUlo:i32 (texternalsym:i32):$in, 0:i32), (SPUhi:i32 (texternalsym:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (texternalsym:i32):$in), (texternalsym:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_OPCODE(ISD::TargetJumpTable),// ->13523
/*13481*/         OPC_MoveParent,
/*13482*/         OPC_MoveChild, 1,
/*13484*/         OPC_CheckInteger, 0, 
/*13486*/         OPC_MoveParent,
/*13487*/         OPC_MoveParent,
/*13488*/         OPC_MoveChild, 1,
/*13490*/         OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Hi),
/*13493*/         OPC_MoveChild, 0,
/*13495*/         OPC_CheckSame, 0,
/*13497*/         OPC_MoveParent,
/*13498*/         OPC_MoveChild, 1,
/*13500*/         OPC_CheckInteger, 0, 
/*13502*/         OPC_MoveParent,
/*13503*/         OPC_MoveParent,
/*13504*/         OPC_CheckType, MVT::i32,
/*13506*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13514*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUlo:i32 (tjumptable:i32):$in, 0:i32), (SPUhi:i32 (tjumptable:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tjumptable:i32):$in), (tjumptable:i32):$in)
                /*SwitchOpcode*/ 42,  TARGET_OPCODE(ISD::TargetConstantPool),// ->13568
/*13526*/         OPC_MoveParent,
/*13527*/         OPC_MoveChild, 1,
/*13529*/         OPC_CheckInteger, 0, 
/*13531*/         OPC_MoveParent,
/*13532*/         OPC_MoveParent,
/*13533*/         OPC_MoveChild, 1,
/*13535*/         OPC_CheckOpcode, TARGET_OPCODE(SPUISD::Hi),
/*13538*/         OPC_MoveChild, 0,
/*13540*/         OPC_CheckSame, 0,
/*13542*/         OPC_MoveParent,
/*13543*/         OPC_MoveChild, 1,
/*13545*/         OPC_CheckInteger, 0, 
/*13547*/         OPC_MoveParent,
/*13548*/         OPC_MoveParent,
/*13549*/         OPC_CheckType, MVT::i32,
/*13551*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*13559*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLlo), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (add:i32 (SPUlo:i32 (tconstpool:i32):$in, 0:i32), (SPUhi:i32 (tconstpool:i32):$in, 0:i32)) - Complexity = 25
                  // Dst: (IOHLlo:i32 (ILHUhi:i32 (tconstpool:i32):$in), (tconstpool:i32):$in)
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 70,  TARGET_OPCODE(ISD::MUL),// ->13642
/*13572*/       OPC_MoveChild, 0,
/*13574*/       OPC_SwitchOpcode /*2 cases */, 27,  TARGET_OPCODE(ISD::SIGN_EXTEND),// ->13605
/*13578*/         OPC_RecordChild0, // #0 = $rA
/*13579*/         OPC_CheckChild0Type, MVT::i16,
/*13581*/         OPC_MoveParent,
/*13582*/         OPC_MoveChild, 1,
/*13584*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND),
/*13587*/         OPC_RecordChild0, // #1 = $rB
/*13588*/         OPC_CheckChild0Type, MVT::i16,
/*13590*/         OPC_MoveParent,
/*13591*/         OPC_MoveParent,
/*13592*/         OPC_RecordChild1, // #2 = $rC
/*13593*/         OPC_CheckType, MVT::i32,
/*13595*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYAr32_sext), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (add:i32 (mul:i32 (sext:i32 R16C:i16:$rA), (sext:i32 R16C:i16:$rB)), R32C:i32:$rC) - Complexity = 12
                  // Dst: (MPYAr32_sext:i32 R16C:i16:$rA, R16C:i16:$rB, R32C:i32:$rC)
                /*SwitchOpcode*/ 33,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->13641
/*13608*/         OPC_RecordChild0, // #0 = $rA
/*13609*/         OPC_MoveChild, 1,
/*13611*/         OPC_CheckValueType, MVT::i16,
/*13613*/         OPC_MoveParent,
/*13614*/         OPC_MoveParent,
/*13615*/         OPC_MoveChild, 1,
/*13617*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*13620*/         OPC_RecordChild0, // #1 = $rB
/*13621*/         OPC_MoveChild, 1,
/*13623*/         OPC_CheckValueType, MVT::i16,
/*13625*/         OPC_MoveParent,
/*13626*/         OPC_MoveParent,
/*13627*/         OPC_MoveParent,
/*13628*/         OPC_RecordChild1, // #2 = $rC
/*13629*/         OPC_CheckType, MVT::i32,
/*13631*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYAr32_sextinreg), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 R32C:i32:$rA, i16:Other), (sext_inreg:i32 R32C:i32:$rB, i16:Other)), R32C:i32:$rC) - Complexity = 12
                  // Dst: (MPYAr32_sextinreg:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*13643*/   /*Scope*/ 74, /*->13718*/
/*13644*/     OPC_RecordChild0, // #0 = $rC
/*13645*/     OPC_MoveChild, 1,
/*13647*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13650*/     OPC_MoveChild, 0,
/*13652*/     OPC_SwitchOpcode /*2 cases */, 26,  TARGET_OPCODE(ISD::SIGN_EXTEND),// ->13682
/*13656*/       OPC_RecordChild0, // #1 = $rA
/*13657*/       OPC_CheckChild0Type, MVT::i16,
/*13659*/       OPC_MoveParent,
/*13660*/       OPC_MoveChild, 1,
/*13662*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND),
/*13665*/       OPC_RecordChild0, // #2 = $rB
/*13666*/       OPC_CheckChild0Type, MVT::i16,
/*13668*/       OPC_MoveParent,
/*13669*/       OPC_MoveParent,
/*13670*/       OPC_CheckType, MVT::i32,
/*13672*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYAr32_sext), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 R32C:i32:$rC, (mul:i32 (sext:i32 R16C:i16:$rA), (sext:i32 R16C:i16:$rB))) - Complexity = 12
                // Dst: (MPYAr32_sext:i32 R16C:i16:$rA, R16C:i16:$rB, R32C:i32:$rC)
              /*SwitchOpcode*/ 32,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->13717
/*13685*/       OPC_RecordChild0, // #1 = $rA
/*13686*/       OPC_MoveChild, 1,
/*13688*/       OPC_CheckValueType, MVT::i16,
/*13690*/       OPC_MoveParent,
/*13691*/       OPC_MoveParent,
/*13692*/       OPC_MoveChild, 1,
/*13694*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),
/*13697*/       OPC_RecordChild0, // #2 = $rB
/*13698*/       OPC_MoveChild, 1,
/*13700*/       OPC_CheckValueType, MVT::i16,
/*13702*/       OPC_MoveParent,
/*13703*/       OPC_MoveParent,
/*13704*/       OPC_MoveParent,
/*13705*/       OPC_CheckType, MVT::i32,
/*13707*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYAr32_sextinreg), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 R32C:i32:$rC, (mul:i32 (sext_inreg:i32 R32C:i32:$rA, i16:Other), (sext_inreg:i32 R32C:i32:$rB, i16:Other))) - Complexity = 12
                // Dst: (MPYAr32_sextinreg:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
              0, // EndSwitchOpcode
/*13718*/   /*Scope*/ 29, /*->13748*/
/*13719*/     OPC_MoveChild, 0,
/*13721*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND),
/*13724*/     OPC_MoveChild, 0,
/*13726*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13729*/     OPC_RecordChild0, // #0 = $rA
/*13730*/     OPC_RecordChild1, // #1 = $rB
/*13731*/     OPC_CheckType, MVT::i16,
/*13733*/     OPC_MoveParent,
/*13734*/     OPC_MoveParent,
/*13735*/     OPC_RecordChild1, // #2 = $rC
/*13736*/     OPC_CheckType, MVT::i32,
/*13738*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYAr32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (add:i32 (sext:i32 (mul:i16 R16C:i16:$rA, R16C:i16:$rB)), R32C:i32:$rC) - Complexity = 9
              // Dst: (MPYAr32:i32 R16C:i16:$rA, R16C:i16:$rB, R32C:i32:$rC)
/*13748*/   /*Scope*/ 75, /*->13824*/
/*13749*/     OPC_RecordChild0, // #0 = $rC
/*13750*/     OPC_Scope, 28, /*->13780*/ // 2 children in Scope
/*13752*/       OPC_MoveChild, 1,
/*13754*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::SIGN_EXTEND),
/*13757*/       OPC_MoveChild, 0,
/*13759*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13762*/       OPC_RecordChild0, // #1 = $rA
/*13763*/       OPC_RecordChild1, // #2 = $rB
/*13764*/       OPC_CheckType, MVT::i16,
/*13766*/       OPC_MoveParent,
/*13767*/       OPC_MoveParent,
/*13768*/       OPC_CheckType, MVT::i32,
/*13770*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYAr32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 R32C:i32:$rC, (sext:i32 (mul:i16 R16C:i16:$rA, R16C:i16:$rB))) - Complexity = 9
                // Dst: (MPYAr32:i32 R16C:i16:$rA, R16C:i16:$rB, R32C:i32:$rC)
/*13780*/     /*Scope*/ 42, /*->13823*/
/*13781*/       OPC_RecordChild1, // #1 = $val
/*13782*/       OPC_MoveChild, 1,
/*13784*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*13787*/       OPC_Scope, 16, /*->13805*/ // 2 children in Scope
/*13789*/         OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*13791*/         OPC_MoveParent,
/*13792*/         OPC_CheckType, MVT::i16,
/*13794*/         OPC_EmitConvertToTarget, 1,
/*13796*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::AHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 7
                  // Dst: (AHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*13805*/       /*Scope*/ 16, /*->13822*/
/*13806*/         OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*13808*/         OPC_MoveParent,
/*13809*/         OPC_CheckType, MVT::i32,
/*13811*/         OPC_EmitConvertToTarget, 1,
/*13813*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::AIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 7
                  // Dst: (AIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*13822*/       0, /*End of Scope*/
/*13823*/     0, /*End of Scope*/
/*13824*/   /*Scope*/ 29, /*->13854*/
/*13825*/     OPC_MoveChild, 0,
/*13827*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*13830*/     OPC_MoveChild, 0,
/*13832*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13835*/     OPC_RecordChild0, // #0 = $rA
/*13836*/     OPC_RecordChild1, // #1 = $rB
/*13837*/     OPC_CheckType, MVT::v8i16,
/*13839*/     OPC_MoveParent,
/*13840*/     OPC_MoveParent,
/*13841*/     OPC_RecordChild1, // #2 = $rC
/*13842*/     OPC_CheckType, MVT::v4i32,
/*13844*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYAv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (add:v4i32 (bitconvert:v4i32 (mul:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)), VECREG:v4i32:$rC) - Complexity = 9
              // Dst: (MPYAv4i32:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v4i32:$rC)
/*13854*/   /*Scope*/ 54|128,1/*182*/, /*->14038*/
/*13856*/     OPC_RecordChild0, // #0 = $rC
/*13857*/     OPC_Scope, 28, /*->13887*/ // 4 children in Scope
/*13859*/       OPC_MoveChild, 1,
/*13861*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*13864*/       OPC_MoveChild, 0,
/*13866*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::MUL),
/*13869*/       OPC_RecordChild0, // #1 = $rA
/*13870*/       OPC_RecordChild1, // #2 = $rB
/*13871*/       OPC_CheckType, MVT::v8i16,
/*13873*/       OPC_MoveParent,
/*13874*/       OPC_MoveParent,
/*13875*/       OPC_CheckType, MVT::v4i32,
/*13877*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYAv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:v4i32 VECREG:v4i32:$rC, (bitconvert:v4i32 (mul:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB))) - Complexity = 9
                // Dst: (MPYAv4i32:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v4i32:$rC)
/*13887*/     /*Scope*/ 44, /*->13932*/
/*13888*/       OPC_RecordChild1, // #1 = $val
/*13889*/       OPC_MoveChild, 1,
/*13891*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*13894*/       OPC_Scope, 17, /*->13913*/ // 2 children in Scope
/*13896*/         OPC_CheckPredicate, 9, // Predicate_v8i16SExt10Imm
/*13898*/         OPC_MoveParent,
/*13899*/         OPC_CheckType, MVT::v8i16,
/*13901*/         OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*13904*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::AHIvec), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (add:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (AHIvec:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*13913*/       /*Scope*/ 17, /*->13931*/
/*13914*/         OPC_CheckPredicate, 10, // Predicate_v4i32SExt10Imm
/*13916*/         OPC_MoveParent,
/*13917*/         OPC_CheckType, MVT::v4i32,
/*13919*/         OPC_EmitNodeXForm, 4, 1, // v4i32SExt10Imm_xform
/*13922*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::AIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (AIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i16 (build_vector:v4i32):$val))
/*13931*/       0, /*End of Scope*/
/*13932*/     /*Scope*/ 45, /*->13978*/
/*13933*/       OPC_MoveChild, 0,
/*13935*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*13938*/       OPC_Scope, 18, /*->13958*/ // 2 children in Scope
/*13940*/         OPC_CheckPredicate, 9, // Predicate_v8i16SExt10Imm
/*13942*/         OPC_MoveParent,
/*13943*/         OPC_RecordChild1, // #1 = $rA
/*13944*/         OPC_CheckType, MVT::v8i16,
/*13946*/         OPC_EmitNodeXForm, 3, 0, // v8i16SExt10Imm_xform
/*13949*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::AHIvec), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                  // Src: (add:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                  // Dst: (AHIvec:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*13958*/       /*Scope*/ 18, /*->13977*/
/*13959*/         OPC_CheckPredicate, 10, // Predicate_v4i32SExt10Imm
/*13961*/         OPC_MoveParent,
/*13962*/         OPC_RecordChild1, // #1 = $rA
/*13963*/         OPC_CheckType, MVT::v4i32,
/*13965*/         OPC_EmitNodeXForm, 4, 0, // v4i32SExt10Imm_xform
/*13968*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::AIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                  // Src: (add:v4i32 (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val, VECREG:v4i32:$rA) - Complexity = 7
                  // Dst: (AIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i16 (build_vector:v4i32):$val))
/*13977*/       0, /*End of Scope*/
/*13978*/     /*Scope*/ 58, /*->14037*/
/*13979*/       OPC_RecordChild1, // #1 = $rB
/*13980*/       OPC_SwitchType /*5 cases */, 9,  MVT::i16,// ->13992
/*13983*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::AHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                  // Dst: (AHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->14003
/*13994*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::Ar32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (Ar32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->14014
/*14005*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::AHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (add:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                  // Dst: (AHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->14025
/*14016*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::Av4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
                  // Dst: (Av4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v16i8,// ->14036
/*14027*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::Av16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (add:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 3
                  // Dst: (Av16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                0, // EndSwitchType
/*14037*/     0, /*End of Scope*/
/*14038*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,4/*607*/,  TARGET_OPCODE(ISD::LOAD),// ->14650
/*14043*/   OPC_RecordMemRef,
/*14044*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*14045*/   OPC_RecordChild1, // #1 = $src
/*14046*/   OPC_CheckPredicate, 11, // Predicate_unindexedload
/*14048*/   OPC_CheckPredicate, 12, // Predicate_load
/*14050*/   OPC_SwitchType /*13 cases */, 44,  MVT::i128,// ->14097
/*14053*/     OPC_Scope, 13, /*->14068*/ // 3 children in Scope
/*14055*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14058*/       OPC_EmitMergeInputChains1_0,
/*14059*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAr128), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i128 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAr128:i128 aform_addr:iPTR:$src)
/*14068*/     /*Scope*/ 13, /*->14082*/
/*14069*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14072*/       OPC_EmitMergeInputChains1_0,
/*14073*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDr128), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i128 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDr128:i128 dform_addr:iPTR:$src)
/*14082*/     /*Scope*/ 13, /*->14096*/
/*14083*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14086*/       OPC_EmitMergeInputChains1_0,
/*14087*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXr128), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i128 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXr128:i128 xform_addr:iPTR:$src)
/*14096*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::i64,// ->14143
/*14099*/     OPC_Scope, 13, /*->14114*/ // 3 children in Scope
/*14101*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14104*/       OPC_EmitMergeInputChains1_0,
/*14105*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAr64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i64 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAr64:i64 aform_addr:iPTR:$src)
/*14114*/     /*Scope*/ 13, /*->14128*/
/*14115*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14118*/       OPC_EmitMergeInputChains1_0,
/*14119*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDr64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i64 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDr64:i64 dform_addr:iPTR:$src)
/*14128*/     /*Scope*/ 13, /*->14142*/
/*14129*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14132*/       OPC_EmitMergeInputChains1_0,
/*14133*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXr64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i64 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXr64:i64 xform_addr:iPTR:$src)
/*14142*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::i32,// ->14189
/*14145*/     OPC_Scope, 13, /*->14160*/ // 3 children in Scope
/*14147*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14150*/       OPC_EmitMergeInputChains1_0,
/*14151*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAr32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i32 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAr32:i32 aform_addr:iPTR:$src)
/*14160*/     /*Scope*/ 13, /*->14174*/
/*14161*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14164*/       OPC_EmitMergeInputChains1_0,
/*14165*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDr32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i32 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDr32:i32 dform_addr:iPTR:$src)
/*14174*/     /*Scope*/ 13, /*->14188*/
/*14175*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14178*/       OPC_EmitMergeInputChains1_0,
/*14179*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXr32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i32 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXr32:i32 xform_addr:iPTR:$src)
/*14188*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::i16,// ->14235
/*14191*/     OPC_Scope, 13, /*->14206*/ // 3 children in Scope
/*14193*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14196*/       OPC_EmitMergeInputChains1_0,
/*14197*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAr16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i16 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAr16:i16 aform_addr:iPTR:$src)
/*14206*/     /*Scope*/ 13, /*->14220*/
/*14207*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14210*/       OPC_EmitMergeInputChains1_0,
/*14211*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDr16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i16 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDr16:i16 dform_addr:iPTR:$src)
/*14220*/     /*Scope*/ 13, /*->14234*/
/*14221*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14224*/       OPC_EmitMergeInputChains1_0,
/*14225*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXr16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i16 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXr16:i16 xform_addr:iPTR:$src)
/*14234*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::i8,// ->14281
/*14237*/     OPC_Scope, 13, /*->14252*/ // 3 children in Scope
/*14239*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14242*/       OPC_EmitMergeInputChains1_0,
/*14243*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAr8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i8 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAr8:i8 aform_addr:iPTR:$src)
/*14252*/     /*Scope*/ 13, /*->14266*/
/*14253*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14256*/       OPC_EmitMergeInputChains1_0,
/*14257*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDr8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i8 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDr8:i8 dform_addr:iPTR:$src)
/*14266*/     /*Scope*/ 13, /*->14280*/
/*14267*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14270*/       OPC_EmitMergeInputChains1_0,
/*14271*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXr8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:i8 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXr8:i8 xform_addr:iPTR:$src)
/*14280*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::f32,// ->14327
/*14283*/     OPC_Scope, 13, /*->14298*/ // 3 children in Scope
/*14285*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14288*/       OPC_EmitMergeInputChains1_0,
/*14289*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAf32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f32 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAf32:f32 aform_addr:iPTR:$src)
/*14298*/     /*Scope*/ 13, /*->14312*/
/*14299*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14302*/       OPC_EmitMergeInputChains1_0,
/*14303*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDf32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f32 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDf32:f32 dform_addr:iPTR:$src)
/*14312*/     /*Scope*/ 13, /*->14326*/
/*14313*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14316*/       OPC_EmitMergeInputChains1_0,
/*14317*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXf32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f32 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXf32:f32 xform_addr:iPTR:$src)
/*14326*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::f64,// ->14373
/*14329*/     OPC_Scope, 13, /*->14344*/ // 3 children in Scope
/*14331*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14334*/       OPC_EmitMergeInputChains1_0,
/*14335*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAf64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f64 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAf64:f64 aform_addr:iPTR:$src)
/*14344*/     /*Scope*/ 13, /*->14358*/
/*14345*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14348*/       OPC_EmitMergeInputChains1_0,
/*14349*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDf64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f64 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDf64:f64 dform_addr:iPTR:$src)
/*14358*/     /*Scope*/ 13, /*->14372*/
/*14359*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14362*/       OPC_EmitMergeInputChains1_0,
/*14363*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXf64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:f64 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXf64:f64 xform_addr:iPTR:$src)
/*14372*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v16i8,// ->14419
/*14375*/     OPC_Scope, 13, /*->14390*/ // 3 children in Scope
/*14377*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14380*/       OPC_EmitMergeInputChains1_0,
/*14381*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v16i8 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv16i8:v16i8 aform_addr:iPTR:$src)
/*14390*/     /*Scope*/ 13, /*->14404*/
/*14391*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14394*/       OPC_EmitMergeInputChains1_0,
/*14395*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v16i8 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv16i8:v16i8 dform_addr:iPTR:$src)
/*14404*/     /*Scope*/ 13, /*->14418*/
/*14405*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14408*/       OPC_EmitMergeInputChains1_0,
/*14409*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v16i8 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv16i8:v16i8 xform_addr:iPTR:$src)
/*14418*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v8i16,// ->14465
/*14421*/     OPC_Scope, 13, /*->14436*/ // 3 children in Scope
/*14423*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14426*/       OPC_EmitMergeInputChains1_0,
/*14427*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v8i16 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv8i16:v8i16 aform_addr:iPTR:$src)
/*14436*/     /*Scope*/ 13, /*->14450*/
/*14437*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14440*/       OPC_EmitMergeInputChains1_0,
/*14441*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v8i16 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv8i16:v8i16 dform_addr:iPTR:$src)
/*14450*/     /*Scope*/ 13, /*->14464*/
/*14451*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14454*/       OPC_EmitMergeInputChains1_0,
/*14455*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v8i16 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv8i16:v8i16 xform_addr:iPTR:$src)
/*14464*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v4i32,// ->14511
/*14467*/     OPC_Scope, 13, /*->14482*/ // 3 children in Scope
/*14469*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14472*/       OPC_EmitMergeInputChains1_0,
/*14473*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4i32 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv4i32:v4i32 aform_addr:iPTR:$src)
/*14482*/     /*Scope*/ 13, /*->14496*/
/*14483*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14486*/       OPC_EmitMergeInputChains1_0,
/*14487*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4i32 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv4i32:v4i32 dform_addr:iPTR:$src)
/*14496*/     /*Scope*/ 13, /*->14510*/
/*14497*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14500*/       OPC_EmitMergeInputChains1_0,
/*14501*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4i32 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv4i32:v4i32 xform_addr:iPTR:$src)
/*14510*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v2i64,// ->14557
/*14513*/     OPC_Scope, 13, /*->14528*/ // 3 children in Scope
/*14515*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14518*/       OPC_EmitMergeInputChains1_0,
/*14519*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2i64 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv2i64:v2i64 aform_addr:iPTR:$src)
/*14528*/     /*Scope*/ 13, /*->14542*/
/*14529*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14532*/       OPC_EmitMergeInputChains1_0,
/*14533*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2i64 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv2i64:v2i64 dform_addr:iPTR:$src)
/*14542*/     /*Scope*/ 13, /*->14556*/
/*14543*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14546*/       OPC_EmitMergeInputChains1_0,
/*14547*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2i64 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv2i64:v2i64 xform_addr:iPTR:$src)
/*14556*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v4f32,// ->14603
/*14559*/     OPC_Scope, 13, /*->14574*/ // 3 children in Scope
/*14561*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14564*/       OPC_EmitMergeInputChains1_0,
/*14565*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4f32 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv4f32:v4f32 aform_addr:iPTR:$src)
/*14574*/     /*Scope*/ 13, /*->14588*/
/*14575*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14578*/       OPC_EmitMergeInputChains1_0,
/*14579*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4f32 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv4f32:v4f32 dform_addr:iPTR:$src)
/*14588*/     /*Scope*/ 13, /*->14602*/
/*14589*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14592*/       OPC_EmitMergeInputChains1_0,
/*14593*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v4f32 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv4f32:v4f32 xform_addr:iPTR:$src)
/*14602*/     0, /*End of Scope*/
            /*SwitchType*/ 44,  MVT::v2f64,// ->14649
/*14605*/     OPC_Scope, 13, /*->14620*/ // 3 children in Scope
/*14607*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectAFormAddr:$src #2 #3
/*14610*/       OPC_EmitMergeInputChains1_0,
/*14611*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQAv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2f64 aform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQAv2f64:v2f64 aform_addr:iPTR:$src)
/*14620*/     /*Scope*/ 13, /*->14634*/
/*14621*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectDFormAddr:$src #2 #3
/*14624*/       OPC_EmitMergeInputChains1_0,
/*14625*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQDv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2f64 dform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQDv2f64:v2f64 dform_addr:iPTR:$src)
/*14634*/     /*Scope*/ 13, /*->14648*/
/*14635*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectXFormAddr:$src #2 #3
/*14638*/       OPC_EmitMergeInputChains1_0,
/*14639*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::LQXv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 2, 3, 
                // Src: (ld:v2f64 xform_addr:iPTR:$src)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LQXv2f64:v2f64 xform_addr:iPTR:$src)
/*14648*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 93|128,8/*1117*/,  TARGET_OPCODE(ISD::AND),// ->15771
/*14654*/   OPC_Scope, 79, /*->14735*/ // 15 children in Scope
/*14656*/     OPC_RecordChild0, // #0 = $rA
/*14657*/     OPC_MoveChild, 1,
/*14659*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*14662*/     OPC_RecordChild0, // #1 = $rB
/*14663*/     OPC_MoveChild, 1,
/*14665*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14676*/     OPC_MoveParent,
/*14677*/     OPC_MoveParent,
/*14678*/     OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->14690
/*14681*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (and:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rB, -1:i128)) - Complexity = 11
                // Dst: (ANDCr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
              /*SwitchType*/ 9,  MVT::i64,// ->14701
/*14692*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCr64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (and:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rB, -1:i64)) - Complexity = 11
                // Dst: (ANDCr64:i64 R64C:i64:$rA, R64C:i64:$rB)
              /*SwitchType*/ 9,  MVT::i32,// ->14712
/*14703*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (and:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rB, -1:i32)) - Complexity = 11
                // Dst: (ANDCr32:i32 R32C:i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::i16,// ->14723
/*14714*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (and:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rB, -1:i16)) - Complexity = 11
                // Dst: (ANDCr16:i16 R16C:i16:$rA, R16C:i16:$rB)
              /*SwitchType*/ 9,  MVT::i8,// ->14734
/*14725*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCr8), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                // Src: (and:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rB, -1:i8)) - Complexity = 11
                // Dst: (ANDCr8:i8 R8C:i8:$rA, R8C:i8:$rB)
              0, // EndSwitchType
/*14735*/   /*Scope*/ 31|128,1/*159*/, /*->14896*/
/*14737*/     OPC_MoveChild, 0,
/*14739*/     OPC_SwitchOpcode /*2 cases */, 74,  TARGET_OPCODE(ISD::XOR),// ->14817
/*14743*/       OPC_RecordChild0, // #0 = $rB
/*14744*/       OPC_MoveChild, 1,
/*14746*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14757*/       OPC_MoveParent,
/*14758*/       OPC_MoveParent,
/*14759*/       OPC_RecordChild1, // #1 = $rA
/*14760*/       OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->14772
/*14763*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
                  // Src: (and:i128 (xor:i128 GPRC:i128:$rB, -1:i128), GPRC:i128:$rA) - Complexity = 11
                  // Dst: (ANDCr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->14783
/*14774*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
                  // Src: (and:i64 (xor:i64 R64C:i64:$rB, -1:i64), R64C:i64:$rA) - Complexity = 11
                  // Dst: (ANDCr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->14794
/*14785*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                  // Src: (and:i32 (xor:i32 R32C:i32:$rB, -1:i32), R32C:i32:$rA) - Complexity = 11
                  // Dst: (ANDCr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->14805
/*14796*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (and:i16 (xor:i16 R16C:i16:$rB, -1:i16), R16C:i16:$rA) - Complexity = 11
                  // Dst: (ANDCr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->14816
/*14807*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                  // Src: (and:i8 (xor:i8 R8C:i8:$rB, -1:i8), R8C:i8:$rA) - Complexity = 11
                  // Dst: (ANDCr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75,  TARGET_OPCODE(ISD::ZERO_EXTEND),// ->14895
/*14820*/       OPC_RecordChild0, // #0 = $rA
/*14821*/       OPC_Scope, 45, /*->14868*/ // 2 children in Scope
/*14823*/         OPC_CheckChild0Type, MVT::i8,
/*14825*/         OPC_MoveParent,
/*14826*/         OPC_RecordChild1, // #1 = $val
/*14827*/         OPC_MoveChild, 1,
/*14829*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*14832*/         OPC_Scope, 16, /*->14850*/ // 2 children in Scope
/*14834*/           OPC_CheckPredicate, 3, // Predicate_i16ImmUns10
/*14836*/           OPC_MoveParent,
/*14837*/           OPC_CheckType, MVT::i16,
/*14839*/           OPC_EmitConvertToTarget, 1,
/*14841*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDHIi8i16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                    // Src: (and:i16 (zext:i16 R8C:i8:$rA), (imm:i16)<<P:Predicate_i16ImmUns10>>:$val) - Complexity = 10
                    // Dst: (ANDHIi8i16:i16 R8C:i8:$rA, (imm:i16):$val)
/*14850*/         /*Scope*/ 16, /*->14867*/
/*14851*/           OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*14853*/           OPC_MoveParent,
/*14854*/           OPC_CheckType, MVT::i32,
/*14856*/           OPC_EmitConvertToTarget, 1,
/*14858*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDIi8i32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                    // Src: (and:i32 (zext:i32 R8C:i8:$rA), (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 10
                    // Dst: (ANDIi8i32:i32 R8C:i8:$rA, (imm:i32):$val)
/*14867*/         0, /*End of Scope*/
/*14868*/       /*Scope*/ 25, /*->14894*/
/*14869*/         OPC_CheckChild0Type, MVT::i16,
/*14871*/         OPC_MoveParent,
/*14872*/         OPC_RecordChild1, // #1 = $val
/*14873*/         OPC_MoveChild, 1,
/*14875*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*14878*/         OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*14880*/         OPC_MoveParent,
/*14881*/         OPC_CheckType, MVT::i32,
/*14883*/         OPC_EmitConvertToTarget, 1,
/*14885*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDIi16i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (and:i32 (zext:i32 R16C:i16:$rA), (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 10
                  // Dst: (ANDIi16i32:i32 R16C:i16:$rA, (imm:i32):$val)
/*14894*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*14896*/   /*Scope*/ 3|128,1/*131*/, /*->15029*/
/*14898*/     OPC_RecordChild0, // #0 = $rA
/*14899*/     OPC_Scope, 59, /*->14960*/ // 2 children in Scope
/*14901*/       OPC_RecordChild1, // #1 = $val
/*14902*/       OPC_MoveChild, 1,
/*14904*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*14907*/       OPC_Scope, 16, /*->14925*/ // 3 children in Scope
/*14909*/         OPC_CheckPredicate, 2, // Predicate_immU8
/*14911*/         OPC_MoveParent,
/*14912*/         OPC_CheckType, MVT::i8,
/*14914*/         OPC_EmitConvertToTarget, 1,
/*14916*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDBIr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                  // Src: (and:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 7
                  // Dst: (ANDBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*14925*/       /*Scope*/ 16, /*->14942*/
/*14926*/         OPC_CheckPredicate, 3, // Predicate_i16ImmUns10
/*14928*/         OPC_MoveParent,
/*14929*/         OPC_CheckType, MVT::i16,
/*14931*/         OPC_EmitConvertToTarget, 1,
/*14933*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (and:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmUns10>>:$val) - Complexity = 7
                  // Dst: (ANDHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*14942*/       /*Scope*/ 16, /*->14959*/
/*14943*/         OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*14945*/         OPC_MoveParent,
/*14946*/         OPC_CheckType, MVT::i32,
/*14948*/         OPC_EmitConvertToTarget, 1,
/*14950*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (and:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 7
                  // Dst: (ANDIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*14959*/       0, /*End of Scope*/
/*14960*/     /*Scope*/ 67, /*->15028*/
/*14961*/       OPC_MoveChild, 1,
/*14963*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*14966*/       OPC_Scope, 29, /*->14997*/ // 2 children in Scope
/*14968*/         OPC_RecordChild0, // #1 = $rB
/*14969*/         OPC_MoveChild, 1,
/*14971*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*14974*/         OPC_MoveChild, 0,
/*14976*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*14979*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*14981*/         OPC_CheckType, MVT::v4i32,
/*14983*/         OPC_MoveParent,
/*14984*/         OPC_MoveParent,
/*14985*/         OPC_MoveParent,
/*14986*/         OPC_CheckType, MVT::v16i8,
/*14988*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv16i8_conv), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rB, (bitconvert:v16i8 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>))) - Complexity = 13
                  // Dst: (ANDCv16i8_conv:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*14997*/       /*Scope*/ 29, /*->15027*/
/*14998*/         OPC_MoveChild, 0,
/*15000*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*15003*/         OPC_MoveChild, 0,
/*15005*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15008*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15010*/         OPC_CheckType, MVT::v4i32,
/*15012*/         OPC_MoveParent,
/*15013*/         OPC_MoveParent,
/*15014*/         OPC_RecordChild1, // #1 = $rB
/*15015*/         OPC_MoveParent,
/*15016*/         OPC_CheckType, MVT::v16i8,
/*15018*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv16i8_conv), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (bitconvert:v16i8 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rB)) - Complexity = 13
                  // Dst: (ANDCv16i8_conv:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15027*/       0, /*End of Scope*/
/*15028*/     0, /*End of Scope*/
/*15029*/   /*Scope*/ 69, /*->15099*/
/*15030*/     OPC_MoveChild, 0,
/*15032*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*15035*/     OPC_Scope, 30, /*->15067*/ // 2 children in Scope
/*15037*/       OPC_RecordChild0, // #0 = $rB
/*15038*/       OPC_MoveChild, 1,
/*15040*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*15043*/       OPC_MoveChild, 0,
/*15045*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15048*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15050*/       OPC_CheckType, MVT::v4i32,
/*15052*/       OPC_MoveParent,
/*15053*/       OPC_MoveParent,
/*15054*/       OPC_MoveParent,
/*15055*/       OPC_RecordChild1, // #1 = $rA
/*15056*/       OPC_CheckType, MVT::v16i8,
/*15058*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv16i8_conv), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (bitconvert:v16i8 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)), VECREG:v16i8:$rA) - Complexity = 13
                // Dst: (ANDCv16i8_conv:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15067*/     /*Scope*/ 30, /*->15098*/
/*15068*/       OPC_MoveChild, 0,
/*15070*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*15073*/       OPC_MoveChild, 0,
/*15075*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15078*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15080*/       OPC_CheckType, MVT::v4i32,
/*15082*/       OPC_MoveParent,
/*15083*/       OPC_MoveParent,
/*15084*/       OPC_RecordChild1, // #0 = $rB
/*15085*/       OPC_MoveParent,
/*15086*/       OPC_RecordChild1, // #1 = $rA
/*15087*/       OPC_CheckType, MVT::v16i8,
/*15089*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv16i8_conv), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (and:v16i8 (xor:v16i8 (bitconvert:v16i8 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rB), VECREG:v16i8:$rA) - Complexity = 13
                // Dst: (ANDCv16i8_conv:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15098*/     0, /*End of Scope*/
/*15099*/   /*Scope*/ 87, /*->15187*/
/*15100*/     OPC_RecordChild0, // #0 = $rA
/*15101*/     OPC_MoveChild, 1,
/*15103*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*15106*/     OPC_Scope, 56, /*->15164*/ // 2 children in Scope
/*15108*/       OPC_RecordChild0, // #1 = $rB
/*15109*/       OPC_MoveChild, 1,
/*15111*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15114*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15116*/       OPC_MoveParent,
/*15117*/       OPC_MoveParent,
/*15118*/       OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->15130
/*15121*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ANDCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->15141
/*15132*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ANDCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->15152
/*15143*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ANDCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->15163
/*15154*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                  // Dst: (ANDCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*15164*/     /*Scope*/ 21, /*->15186*/
/*15165*/       OPC_MoveChild, 0,
/*15167*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15170*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15172*/       OPC_MoveParent,
/*15173*/       OPC_RecordChild1, // #1 = $rB
/*15174*/       OPC_MoveParent,
/*15175*/       OPC_CheckType, MVT::v16i8,
/*15177*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (and:v16i8 VECREG:v16i8:$rA, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB)) - Complexity = 10
                // Dst: (ANDCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15186*/     0, /*End of Scope*/
/*15187*/   /*Scope*/ 53, /*->15241*/
/*15188*/     OPC_MoveChild, 0,
/*15190*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*15193*/     OPC_Scope, 22, /*->15217*/ // 2 children in Scope
/*15195*/       OPC_RecordChild0, // #0 = $rB
/*15196*/       OPC_MoveChild, 1,
/*15198*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15201*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15203*/       OPC_MoveParent,
/*15204*/       OPC_MoveParent,
/*15205*/       OPC_RecordChild1, // #1 = $rA
/*15206*/       OPC_CheckType, MVT::v16i8,
/*15208*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (and:v16i8 (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rA) - Complexity = 10
                // Dst: (ANDCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15217*/     /*Scope*/ 22, /*->15240*/
/*15218*/       OPC_MoveChild, 0,
/*15220*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15223*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15225*/       OPC_MoveParent,
/*15226*/       OPC_RecordChild1, // #0 = $rB
/*15227*/       OPC_MoveParent,
/*15228*/       OPC_RecordChild1, // #1 = $rA
/*15229*/       OPC_CheckType, MVT::v16i8,
/*15231*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
                // Src: (and:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rB), VECREG:v16i8:$rA) - Complexity = 10
                // Dst: (ANDCv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*15240*/     0, /*End of Scope*/
/*15241*/   /*Scope*/ 27, /*->15269*/
/*15242*/     OPC_RecordChild0, // #0 = $rA
/*15243*/     OPC_MoveChild, 1,
/*15245*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*15248*/     OPC_MoveChild, 0,
/*15250*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15253*/     OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15255*/     OPC_MoveParent,
/*15256*/     OPC_RecordChild1, // #1 = $rB
/*15257*/     OPC_MoveParent,
/*15258*/     OPC_CheckType, MVT::v8i16,
/*15260*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (and:v8i16 VECREG:v8i16:$rA, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB)) - Complexity = 10
              // Dst: (ANDCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*15269*/   /*Scope*/ 53, /*->15323*/
/*15270*/     OPC_MoveChild, 0,
/*15272*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*15275*/     OPC_Scope, 22, /*->15299*/ // 2 children in Scope
/*15277*/       OPC_RecordChild0, // #0 = $rB
/*15278*/       OPC_MoveChild, 1,
/*15280*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15283*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15285*/       OPC_MoveParent,
/*15286*/       OPC_MoveParent,
/*15287*/       OPC_RecordChild1, // #1 = $rA
/*15288*/       OPC_CheckType, MVT::v8i16,
/*15290*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                // Src: (and:v8i16 (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rA) - Complexity = 10
                // Dst: (ANDCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*15299*/     /*Scope*/ 22, /*->15322*/
/*15300*/       OPC_MoveChild, 0,
/*15302*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15305*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15307*/       OPC_MoveParent,
/*15308*/       OPC_RecordChild1, // #0 = $rB
/*15309*/       OPC_MoveParent,
/*15310*/       OPC_RecordChild1, // #1 = $rA
/*15311*/       OPC_CheckType, MVT::v8i16,
/*15313*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
                // Src: (and:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rB), VECREG:v8i16:$rA) - Complexity = 10
                // Dst: (ANDCv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*15322*/     0, /*End of Scope*/
/*15323*/   /*Scope*/ 27, /*->15351*/
/*15324*/     OPC_RecordChild0, // #0 = $rA
/*15325*/     OPC_MoveChild, 1,
/*15327*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*15330*/     OPC_MoveChild, 0,
/*15332*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15335*/     OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15337*/     OPC_MoveParent,
/*15338*/     OPC_RecordChild1, // #1 = $rB
/*15339*/     OPC_MoveParent,
/*15340*/     OPC_CheckType, MVT::v4i32,
/*15342*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (and:v4i32 VECREG:v4i32:$rA, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB)) - Complexity = 10
              // Dst: (ANDCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*15351*/   /*Scope*/ 53, /*->15405*/
/*15352*/     OPC_MoveChild, 0,
/*15354*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*15357*/     OPC_Scope, 22, /*->15381*/ // 2 children in Scope
/*15359*/       OPC_RecordChild0, // #0 = $rB
/*15360*/       OPC_MoveChild, 1,
/*15362*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15365*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15367*/       OPC_MoveParent,
/*15368*/       OPC_MoveParent,
/*15369*/       OPC_RecordChild1, // #1 = $rA
/*15370*/       OPC_CheckType, MVT::v4i32,
/*15372*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                // Src: (and:v4i32 (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rA) - Complexity = 10
                // Dst: (ANDCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*15381*/     /*Scope*/ 22, /*->15404*/
/*15382*/       OPC_MoveChild, 0,
/*15384*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15387*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15389*/       OPC_MoveParent,
/*15390*/       OPC_RecordChild1, // #0 = $rB
/*15391*/       OPC_MoveParent,
/*15392*/       OPC_RecordChild1, // #1 = $rA
/*15393*/       OPC_CheckType, MVT::v4i32,
/*15395*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                // Src: (and:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rB), VECREG:v4i32:$rA) - Complexity = 10
                // Dst: (ANDCv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*15404*/     0, /*End of Scope*/
/*15405*/   /*Scope*/ 27, /*->15433*/
/*15406*/     OPC_RecordChild0, // #0 = $rA
/*15407*/     OPC_MoveChild, 1,
/*15409*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*15412*/     OPC_MoveChild, 0,
/*15414*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15417*/     OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15419*/     OPC_MoveParent,
/*15420*/     OPC_RecordChild1, // #1 = $rB
/*15421*/     OPC_MoveParent,
/*15422*/     OPC_CheckType, MVT::v2i64,
/*15424*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
              // Src: (and:v2i64 VECREG:v2i64:$rA, (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB)) - Complexity = 10
              // Dst: (ANDCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*15433*/   /*Scope*/ 53, /*->15487*/
/*15434*/     OPC_MoveChild, 0,
/*15436*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*15439*/     OPC_Scope, 22, /*->15463*/ // 2 children in Scope
/*15441*/       OPC_RecordChild0, // #0 = $rB
/*15442*/       OPC_MoveChild, 1,
/*15444*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15447*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15449*/       OPC_MoveParent,
/*15450*/       OPC_MoveParent,
/*15451*/       OPC_RecordChild1, // #1 = $rA
/*15452*/       OPC_CheckType, MVT::v2i64,
/*15454*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                // Src: (and:v2i64 (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rA) - Complexity = 10
                // Dst: (ANDCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*15463*/     /*Scope*/ 22, /*->15486*/
/*15464*/       OPC_MoveChild, 0,
/*15466*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15469*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*15471*/       OPC_MoveParent,
/*15472*/       OPC_RecordChild1, // #0 = $rB
/*15473*/       OPC_MoveParent,
/*15474*/       OPC_RecordChild1, // #1 = $rA
/*15475*/       OPC_CheckType, MVT::v2i64,
/*15477*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDCv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                // Src: (and:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rB), VECREG:v2i64:$rA) - Complexity = 10
                // Dst: (ANDCv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*15486*/     0, /*End of Scope*/
/*15487*/   /*Scope*/ 3|128,1/*131*/, /*->15620*/
/*15489*/     OPC_RecordChild0, // #0 = $rA
/*15490*/     OPC_Scope, 62, /*->15554*/ // 2 children in Scope
/*15492*/       OPC_RecordChild1, // #1 = $val
/*15493*/       OPC_MoveChild, 1,
/*15495*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15498*/       OPC_Scope, 17, /*->15517*/ // 3 children in Scope
/*15500*/         OPC_CheckPredicate, 6, // Predicate_v16i8U8Imm
/*15502*/         OPC_MoveParent,
/*15503*/         OPC_CheckType, MVT::v16i8,
/*15505*/         OPC_EmitNodeXForm, 0, 1, // v16i8U8Imm_xform
/*15508*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (and:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ANDBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*15517*/       /*Scope*/ 17, /*->15535*/
/*15518*/         OPC_CheckPredicate, 9, // Predicate_v8i16SExt10Imm
/*15520*/         OPC_MoveParent,
/*15521*/         OPC_CheckType, MVT::v8i16,
/*15523*/         OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*15526*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (and:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ANDHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*15535*/       /*Scope*/ 17, /*->15553*/
/*15536*/         OPC_CheckPredicate, 10, // Predicate_v4i32SExt10Imm
/*15538*/         OPC_MoveParent,
/*15539*/         OPC_CheckType, MVT::v4i32,
/*15541*/         OPC_EmitNodeXForm, 4, 1, // v4i32SExt10Imm_xform
/*15544*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (and:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (ANDIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i16 (build_vector:v4i32):$val))
/*15553*/       0, /*End of Scope*/
/*15554*/     /*Scope*/ 64, /*->15619*/
/*15555*/       OPC_MoveChild, 0,
/*15557*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*15560*/       OPC_Scope, 18, /*->15580*/ // 3 children in Scope
/*15562*/         OPC_CheckPredicate, 6, // Predicate_v16i8U8Imm
/*15564*/         OPC_MoveParent,
/*15565*/         OPC_RecordChild1, // #1 = $rA
/*15566*/         OPC_CheckType, MVT::v16i8,
/*15568*/         OPC_EmitNodeXForm, 0, 0, // v16i8U8Imm_xform
/*15571*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2, 
                  // Src: (and:v16i8 (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val, VECREG:v16i8:$rA) - Complexity = 7
                  // Dst: (ANDBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*15580*/       /*Scope*/ 18, /*->15599*/
/*15581*/         OPC_CheckPredicate, 9, // Predicate_v8i16SExt10Imm
/*15583*/         OPC_MoveParent,
/*15584*/         OPC_RecordChild1, // #1 = $rA
/*15585*/         OPC_CheckType, MVT::v8i16,
/*15587*/         OPC_EmitNodeXForm, 3, 0, // v8i16SExt10Imm_xform
/*15590*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                  // Src: (and:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                  // Dst: (ANDHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*15599*/       /*Scope*/ 18, /*->15618*/
/*15600*/         OPC_CheckPredicate, 10, // Predicate_v4i32SExt10Imm
/*15602*/         OPC_MoveParent,
/*15603*/         OPC_RecordChild1, // #1 = $rA
/*15604*/         OPC_CheckType, MVT::v4i32,
/*15606*/         OPC_EmitNodeXForm, 4, 0, // v4i32SExt10Imm_xform
/*15609*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                  // Src: (and:v4i32 (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val, VECREG:v4i32:$rA) - Complexity = 7
                  // Dst: (ANDIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i16 (build_vector:v4i32):$val))
/*15618*/       0, /*End of Scope*/
/*15619*/     0, /*End of Scope*/
/*15620*/   /*Scope*/ 21, /*->15642*/
/*15621*/     OPC_MoveChild, 0,
/*15623*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*15626*/     OPC_RecordChild0, // #0 = $rA
/*15627*/     OPC_CheckChild0Type, MVT::i16,
/*15629*/     OPC_MoveParent,
/*15630*/     OPC_RecordChild1, // #1 = $rB
/*15631*/     OPC_CheckType, MVT::i32,
/*15633*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDi16i32), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (and:i32 (zext:i32 R16C:i16:$rA), R32C:i32:$rB) - Complexity = 6
              // Dst: (ANDi16i32:i32 R16C:i16:$rA, R32C:i32:$rB)
/*15642*/   /*Scope*/ 127, /*->15770*/
/*15643*/     OPC_RecordChild0, // #0 = $rB
/*15644*/     OPC_Scope, 20, /*->15666*/ // 2 children in Scope
/*15646*/       OPC_MoveChild, 1,
/*15648*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*15651*/       OPC_RecordChild0, // #1 = $rA
/*15652*/       OPC_CheckChild0Type, MVT::i16,
/*15654*/       OPC_MoveParent,
/*15655*/       OPC_CheckType, MVT::i32,
/*15657*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDi16i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                // Src: (and:i32 R32C:i32:$rB, (zext:i32 R16C:i16:$rA)) - Complexity = 6
                // Dst: (ANDi16i32:i32 R16C:i16:$rA, R32C:i32:$rB)
/*15666*/     /*Scope*/ 102, /*->15769*/
/*15667*/       OPC_RecordChild1, // #1 = $rB
/*15668*/       OPC_SwitchType /*9 cases */, 9,  MVT::i128,// ->15680
/*15671*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i128 GPRC:i128:$rA, GPRC:i128:$rB) - Complexity = 3
                  // Dst: (ANDr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->15691
/*15682*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 R64C:i64:$rA, R64C:i64:$rB) - Complexity = 3
                  // Dst: (ANDr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->15702
/*15693*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (ANDr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->15713
/*15704*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                  // Dst: (ANDr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->15724
/*15715*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i8 R8C:i8:$rA, R8C:i8:$rB) - Complexity = 3
                  // Dst: (ANDr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                /*SwitchType*/ 9,  MVT::v16i8,// ->15735
/*15726*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 3
                  // Dst: (ANDv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->15746
/*15737*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                  // Dst: (ANDv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->15757
/*15748*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
                  // Dst: (ANDv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->15768
/*15759*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB) - Complexity = 3
                  // Dst: (ANDv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*15769*/     0, /*End of Scope*/
/*15770*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 39|128,16/*2087*/,  TARGET_OPCODE(ISD::XOR),// ->17862
/*15775*/   OPC_Scope, 30|128,1/*158*/, /*->15936*/ // 30 children in Scope
/*15778*/     OPC_MoveChild, 0,
/*15780*/     OPC_SwitchOpcode /*2 cases */, 74,  TARGET_OPCODE(ISD::AND),// ->15858
/*15784*/       OPC_RecordChild0, // #0 = $rA
/*15785*/       OPC_RecordChild1, // #1 = $rB
/*15786*/       OPC_MoveParent,
/*15787*/       OPC_MoveChild, 1,
/*15789*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15800*/       OPC_MoveParent,
/*15801*/       OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->15813
/*15804*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i128 (and:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128) - Complexity = 11
                  // Dst: (NANDr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->15824
/*15815*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i64 (and:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64) - Complexity = 11
                  // Dst: (NANDr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->15835
/*15826*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i32 (and:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32) - Complexity = 11
                  // Dst: (NANDr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->15846
/*15837*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i16 (and:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16) - Complexity = 11
                  // Dst: (NANDr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->15857
/*15848*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i8 (and:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8) - Complexity = 11
                  // Dst: (NANDr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
              /*SwitchOpcode*/ 74,  TARGET_OPCODE(ISD::OR),// ->15935
/*15861*/       OPC_RecordChild0, // #0 = $rA
/*15862*/       OPC_RecordChild1, // #1 = $rB
/*15863*/       OPC_MoveParent,
/*15864*/       OPC_MoveChild, 1,
/*15866*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15877*/       OPC_MoveParent,
/*15878*/       OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->15890
/*15881*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i128 (or:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128) - Complexity = 11
                  // Dst: (NORr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->15901
/*15892*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i64 (or:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64) - Complexity = 11
                  // Dst: (NORr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->15912
/*15903*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i32 (or:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32) - Complexity = 11
                  // Dst: (NORr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->15923
/*15914*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i16 (or:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16) - Complexity = 11
                  // Dst: (NORr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->15934
/*15925*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i8 (or:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8) - Complexity = 11
                  // Dst: (NORr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*15936*/   /*Scope*/ 79, /*->16016*/
/*15937*/     OPC_RecordChild0, // #0 = $rA
/*15938*/     OPC_MoveChild, 1,
/*15940*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*15943*/     OPC_RecordChild0, // #1 = $rB
/*15944*/     OPC_MoveChild, 1,
/*15946*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15957*/     OPC_MoveParent,
/*15958*/     OPC_MoveParent,
/*15959*/     OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->15971
/*15962*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_1), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (xor:i128 GPRC:i128:$rA, (xor:i128 GPRC:i128:$rB, -1:i128)) - Complexity = 11
                // Dst: (EQVr128_1:i128 GPRC:i128:$rA, GPRC:i128:$rB)
              /*SwitchType*/ 9,  MVT::i64,// ->15982
/*15973*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_1), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (xor:i64 R64C:i64:$rA, (xor:i64 R64C:i64:$rB, -1:i64)) - Complexity = 11
                // Dst: (EQVr64_1:i64 R64C:i64:$rA, R64C:i64:$rB)
              /*SwitchType*/ 9,  MVT::i32,// ->15993
/*15984*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_1), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (xor:i32 R32C:i32:$rA, (xor:i32 R32C:i32:$rB, -1:i32)) - Complexity = 11
                // Dst: (EQVr32_1:i32 R32C:i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::i16,// ->16004
/*15995*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_1), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (xor:i16 R16C:i16:$rA, (xor:i16 R16C:i16:$rB, -1:i16)) - Complexity = 11
                // Dst: (EQVr16_1:i16 R16C:i16:$rA, R16C:i16:$rB)
              /*SwitchType*/ 9,  MVT::i8,// ->16015
/*16006*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_1), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                // Src: (xor:i8 R8C:i8:$rA, (xor:i8 R8C:i8:$rB, -1:i8)) - Complexity = 11
                // Dst: (EQVr8_1:i8 R8C:i8:$rA, R8C:i8:$rB)
              0, // EndSwitchType
/*16016*/   /*Scope*/ 41|128,1/*169*/, /*->16187*/
/*16018*/     OPC_MoveChild, 0,
/*16020*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16023*/     OPC_RecordChild0, // #0 = $rA
/*16024*/     OPC_Scope, 73, /*->16099*/ // 2 children in Scope
/*16026*/       OPC_RecordChild1, // #1 = $rB
/*16027*/       OPC_MoveParent,
/*16028*/       OPC_MoveChild, 1,
/*16030*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16041*/       OPC_MoveParent,
/*16042*/       OPC_SwitchType /*5 cases */, 9,  MVT::i128,// ->16054
/*16045*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_3), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i128 (xor:i128 GPRC:i128:$rA, GPRC:i128:$rB), -1:i128) - Complexity = 11
                  // Dst: (EQVr128_3:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->16065
/*16056*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_3), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i64 (xor:i64 R64C:i64:$rA, R64C:i64:$rB), -1:i64) - Complexity = 11
                  // Dst: (EQVr64_3:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->16076
/*16067*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_3), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i32 (xor:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32) - Complexity = 11
                  // Dst: (EQVr32_3:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->16087
/*16078*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_3), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i16 (xor:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16) - Complexity = 11
                  // Dst: (EQVr16_3:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->16098
/*16089*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_3), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i8 (xor:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8) - Complexity = 11
                  // Dst: (EQVr8_3:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
/*16099*/     /*Scope*/ 86, /*->16186*/
/*16100*/       OPC_MoveChild, 1,
/*16102*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16113*/       OPC_MoveParent,
/*16114*/       OPC_MoveParent,
/*16115*/       OPC_RecordChild1, // #1 = $rB
/*16116*/       OPC_SwitchType /*5 cases */, 22,  MVT::i128,// ->16141
/*16119*/         OPC_Scope, 9, /*->16130*/ // 2 children in Scope
/*16121*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_1), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i128 (xor:i128 GPRC:i128:$rA, -1:i128), GPRC:i128:$rB) - Complexity = 11
                    // Dst: (EQVr128_1:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*16130*/         /*Scope*/ 9, /*->16140*/
/*16131*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_3), 0,
                        1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i128 (xor:i128 GPRC:i128:$rA, -1:i128), GPRC:i128:$rB) - Complexity = 11
                    // Dst: (EQVr128_3:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*16140*/         0, /*End of Scope*/
                /*SwitchType*/ 9,  MVT::i64,// ->16152
/*16143*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_1), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i64 (xor:i64 R64C:i64:$rA, -1:i64), R64C:i64:$rB) - Complexity = 11
                  // Dst: (EQVr64_1:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->16163
/*16154*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_1), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i32 (xor:i32 R32C:i32:$rA, -1:i32), R32C:i32:$rB) - Complexity = 11
                  // Dst: (EQVr32_1:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->16174
/*16165*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_1), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i16 (xor:i16 R16C:i16:$rA, -1:i16), R16C:i16:$rB) - Complexity = 11
                  // Dst: (EQVr16_1:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->16185
/*16176*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_1), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i8 (xor:i8 R8C:i8:$rA, -1:i8), R8C:i8:$rB) - Complexity = 11
                  // Dst: (EQVr8_1:i8 R8C:i8:$rA, R8C:i8:$rB)
                0, // EndSwitchType
/*16186*/     0, /*End of Scope*/
/*16187*/   /*Scope*/ 33, /*->16221*/
/*16188*/     OPC_RecordChild0, // #0 = $rB
/*16189*/     OPC_MoveChild, 1,
/*16191*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16194*/     OPC_RecordChild0, // #1 = $rA
/*16195*/     OPC_MoveChild, 1,
/*16197*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16208*/     OPC_MoveParent,
/*16209*/     OPC_MoveParent,
/*16210*/     OPC_CheckType, MVT::i128,
/*16212*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr128_3), 0,
                  1/*#VTs*/, MVT::i128, 2/*#Ops*/, 1, 0, 
              // Src: (xor:i128 GPRC:i128:$rB, (xor:i128 GPRC:i128:$rA, -1:i128)) - Complexity = 11
              // Dst: (EQVr128_3:i128 GPRC:i128:$rA, GPRC:i128:$rB)
/*16221*/   /*Scope*/ 33, /*->16255*/
/*16222*/     OPC_MoveChild, 0,
/*16224*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16227*/     OPC_RecordChild0, // #0 = $rA
/*16228*/     OPC_MoveChild, 1,
/*16230*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16241*/     OPC_MoveParent,
/*16242*/     OPC_MoveParent,
/*16243*/     OPC_RecordChild1, // #1 = $rB
/*16244*/     OPC_CheckType, MVT::i64,
/*16246*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_3), 0,
                  1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
              // Src: (xor:i64 (xor:i64 R64C:i64:$rA, -1:i64), R64C:i64:$rB) - Complexity = 11
              // Dst: (EQVr64_3:i64 R64C:i64:$rA, R64C:i64:$rB)
/*16255*/   /*Scope*/ 33, /*->16289*/
/*16256*/     OPC_RecordChild0, // #0 = $rB
/*16257*/     OPC_MoveChild, 1,
/*16259*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16262*/     OPC_RecordChild0, // #1 = $rA
/*16263*/     OPC_MoveChild, 1,
/*16265*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16276*/     OPC_MoveParent,
/*16277*/     OPC_MoveParent,
/*16278*/     OPC_CheckType, MVT::i64,
/*16280*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr64_3), 0,
                  1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 0, 
              // Src: (xor:i64 R64C:i64:$rB, (xor:i64 R64C:i64:$rA, -1:i64)) - Complexity = 11
              // Dst: (EQVr64_3:i64 R64C:i64:$rA, R64C:i64:$rB)
/*16289*/   /*Scope*/ 33, /*->16323*/
/*16290*/     OPC_MoveChild, 0,
/*16292*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16295*/     OPC_RecordChild0, // #0 = $rA
/*16296*/     OPC_MoveChild, 1,
/*16298*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16309*/     OPC_MoveParent,
/*16310*/     OPC_MoveParent,
/*16311*/     OPC_RecordChild1, // #1 = $rB
/*16312*/     OPC_CheckType, MVT::i32,
/*16314*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_3), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (xor:i32 (xor:i32 R32C:i32:$rA, -1:i32), R32C:i32:$rB) - Complexity = 11
              // Dst: (EQVr32_3:i32 R32C:i32:$rA, R32C:i32:$rB)
/*16323*/   /*Scope*/ 33, /*->16357*/
/*16324*/     OPC_RecordChild0, // #0 = $rB
/*16325*/     OPC_MoveChild, 1,
/*16327*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16330*/     OPC_RecordChild0, // #1 = $rA
/*16331*/     OPC_MoveChild, 1,
/*16333*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16344*/     OPC_MoveParent,
/*16345*/     OPC_MoveParent,
/*16346*/     OPC_CheckType, MVT::i32,
/*16348*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr32_3), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
              // Src: (xor:i32 R32C:i32:$rB, (xor:i32 R32C:i32:$rA, -1:i32)) - Complexity = 11
              // Dst: (EQVr32_3:i32 R32C:i32:$rA, R32C:i32:$rB)
/*16357*/   /*Scope*/ 33, /*->16391*/
/*16358*/     OPC_MoveChild, 0,
/*16360*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16363*/     OPC_RecordChild0, // #0 = $rA
/*16364*/     OPC_MoveChild, 1,
/*16366*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16377*/     OPC_MoveParent,
/*16378*/     OPC_MoveParent,
/*16379*/     OPC_RecordChild1, // #1 = $rB
/*16380*/     OPC_CheckType, MVT::i16,
/*16382*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_3), 0,
                  1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
              // Src: (xor:i16 (xor:i16 R16C:i16:$rA, -1:i16), R16C:i16:$rB) - Complexity = 11
              // Dst: (EQVr16_3:i16 R16C:i16:$rA, R16C:i16:$rB)
/*16391*/   /*Scope*/ 33, /*->16425*/
/*16392*/     OPC_RecordChild0, // #0 = $rB
/*16393*/     OPC_MoveChild, 1,
/*16395*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16398*/     OPC_RecordChild0, // #1 = $rA
/*16399*/     OPC_MoveChild, 1,
/*16401*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16412*/     OPC_MoveParent,
/*16413*/     OPC_MoveParent,
/*16414*/     OPC_CheckType, MVT::i16,
/*16416*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr16_3), 0,
                  1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
              // Src: (xor:i16 R16C:i16:$rB, (xor:i16 R16C:i16:$rA, -1:i16)) - Complexity = 11
              // Dst: (EQVr16_3:i16 R16C:i16:$rA, R16C:i16:$rB)
/*16425*/   /*Scope*/ 33, /*->16459*/
/*16426*/     OPC_MoveChild, 0,
/*16428*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16431*/     OPC_RecordChild0, // #0 = $rA
/*16432*/     OPC_MoveChild, 1,
/*16434*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16445*/     OPC_MoveParent,
/*16446*/     OPC_MoveParent,
/*16447*/     OPC_RecordChild1, // #1 = $rB
/*16448*/     OPC_CheckType, MVT::i8,
/*16450*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_3), 0,
                  1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
              // Src: (xor:i8 (xor:i8 R8C:i8:$rA, -1:i8), R8C:i8:$rB) - Complexity = 11
              // Dst: (EQVr8_3:i8 R8C:i8:$rA, R8C:i8:$rB)
/*16459*/   /*Scope*/ 96, /*->16556*/
/*16460*/     OPC_RecordChild0, // #0 = $rB
/*16461*/     OPC_Scope, 32, /*->16495*/ // 2 children in Scope
/*16463*/       OPC_MoveChild, 1,
/*16465*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16468*/       OPC_RecordChild0, // #1 = $rA
/*16469*/       OPC_MoveChild, 1,
/*16471*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16482*/       OPC_MoveParent,
/*16483*/       OPC_MoveParent,
/*16484*/       OPC_CheckType, MVT::i8,
/*16486*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVr8_3), 0,
                    1/*#VTs*/, MVT::i8, 2/*#Ops*/, 1, 0, 
                // Src: (xor:i8 R8C:i8:$rB, (xor:i8 R8C:i8:$rA, -1:i8)) - Complexity = 11
                // Dst: (EQVr8_3:i8 R8C:i8:$rA, R8C:i8:$rB)
/*16495*/     /*Scope*/ 59, /*->16555*/
/*16496*/       OPC_RecordChild1, // #1 = $val
/*16497*/       OPC_MoveChild, 1,
/*16499*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*16502*/       OPC_Scope, 16, /*->16520*/ // 3 children in Scope
/*16504*/         OPC_CheckPredicate, 2, // Predicate_immU8
/*16506*/         OPC_MoveParent,
/*16507*/         OPC_CheckType, MVT::i8,
/*16509*/         OPC_EmitConvertToTarget, 1,
/*16511*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORBIr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                  // Src: (xor:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 7
                  // Dst: (XORBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*16520*/       /*Scope*/ 16, /*->16537*/
/*16521*/         OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*16523*/         OPC_MoveParent,
/*16524*/         OPC_CheckType, MVT::i16,
/*16526*/         OPC_EmitConvertToTarget, 1,
/*16528*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (xor:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 7
                  // Dst: (XORHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*16537*/       /*Scope*/ 16, /*->16554*/
/*16538*/         OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*16540*/         OPC_MoveParent,
/*16541*/         OPC_CheckType, MVT::i32,
/*16543*/         OPC_EmitConvertToTarget, 1,
/*16545*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (xor:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 7
                  // Dst: (XORIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*16554*/       0, /*End of Scope*/
/*16555*/     0, /*End of Scope*/
/*16556*/   /*Scope*/ 99, /*->16656*/
/*16557*/     OPC_MoveChild, 0,
/*16559*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16562*/     OPC_RecordChild0, // #0 = $rA
/*16563*/     OPC_Scope, 62, /*->16627*/ // 2 children in Scope
/*16565*/       OPC_RecordChild1, // #1 = $rB
/*16566*/       OPC_MoveParent,
/*16567*/       OPC_MoveChild, 1,
/*16569*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16580*/       OPC_MoveParent,
/*16581*/       OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->16593
/*16584*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_3), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (xor:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), -1:v16i8) - Complexity = 11
                  // Dst: (EQVv16i8_3:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->16604
/*16595*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_3), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 (xor:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), -1:v8i16) - Complexity = 11
                  // Dst: (EQVv8i16_3:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->16615
/*16606*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_3), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 (xor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), -1:v4i32) - Complexity = 11
                  // Dst: (EQVv4i32_3:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->16626
/*16617*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_3), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 (xor:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), -1:v2i64) - Complexity = 11
                  // Dst: (EQVv2i64_3:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*16627*/     /*Scope*/ 27, /*->16655*/
/*16628*/       OPC_MoveChild, 1,
/*16630*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16641*/       OPC_MoveParent,
/*16642*/       OPC_MoveParent,
/*16643*/       OPC_RecordChild1, // #1 = $rB
/*16644*/       OPC_CheckType, MVT::v16i8,
/*16646*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_3), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v16i8 (xor:v16i8 VECREG:v16i8:$rA, -1:v16i8), VECREG:v16i8:$rB) - Complexity = 11
                // Dst: (EQVv16i8_3:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*16655*/     0, /*End of Scope*/
/*16656*/   /*Scope*/ 33, /*->16690*/
/*16657*/     OPC_RecordChild0, // #0 = $rB
/*16658*/     OPC_MoveChild, 1,
/*16660*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16663*/     OPC_RecordChild0, // #1 = $rA
/*16664*/     OPC_MoveChild, 1,
/*16666*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16677*/     OPC_MoveParent,
/*16678*/     OPC_MoveParent,
/*16679*/     OPC_CheckType, MVT::v16i8,
/*16681*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_3), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v16i8 VECREG:v16i8:$rB, (xor:v16i8 VECREG:v16i8:$rA, -1:v16i8)) - Complexity = 11
              // Dst: (EQVv16i8_3:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*16690*/   /*Scope*/ 33, /*->16724*/
/*16691*/     OPC_MoveChild, 0,
/*16693*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16696*/     OPC_RecordChild0, // #0 = $rA
/*16697*/     OPC_MoveChild, 1,
/*16699*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16710*/     OPC_MoveParent,
/*16711*/     OPC_MoveParent,
/*16712*/     OPC_RecordChild1, // #1 = $rB
/*16713*/     OPC_CheckType, MVT::v8i16,
/*16715*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_3), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (xor:v8i16 (xor:v8i16 VECREG:v8i16:$rA, -1:v8i16), VECREG:v8i16:$rB) - Complexity = 11
              // Dst: (EQVv8i16_3:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*16724*/   /*Scope*/ 33, /*->16758*/
/*16725*/     OPC_RecordChild0, // #0 = $rB
/*16726*/     OPC_MoveChild, 1,
/*16728*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16731*/     OPC_RecordChild0, // #1 = $rA
/*16732*/     OPC_MoveChild, 1,
/*16734*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16745*/     OPC_MoveParent,
/*16746*/     OPC_MoveParent,
/*16747*/     OPC_CheckType, MVT::v8i16,
/*16749*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_3), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v8i16 VECREG:v8i16:$rB, (xor:v8i16 VECREG:v8i16:$rA, -1:v8i16)) - Complexity = 11
              // Dst: (EQVv8i16_3:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*16758*/   /*Scope*/ 33, /*->16792*/
/*16759*/     OPC_MoveChild, 0,
/*16761*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16764*/     OPC_RecordChild0, // #0 = $rA
/*16765*/     OPC_MoveChild, 1,
/*16767*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16778*/     OPC_MoveParent,
/*16779*/     OPC_MoveParent,
/*16780*/     OPC_RecordChild1, // #1 = $rB
/*16781*/     OPC_CheckType, MVT::v4i32,
/*16783*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_3), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (xor:v4i32 (xor:v4i32 VECREG:v4i32:$rA, -1:v4i32), VECREG:v4i32:$rB) - Complexity = 11
              // Dst: (EQVv4i32_3:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*16792*/   /*Scope*/ 33, /*->16826*/
/*16793*/     OPC_RecordChild0, // #0 = $rB
/*16794*/     OPC_MoveChild, 1,
/*16796*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16799*/     OPC_RecordChild0, // #1 = $rA
/*16800*/     OPC_MoveChild, 1,
/*16802*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16813*/     OPC_MoveParent,
/*16814*/     OPC_MoveParent,
/*16815*/     OPC_CheckType, MVT::v4i32,
/*16817*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_3), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v4i32 VECREG:v4i32:$rB, (xor:v4i32 VECREG:v4i32:$rA, -1:v4i32)) - Complexity = 11
              // Dst: (EQVv4i32_3:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*16826*/   /*Scope*/ 33, /*->16860*/
/*16827*/     OPC_MoveChild, 0,
/*16829*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16832*/     OPC_RecordChild0, // #0 = $rA
/*16833*/     OPC_MoveChild, 1,
/*16835*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16846*/     OPC_MoveParent,
/*16847*/     OPC_MoveParent,
/*16848*/     OPC_RecordChild1, // #1 = $rB
/*16849*/     OPC_CheckType, MVT::v2i64,
/*16851*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_3), 0,
                  1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
              // Src: (xor:v2i64 (xor:v2i64 VECREG:v2i64:$rA, -1:v2i64), VECREG:v2i64:$rB) - Complexity = 11
              // Dst: (EQVv2i64_3:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*16860*/   /*Scope*/ 33, /*->16894*/
/*16861*/     OPC_RecordChild0, // #0 = $rB
/*16862*/     OPC_MoveChild, 1,
/*16864*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*16867*/     OPC_RecordChild0, // #1 = $rA
/*16868*/     OPC_MoveChild, 1,
/*16870*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16881*/     OPC_MoveParent,
/*16882*/     OPC_MoveParent,
/*16883*/     OPC_CheckType, MVT::v2i64,
/*16885*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_3), 0,
                  1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v2i64 VECREG:v2i64:$rB, (xor:v2i64 VECREG:v2i64:$rA, -1:v2i64)) - Complexity = 11
              // Dst: (EQVv2i64_3:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*16894*/   /*Scope*/ 124, /*->17019*/
/*16895*/     OPC_MoveChild, 0,
/*16897*/     OPC_SwitchOpcode /*2 cases */, 57,  TARGET_OPCODE(ISD::AND),// ->16958
/*16901*/       OPC_RecordChild0, // #0 = $rA
/*16902*/       OPC_RecordChild1, // #1 = $rB
/*16903*/       OPC_MoveParent,
/*16904*/       OPC_MoveChild, 1,
/*16906*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*16909*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*16911*/       OPC_MoveParent,
/*16912*/       OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->16924
/*16915*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NANDv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->16935
/*16926*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NANDv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->16946
/*16937*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NANDv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->16957
/*16948*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NANDv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
              /*SwitchOpcode*/ 57,  TARGET_OPCODE(ISD::OR),// ->17018
/*16961*/       OPC_RecordChild0, // #0 = $rA
/*16962*/       OPC_RecordChild1, // #1 = $rB
/*16963*/       OPC_MoveParent,
/*16964*/       OPC_MoveChild, 1,
/*16966*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*16969*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*16971*/       OPC_MoveParent,
/*16972*/       OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->16984
/*16975*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (build_vector:v16i8)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NORv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->16995
/*16986*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (build_vector:v8i16)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NORv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->17006
/*16997*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (build_vector:v4i32)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NORv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->17017
/*17008*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (build_vector:v2i64)<<P:Predicate_immAllOnesV>>) - Complexity = 10
                  // Dst: (NORv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*17019*/   /*Scope*/ 62, /*->17082*/
/*17020*/     OPC_RecordChild0, // #0 = $rA
/*17021*/     OPC_MoveChild, 1,
/*17023*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*17026*/     OPC_RecordChild0, // #1 = $rB
/*17027*/     OPC_MoveChild, 1,
/*17029*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17032*/     OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17034*/     OPC_MoveParent,
/*17035*/     OPC_MoveParent,
/*17036*/     OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->17048
/*17039*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_1), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v16i8 VECREG:v16i8:$rA, (xor:v16i8 VECREG:v16i8:$rB, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                // Dst: (EQVv16i8_1:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
              /*SwitchType*/ 9,  MVT::v8i16,// ->17059
/*17050*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_1), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v8i16 VECREG:v8i16:$rA, (xor:v8i16 VECREG:v8i16:$rB, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                // Dst: (EQVv8i16_1:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
              /*SwitchType*/ 9,  MVT::v4i32,// ->17070
/*17061*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v4i32 VECREG:v4i32:$rA, (xor:v4i32 VECREG:v4i32:$rB, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                // Dst: (EQVv4i32_1:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
              /*SwitchType*/ 9,  MVT::v2i64,// ->17081
/*17072*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_1), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v2i64 VECREG:v2i64:$rA, (xor:v2i64 VECREG:v2i64:$rB, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>)) - Complexity = 10
                // Dst: (EQVv2i64_1:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
              0, // EndSwitchType
/*17082*/   /*Scope*/ 59|128,1/*187*/, /*->17271*/
/*17084*/     OPC_MoveChild, 0,
/*17086*/     OPC_SwitchOpcode /*2 cases */, 0|128,1/*128*/,  TARGET_OPCODE(ISD::BUILD_VECTOR),// ->17219
/*17091*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17093*/       OPC_MoveParent,
/*17094*/       OPC_MoveChild, 1,
/*17096*/       OPC_SwitchOpcode /*3 cases */, 49,  TARGET_OPCODE(ISD::AND),// ->17149
/*17100*/         OPC_RecordChild0, // #0 = $rA
/*17101*/         OPC_RecordChild1, // #1 = $rB
/*17102*/         OPC_MoveParent,
/*17103*/         OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->17115
/*17106*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (and:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 10
                    // Dst: (NANDv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                  /*SwitchType*/ 9,  MVT::v8i16,// ->17126
/*17117*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (and:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 10
                    // Dst: (NANDv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                  /*SwitchType*/ 9,  MVT::v4i32,// ->17137
/*17128*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (and:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 10
                    // Dst: (NANDv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                  /*SwitchType*/ 9,  MVT::v2i64,// ->17148
/*17139*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::NANDv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (and:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 10
                    // Dst: (NANDv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 49,  TARGET_OPCODE(ISD::OR),// ->17201
/*17152*/         OPC_RecordChild0, // #0 = $rA
/*17153*/         OPC_RecordChild1, // #1 = $rB
/*17154*/         OPC_MoveParent,
/*17155*/         OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->17167
/*17158*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (or:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 10
                    // Dst: (NORv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                  /*SwitchType*/ 9,  MVT::v8i16,// ->17178
/*17169*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (or:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 10
                    // Dst: (NORv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                  /*SwitchType*/ 9,  MVT::v4i32,// ->17189
/*17180*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 10
                    // Dst: (NORv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                  /*SwitchType*/ 9,  MVT::v2i64,// ->17200
/*17191*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 10
                    // Dst: (NORv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 14,  TARGET_OPCODE(ISD::XOR),// ->17218
/*17204*/         OPC_RecordChild0, // #0 = $rA
/*17205*/         OPC_RecordChild1, // #1 = $rB
/*17206*/         OPC_MoveParent,
/*17207*/         OPC_CheckType, MVT::v16i8,
/*17209*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_1), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, (xor:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)) - Complexity = 10
                  // Dst: (EQVv16i8_1:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 48,  TARGET_OPCODE(ISD::XOR),// ->17270
/*17222*/       OPC_Scope, 22, /*->17246*/ // 2 children in Scope
/*17224*/         OPC_RecordChild0, // #0 = $rA
/*17225*/         OPC_MoveChild, 1,
/*17227*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17230*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17232*/         OPC_MoveParent,
/*17233*/         OPC_MoveParent,
/*17234*/         OPC_RecordChild1, // #1 = $rB
/*17235*/         OPC_CheckType, MVT::v16i8,
/*17237*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_1), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_immAllOnesV>>), VECREG:v16i8:$rB) - Complexity = 10
                  // Dst: (EQVv16i8_1:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*17246*/       /*Scope*/ 22, /*->17269*/
/*17247*/         OPC_MoveChild, 0,
/*17249*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17252*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17254*/         OPC_MoveParent,
/*17255*/         OPC_RecordChild1, // #0 = $rA
/*17256*/         OPC_MoveParent,
/*17257*/         OPC_RecordChild1, // #1 = $rB
/*17258*/         OPC_CheckType, MVT::v16i8,
/*17260*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_1), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA), VECREG:v16i8:$rB) - Complexity = 10
                  // Dst: (EQVv16i8_1:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*17269*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17271*/   /*Scope*/ 27, /*->17299*/
/*17272*/     OPC_RecordChild0, // #0 = $rB
/*17273*/     OPC_MoveChild, 1,
/*17275*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*17278*/     OPC_MoveChild, 0,
/*17280*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17283*/     OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17285*/     OPC_MoveParent,
/*17286*/     OPC_RecordChild1, // #1 = $rA
/*17287*/     OPC_MoveParent,
/*17288*/     OPC_CheckType, MVT::v16i8,
/*17290*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv16i8_1), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v16i8 VECREG:v16i8:$rB, (xor:v16i8 (build_vector:v16i8)<<P:Predicate_immAllOnesV>>, VECREG:v16i8:$rA)) - Complexity = 10
              // Dst: (EQVv16i8_1:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*17299*/   /*Scope*/ 80, /*->17380*/
/*17300*/     OPC_MoveChild, 0,
/*17302*/     OPC_SwitchOpcode /*2 cases */, 48,  TARGET_OPCODE(ISD::XOR),// ->17354
/*17306*/       OPC_Scope, 22, /*->17330*/ // 2 children in Scope
/*17308*/         OPC_RecordChild0, // #0 = $rA
/*17309*/         OPC_MoveChild, 1,
/*17311*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17314*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17316*/         OPC_MoveParent,
/*17317*/         OPC_MoveParent,
/*17318*/         OPC_RecordChild1, // #1 = $rB
/*17319*/         OPC_CheckType, MVT::v8i16,
/*17321*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_1), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_immAllOnesV>>), VECREG:v8i16:$rB) - Complexity = 10
                  // Dst: (EQVv8i16_1:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*17330*/       /*Scope*/ 22, /*->17353*/
/*17331*/         OPC_MoveChild, 0,
/*17333*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17336*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17338*/         OPC_MoveParent,
/*17339*/         OPC_RecordChild1, // #0 = $rA
/*17340*/         OPC_MoveParent,
/*17341*/         OPC_RecordChild1, // #1 = $rB
/*17342*/         OPC_CheckType, MVT::v8i16,
/*17344*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_1), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA), VECREG:v8i16:$rB) - Complexity = 10
                  // Dst: (EQVv8i16_1:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*17353*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 22,  TARGET_OPCODE(ISD::BUILD_VECTOR),// ->17379
/*17357*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17359*/       OPC_MoveParent,
/*17360*/       OPC_MoveChild, 1,
/*17362*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*17365*/       OPC_RecordChild0, // #0 = $rA
/*17366*/       OPC_RecordChild1, // #1 = $rB
/*17367*/       OPC_MoveParent,
/*17368*/       OPC_CheckType, MVT::v8i16,
/*17370*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_1), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, (xor:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)) - Complexity = 10
                // Dst: (EQVv8i16_1:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
              0, // EndSwitchOpcode
/*17380*/   /*Scope*/ 27, /*->17408*/
/*17381*/     OPC_RecordChild0, // #0 = $rB
/*17382*/     OPC_MoveChild, 1,
/*17384*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*17387*/     OPC_MoveChild, 0,
/*17389*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17392*/     OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17394*/     OPC_MoveParent,
/*17395*/     OPC_RecordChild1, // #1 = $rA
/*17396*/     OPC_MoveParent,
/*17397*/     OPC_CheckType, MVT::v8i16,
/*17399*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv8i16_1), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v8i16 VECREG:v8i16:$rB, (xor:v8i16 (build_vector:v8i16)<<P:Predicate_immAllOnesV>>, VECREG:v8i16:$rA)) - Complexity = 10
              // Dst: (EQVv8i16_1:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*17408*/   /*Scope*/ 80, /*->17489*/
/*17409*/     OPC_MoveChild, 0,
/*17411*/     OPC_SwitchOpcode /*2 cases */, 48,  TARGET_OPCODE(ISD::XOR),// ->17463
/*17415*/       OPC_Scope, 22, /*->17439*/ // 2 children in Scope
/*17417*/         OPC_RecordChild0, // #0 = $rA
/*17418*/         OPC_MoveChild, 1,
/*17420*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17423*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17425*/         OPC_MoveParent,
/*17426*/         OPC_MoveParent,
/*17427*/         OPC_RecordChild1, // #1 = $rB
/*17428*/         OPC_CheckType, MVT::v4i32,
/*17430*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_1), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_immAllOnesV>>), VECREG:v4i32:$rB) - Complexity = 10
                  // Dst: (EQVv4i32_1:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*17439*/       /*Scope*/ 22, /*->17462*/
/*17440*/         OPC_MoveChild, 0,
/*17442*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17445*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17447*/         OPC_MoveParent,
/*17448*/         OPC_RecordChild1, // #0 = $rA
/*17449*/         OPC_MoveParent,
/*17450*/         OPC_RecordChild1, // #1 = $rB
/*17451*/         OPC_CheckType, MVT::v4i32,
/*17453*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_1), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA), VECREG:v4i32:$rB) - Complexity = 10
                  // Dst: (EQVv4i32_1:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*17462*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 22,  TARGET_OPCODE(ISD::BUILD_VECTOR),// ->17488
/*17466*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17468*/       OPC_MoveParent,
/*17469*/       OPC_MoveChild, 1,
/*17471*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*17474*/       OPC_RecordChild0, // #0 = $rA
/*17475*/       OPC_RecordChild1, // #1 = $rB
/*17476*/       OPC_MoveParent,
/*17477*/       OPC_CheckType, MVT::v4i32,
/*17479*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, (xor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 10
                // Dst: (EQVv4i32_1:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
              0, // EndSwitchOpcode
/*17489*/   /*Scope*/ 27, /*->17517*/
/*17490*/     OPC_RecordChild0, // #0 = $rB
/*17491*/     OPC_MoveChild, 1,
/*17493*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*17496*/     OPC_MoveChild, 0,
/*17498*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17501*/     OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17503*/     OPC_MoveParent,
/*17504*/     OPC_RecordChild1, // #1 = $rA
/*17505*/     OPC_MoveParent,
/*17506*/     OPC_CheckType, MVT::v4i32,
/*17508*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv4i32_1), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
              // Src: (xor:v4i32 VECREG:v4i32:$rB, (xor:v4i32 (build_vector:v4i32)<<P:Predicate_immAllOnesV>>, VECREG:v4i32:$rA)) - Complexity = 10
              // Dst: (EQVv4i32_1:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*17517*/   /*Scope*/ 80, /*->17598*/
/*17518*/     OPC_MoveChild, 0,
/*17520*/     OPC_SwitchOpcode /*2 cases */, 48,  TARGET_OPCODE(ISD::XOR),// ->17572
/*17524*/       OPC_Scope, 22, /*->17548*/ // 2 children in Scope
/*17526*/         OPC_RecordChild0, // #0 = $rA
/*17527*/         OPC_MoveChild, 1,
/*17529*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17532*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17534*/         OPC_MoveParent,
/*17535*/         OPC_MoveParent,
/*17536*/         OPC_RecordChild1, // #1 = $rB
/*17537*/         OPC_CheckType, MVT::v2i64,
/*17539*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_1), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 (xor:v2i64 VECREG:v2i64:$rA, (build_vector:v2i64)<<P:Predicate_immAllOnesV>>), VECREG:v2i64:$rB) - Complexity = 10
                  // Dst: (EQVv2i64_1:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*17548*/       /*Scope*/ 22, /*->17571*/
/*17549*/         OPC_MoveChild, 0,
/*17551*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17554*/         OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17556*/         OPC_MoveParent,
/*17557*/         OPC_RecordChild1, // #0 = $rA
/*17558*/         OPC_MoveParent,
/*17559*/         OPC_RecordChild1, // #1 = $rB
/*17560*/         OPC_CheckType, MVT::v2i64,
/*17562*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_1), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA), VECREG:v2i64:$rB) - Complexity = 10
                  // Dst: (EQVv2i64_1:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*17571*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 22,  TARGET_OPCODE(ISD::BUILD_VECTOR),// ->17597
/*17575*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17577*/       OPC_MoveParent,
/*17578*/       OPC_MoveChild, 1,
/*17580*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*17583*/       OPC_RecordChild0, // #0 = $rA
/*17584*/       OPC_RecordChild1, // #1 = $rB
/*17585*/       OPC_MoveParent,
/*17586*/       OPC_CheckType, MVT::v2i64,
/*17588*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_1), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                // Src: (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, (xor:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 10
                // Dst: (EQVv2i64_1:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
              0, // EndSwitchOpcode
/*17598*/   /*Scope*/ 5|128,2/*261*/, /*->17861*/
/*17600*/     OPC_RecordChild0, // #0 = $rB
/*17601*/     OPC_Scope, 26, /*->17629*/ // 4 children in Scope
/*17603*/       OPC_MoveChild, 1,
/*17605*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::XOR),
/*17608*/       OPC_MoveChild, 0,
/*17610*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17613*/       OPC_CheckPredicate, 5, // Predicate_immAllOnesV
/*17615*/       OPC_MoveParent,
/*17616*/       OPC_RecordChild1, // #1 = $rA
/*17617*/       OPC_MoveParent,
/*17618*/       OPC_CheckType, MVT::v2i64,
/*17620*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::EQVv2i64_1), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 0, 
                // Src: (xor:v2i64 VECREG:v2i64:$rB, (xor:v2i64 (build_vector:v2i64)<<P:Predicate_immAllOnesV>>, VECREG:v2i64:$rA)) - Complexity = 10
                // Dst: (EQVv2i64_1:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
/*17629*/     /*Scope*/ 62, /*->17692*/
/*17630*/       OPC_RecordChild1, // #1 = $val
/*17631*/       OPC_MoveChild, 1,
/*17633*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17636*/       OPC_Scope, 17, /*->17655*/ // 3 children in Scope
/*17638*/         OPC_CheckPredicate, 6, // Predicate_v16i8U8Imm
/*17640*/         OPC_MoveParent,
/*17641*/         OPC_CheckType, MVT::v16i8,
/*17643*/         OPC_EmitNodeXForm, 0, 1, // v16i8U8Imm_xform
/*17646*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (xor:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val) - Complexity = 7
                  // Dst: (XORBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*17655*/       /*Scope*/ 17, /*->17673*/
/*17656*/         OPC_CheckPredicate, 9, // Predicate_v8i16SExt10Imm
/*17658*/         OPC_MoveParent,
/*17659*/         OPC_CheckType, MVT::v8i16,
/*17661*/         OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*17664*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (xor:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (XORHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*17673*/       /*Scope*/ 17, /*->17691*/
/*17674*/         OPC_CheckPredicate, 10, // Predicate_v4i32SExt10Imm
/*17676*/         OPC_MoveParent,
/*17677*/         OPC_CheckType, MVT::v4i32,
/*17679*/         OPC_EmitNodeXForm, 4, 1, // v4i32SExt10Imm_xform
/*17682*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (xor:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (XORIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i32 (build_vector:v4i32):$val))
/*17691*/       0, /*End of Scope*/
/*17692*/     /*Scope*/ 64, /*->17757*/
/*17693*/       OPC_MoveChild, 0,
/*17695*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*17698*/       OPC_Scope, 18, /*->17718*/ // 3 children in Scope
/*17700*/         OPC_CheckPredicate, 6, // Predicate_v16i8U8Imm
/*17702*/         OPC_MoveParent,
/*17703*/         OPC_RecordChild1, // #1 = $rA
/*17704*/         OPC_CheckType, MVT::v16i8,
/*17706*/         OPC_EmitNodeXForm, 0, 0, // v16i8U8Imm_xform
/*17709*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2, 
                  // Src: (xor:v16i8 (build_vector:v16i8)<<P:Predicate_v16i8U8Imm>><<X:v16i8U8Imm_xform>>:$val, VECREG:v16i8:$rA) - Complexity = 7
                  // Dst: (XORBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8U8Imm_xform:i16 (build_vector:v16i8):$val))
/*17718*/       /*Scope*/ 18, /*->17737*/
/*17719*/         OPC_CheckPredicate, 9, // Predicate_v8i16SExt10Imm
/*17721*/         OPC_MoveParent,
/*17722*/         OPC_RecordChild1, // #1 = $rA
/*17723*/         OPC_CheckType, MVT::v8i16,
/*17725*/         OPC_EmitNodeXForm, 3, 0, // v8i16SExt10Imm_xform
/*17728*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                  // Src: (xor:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                  // Dst: (XORHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*17737*/       /*Scope*/ 18, /*->17756*/
/*17738*/         OPC_CheckPredicate, 10, // Predicate_v4i32SExt10Imm
/*17740*/         OPC_MoveParent,
/*17741*/         OPC_RecordChild1, // #1 = $rA
/*17742*/         OPC_CheckType, MVT::v4i32,
/*17744*/         OPC_EmitNodeXForm, 4, 0, // v4i32SExt10Imm_xform
/*17747*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                  // Src: (xor:v4i32 (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val, VECREG:v4i32:$rA) - Complexity = 7
                  // Dst: (XORIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i32 (build_vector:v4i32):$val))
/*17756*/       0, /*End of Scope*/
/*17757*/     /*Scope*/ 102, /*->17860*/
/*17758*/       OPC_RecordChild1, // #1 = $rB
/*17759*/       OPC_SwitchType /*9 cases */, 9,  MVT::i128,// ->17771
/*17762*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORr128), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i128 GPRC:i128:$rA, GPRC:i128:$rB) - Complexity = 3
                  // Dst: (XORr128:i128 GPRC:i128:$rA, GPRC:i128:$rB)
                /*SwitchType*/ 9,  MVT::i64,// ->17782
/*17773*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORr64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i64 R64C:i64:$rA, R64C:i64:$rB) - Complexity = 3
                  // Dst: (XORr64:i64 R64C:i64:$rA, R64C:i64:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->17793
/*17784*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (XORr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i16,// ->17804
/*17795*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                  // Dst: (XORr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 9,  MVT::i8,// ->17815
/*17806*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:i8 R8C:i8:$rA, R8C:i8:$rB) - Complexity = 3
                  // Dst: (XORr8:i8 R8C:i8:$rA, R8C:i8:$rB)
                /*SwitchType*/ 9,  MVT::v16i8,// ->17826
/*17817*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 3
                  // Dst: (XORv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
                /*SwitchType*/ 9,  MVT::v8i16,// ->17837
/*17828*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                  // Dst: (XORv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                /*SwitchType*/ 9,  MVT::v4i32,// ->17848
/*17839*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
                  // Dst: (XORv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
                /*SwitchType*/ 9,  MVT::v2i64,// ->17859
/*17850*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (xor:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB) - Complexity = 3
                  // Dst: (XORv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
                0, // EndSwitchType
/*17860*/     0, /*End of Scope*/
/*17861*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56|128,2/*312*/,  TARGET_OPCODE(ISD::ZERO_EXTEND),// ->18178
/*17866*/   OPC_Scope, 67, /*->17935*/ // 2 children in Scope
/*17868*/     OPC_MoveChild, 0,
/*17870*/     OPC_CheckType, MVT::i16,
/*17872*/     OPC_Scope, 18, /*->17892*/ // 3 children in Scope
/*17874*/       OPC_CheckAndImm, 15, 
/*17876*/       OPC_RecordChild0, // #0 = $rSrc
/*17877*/       OPC_MoveParent,
/*17878*/       OPC_CheckType, MVT::i32,
/*17880*/       OPC_EmitInteger, MVT::i32, 15, 
/*17883*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDIi16i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (zext:i32 (and:i16 R16C:i16:$rSrc, 15:i16)) - Complexity = 11
                // Dst: (ANDIi16i32:i32 R16C:i16:$rSrc, 15:i32)
/*17892*/     /*Scope*/ 20, /*->17913*/
/*17893*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17896*/       OPC_RecordChild0, // #0 = $rSrc
/*17897*/       OPC_MoveParent,
/*17898*/       OPC_CheckType, MVT::i32,
/*17900*/       OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*17904*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDIi16i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (zext:i32 (and:i16 R16C:i16:$rSrc, 255:i16)) - Complexity = 11
                // Dst: (ANDIi16i32:i32 R16C:i16:$rSrc, 255:i32)
/*17913*/     /*Scope*/ 20, /*->17934*/
/*17914*/       OPC_CheckAndImm, 127|128,31/*4095*/, 
/*17917*/       OPC_RecordChild0, // #0 = $rSrc
/*17918*/       OPC_MoveParent,
/*17919*/       OPC_CheckType, MVT::i32,
/*17921*/       OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*17925*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDIi16i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (zext:i32 (and:i16 R16C:i16:$rSrc, 4095:i16)) - Complexity = 11
                // Dst: (ANDIi16i32:i32 R16C:i16:$rSrc, 4095:i32)
/*17934*/     0, /*End of Scope*/
/*17935*/   /*Scope*/ 112|128,1/*240*/, /*->18177*/
/*17937*/     OPC_RecordChild0, // #0 = $rSrc
/*17938*/     OPC_Scope, 8|128,1/*136*/, /*->18077*/ // 4 children in Scope
/*17941*/       OPC_CheckChild0Type, MVT::i8,
/*17943*/       OPC_SwitchType /*4 cases */, 13,  MVT::i16,// ->17959
/*17946*/         OPC_EmitInteger, MVT::i16, 127|128,1/*255*/, 
/*17950*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDHIi8i16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (zext:i16 R8C:i8:$rSrc) - Complexity = 3
                  // Dst: (ANDHIi8i16:i16 R8C:i8:$rSrc, 255:i16)
                /*SwitchType*/ 13,  MVT::i32,// ->17974
/*17961*/         OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*17965*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDIi8i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (zext:i32 R8C:i8:$rSrc) - Complexity = 3
                  // Dst: (ANDIi8i32:i32 R8C:i8:$rSrc, 255:i32)
                /*SwitchType*/ 24,  MVT::i128,// ->18000
/*17976*/         OPC_EmitInteger, MVT::i32, 15, 
/*17979*/         OPC_EmitNode, TARGET_OPCODE(SPU::ANDIi8i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*17988*/         OPC_EmitInteger, MVT::i32, 12, 
/*17991*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQMBYIr128_zext_r32), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 3, 
                  // Src: (zext:i128 R8C:i8:$rSrc) - Complexity = 3
                  // Dst: (ROTQMBYIr128_zext_r32:i128 (ANDIi8i32:i32 R8C:i8:$rSrc, 15:i32), 12:i32)
                /*SwitchType*/ 74,  MVT::i64,// ->18076
/*18002*/         OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*18006*/         OPC_EmitNode, TARGET_OPCODE(SPU::ANDIi8i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*18015*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32_i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2,  // Results = #3 
/*18023*/         OPC_EmitInteger, MVT::i32, 4, 
/*18026*/         OPC_EmitNode, TARGET_OPCODE(SPU::ROTQMBYv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 4,  // Results = #5 
/*18035*/         OPC_EmitInteger, MVT::i32, 0, 
/*18038*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6,  // Results = #7 
/*18046*/         OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*18050*/         OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8,  // Results = #9 
/*18058*/         OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 5, 7, 9,  // Results = #10 
/*18068*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi64_v2i64), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 10, 
                  // Src: (zext:i64 R8C:i8:$rSrc) - Complexity = 3
                  // Dst: (ORi64_v2i64:i64 (SELBv4i32:v16i8 (ROTQMBYv4i32:v16i8 (ORv4i32_i32:v16i8 (ANDIi8i32:i32 R8C:i8:$rSrc, 255:i32)), 4:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)))
                0, // EndSwitchType
/*18077*/     /*Scope*/ 16, /*->18094*/
/*18078*/       OPC_CheckChild0Type, MVT::i32,
/*18080*/       OPC_CheckType, MVT::i128,
/*18082*/       OPC_EmitInteger, MVT::i32, 12, 
/*18085*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQMBYIr128_zext_r32), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (zext:i128 R32C:i32:$rSrc) - Complexity = 3
                // Dst: (ROTQMBYIr128_zext_r32:i128 R32C:i32:$rSrc, 12:i32)
/*18094*/     /*Scope*/ 16, /*->18111*/
/*18095*/       OPC_CheckChild0Type, MVT::i64,
/*18097*/       OPC_CheckType, MVT::i128,
/*18099*/       OPC_EmitInteger, MVT::i32, 8, 
/*18102*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQMBYIr128_zext_r64), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (zext:i128 R64C:i64:$rSrc) - Complexity = 3
                // Dst: (ROTQMBYIr128_zext_r64:i128 R64C:i64:$rSrc, 8:i32)
/*18111*/     /*Scope*/ 64, /*->18176*/
/*18112*/       OPC_CheckChild0Type, MVT::i16,
/*18114*/       OPC_SwitchType /*2 cases */, 22,  MVT::i32,// ->18139
/*18117*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*18122*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILAr32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*18130*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDi16i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (zext:i32 R16C:i16:$rSrc) - Complexity = 3
                  // Dst: (ANDi16i32:i32 R16C:i16:$rSrc, (ILAr32:i32 65535:i32))
                /*SwitchType*/ 34,  MVT::i128,// ->18175
/*18141*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*18146*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILAr32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*18154*/         OPC_EmitNode, TARGET_OPCODE(SPU::ANDi16i32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*18163*/         OPC_EmitInteger, MVT::i32, 12, 
/*18166*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQMBYIr128_zext_r32), 0,
                      1/*#VTs*/, MVT::i128, 2/*#Ops*/, 3, 4, 
                  // Src: (zext:i128 R16C:i16:$rSrc) - Complexity = 3
                  // Dst: (ROTQMBYIr128_zext_r32:i128 (ANDi16i32:i32 R16C:i16:$rSrc, (ILAr32:i32 65535:i32)), 12:i32)
                0, // EndSwitchType
/*18176*/     0, /*End of Scope*/
/*18177*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 81,  TARGET_OPCODE(SPUISD::AFormAddr),// ->18262
/*18181*/   OPC_RecordChild0, // #0 = $in
/*18182*/   OPC_MoveChild, 0,
/*18184*/   OPC_SwitchOpcode /*4 cases */, 16,  TARGET_OPCODE(ISD::TargetGlobalAddress),// ->18204
/*18188*/     OPC_MoveParent,
/*18189*/     OPC_MoveChild, 1,
/*18191*/     OPC_CheckInteger, 0, 
/*18193*/     OPC_MoveParent,
/*18194*/     OPC_CheckType, MVT::i32,
/*18196*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAlsa), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (SPUaform:i32 (tglobaladdr:i32):$in, 0:i32) - Complexity = 11
              // Dst: (ILAlsa:i32 (tglobaladdr:i32):$in)
            /*SwitchOpcode*/ 16,  TARGET_OPCODE(ISD::TargetExternalSymbol),// ->18223
/*18207*/     OPC_MoveParent,
/*18208*/     OPC_MoveChild, 1,
/*18210*/     OPC_CheckInteger, 0, 
/*18212*/     OPC_MoveParent,
/*18213*/     OPC_CheckType, MVT::i32,
/*18215*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAlsa), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (SPUaform:i32 (texternalsym:i32):$in, 0:i32) - Complexity = 11
              // Dst: (ILAlsa:i32 (texternalsym:i32):$in)
            /*SwitchOpcode*/ 16,  TARGET_OPCODE(ISD::TargetJumpTable),// ->18242
/*18226*/     OPC_MoveParent,
/*18227*/     OPC_MoveChild, 1,
/*18229*/     OPC_CheckInteger, 0, 
/*18231*/     OPC_MoveParent,
/*18232*/     OPC_CheckType, MVT::i32,
/*18234*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAlsa), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (SPUaform:i32 (tjumptable:i32):$in, 0:i32) - Complexity = 11
              // Dst: (ILAlsa:i32 (tjumptable:i32):$in)
            /*SwitchOpcode*/ 16,  TARGET_OPCODE(ISD::TargetConstantPool),// ->18261
/*18245*/     OPC_MoveParent,
/*18246*/     OPC_MoveChild, 1,
/*18248*/     OPC_CheckInteger, 0, 
/*18250*/     OPC_MoveParent,
/*18251*/     OPC_CheckType, MVT::i32,
/*18253*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAlsa), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (SPUaform:i32 (tconstpool:i32):$in, 0:i32) - Complexity = 11
              // Dst: (ILAlsa:i32 (tconstpool:i32):$in)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 46|128,16/*2094*/,  TARGET_OPCODE(ISD::SELECT),// ->20360
/*18266*/   OPC_Scope, 74|128,14/*1866*/, /*->20135*/ // 2 children in Scope
/*18269*/     OPC_MoveChild, 0,
/*18271*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SETCC),
/*18274*/     OPC_RecordChild0, // #0 = $rA
/*18275*/     OPC_Scope, 43|128,3/*427*/, /*->18705*/ // 4 children in Scope
/*18278*/       OPC_CheckChild0Type, MVT::i8,
/*18280*/       OPC_RecordChild1, // #1 = $imm
/*18281*/       OPC_Scope, 100|128,1/*228*/, /*->18512*/ // 2 children in Scope
/*18284*/         OPC_MoveChild, 1,
/*18286*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*18289*/         OPC_Scope, 71, /*->18362*/ // 3 children in Scope
/*18291*/           OPC_CheckPredicate, 13, // Predicate_immSExt8
/*18293*/           OPC_MoveParent,
/*18294*/           OPC_MoveChild, 2,
/*18296*/           OPC_Scope, 31, /*->18329*/ // 2 children in Scope
/*18298*/             OPC_CheckCondCode, ISD::SETNE,
/*18300*/             OPC_MoveParent,
/*18301*/             OPC_CheckType, MVT::i8,
/*18303*/             OPC_MoveParent,
/*18304*/             OPC_RecordChild1, // #2 = $rTrue
/*18305*/             OPC_RecordChild2, // #3 = $rFalse
/*18306*/             OPC_CheckType, MVT::i8,
/*18308*/             OPC_EmitConvertToTarget, 1,
/*18310*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQBIr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18319*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i8 (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETNE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 10
                      // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*18329*/           /*Scope*/ 31, /*->18361*/
/*18330*/             OPC_CheckCondCode, ISD::SETLE,
/*18332*/             OPC_MoveParent,
/*18333*/             OPC_CheckType, MVT::i8,
/*18335*/             OPC_MoveParent,
/*18336*/             OPC_RecordChild1, // #2 = $rTrue
/*18337*/             OPC_RecordChild2, // #3 = $rFalse
/*18338*/             OPC_CheckType, MVT::i8,
/*18340*/             OPC_EmitConvertToTarget, 1,
/*18342*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTBr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18351*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i8 (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETLE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 10
                      // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CGTBr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*18361*/           0, /*End of Scope*/
/*18362*/         /*Scope*/ 36, /*->18399*/
/*18363*/           OPC_CheckPredicate, 2, // Predicate_immU8
/*18365*/           OPC_MoveParent,
/*18366*/           OPC_MoveChild, 2,
/*18368*/           OPC_CheckCondCode, ISD::SETULE,
/*18370*/           OPC_MoveParent,
/*18371*/           OPC_CheckType, MVT::i8,
/*18373*/           OPC_MoveParent,
/*18374*/           OPC_RecordChild1, // #2 = $rTrue
/*18375*/           OPC_RecordChild2, // #3 = $rFalse
/*18376*/           OPC_CheckType, MVT::i8,
/*18378*/           OPC_EmitConvertToTarget, 1,
/*18380*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18389*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 5, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm, SETULE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 10
                    // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm))
/*18399*/         /*Scope*/ 111, /*->18511*/
/*18400*/           OPC_CheckPredicate, 13, // Predicate_immSExt8
/*18402*/           OPC_MoveParent,
/*18403*/           OPC_MoveChild, 2,
/*18405*/           OPC_Scope, 51, /*->18458*/ // 2 children in Scope
/*18407*/             OPC_CheckCondCode, ISD::SETGE,
/*18409*/             OPC_MoveParent,
/*18410*/             OPC_CheckType, MVT::i8,
/*18412*/             OPC_MoveParent,
/*18413*/             OPC_RecordChild1, // #2 = $rTrue
/*18414*/             OPC_RecordChild2, // #3 = $rFalse
/*18415*/             OPC_CheckType, MVT::i8,
/*18417*/             OPC_EmitConvertToTarget, 1,
/*18419*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTBIr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18428*/             OPC_EmitConvertToTarget, 1,
/*18430*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQBIr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 6,  // Results = #7 
/*18439*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 5, 7,  // Results = #8 
/*18448*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 3, 2, 8, 
                      // Src: (select:i8 (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETGE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 10
                      // Dst: (SELBr8:i8 R8C:i8:$rFalse, R8C:i8:$rTrue, (ORr8:i8 (CGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm)))
/*18458*/           /*Scope*/ 51, /*->18510*/
/*18459*/             OPC_CheckCondCode, ISD::SETUGE,
/*18461*/             OPC_MoveParent,
/*18462*/             OPC_CheckType, MVT::i8,
/*18464*/             OPC_MoveParent,
/*18465*/             OPC_RecordChild1, // #2 = $rTrue
/*18466*/             OPC_RecordChild2, // #3 = $rFalse
/*18467*/             OPC_CheckType, MVT::i8,
/*18469*/             OPC_EmitConvertToTarget, 1,
/*18471*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTBIr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18480*/             OPC_EmitConvertToTarget, 1,
/*18482*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQBIr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 6,  // Results = #7 
/*18491*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr8), 0,
                          1/*#VTs*/, MVT::i8, 2/*#Ops*/, 5, 7,  // Results = #8 
/*18500*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                          1/*#VTs*/, MVT::i8, 3/*#Ops*/, 3, 2, 8, 
                      // Src: (select:i8 (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETUGE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 10
                      // Dst: (SELBr8:i8 R8C:i8:$rFalse, R8C:i8:$rTrue, (ORr8:i8 (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm)))
/*18510*/           0, /*End of Scope*/
/*18511*/         0, /*End of Scope*/
/*18512*/       /*Scope*/ 62|128,1/*190*/, /*->18704*/
/*18514*/         OPC_MoveChild, 2,
/*18516*/         OPC_Scope, 29, /*->18547*/ // 5 children in Scope
/*18518*/           OPC_CheckCondCode, ISD::SETNE,
/*18520*/           OPC_MoveParent,
/*18521*/           OPC_CheckType, MVT::i8,
/*18523*/           OPC_MoveParent,
/*18524*/           OPC_RecordChild1, // #2 = $rTrue
/*18525*/           OPC_RecordChild2, // #3 = $rFalse
/*18526*/           OPC_CheckType, MVT::i8,
/*18528*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18537*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETNE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 6
                    // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*18547*/         /*Scope*/ 29, /*->18577*/
/*18548*/           OPC_CheckCondCode, ISD::SETLE,
/*18550*/           OPC_MoveParent,
/*18551*/           OPC_CheckType, MVT::i8,
/*18553*/           OPC_MoveParent,
/*18554*/           OPC_RecordChild1, // #2 = $rTrue
/*18555*/           OPC_RecordChild2, // #3 = $rFalse
/*18556*/           OPC_CheckType, MVT::i8,
/*18558*/           OPC_EmitNode, TARGET_OPCODE(SPU::CGTBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18567*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETLE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 6
                    // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*18577*/         /*Scope*/ 29, /*->18607*/
/*18578*/           OPC_CheckCondCode, ISD::SETULE,
/*18580*/           OPC_MoveParent,
/*18581*/           OPC_CheckType, MVT::i8,
/*18583*/           OPC_MoveParent,
/*18584*/           OPC_RecordChild1, // #2 = $rTrue
/*18585*/           OPC_RecordChild2, // #3 = $rFalse
/*18586*/           OPC_CheckType, MVT::i8,
/*18588*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18597*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETULE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 6
                    // Dst: (SELBr8:i8 R8C:i8:$rTrue, R8C:i8:$rFalse, (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*18607*/         /*Scope*/ 47, /*->18655*/
/*18608*/           OPC_CheckCondCode, ISD::SETGE,
/*18610*/           OPC_MoveParent,
/*18611*/           OPC_CheckType, MVT::i8,
/*18613*/           OPC_MoveParent,
/*18614*/           OPC_RecordChild1, // #2 = $rTrue
/*18615*/           OPC_RecordChild2, // #3 = $rFalse
/*18616*/           OPC_CheckType, MVT::i8,
/*18618*/           OPC_EmitNode, TARGET_OPCODE(SPU::CGTBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18627*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #5 
/*18636*/           OPC_EmitNode, TARGET_OPCODE(SPU::ORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*18645*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETGE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 6
                    // Dst: (SELBr8:i8 R8C:i8:$rFalse, R8C:i8:$rTrue, (ORr8:i8 (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB)))
/*18655*/         /*Scope*/ 47, /*->18703*/
/*18656*/           OPC_CheckCondCode, ISD::SETUGE,
/*18658*/           OPC_MoveParent,
/*18659*/           OPC_CheckType, MVT::i8,
/*18661*/           OPC_MoveParent,
/*18662*/           OPC_RecordChild1, // #2 = $rTrue
/*18663*/           OPC_RecordChild2, // #3 = $rFalse
/*18664*/           OPC_CheckType, MVT::i8,
/*18666*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18675*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQBr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #5 
/*18684*/           OPC_EmitNode, TARGET_OPCODE(SPU::ORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*18693*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                        1/*#VTs*/, MVT::i8, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i8 (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETUGE:Other), R8C:i8:$rTrue, R8C:i8:$rFalse) - Complexity = 6
                    // Dst: (SELBr8:i8 R8C:i8:$rFalse, R8C:i8:$rTrue, (ORr8:i8 (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB)))
/*18703*/         0, /*End of Scope*/
/*18704*/       0, /*End of Scope*/
/*18705*/     /*Scope*/ 36|128,3/*420*/, /*->19127*/
/*18707*/       OPC_CheckChild0Type, MVT::i16,
/*18709*/       OPC_RecordChild1, // #1 = $imm
/*18710*/       OPC_Scope, 93|128,1/*221*/, /*->18934*/ // 2 children in Scope
/*18713*/         OPC_MoveChild, 1,
/*18715*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*18718*/         OPC_Scope, 27|128,1/*155*/, /*->18876*/ // 2 children in Scope
/*18721*/           OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*18723*/           OPC_MoveParent,
/*18724*/           OPC_MoveChild, 2,
/*18726*/           OPC_Scope, 31, /*->18759*/ // 4 children in Scope
/*18728*/             OPC_CheckCondCode, ISD::SETNE,
/*18730*/             OPC_MoveParent,
/*18731*/             OPC_CheckType, MVT::i16,
/*18733*/             OPC_MoveParent,
/*18734*/             OPC_RecordChild1, // #2 = $rTrue
/*18735*/             OPC_RecordChild2, // #3 = $rFalse
/*18736*/             OPC_CheckType, MVT::i16,
/*18738*/             OPC_EmitConvertToTarget, 1,
/*18740*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18749*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i16 (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETNE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 10
                      // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*18759*/           /*Scope*/ 31, /*->18791*/
/*18760*/             OPC_CheckCondCode, ISD::SETLE,
/*18762*/             OPC_MoveParent,
/*18763*/             OPC_CheckType, MVT::i16,
/*18765*/             OPC_MoveParent,
/*18766*/             OPC_RecordChild1, // #2 = $rTrue
/*18767*/             OPC_RecordChild2, // #3 = $rFalse
/*18768*/             OPC_CheckType, MVT::i16,
/*18770*/             OPC_EmitConvertToTarget, 1,
/*18772*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18781*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i16 (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETLE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 10
                      // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*18791*/           /*Scope*/ 31, /*->18823*/
/*18792*/             OPC_CheckCondCode, ISD::SETULE,
/*18794*/             OPC_MoveParent,
/*18795*/             OPC_CheckType, MVT::i16,
/*18797*/             OPC_MoveParent,
/*18798*/             OPC_RecordChild1, // #2 = $rTrue
/*18799*/             OPC_RecordChild2, // #3 = $rFalse
/*18800*/             OPC_CheckType, MVT::i16,
/*18802*/             OPC_EmitConvertToTarget, 1,
/*18804*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18813*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i16 (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETULE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 10
                      // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*18823*/           /*Scope*/ 51, /*->18875*/
/*18824*/             OPC_CheckCondCode, ISD::SETGE,
/*18826*/             OPC_MoveParent,
/*18827*/             OPC_CheckType, MVT::i16,
/*18829*/             OPC_MoveParent,
/*18830*/             OPC_RecordChild1, // #2 = $rTrue
/*18831*/             OPC_RecordChild2, // #3 = $rFalse
/*18832*/             OPC_CheckType, MVT::i16,
/*18834*/             OPC_EmitConvertToTarget, 1,
/*18836*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18845*/             OPC_EmitConvertToTarget, 1,
/*18847*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 6,  // Results = #7 
/*18856*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*18865*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                          1/*#VTs*/, MVT::i16, 3/*#Ops*/, 3, 2, 8, 
                      // Src: (select:i16 (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETGE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 10
                      // Dst: (SELBr16:i16 R16C:i16:$rFalse, R16C:i16:$rTrue, (ORr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm)))
/*18875*/           0, /*End of Scope*/
/*18876*/         /*Scope*/ 56, /*->18933*/
/*18877*/           OPC_CheckPredicate, 3, // Predicate_i16ImmUns10
/*18879*/           OPC_MoveParent,
/*18880*/           OPC_MoveChild, 2,
/*18882*/           OPC_CheckCondCode, ISD::SETUGE,
/*18884*/           OPC_MoveParent,
/*18885*/           OPC_CheckType, MVT::i16,
/*18887*/           OPC_MoveParent,
/*18888*/           OPC_RecordChild1, // #2 = $rTrue
/*18889*/           OPC_RecordChild2, // #3 = $rFalse
/*18890*/           OPC_CheckType, MVT::i16,
/*18892*/           OPC_EmitConvertToTarget, 1,
/*18894*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*18903*/           OPC_EmitConvertToTarget, 1,
/*18905*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 6,  // Results = #7 
/*18914*/           OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*18923*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 3, 2, 8, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmUns10>>:$imm, SETUGE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 10
                    // Dst: (SELBr16:i16 R16C:i16:$rFalse, R16C:i16:$rTrue, (ORr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmUns10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmUns10>>:$imm)))
/*18933*/         0, /*End of Scope*/
/*18934*/       /*Scope*/ 62|128,1/*190*/, /*->19126*/
/*18936*/         OPC_MoveChild, 2,
/*18938*/         OPC_Scope, 29, /*->18969*/ // 5 children in Scope
/*18940*/           OPC_CheckCondCode, ISD::SETNE,
/*18942*/           OPC_MoveParent,
/*18943*/           OPC_CheckType, MVT::i16,
/*18945*/           OPC_MoveParent,
/*18946*/           OPC_RecordChild1, // #2 = $rTrue
/*18947*/           OPC_RecordChild2, // #3 = $rFalse
/*18948*/           OPC_CheckType, MVT::i16,
/*18950*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18959*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETNE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 6
                    // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*18969*/         /*Scope*/ 29, /*->18999*/
/*18970*/           OPC_CheckCondCode, ISD::SETLE,
/*18972*/           OPC_MoveParent,
/*18973*/           OPC_CheckType, MVT::i16,
/*18975*/           OPC_MoveParent,
/*18976*/           OPC_RecordChild1, // #2 = $rTrue
/*18977*/           OPC_RecordChild2, // #3 = $rFalse
/*18978*/           OPC_CheckType, MVT::i16,
/*18980*/           OPC_EmitNode, TARGET_OPCODE(SPU::CGTHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #4 
/*18989*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETLE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 6
                    // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*18999*/         /*Scope*/ 29, /*->19029*/
/*19000*/           OPC_CheckCondCode, ISD::SETULE,
/*19002*/           OPC_MoveParent,
/*19003*/           OPC_CheckType, MVT::i16,
/*19005*/           OPC_MoveParent,
/*19006*/           OPC_RecordChild1, // #2 = $rTrue
/*19007*/           OPC_RecordChild2, // #3 = $rFalse
/*19008*/           OPC_CheckType, MVT::i16,
/*19010*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19019*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETULE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 6
                    // Dst: (SELBr16:i16 R16C:i16:$rTrue, R16C:i16:$rFalse, (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*19029*/         /*Scope*/ 47, /*->19077*/
/*19030*/           OPC_CheckCondCode, ISD::SETGE,
/*19032*/           OPC_MoveParent,
/*19033*/           OPC_CheckType, MVT::i16,
/*19035*/           OPC_MoveParent,
/*19036*/           OPC_RecordChild1, // #2 = $rTrue
/*19037*/           OPC_RecordChild2, // #3 = $rFalse
/*19038*/           OPC_CheckType, MVT::i16,
/*19040*/           OPC_EmitNode, TARGET_OPCODE(SPU::CGTHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19049*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #5 
/*19058*/           OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*19067*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETGE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 6
                    // Dst: (SELBr16:i16 R16C:i16:$rFalse, R16C:i16:$rTrue, (ORr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB)))
/*19077*/         /*Scope*/ 47, /*->19125*/
/*19078*/           OPC_CheckCondCode, ISD::SETUGE,
/*19080*/           OPC_MoveParent,
/*19081*/           OPC_CheckType, MVT::i16,
/*19083*/           OPC_MoveParent,
/*19084*/           OPC_RecordChild1, // #2 = $rTrue
/*19085*/           OPC_RecordChild2, // #3 = $rFalse
/*19086*/           OPC_CheckType, MVT::i16,
/*19088*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19097*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #5 
/*19106*/           OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*19115*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                        1/*#VTs*/, MVT::i16, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i16 (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETUGE:Other), R16C:i16:$rTrue, R16C:i16:$rFalse) - Complexity = 6
                    // Dst: (SELBr16:i16 R16C:i16:$rFalse, R16C:i16:$rTrue, (ORr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB)))
/*19125*/         0, /*End of Scope*/
/*19126*/       0, /*End of Scope*/
/*19127*/     /*Scope*/ 36|128,3/*420*/, /*->19549*/
/*19129*/       OPC_CheckChild0Type, MVT::i32,
/*19131*/       OPC_RecordChild1, // #1 = $imm
/*19132*/       OPC_Scope, 93|128,1/*221*/, /*->19356*/ // 2 children in Scope
/*19135*/         OPC_MoveChild, 1,
/*19137*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*19140*/         OPC_Scope, 27|128,1/*155*/, /*->19298*/ // 2 children in Scope
/*19143*/           OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*19145*/           OPC_MoveParent,
/*19146*/           OPC_MoveChild, 2,
/*19148*/           OPC_Scope, 31, /*->19181*/ // 4 children in Scope
/*19150*/             OPC_CheckCondCode, ISD::SETNE,
/*19152*/             OPC_MoveParent,
/*19153*/             OPC_CheckType, MVT::i32,
/*19155*/             OPC_MoveParent,
/*19156*/             OPC_RecordChild1, // #2 = $rTrue
/*19157*/             OPC_RecordChild2, // #3 = $rFalse
/*19158*/             OPC_CheckType, MVT::i32,
/*19160*/             OPC_EmitConvertToTarget, 1,
/*19162*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*19171*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i32 (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETNE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 10
                      // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*19181*/           /*Scope*/ 31, /*->19213*/
/*19182*/             OPC_CheckCondCode, ISD::SETLE,
/*19184*/             OPC_MoveParent,
/*19185*/             OPC_CheckType, MVT::i32,
/*19187*/             OPC_MoveParent,
/*19188*/             OPC_RecordChild1, // #2 = $rTrue
/*19189*/             OPC_RecordChild2, // #3 = $rFalse
/*19190*/             OPC_CheckType, MVT::i32,
/*19192*/             OPC_EmitConvertToTarget, 1,
/*19194*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*19203*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i32 (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETLE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 10
                      // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*19213*/           /*Scope*/ 31, /*->19245*/
/*19214*/             OPC_CheckCondCode, ISD::SETULE,
/*19216*/             OPC_MoveParent,
/*19217*/             OPC_CheckType, MVT::i32,
/*19219*/             OPC_MoveParent,
/*19220*/             OPC_RecordChild1, // #2 = $rTrue
/*19221*/             OPC_RecordChild2, // #3 = $rFalse
/*19222*/             OPC_CheckType, MVT::i32,
/*19224*/             OPC_EmitConvertToTarget, 1,
/*19226*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*19235*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 5, 
                      // Src: (select:i32 (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETULE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 10
                      // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*19245*/           /*Scope*/ 51, /*->19297*/
/*19246*/             OPC_CheckCondCode, ISD::SETGE,
/*19248*/             OPC_MoveParent,
/*19249*/             OPC_CheckType, MVT::i32,
/*19251*/             OPC_MoveParent,
/*19252*/             OPC_RecordChild1, // #2 = $rTrue
/*19253*/             OPC_RecordChild2, // #3 = $rFalse
/*19254*/             OPC_CheckType, MVT::i32,
/*19256*/             OPC_EmitConvertToTarget, 1,
/*19258*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*19267*/             OPC_EmitConvertToTarget, 1,
/*19269*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7 
/*19278*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*19287*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 8, 
                      // Src: (select:i32 (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETGE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 10
                      // Dst: (SELBr32:i32 R32C:i32:$rFalse, R32C:i32:$rTrue, (ORr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm)))
/*19297*/           0, /*End of Scope*/
/*19298*/         /*Scope*/ 56, /*->19355*/
/*19299*/           OPC_CheckPredicate, 4, // Predicate_i32ImmUns10
/*19301*/           OPC_MoveParent,
/*19302*/           OPC_MoveChild, 2,
/*19304*/           OPC_CheckCondCode, ISD::SETUGE,
/*19306*/           OPC_MoveParent,
/*19307*/           OPC_CheckType, MVT::i32,
/*19309*/           OPC_MoveParent,
/*19310*/           OPC_RecordChild1, // #2 = $rTrue
/*19311*/           OPC_RecordChild2, // #3 = $rFalse
/*19312*/           OPC_CheckType, MVT::i32,
/*19314*/           OPC_EmitConvertToTarget, 1,
/*19316*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTIr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*19325*/           OPC_EmitConvertToTarget, 1,
/*19327*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7 
/*19336*/           OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*19345*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 8, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmUns10>>:$imm, SETUGE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 10
                    // Dst: (SELBr32:i32 R32C:i32:$rFalse, R32C:i32:$rTrue, (ORr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmUns10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmUns10>>:$imm)))
/*19355*/         0, /*End of Scope*/
/*19356*/       /*Scope*/ 62|128,1/*190*/, /*->19548*/
/*19358*/         OPC_MoveChild, 2,
/*19360*/         OPC_Scope, 29, /*->19391*/ // 5 children in Scope
/*19362*/           OPC_CheckCondCode, ISD::SETNE,
/*19364*/           OPC_MoveParent,
/*19365*/           OPC_CheckType, MVT::i32,
/*19367*/           OPC_MoveParent,
/*19368*/           OPC_RecordChild1, // #2 = $rTrue
/*19369*/           OPC_RecordChild2, // #3 = $rFalse
/*19370*/           OPC_CheckType, MVT::i32,
/*19372*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19381*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETNE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 6
                    // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*19391*/         /*Scope*/ 29, /*->19421*/
/*19392*/           OPC_CheckCondCode, ISD::SETLE,
/*19394*/           OPC_MoveParent,
/*19395*/           OPC_CheckType, MVT::i32,
/*19397*/           OPC_MoveParent,
/*19398*/           OPC_RecordChild1, // #2 = $rTrue
/*19399*/           OPC_RecordChild2, // #3 = $rFalse
/*19400*/           OPC_CheckType, MVT::i32,
/*19402*/           OPC_EmitNode, TARGET_OPCODE(SPU::CGTr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19411*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETLE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 6
                    // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*19421*/         /*Scope*/ 29, /*->19451*/
/*19422*/           OPC_CheckCondCode, ISD::SETULE,
/*19424*/           OPC_MoveParent,
/*19425*/           OPC_CheckType, MVT::i32,
/*19427*/           OPC_MoveParent,
/*19428*/           OPC_RecordChild1, // #2 = $rTrue
/*19429*/           OPC_RecordChild2, // #3 = $rFalse
/*19430*/           OPC_CheckType, MVT::i32,
/*19432*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19441*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETULE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 6
                    // Dst: (SELBr32:i32 R32C:i32:$rTrue, R32C:i32:$rFalse, (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*19451*/         /*Scope*/ 47, /*->19499*/
/*19452*/           OPC_CheckCondCode, ISD::SETGE,
/*19454*/           OPC_MoveParent,
/*19455*/           OPC_CheckType, MVT::i32,
/*19457*/           OPC_MoveParent,
/*19458*/           OPC_RecordChild1, // #2 = $rTrue
/*19459*/           OPC_RecordChild2, // #3 = $rFalse
/*19460*/           OPC_CheckType, MVT::i32,
/*19462*/           OPC_EmitNode, TARGET_OPCODE(SPU::CGTr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19471*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #5 
/*19480*/           OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*19489*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETGE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 6
                    // Dst: (SELBr32:i32 R32C:i32:$rFalse, R32C:i32:$rTrue, (ORr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)))
/*19499*/         /*Scope*/ 47, /*->19547*/
/*19500*/           OPC_CheckCondCode, ISD::SETUGE,
/*19502*/           OPC_MoveParent,
/*19503*/           OPC_CheckType, MVT::i32,
/*19505*/           OPC_MoveParent,
/*19506*/           OPC_RecordChild1, // #2 = $rTrue
/*19507*/           OPC_RecordChild2, // #3 = $rFalse
/*19508*/           OPC_CheckType, MVT::i32,
/*19510*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #4 
/*19519*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #5 
/*19528*/           OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*19537*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 6, 
                    // Src: (select:i32 (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETUGE:Other), R32C:i32:$rTrue, R32C:i32:$rFalse) - Complexity = 6
                    // Dst: (SELBr32:i32 R32C:i32:$rFalse, R32C:i32:$rTrue, (ORr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)))
/*19547*/         0, /*End of Scope*/
/*19548*/       0, /*End of Scope*/
/*19549*/     /*Scope*/ 71|128,4/*583*/, /*->20134*/
/*19551*/       OPC_CheckChild0Type, MVT::i64,
/*19553*/       OPC_RecordChild1, // #1 = $rB
/*19554*/       OPC_MoveChild, 2,
/*19556*/       OPC_Scope, 81, /*->19639*/ // 5 children in Scope
/*19558*/         OPC_CheckCondCode, ISD::SETNE,
/*19560*/         OPC_MoveParent,
/*19561*/         OPC_CheckType, MVT::i32,
/*19563*/         OPC_MoveParent,
/*19564*/         OPC_RecordChild1, // #2 = $rTrue
/*19565*/         OPC_RecordChild2, // #3 = $rFalse
/*19566*/         OPC_CheckType, MVT::i64,
/*19568*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #4 
/*19576*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #5 
/*19584*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*19593*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6,  // Results = #7 
/*19601*/         OPC_EmitInteger, MVT::i16, 11, 
/*19604*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7, 8,  // Results = #9 
/*19613*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 9,  // Results = #10 
/*19621*/         OPC_EmitNode, TARGET_OPCODE(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10,  // Results = #11 
/*19629*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 3, 11, 
                  // Src: (select:i64 (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETNE:Other), R64C:i64:$rTrue, R64C:i64:$rFalse) - Complexity = 6
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 (ORi32_v4i32:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))), 11:i16))))
/*19639*/       /*Scope*/ 115, /*->19755*/
/*19640*/         OPC_CheckCondCode, ISD::SETULT,
/*19642*/         OPC_MoveParent,
/*19643*/         OPC_CheckType, MVT::i32,
/*19645*/         OPC_MoveParent,
/*19646*/         OPC_RecordChild1, // #2 = $rTrue
/*19647*/         OPC_RecordChild2, // #3 = $rFalse
/*19648*/         OPC_CheckType, MVT::i64,
/*19650*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #4 
/*19658*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #5 
/*19666*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*19675*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #7 
/*19683*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #8 
/*19691*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7, 8,  // Results = #9 
/*19700*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 9,  // Results = #10 
/*19709*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10,  // Results = #11 
/*19717*/         OPC_EmitInteger, MVT::i16, 11, 
/*19720*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11, 12,  // Results = #13 
/*19729*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 13,  // Results = #14 
/*19737*/         OPC_EmitNode, TARGET_OPCODE(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14,  // Results = #15 
/*19745*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 3, 15, 
                  // Src: (select:i64 (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETULT:Other), R64C:i64:$rTrue, R64C:i64:$rFalse) - Complexity = 6
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 (ORi32_v4i32:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)))), 11:i16))))
/*19755*/       /*Scope*/ 115, /*->19871*/
/*19756*/         OPC_CheckCondCode, ISD::SETLT,
/*19758*/         OPC_MoveParent,
/*19759*/         OPC_CheckType, MVT::i32,
/*19761*/         OPC_MoveParent,
/*19762*/         OPC_RecordChild1, // #2 = $rTrue
/*19763*/         OPC_RecordChild2, // #3 = $rFalse
/*19764*/         OPC_CheckType, MVT::i64,
/*19766*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #4 
/*19774*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #5 
/*19782*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*19791*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #7 
/*19799*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #8 
/*19807*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7, 8,  // Results = #9 
/*19816*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6, 9,  // Results = #10 
/*19825*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10,  // Results = #11 
/*19833*/         OPC_EmitInteger, MVT::i16, 11, 
/*19836*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11, 12,  // Results = #13 
/*19845*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 13,  // Results = #14 
/*19853*/         OPC_EmitNode, TARGET_OPCODE(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14,  // Results = #15 
/*19861*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 3, 15, 
                  // Src: (select:i64 (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETLT:Other), R64C:i64:$rTrue, R64C:i64:$rFalse) - Complexity = 6
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 (ORi32_v4i32:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)))), 11:i16))))
/*19871*/       /*Scope*/ 1|128,1/*129*/, /*->20002*/
/*19873*/         OPC_CheckCondCode, ISD::SETULE,
/*19875*/         OPC_MoveParent,
/*19876*/         OPC_CheckType, MVT::i32,
/*19878*/         OPC_MoveParent,
/*19879*/         OPC_RecordChild1, // #2 = $rTrue
/*19880*/         OPC_RecordChild2, // #3 = $rFalse
/*19881*/         OPC_CheckType, MVT::i64,
/*19883*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #4 
/*19891*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #5 
/*19899*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*19908*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #7 
/*19916*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #8 
/*19924*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7, 8,  // Results = #9 
/*19933*/         OPC_EmitNode, TARGET_OPCODE(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9,  // Results = #10 
/*19941*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #11 
/*19949*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #12 
/*19957*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11, 12,  // Results = #13 
/*19966*/         OPC_EmitNode, TARGET_OPCODE(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 6, 10, 13,  // Results = #14 
/*19976*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 14,  // Results = #15 
/*19984*/         OPC_EmitNode, TARGET_OPCODE(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 15,  // Results = #16 
/*19992*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 3, 16, 
                  // Src: (select:i64 (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETULE:Other), R64C:i64:$rTrue, R64C:i64:$rFalse) - Complexity = 6
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 (ORi32_v4i32:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))))))
/*20002*/       /*Scope*/ 1|128,1/*129*/, /*->20133*/
/*20004*/         OPC_CheckCondCode, ISD::SETLE,
/*20006*/         OPC_MoveParent,
/*20007*/         OPC_CheckType, MVT::i32,
/*20009*/         OPC_MoveParent,
/*20010*/         OPC_RecordChild1, // #2 = $rTrue
/*20011*/         OPC_RecordChild2, // #3 = $rFalse
/*20012*/         OPC_CheckType, MVT::i64,
/*20014*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #4 
/*20022*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #5 
/*20030*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*20039*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #7 
/*20047*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #8 
/*20055*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7, 8,  // Results = #9 
/*20064*/         OPC_EmitNode, TARGET_OPCODE(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9,  // Results = #10 
/*20072*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #11 
/*20080*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #12 
/*20088*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11, 12,  // Results = #13 
/*20097*/         OPC_EmitNode, TARGET_OPCODE(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 6, 10, 13,  // Results = #14 
/*20107*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 14,  // Results = #15 
/*20115*/         OPC_EmitNode, TARGET_OPCODE(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 15,  // Results = #16 
/*20123*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 3, 16, 
                  // Src: (select:i64 (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETLE:Other), R64C:i64:$rTrue, R64C:i64:$rFalse) - Complexity = 6
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 (ORi32_v4i32:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))))))
/*20133*/       0, /*End of Scope*/
/*20134*/     0, /*End of Scope*/
/*20135*/   /*Scope*/ 94|128,1/*222*/, /*->20359*/
/*20137*/     OPC_RecordChild0, // #0 = $rC
/*20138*/     OPC_Scope, 38|128,1/*166*/, /*->20307*/ // 4 children in Scope
/*20141*/       OPC_CheckChild0Type, MVT::i32,
/*20143*/       OPC_RecordChild1, // #1 = $rB
/*20144*/       OPC_RecordChild2, // #2 = $rA
/*20145*/       OPC_SwitchType /*8 cases */, 10,  MVT::i32,// ->20158
/*20148*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32_cond), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                  // Src: (select:i32 R32C:i32:$rC, R32C:i32:$rB, R32C:i32:$rA) - Complexity = 3
                  // Dst: (SELBr32_cond:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
                /*SwitchType*/ 18,  MVT::i64,// ->20178
/*20160*/         OPC_EmitNode, TARGET_OPCODE(SPU::FSMr32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #3 
/*20168*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64_cond), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 2, 1, 3, 
                  // Src: (select:i64 R32C:i32:$rCond, R64C:i64:$rFalse, R64C:i64:$rTrue) - Complexity = 3
                  // Dst: (SELBr64_cond:i64 R64C:i64:$rTrue, R64C:i64:$rFalse, (FSMr32:v16i8 R32C:i32:$rCond))
                /*SwitchType*/ 10,  MVT::f32,// ->20190
/*20180*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBf32_cond), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                  // Src: (select:f32 R32C:i32:$rC, R32FP:f32:$rB, R32FP:f32:$rA) - Complexity = 3
                  // Dst: (SELBf32_cond:f32 R32FP:f32:$rA, R32FP:f32:$rB, R32C:i32:$rC)
                /*SwitchType*/ 10,  MVT::f64,// ->20202
/*20192*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBf64_cond), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 1, 0, 
                  // Src: (select:f64 R32C:i32:$rC, R64FP:f64:$rB, R64FP:f64:$rA) - Complexity = 3
                  // Dst: (SELBf64_cond:f64 R64FP:f64:$rA, R64FP:f64:$rB, R32C:i32:$rC)
                /*SwitchType*/ 24,  MVT::v16i8,// ->20228
/*20204*/         OPC_Scope, 10, /*->20216*/ // 2 children in Scope
/*20206*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8_cond), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v16i8 R32C:i32:$rC, VECREG:v16i8:$rB, VECREG:v16i8:$rA) - Complexity = 3
                    // Dst: (SELBv16i8_cond:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, R32C:i32:$rC)
/*20216*/         /*Scope*/ 10, /*->20227*/
/*20217*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8_vcond), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v16i8 R32C:i32:$rC, VECREG:v16i8:$rB, VECREG:v16i8:$rA) - Complexity = 3
                    // Dst: (SELBv16i8_vcond:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, R32C:i32:$rC)
/*20227*/         0, /*End of Scope*/
                /*SwitchType*/ 24,  MVT::v8i16,// ->20254
/*20230*/         OPC_Scope, 10, /*->20242*/ // 2 children in Scope
/*20232*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16_cond), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v8i16 R32C:i32:$rC, VECREG:v8i16:$rB, VECREG:v8i16:$rA) - Complexity = 3
                    // Dst: (SELBv8i16_cond:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, R32C:i32:$rC)
/*20242*/         /*Scope*/ 10, /*->20253*/
/*20243*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16_vcond), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v8i16 R32C:i32:$rC, VECREG:v8i16:$rB, VECREG:v8i16:$rA) - Complexity = 3
                    // Dst: (SELBv8i16_vcond:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, R32C:i32:$rC)
/*20253*/         0, /*End of Scope*/
                /*SwitchType*/ 24,  MVT::v4i32,// ->20280
/*20256*/         OPC_Scope, 10, /*->20268*/ // 2 children in Scope
/*20258*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32_cond), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v4i32 R32C:i32:$rC, VECREG:v4i32:$rB, VECREG:v4i32:$rA) - Complexity = 3
                    // Dst: (SELBv4i32_cond:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, R32C:i32:$rC)
/*20268*/         /*Scope*/ 10, /*->20279*/
/*20269*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32_vcond), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v4i32 R32C:i32:$rC, VECREG:v4i32:$rB, VECREG:v4i32:$rA) - Complexity = 3
                    // Dst: (SELBv4i32_vcond:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, R32C:i32:$rC)
/*20279*/         0, /*End of Scope*/
                /*SwitchType*/ 24,  MVT::v2i64,// ->20306
/*20282*/         OPC_Scope, 10, /*->20294*/ // 2 children in Scope
/*20284*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64_cond), 0,
                        1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v2i64 R32C:i32:$rC, VECREG:v2i64:$rB, VECREG:v2i64:$rA) - Complexity = 3
                    // Dst: (SELBv2i64_cond:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, R32C:i32:$rC)
/*20294*/         /*Scope*/ 10, /*->20305*/
/*20295*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64_vcond), 0,
                        1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (select:v2i64 R32C:i32:$rC, VECREG:v2i64:$rB, VECREG:v2i64:$rA) - Complexity = 3
                    // Dst: (SELBv2i64_vcond:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, R32C:i32:$rC)
/*20305*/         0, /*End of Scope*/
                0, // EndSwitchType
/*20307*/     /*Scope*/ 16, /*->20324*/
/*20308*/       OPC_CheckChild0Type, MVT::i16,
/*20310*/       OPC_RecordChild1, // #1 = $rB
/*20311*/       OPC_RecordChild2, // #2 = $rA
/*20312*/       OPC_CheckType, MVT::i16,
/*20314*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16_cond), 0,
                    1/*#VTs*/, MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i16 R16C:i16:$rC, R16C:i16:$rB, R16C:i16:$rA) - Complexity = 3
                // Dst: (SELBr16_cond:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
/*20324*/     /*Scope*/ 16, /*->20341*/
/*20325*/       OPC_CheckChild0Type, MVT::i8,
/*20327*/       OPC_RecordChild1, // #1 = $rB
/*20328*/       OPC_RecordChild2, // #2 = $rA
/*20329*/       OPC_CheckType, MVT::i8,
/*20331*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8_cond), 0,
                    1/*#VTs*/, MVT::i8, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i8 R8C:i8:$rC, R8C:i8:$rB, R8C:i8:$rA) - Complexity = 3
                // Dst: (SELBr8_cond:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
/*20341*/     /*Scope*/ 16, /*->20358*/
/*20342*/       OPC_CheckChild0Type, MVT::v4i32,
/*20344*/       OPC_RecordChild1, // #1 = $rB
/*20345*/       OPC_RecordChild2, // #2 = $rA
/*20346*/       OPC_CheckType, MVT::v4f32,
/*20348*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4f32_cond), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:v4f32 VECREG:v4i32:$rC, VECREG:v4f32:$rB, VECREG:v4f32:$rA) - Complexity = 3
                // Dst: (SELBv4f32_cond:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4i32:$rC)
/*20358*/     0, /*End of Scope*/
/*20359*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 109|128,3/*493*/,  TARGET_OPCODE(ISD::MUL),// ->20857
/*20364*/   OPC_Scope, 29, /*->20395*/ // 2 children in Scope
/*20366*/     OPC_MoveChild, 0,
/*20368*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*20371*/     OPC_RecordChild0, // #0 = $rA
/*20372*/     OPC_CheckChild0Type, MVT::i16,
/*20374*/     OPC_MoveParent,
/*20375*/     OPC_MoveChild, 1,
/*20377*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::ZERO_EXTEND),
/*20380*/     OPC_RecordChild0, // #1 = $rB
/*20381*/     OPC_CheckChild0Type, MVT::i16,
/*20383*/     OPC_MoveParent,
/*20384*/     OPC_CheckType, MVT::i32,
/*20386*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYUr16), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (mul:i32 (zext:i32 R16C:i16:$rA), (zext:i32 R16C:i16:$rB)) - Complexity = 9
              // Dst: (MPYUr16:i32 R16C:i16:$rA, R16C:i16:$rB)
/*20395*/   /*Scope*/ 75|128,3/*459*/, /*->20856*/
/*20397*/     OPC_RecordChild0, // #0 = $rA
/*20398*/     OPC_Scope, 44, /*->20444*/ // 3 children in Scope
/*20400*/       OPC_RecordChild1, // #1 = $val
/*20401*/       OPC_MoveChild, 1,
/*20403*/       OPC_SwitchOpcode /*2 cases */, 16,  TARGET_OPCODE(ISD::Constant),// ->20423
/*20407*/         OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*20409*/         OPC_MoveParent,
/*20410*/         OPC_CheckType, MVT::i16,
/*20412*/         OPC_EmitConvertToTarget, 1,
/*20414*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (mul:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 7
                  // Dst: (MPYIr16:i16 R16C:i16:$rA, (imm:i16):$val)
                /*SwitchOpcode*/ 17,  TARGET_OPCODE(ISD::BUILD_VECTOR),// ->20443
/*20426*/         OPC_CheckPredicate, 9, // Predicate_v8i16SExt10Imm
/*20428*/         OPC_MoveParent,
/*20429*/         OPC_CheckType, MVT::v8i16,
/*20431*/         OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*20434*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYIvec), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (mul:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val) - Complexity = 7
                  // Dst: (MPYIvec:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
                0, // EndSwitchOpcode
/*20444*/     /*Scope*/ 23, /*->20468*/
/*20445*/       OPC_MoveChild, 0,
/*20447*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*20450*/       OPC_CheckPredicate, 9, // Predicate_v8i16SExt10Imm
/*20452*/       OPC_MoveParent,
/*20453*/       OPC_RecordChild1, // #1 = $rA
/*20454*/       OPC_CheckType, MVT::v8i16,
/*20456*/       OPC_EmitNodeXForm, 3, 0, // v8i16SExt10Imm_xform
/*20459*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYIvec), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                // Src: (mul:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                // Dst: (MPYIvec:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*20468*/     /*Scope*/ 1|128,3/*385*/, /*->20855*/
/*20470*/       OPC_RecordChild1, // #1 = $rB
/*20471*/       OPC_SwitchType /*5 cases */, 9,  MVT::i16,// ->20483
/*20474*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::MPYr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                  // Dst: (MPYr16:i16 R16C:i16:$rA, R16C:i16:$rB)
                /*SwitchType*/ 45,  MVT::i32,// ->20530
/*20485*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYHr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*20494*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYHr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3 
/*20503*/         OPC_EmitNode, TARGET_OPCODE(SPU::Ar32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*20512*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYUr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #5 
/*20521*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::Ar32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (mul:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (Ar32:i32 (Ar32:i32 (MPYHr32:i32 R32C:i32:$rA, R32C:i32:$rB), (MPYHr32:i32 R32C:i32:$rB, R32C:i32:$rA)), (MPYUr32:i32 R32C:i32:$rA, R32C:i32:$rB))
                /*SwitchType*/ 53,  MVT::v8i16,// ->20585
/*20532*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*20541*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*20550*/         OPC_EmitInteger, MVT::i32, 16, 
/*20553*/         OPC_EmitNode, TARGET_OPCODE(SPU::SHLIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 4,  // Results = #5 
/*20562*/         OPC_EmitInteger, MVT::i16, 76|128,25|128,3/*52428*/, 
/*20567*/         OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6,  // Results = #7 
/*20575*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 2, 5, 7, 
                  // Src: (mul:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                  // Dst: (SELBv8i16:v8i16 (MPYv8i16:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB), (SHLIv4i32:v16i8 (MPYHHv8i16:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB), 16:i32), (FSMBIv8i16:v16i8 52428:i16))
                /*SwitchType*/ 45,  MVT::v4i32,// ->20632
/*20587*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*20596*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0,  // Results = #3 
/*20605*/         OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*20614*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1,  // Results = #5 
/*20623*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::Av4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 4, 5, 
                  // Src: (mul:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 3
                  // Dst: (Av4i32:v4i32 (Av4i32:v4i32 (MPYHv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB), (MPYHv4i32:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA)), (MPYUv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB))
                /*SwitchType*/ 91|128,1/*219*/,  MVT::v16i8,// ->20854
/*20635*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*20644*/         OPC_EmitInteger, MVT::i32, 8, 
/*20647*/         OPC_EmitNode, TARGET_OPCODE(SPU::ROTMAHIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*20656*/         OPC_EmitInteger, MVT::i32, 8, 
/*20659*/         OPC_EmitNode, TARGET_OPCODE(SPU::ROTMAHIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 5,  // Results = #6 
/*20668*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 6,  // Results = #7 
/*20677*/         OPC_EmitInteger, MVT::i16, 8, 
/*20680*/         OPC_EmitNode, TARGET_OPCODE(SPU::SHLHIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7, 8,  // Results = #9 
/*20689*/         OPC_EmitInteger, MVT::i16, 34|128,68/*8738*/, 
/*20693*/         OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10,  // Results = #11 
/*20701*/         OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 2, 9, 11,  // Results = #12 
/*20711*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*20716*/         OPC_EmitNode, TARGET_OPCODE(SPU::ILAv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 13,  // Results = #14 
/*20724*/         OPC_EmitNode, TARGET_OPCODE(SPU::ANDv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 12, 14,  // Results = #15 
/*20733*/         OPC_EmitInteger, MVT::i32, 16, 
/*20736*/         OPC_EmitNode, TARGET_OPCODE(SPU::ROTMAIv4i32_i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 16,  // Results = #17 
/*20745*/         OPC_EmitInteger, MVT::i32, 16, 
/*20748*/         OPC_EmitNode, TARGET_OPCODE(SPU::ROTMAIv4i32_i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 18,  // Results = #19 
/*20757*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 17, 19,  // Results = #20 
/*20766*/         OPC_EmitInteger, MVT::i32, 8, 
/*20769*/         OPC_EmitNode, TARGET_OPCODE(SPU::ROTMAIv4i32_i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 21,  // Results = #22 
/*20778*/         OPC_EmitInteger, MVT::i32, 8, 
/*20781*/         OPC_EmitNode, TARGET_OPCODE(SPU::ROTMAIv4i32_i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 23,  // Results = #24 
/*20790*/         OPC_EmitNode, TARGET_OPCODE(SPU::MPYv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 22, 24,  // Results = #25 
/*20799*/         OPC_EmitInteger, MVT::i16, 8, 
/*20802*/         OPC_EmitNode, TARGET_OPCODE(SPU::SHLHIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 25, 26,  // Results = #27 
/*20811*/         OPC_EmitInteger, MVT::i16, 34|128,68/*8738*/, 
/*20815*/         OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28,  // Results = #29 
/*20823*/         OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 20, 27, 29,  // Results = #30 
/*20833*/         OPC_EmitInteger, MVT::i32, 16, 
/*20836*/         OPC_EmitNode, TARGET_OPCODE(SPU::SHLIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 30, 31,  // Results = #32 
/*20845*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15, 32, 
                  // Src: (mul:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 3
                  // Dst: (ORv4i32:v16i8 (ANDv4i32:v16i8 (SELBv4i32:v16i8 (MPYv8i16:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB), (SHLHIv8i16:v16i8 (MPYv8i16:v16i8 (ROTMAHIv8i16:v16i8 VECREG:v16i8:$rA, 8:i32), (ROTMAHIv8i16:v16i8 VECREG:v16i8:$rB, 8:i32)), 8:i16), (FSMBIv8i16:v16i8 8738:i16)), (ILAv4i32:v16i8 65535:i32)), (SHLIv4i32:v16i8 (SELBv4i32:v16i8 (MPYv8i16:v16i8 (ROTMAIv4i32_i32:v16i8 VECREG:v16i8:$rA, 16:i32), (ROTMAIv4i32_i32:v16i8 VECREG:v16i8:$rB, 16:i32)), (SHLHIv8i16:v16i8 (MPYv8i16:v16i8 (ROTMAIv4i32_i32:v16i8 VECREG:v16i8:$rA, 8:i32), (ROTMAIv4i32_i32:v16i8 VECREG:v16i8:$rB, 8:i32)), 8:i16), (FSMBIv8i16:v16i8 8738:i16)), 16:i32))
                0, // EndSwitchType
/*20855*/     0, /*End of Scope*/
/*20856*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 84|128,29/*3796*/,  TARGET_OPCODE(ISD::SETCC),// ->24657
/*20861*/   OPC_Scope, 65, /*->20928*/ // 4 children in Scope
/*20863*/     OPC_MoveChild, 0,
/*20865*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FABS),
/*20868*/     OPC_RecordChild0, // #0 = $rA
/*20869*/     OPC_CheckType, MVT::f32,
/*20871*/     OPC_MoveParent,
/*20872*/     OPC_MoveChild, 1,
/*20874*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FABS),
/*20877*/     OPC_RecordChild0, // #1 = $rB
/*20878*/     OPC_MoveParent,
/*20879*/     OPC_MoveChild, 2,
/*20881*/     OPC_Scope, 14, /*->20897*/ // 3 children in Scope
/*20883*/       OPC_CheckCondCode, ISD::SETUEQ,
/*20885*/       OPC_MoveParent,
/*20886*/       OPC_CheckType, MVT::i32,
/*20888*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FCMEQf32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (setcc:i32 (fabs:f32 R32FP:f32:$rA), (fabs:f32 R32FP:f32:$rB), SETUEQ:Other) - Complexity = 9
                // Dst: (FCMEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*20897*/     /*Scope*/ 14, /*->20912*/
/*20898*/       OPC_CheckCondCode, ISD::SETOEQ,
/*20900*/       OPC_MoveParent,
/*20901*/       OPC_CheckType, MVT::i32,
/*20903*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FCMEQf32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (setcc:i32 (fabs:f32 R32FP:f32:$rA), (fabs:f32 R32FP:f32:$rB), SETOEQ:Other) - Complexity = 9
                // Dst: (FCMEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*20912*/     /*Scope*/ 14, /*->20927*/
/*20913*/       OPC_CheckCondCode, ISD::SETUGT,
/*20915*/       OPC_MoveParent,
/*20916*/       OPC_CheckType, MVT::i32,
/*20918*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FCMGTf32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (setcc:i32 (fabs:f32 R32FP:f32:$rA), (fabs:f32 R32FP:f32:$rB), SETUGT:Other) - Complexity = 9
                // Dst: (FCMGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*20927*/     0, /*End of Scope*/
/*20928*/   /*Scope*/ 77|128,7/*973*/, /*->21903*/
/*20930*/     OPC_RecordChild0, // #0 = $rA
/*20931*/     OPC_Scope, 76|128,2/*332*/, /*->21266*/ // 3 children in Scope
/*20934*/       OPC_CheckChild0Type, MVT::i8,
/*20936*/       OPC_RecordChild1, // #1 = $val
/*20937*/       OPC_MoveChild, 1,
/*20939*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*20942*/       OPC_Scope, 96, /*->21040*/ // 3 children in Scope
/*20944*/         OPC_CheckPredicate, 13, // Predicate_immSExt8
/*20946*/         OPC_MoveParent,
/*20947*/         OPC_MoveChild, 2,
/*20949*/         OPC_Scope, 16, /*->20967*/ // 4 children in Scope
/*20951*/           OPC_CheckCondCode, ISD::SETEQ,
/*20953*/           OPC_MoveParent,
/*20954*/           OPC_CheckType, MVT::i8,
/*20956*/           OPC_EmitConvertToTarget, 1,
/*20958*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$val, SETEQ:Other) - Complexity = 7
                    // Dst: (CEQBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*20967*/         /*Scope*/ 16, /*->20984*/
/*20968*/           OPC_CheckCondCode, ISD::SETGT,
/*20970*/           OPC_MoveParent,
/*20971*/           OPC_CheckType, MVT::i8,
/*20973*/           OPC_EmitConvertToTarget, 1,
/*20975*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$val, SETGT:Other) - Complexity = 7
                    // Dst: (CGTBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*20984*/         /*Scope*/ 16, /*->21001*/
/*20985*/           OPC_CheckCondCode, ISD::SETUGT,
/*20987*/           OPC_MoveParent,
/*20988*/           OPC_CheckType, MVT::i8,
/*20990*/           OPC_EmitConvertToTarget, 1,
/*20992*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$val, SETUGT:Other) - Complexity = 7
                    // Dst: (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8):$val)
/*21001*/         /*Scope*/ 37, /*->21039*/
/*21002*/           OPC_CheckCondCode, ISD::SETNE,
/*21004*/           OPC_MoveParent,
/*21005*/           OPC_CheckType, MVT::i8,
/*21007*/           OPC_EmitConvertToTarget, 1,
/*21009*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21018*/           OPC_EmitInteger, MVT::i8, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21030*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 4, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETNE:Other) - Complexity = 7
                    // Dst: (XORBIr8:i8 (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), -1:i8)
/*21039*/         0, /*End of Scope*/
/*21040*/       /*Scope*/ 67, /*->21108*/
/*21041*/         OPC_CheckPredicate, 2, // Predicate_immU8
/*21043*/         OPC_MoveParent,
/*21044*/         OPC_MoveChild, 2,
/*21046*/         OPC_Scope, 29, /*->21077*/ // 2 children in Scope
/*21048*/           OPC_CheckCondCode, ISD::SETLE,
/*21050*/           OPC_MoveParent,
/*21051*/           OPC_CheckType, MVT::i8,
/*21053*/           OPC_EmitConvertToTarget, 1,
/*21055*/           OPC_EmitNode, TARGET_OPCODE(SPU::CGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21064*/           OPC_EmitInteger, MVT::i8, 127|128,1/*255*/, 
/*21068*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 4, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm, SETLE:Other) - Complexity = 7
                    // Dst: (XORBIr8:i8 (CGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm), 255:i8)
/*21077*/         /*Scope*/ 29, /*->21107*/
/*21078*/           OPC_CheckCondCode, ISD::SETULE,
/*21080*/           OPC_MoveParent,
/*21081*/           OPC_CheckType, MVT::i8,
/*21083*/           OPC_EmitConvertToTarget, 1,
/*21085*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21094*/           OPC_EmitInteger, MVT::i8, 127|128,1/*255*/, 
/*21098*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 4, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm, SETULE:Other) - Complexity = 7
                    // Dst: (XORBIr8:i8 (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$imm), 255:i8)
/*21107*/         0, /*End of Scope*/
/*21108*/       /*Scope*/ 27|128,1/*155*/, /*->21265*/
/*21110*/         OPC_CheckPredicate, 13, // Predicate_immSExt8
/*21112*/         OPC_MoveParent,
/*21113*/         OPC_MoveChild, 2,
/*21115*/         OPC_Scope, 36, /*->21153*/ // 4 children in Scope
/*21117*/           OPC_CheckCondCode, ISD::SETGE,
/*21119*/           OPC_MoveParent,
/*21120*/           OPC_CheckType, MVT::i8,
/*21122*/           OPC_EmitConvertToTarget, 1,
/*21124*/           OPC_EmitNode, TARGET_OPCODE(SPU::CGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21133*/           OPC_EmitConvertToTarget, 1,
/*21135*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21144*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 5, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETGE:Other) - Complexity = 7
                    // Dst: (ORr8:i8 (CGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*21153*/         /*Scope*/ 36, /*->21190*/
/*21154*/           OPC_CheckCondCode, ISD::SETLT,
/*21156*/           OPC_MoveParent,
/*21157*/           OPC_CheckType, MVT::i8,
/*21159*/           OPC_EmitConvertToTarget, 1,
/*21161*/           OPC_EmitNode, TARGET_OPCODE(SPU::CGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21170*/           OPC_EmitConvertToTarget, 1,
/*21172*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21181*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 5, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETLT:Other) - Complexity = 7
                    // Dst: (NORr8:i8 (CGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*21190*/         /*Scope*/ 36, /*->21227*/
/*21191*/           OPC_CheckCondCode, ISD::SETUGE,
/*21193*/           OPC_MoveParent,
/*21194*/           OPC_CheckType, MVT::i8,
/*21196*/           OPC_EmitConvertToTarget, 1,
/*21198*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21207*/           OPC_EmitConvertToTarget, 1,
/*21209*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21218*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 5, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETUGE:Other) - Complexity = 7
                    // Dst: (ORr8:i8 (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*21227*/         /*Scope*/ 36, /*->21264*/
/*21228*/           OPC_CheckCondCode, ISD::SETULT,
/*21230*/           OPC_MoveParent,
/*21231*/           OPC_CheckType, MVT::i8,
/*21233*/           OPC_EmitConvertToTarget, 1,
/*21235*/           OPC_EmitNode, TARGET_OPCODE(SPU::CLGTBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21244*/           OPC_EmitConvertToTarget, 1,
/*21246*/           OPC_EmitNode, TARGET_OPCODE(SPU::CEQBIr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21255*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr8), 0,
                        1/*#VTs*/, MVT::i8, 2/*#Ops*/, 3, 5, 
                    // Src: (setcc:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm, SETULT:Other) - Complexity = 7
                    // Dst: (NORr8:i8 (CLGTBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm), (CEQBIr8:i8 R8C:i8:$rA, (imm:i8)<<P:Predicate_immSExt8>>:$imm))
/*21264*/         0, /*End of Scope*/
/*21265*/       0, /*End of Scope*/
/*21266*/     /*Scope*/ 58|128,2/*314*/, /*->21582*/
/*21268*/       OPC_CheckChild0Type, MVT::i16,
/*21270*/       OPC_RecordChild1, // #1 = $val
/*21271*/       OPC_MoveChild, 1,
/*21273*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*21276*/       OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*21278*/       OPC_MoveParent,
/*21279*/       OPC_MoveChild, 2,
/*21281*/       OPC_Scope, 16, /*->21299*/ // 10 children in Scope
/*21283*/         OPC_CheckCondCode, ISD::SETEQ,
/*21285*/         OPC_MoveParent,
/*21286*/         OPC_CheckType, MVT::i16,
/*21288*/         OPC_EmitConvertToTarget, 1,
/*21290*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETEQ:Other) - Complexity = 7
                  // Dst: (CEQHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*21299*/       /*Scope*/ 16, /*->21316*/
/*21300*/         OPC_CheckCondCode, ISD::SETGT,
/*21302*/         OPC_MoveParent,
/*21303*/         OPC_CheckType, MVT::i16,
/*21305*/         OPC_EmitConvertToTarget, 1,
/*21307*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETGT:Other) - Complexity = 7
                  // Dst: (CGTHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*21316*/       /*Scope*/ 16, /*->21333*/
/*21317*/         OPC_CheckCondCode, ISD::SETUGT,
/*21319*/         OPC_MoveParent,
/*21320*/         OPC_CheckType, MVT::i16,
/*21322*/         OPC_EmitConvertToTarget, 1,
/*21324*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETUGT:Other) - Complexity = 7
                  // Dst: (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*21333*/       /*Scope*/ 37, /*->21371*/
/*21334*/         OPC_CheckCondCode, ISD::SETNE,
/*21336*/         OPC_MoveParent,
/*21337*/         OPC_CheckType, MVT::i16,
/*21339*/         OPC_EmitConvertToTarget, 1,
/*21341*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21350*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21362*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETNE:Other) - Complexity = 7
                  // Dst: (XORHIr16:i16 (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), -1:i16)
/*21371*/       /*Scope*/ 30, /*->21402*/
/*21372*/         OPC_CheckCondCode, ISD::SETLE,
/*21374*/         OPC_MoveParent,
/*21375*/         OPC_CheckType, MVT::i16,
/*21377*/         OPC_EmitConvertToTarget, 1,
/*21379*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21388*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,3/*65535*/, 
/*21393*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETLE:Other) - Complexity = 7
                  // Dst: (XORHIr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), 65535:i16)
/*21402*/       /*Scope*/ 30, /*->21433*/
/*21403*/         OPC_CheckCondCode, ISD::SETULE,
/*21405*/         OPC_MoveParent,
/*21406*/         OPC_CheckType, MVT::i16,
/*21408*/         OPC_EmitConvertToTarget, 1,
/*21410*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21419*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,3/*65535*/, 
/*21424*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETULE:Other) - Complexity = 7
                  // Dst: (XORHIr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), 65535:i16)
/*21433*/       /*Scope*/ 36, /*->21470*/
/*21434*/         OPC_CheckCondCode, ISD::SETGE,
/*21436*/         OPC_MoveParent,
/*21437*/         OPC_CheckType, MVT::i16,
/*21439*/         OPC_EmitConvertToTarget, 1,
/*21441*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21450*/         OPC_EmitConvertToTarget, 1,
/*21452*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21461*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETGE:Other) - Complexity = 7
                  // Dst: (ORr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*21470*/       /*Scope*/ 36, /*->21507*/
/*21471*/         OPC_CheckCondCode, ISD::SETLT,
/*21473*/         OPC_MoveParent,
/*21474*/         OPC_CheckType, MVT::i16,
/*21476*/         OPC_EmitConvertToTarget, 1,
/*21478*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21487*/         OPC_EmitConvertToTarget, 1,
/*21489*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21498*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETLT:Other) - Complexity = 7
                  // Dst: (NORr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*21507*/       /*Scope*/ 36, /*->21544*/
/*21508*/         OPC_CheckCondCode, ISD::SETUGE,
/*21510*/         OPC_MoveParent,
/*21511*/         OPC_CheckType, MVT::i16,
/*21513*/         OPC_EmitConvertToTarget, 1,
/*21515*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21524*/         OPC_EmitConvertToTarget, 1,
/*21526*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21535*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETUGE:Other) - Complexity = 7
                  // Dst: (ORr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*21544*/       /*Scope*/ 36, /*->21581*/
/*21545*/         OPC_CheckCondCode, ISD::SETULT,
/*21547*/         OPC_MoveParent,
/*21548*/         OPC_CheckType, MVT::i16,
/*21550*/         OPC_EmitConvertToTarget, 1,
/*21552*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21561*/         OPC_EmitConvertToTarget, 1,
/*21563*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21572*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm, SETULT:Other) - Complexity = 7
                  // Dst: (NORr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$imm))
/*21581*/       0, /*End of Scope*/
/*21582*/     /*Scope*/ 62|128,2/*318*/, /*->21902*/
/*21584*/       OPC_CheckChild0Type, MVT::i32,
/*21586*/       OPC_RecordChild1, // #1 = $val
/*21587*/       OPC_MoveChild, 1,
/*21589*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*21592*/       OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*21594*/       OPC_MoveParent,
/*21595*/       OPC_MoveChild, 2,
/*21597*/       OPC_Scope, 16, /*->21615*/ // 10 children in Scope
/*21599*/         OPC_CheckCondCode, ISD::SETEQ,
/*21601*/         OPC_MoveParent,
/*21602*/         OPC_CheckType, MVT::i32,
/*21604*/         OPC_EmitConvertToTarget, 1,
/*21606*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETEQ:Other) - Complexity = 7
                  // Dst: (CEQIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*21615*/       /*Scope*/ 16, /*->21632*/
/*21616*/         OPC_CheckCondCode, ISD::SETGT,
/*21618*/         OPC_MoveParent,
/*21619*/         OPC_CheckType, MVT::i32,
/*21621*/         OPC_EmitConvertToTarget, 1,
/*21623*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETGT:Other) - Complexity = 7
                  // Dst: (CGTIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*21632*/       /*Scope*/ 16, /*->21649*/
/*21633*/         OPC_CheckCondCode, ISD::SETUGT,
/*21635*/         OPC_MoveParent,
/*21636*/         OPC_CheckType, MVT::i32,
/*21638*/         OPC_EmitConvertToTarget, 1,
/*21640*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETUGT:Other) - Complexity = 7
                  // Dst: (CLGTIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*21649*/       /*Scope*/ 37, /*->21687*/
/*21650*/         OPC_CheckCondCode, ISD::SETNE,
/*21652*/         OPC_MoveParent,
/*21653*/         OPC_CheckType, MVT::i32,
/*21655*/         OPC_EmitConvertToTarget, 1,
/*21657*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21666*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*21678*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETNE:Other) - Complexity = 7
                  // Dst: (XORIr32:i32 (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), -1:i32)
/*21687*/       /*Scope*/ 32, /*->21720*/
/*21688*/         OPC_CheckCondCode, ISD::SETLE,
/*21690*/         OPC_MoveParent,
/*21691*/         OPC_CheckType, MVT::i32,
/*21693*/         OPC_EmitConvertToTarget, 1,
/*21695*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21704*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21711*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETLE:Other) - Complexity = 7
                  // Dst: (XORIr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), 4294967295:i32)
/*21720*/       /*Scope*/ 32, /*->21753*/
/*21721*/         OPC_CheckCondCode, ISD::SETULE,
/*21723*/         OPC_MoveParent,
/*21724*/         OPC_CheckType, MVT::i32,
/*21726*/         OPC_EmitConvertToTarget, 1,
/*21728*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21737*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21744*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETULE:Other) - Complexity = 7
                  // Dst: (XORIr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), 4294967295:i32)
/*21753*/       /*Scope*/ 36, /*->21790*/
/*21754*/         OPC_CheckCondCode, ISD::SETGE,
/*21756*/         OPC_MoveParent,
/*21757*/         OPC_CheckType, MVT::i32,
/*21759*/         OPC_EmitConvertToTarget, 1,
/*21761*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21770*/         OPC_EmitConvertToTarget, 1,
/*21772*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21781*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETGE:Other) - Complexity = 7
                  // Dst: (ORr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*21790*/       /*Scope*/ 36, /*->21827*/
/*21791*/         OPC_CheckCondCode, ISD::SETLT,
/*21793*/         OPC_MoveParent,
/*21794*/         OPC_CheckType, MVT::i32,
/*21796*/         OPC_EmitConvertToTarget, 1,
/*21798*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21807*/         OPC_EmitConvertToTarget, 1,
/*21809*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21818*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETLT:Other) - Complexity = 7
                  // Dst: (NORr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*21827*/       /*Scope*/ 36, /*->21864*/
/*21828*/         OPC_CheckCondCode, ISD::SETUGE,
/*21830*/         OPC_MoveParent,
/*21831*/         OPC_CheckType, MVT::i32,
/*21833*/         OPC_EmitConvertToTarget, 1,
/*21835*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21844*/         OPC_EmitConvertToTarget, 1,
/*21846*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21855*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETUGE:Other) - Complexity = 7
                  // Dst: (ORr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*21864*/       /*Scope*/ 36, /*->21901*/
/*21865*/         OPC_CheckCondCode, ISD::SETULT,
/*21867*/         OPC_MoveParent,
/*21868*/         OPC_CheckType, MVT::i32,
/*21870*/         OPC_EmitConvertToTarget, 1,
/*21872*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*21881*/         OPC_EmitConvertToTarget, 1,
/*21883*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*21892*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 5, 
                  // Src: (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm, SETULT:Other) - Complexity = 7
                  // Dst: (NORr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$imm))
/*21901*/       0, /*End of Scope*/
/*21902*/     0, /*End of Scope*/
/*21903*/   /*Scope*/ 39, /*->21943*/
/*21904*/     OPC_MoveChild, 0,
/*21906*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BIT_CONVERT),
/*21909*/     OPC_RecordChild0, // #0 = $rA
/*21910*/     OPC_CheckChild0Type, MVT::v4f32,
/*21912*/     OPC_CheckType, MVT::v4i32,
/*21914*/     OPC_MoveParent,
/*21915*/     OPC_RecordChild1, // #1 = $val
/*21916*/     OPC_MoveChild, 1,
/*21918*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*21921*/     OPC_CheckPredicate, 14, // Predicate_v4i32SExt16Imm
/*21923*/     OPC_MoveParent,
/*21924*/     OPC_MoveChild, 2,
/*21926*/     OPC_CheckCondCode, ISD::SETGT,
/*21928*/     OPC_MoveParent,
/*21929*/     OPC_CheckType, MVT::v4i32,
/*21931*/     OPC_EmitNodeXForm, 5, 1, // v4i32SExt16Imm_xform
/*21934*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTIv4f32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (setcc:v4i32 (bitconvert:v4i32 VECREG:v4f32:$rA), (build_vector:v4i32)<<P:Predicate_v4i32SExt16Imm>><<X:v4i32SExt16Imm_xform>>:$val, SETGT:Other) - Complexity = 10
              // Dst: (CGTIv4f32:v4i32 VECREG:v4f32:$rA, (v4i32SExt16Imm_xform:i16 (build_vector:v4i32):$val))
/*21943*/   /*Scope*/ 23|128,21/*2711*/, /*->24656*/
/*21945*/     OPC_RecordChild0, // #0 = $rA
/*21946*/     OPC_Scope, 69, /*->22017*/ // 9 children in Scope
/*21948*/       OPC_CheckChild0Type, MVT::v16i8,
/*21950*/       OPC_RecordChild1, // #1 = $val
/*21951*/       OPC_MoveChild, 1,
/*21953*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*21956*/       OPC_CheckPredicate, 15, // Predicate_v16i8SExt8Imm
/*21958*/       OPC_MoveParent,
/*21959*/       OPC_MoveChild, 2,
/*21961*/       OPC_Scope, 17, /*->21980*/ // 3 children in Scope
/*21963*/         OPC_CheckCondCode, ISD::SETEQ,
/*21965*/         OPC_MoveParent,
/*21966*/         OPC_CheckType, MVT::v16i8,
/*21968*/         OPC_EmitNodeXForm, 6, 1, // v16i8SExt8Imm_xform
/*21971*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8SExt8Imm>><<X:v16i8SExt8Imm_xform>>:$val, SETEQ:Other) - Complexity = 7
                  // Dst: (CEQBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8SExt8Imm_xform:i8 (build_vector:v16i8):$val))
/*21980*/       /*Scope*/ 17, /*->21998*/
/*21981*/         OPC_CheckCondCode, ISD::SETGT,
/*21983*/         OPC_MoveParent,
/*21984*/         OPC_CheckType, MVT::v16i8,
/*21986*/         OPC_EmitNodeXForm, 6, 1, // v16i8SExt8Imm_xform
/*21989*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8SExt8Imm>><<X:v16i8SExt8Imm_xform>>:$val, SETGT:Other) - Complexity = 7
                  // Dst: (CGTBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8SExt8Imm_xform:i8 (build_vector:v16i8):$val))
/*21998*/       /*Scope*/ 17, /*->22016*/
/*21999*/         OPC_CheckCondCode, ISD::SETUGT,
/*22001*/         OPC_MoveParent,
/*22002*/         OPC_CheckType, MVT::v16i8,
/*22004*/         OPC_EmitNodeXForm, 6, 1, // v16i8SExt8Imm_xform
/*22007*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTBIv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                  // Src: (setcc:v16i8 VECREG:v16i8:$rA, (build_vector:v16i8)<<P:Predicate_v16i8SExt8Imm>><<X:v16i8SExt8Imm_xform>>:$val, SETUGT:Other) - Complexity = 7
                  // Dst: (CLGTBIv16i8:v16i8 VECREG:v16i8:$rA, (v16i8SExt8Imm_xform:i8 (build_vector:v16i8):$val))
/*22016*/       0, /*End of Scope*/
/*22017*/     /*Scope*/ 33|128,1/*161*/, /*->22180*/
/*22019*/       OPC_CheckChild0Type, MVT::v8i16,
/*22021*/       OPC_RecordChild1, // #1 = $val
/*22022*/       OPC_Scope, 66, /*->22090*/ // 2 children in Scope
/*22024*/         OPC_MoveChild, 1,
/*22026*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*22029*/         OPC_CheckPredicate, 9, // Predicate_v8i16SExt10Imm
/*22031*/         OPC_MoveParent,
/*22032*/         OPC_MoveChild, 2,
/*22034*/         OPC_Scope, 17, /*->22053*/ // 3 children in Scope
/*22036*/           OPC_CheckCondCode, ISD::SETEQ,
/*22038*/           OPC_MoveParent,
/*22039*/           OPC_CheckType, MVT::v8i16,
/*22041*/           OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*22044*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQHIv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, SETEQ:Other) - Complexity = 7
                    // Dst: (CEQHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*22053*/         /*Scope*/ 17, /*->22071*/
/*22054*/           OPC_CheckCondCode, ISD::SETGT,
/*22056*/           OPC_MoveParent,
/*22057*/           OPC_CheckType, MVT::v8i16,
/*22059*/           OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*22062*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTHIv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, SETGT:Other) - Complexity = 7
                    // Dst: (CGTHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*22071*/         /*Scope*/ 17, /*->22089*/
/*22072*/           OPC_CheckCondCode, ISD::SETUGT,
/*22074*/           OPC_MoveParent,
/*22075*/           OPC_CheckType, MVT::v8i16,
/*22077*/           OPC_EmitNodeXForm, 3, 1, // v8i16SExt10Imm_xform
/*22080*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTHIv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v8i16 VECREG:v8i16:$rA, (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, SETUGT:Other) - Complexity = 7
                    // Dst: (CLGTHIv8i16:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*22089*/         0, /*End of Scope*/
/*22090*/       /*Scope*/ 88, /*->22179*/
/*22091*/         OPC_MoveChild, 2,
/*22093*/         OPC_Scope, 27, /*->22122*/ // 3 children in Scope
/*22095*/           OPC_CheckCondCode, ISD::SETEQ,
/*22097*/           OPC_MoveParent,
/*22098*/           OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->22110
/*22101*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETEQ:Other) - Complexity = 3
                      // Dst: (CEQBv16i8:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    /*SwitchType*/ 9,  MVT::v8i16,// ->22121
/*22112*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETEQ:Other) - Complexity = 3
                      // Dst: (CEQHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    0, // EndSwitchType
/*22122*/         /*Scope*/ 27, /*->22150*/
/*22123*/           OPC_CheckCondCode, ISD::SETGT,
/*22125*/           OPC_MoveParent,
/*22126*/           OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->22138
/*22129*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETGT:Other) - Complexity = 3
                      // Dst: (CGTBv16i8:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    /*SwitchType*/ 9,  MVT::v8i16,// ->22149
/*22140*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETGT:Other) - Complexity = 3
                      // Dst: (CGTHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    0, // EndSwitchType
/*22150*/         /*Scope*/ 27, /*->22178*/
/*22151*/           OPC_CheckCondCode, ISD::SETUGT,
/*22153*/           OPC_MoveParent,
/*22154*/           OPC_SwitchType /*2 cases */, 9,  MVT::v16i8,// ->22166
/*22157*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTBv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETUGT:Other) - Complexity = 3
                      // Dst: (CLGTBv16i8:v16i8 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    /*SwitchType*/ 9,  MVT::v8i16,// ->22177
/*22168*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                      // Src: (setcc:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, SETUGT:Other) - Complexity = 3
                      // Dst: (CLGTHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
                    0, // EndSwitchType
/*22178*/         0, /*End of Scope*/
/*22179*/       0, /*End of Scope*/
/*22180*/     /*Scope*/ 122, /*->22303*/
/*22181*/       OPC_CheckChild0Type, MVT::v4i32,
/*22183*/       OPC_RecordChild1, // #1 = $val
/*22184*/       OPC_Scope, 66, /*->22252*/ // 2 children in Scope
/*22186*/         OPC_MoveChild, 1,
/*22188*/         OPC_CheckOpcode, TARGET_OPCODE(ISD::BUILD_VECTOR),
/*22191*/         OPC_CheckPredicate, 14, // Predicate_v4i32SExt16Imm
/*22193*/         OPC_MoveParent,
/*22194*/         OPC_MoveChild, 2,
/*22196*/         OPC_Scope, 17, /*->22215*/ // 3 children in Scope
/*22198*/           OPC_CheckCondCode, ISD::SETEQ,
/*22200*/           OPC_MoveParent,
/*22201*/           OPC_CheckType, MVT::v4i32,
/*22203*/           OPC_EmitNodeXForm, 5, 1, // v4i32SExt16Imm_xform
/*22206*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt16Imm>><<X:v4i32SExt16Imm_xform>>:$val, SETEQ:Other) - Complexity = 7
                    // Dst: (CEQIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt16Imm_xform:i16 (build_vector:v4i32):$val))
/*22215*/         /*Scope*/ 17, /*->22233*/
/*22216*/           OPC_CheckCondCode, ISD::SETGT,
/*22218*/           OPC_MoveParent,
/*22219*/           OPC_CheckType, MVT::v4i32,
/*22221*/           OPC_EmitNodeXForm, 5, 1, // v4i32SExt16Imm_xform
/*22224*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt16Imm>><<X:v4i32SExt16Imm_xform>>:$val, SETGT:Other) - Complexity = 7
                    // Dst: (CGTIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt16Imm_xform:i16 (build_vector:v4i32):$val))
/*22233*/         /*Scope*/ 17, /*->22251*/
/*22234*/           OPC_CheckCondCode, ISD::SETUGT,
/*22236*/           OPC_MoveParent,
/*22237*/           OPC_CheckType, MVT::v4i32,
/*22239*/           OPC_EmitNodeXForm, 5, 1, // v4i32SExt16Imm_xform
/*22242*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, (build_vector:v4i32)<<P:Predicate_v4i32SExt16Imm>><<X:v4i32SExt16Imm_xform>>:$val, SETUGT:Other) - Complexity = 7
                    // Dst: (CLGTIv4i32:v4i32 VECREG:v4i32:$rA, (v4i32SExt16Imm_xform:i16 (build_vector:v4i32):$val))
/*22251*/         0, /*End of Scope*/
/*22252*/       /*Scope*/ 49, /*->22302*/
/*22253*/         OPC_MoveChild, 2,
/*22255*/         OPC_Scope, 14, /*->22271*/ // 3 children in Scope
/*22257*/           OPC_CheckCondCode, ISD::SETEQ,
/*22259*/           OPC_MoveParent,
/*22260*/           OPC_CheckType, MVT::v4i32,
/*22262*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, SETEQ:Other) - Complexity = 3
                    // Dst: (CEQv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*22271*/         /*Scope*/ 14, /*->22286*/
/*22272*/           OPC_CheckCondCode, ISD::SETGT,
/*22274*/           OPC_MoveParent,
/*22275*/           OPC_CheckType, MVT::v4i32,
/*22277*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, SETGT:Other) - Complexity = 3
                    // Dst: (CGTv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*22286*/         /*Scope*/ 14, /*->22301*/
/*22287*/           OPC_CheckCondCode, ISD::SETUGT,
/*22289*/           OPC_MoveParent,
/*22290*/           OPC_CheckType, MVT::v4i32,
/*22292*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, SETUGT:Other) - Complexity = 3
                    // Dst: (CLGTv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*22301*/         0, /*End of Scope*/
/*22302*/       0, /*End of Scope*/
/*22303*/     /*Scope*/ 20|128,2/*276*/, /*->22581*/
/*22305*/       OPC_CheckChild0Type, MVT::i8,
/*22307*/       OPC_RecordChild1, // #1 = $rB
/*22308*/       OPC_MoveChild, 2,
/*22310*/       OPC_Scope, 14, /*->22326*/ // 10 children in Scope
/*22312*/         OPC_CheckCondCode, ISD::SETEQ,
/*22314*/         OPC_MoveParent,
/*22315*/         OPC_CheckType, MVT::i8,
/*22317*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETEQ:Other) - Complexity = 3
                  // Dst: (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*22326*/       /*Scope*/ 14, /*->22341*/
/*22327*/         OPC_CheckCondCode, ISD::SETGT,
/*22329*/         OPC_MoveParent,
/*22330*/         OPC_CheckType, MVT::i8,
/*22332*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETGT:Other) - Complexity = 3
                  // Dst: (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*22341*/       /*Scope*/ 14, /*->22356*/
/*22342*/         OPC_CheckCondCode, ISD::SETUGT,
/*22344*/         OPC_MoveParent,
/*22345*/         OPC_CheckType, MVT::i8,
/*22347*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETUGT:Other) - Complexity = 3
                  // Dst: (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB)
/*22356*/       /*Scope*/ 35, /*->22392*/
/*22357*/         OPC_CheckCondCode, ISD::SETNE,
/*22359*/         OPC_MoveParent,
/*22360*/         OPC_CheckType, MVT::i8,
/*22362*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22371*/         OPC_EmitInteger, MVT::i8, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22383*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORBIr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETNE:Other) - Complexity = 3
                  // Dst: (XORBIr8:i8 (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB), -1:i8)
/*22392*/       /*Scope*/ 27, /*->22420*/
/*22393*/         OPC_CheckCondCode, ISD::SETLE,
/*22395*/         OPC_MoveParent,
/*22396*/         OPC_CheckType, MVT::i8,
/*22398*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22407*/         OPC_EmitInteger, MVT::i8, 127|128,1/*255*/, 
/*22411*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORBIr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETLE:Other) - Complexity = 3
                  // Dst: (XORBIr8:i8 (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), 255:i8)
/*22420*/       /*Scope*/ 27, /*->22448*/
/*22421*/         OPC_CheckCondCode, ISD::SETULE,
/*22423*/         OPC_MoveParent,
/*22424*/         OPC_CheckType, MVT::i8,
/*22426*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22435*/         OPC_EmitInteger, MVT::i8, 127|128,1/*255*/, 
/*22439*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORBIr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETULE:Other) - Complexity = 3
                  // Dst: (XORBIr8:i8 (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), 255:i8)
/*22448*/       /*Scope*/ 32, /*->22481*/
/*22449*/         OPC_CheckCondCode, ISD::SETGE,
/*22451*/         OPC_MoveParent,
/*22452*/         OPC_CheckType, MVT::i8,
/*22454*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22463*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22472*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETGE:Other) - Complexity = 3
                  // Dst: (ORr8:i8 (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*22481*/       /*Scope*/ 32, /*->22514*/
/*22482*/         OPC_CheckCondCode, ISD::SETLT,
/*22484*/         OPC_MoveParent,
/*22485*/         OPC_CheckType, MVT::i8,
/*22487*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22496*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22505*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETLT:Other) - Complexity = 3
                  // Dst: (NORr8:i8 (CGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*22514*/       /*Scope*/ 32, /*->22547*/
/*22515*/         OPC_CheckCondCode, ISD::SETUGE,
/*22517*/         OPC_MoveParent,
/*22518*/         OPC_CheckType, MVT::i8,
/*22520*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22529*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22538*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (ORr8:i8 (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*22547*/       /*Scope*/ 32, /*->22580*/
/*22548*/         OPC_CheckCondCode, ISD::SETULT,
/*22550*/         OPC_MoveParent,
/*22551*/         OPC_CheckType, MVT::i8,
/*22553*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22562*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQBr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22571*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr8), 0,
                      1/*#VTs*/, MVT::i8, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i8 R8C:i8:$rA, R8C:i8:$rB, SETULT:Other) - Complexity = 3
                  // Dst: (NORr8:i8 (CLGTBr8:i8 R8C:i8:$rA, R8C:i8:$rB), (CEQBr8:i8 R8C:i8:$rA, R8C:i8:$rB))
/*22580*/       0, /*End of Scope*/
/*22581*/     /*Scope*/ 22|128,2/*278*/, /*->22861*/
/*22583*/       OPC_CheckChild0Type, MVT::i16,
/*22585*/       OPC_RecordChild1, // #1 = $rB
/*22586*/       OPC_MoveChild, 2,
/*22588*/       OPC_Scope, 14, /*->22604*/ // 10 children in Scope
/*22590*/         OPC_CheckCondCode, ISD::SETEQ,
/*22592*/         OPC_MoveParent,
/*22593*/         OPC_CheckType, MVT::i16,
/*22595*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETEQ:Other) - Complexity = 3
                  // Dst: (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*22604*/       /*Scope*/ 14, /*->22619*/
/*22605*/         OPC_CheckCondCode, ISD::SETGT,
/*22607*/         OPC_MoveParent,
/*22608*/         OPC_CheckType, MVT::i16,
/*22610*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETGT:Other) - Complexity = 3
                  // Dst: (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*22619*/       /*Scope*/ 14, /*->22634*/
/*22620*/         OPC_CheckCondCode, ISD::SETUGT,
/*22622*/         OPC_MoveParent,
/*22623*/         OPC_CheckType, MVT::i16,
/*22625*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETUGT:Other) - Complexity = 3
                  // Dst: (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*22634*/       /*Scope*/ 35, /*->22670*/
/*22635*/         OPC_CheckCondCode, ISD::SETNE,
/*22637*/         OPC_MoveParent,
/*22638*/         OPC_CheckType, MVT::i16,
/*22640*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22649*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22661*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETNE:Other) - Complexity = 3
                  // Dst: (XORHIr16:i16 (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB), -1:i16)
/*22670*/       /*Scope*/ 28, /*->22699*/
/*22671*/         OPC_CheckCondCode, ISD::SETLE,
/*22673*/         OPC_MoveParent,
/*22674*/         OPC_CheckType, MVT::i16,
/*22676*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22685*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,3/*65535*/, 
/*22690*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETLE:Other) - Complexity = 3
                  // Dst: (XORHIr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), 65535:i16)
/*22699*/       /*Scope*/ 28, /*->22728*/
/*22700*/         OPC_CheckCondCode, ISD::SETULE,
/*22702*/         OPC_MoveParent,
/*22703*/         OPC_CheckType, MVT::i16,
/*22705*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22714*/         OPC_EmitInteger, MVT::i16, 127|128,127|128,3/*65535*/, 
/*22719*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETULE:Other) - Complexity = 3
                  // Dst: (XORHIr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), 65535:i16)
/*22728*/       /*Scope*/ 32, /*->22761*/
/*22729*/         OPC_CheckCondCode, ISD::SETGE,
/*22731*/         OPC_MoveParent,
/*22732*/         OPC_CheckType, MVT::i16,
/*22734*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22743*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22752*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETGE:Other) - Complexity = 3
                  // Dst: (ORr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*22761*/       /*Scope*/ 32, /*->22794*/
/*22762*/         OPC_CheckCondCode, ISD::SETLT,
/*22764*/         OPC_MoveParent,
/*22765*/         OPC_CheckType, MVT::i16,
/*22767*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22776*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22785*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETLT:Other) - Complexity = 3
                  // Dst: (NORr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*22794*/       /*Scope*/ 32, /*->22827*/
/*22795*/         OPC_CheckCondCode, ISD::SETUGE,
/*22797*/         OPC_MoveParent,
/*22798*/         OPC_CheckType, MVT::i16,
/*22800*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22809*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22818*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (ORr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*22827*/       /*Scope*/ 32, /*->22860*/
/*22828*/         OPC_CheckCondCode, ISD::SETULT,
/*22830*/         OPC_MoveParent,
/*22831*/         OPC_CheckType, MVT::i16,
/*22833*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22842*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3 
/*22851*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETULT:Other) - Complexity = 3
                  // Dst: (NORr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16C:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16C:i16:$rB))
/*22860*/       0, /*End of Scope*/
/*22861*/     /*Scope*/ 26|128,2/*282*/, /*->23145*/
/*22863*/       OPC_CheckChild0Type, MVT::i32,
/*22865*/       OPC_RecordChild1, // #1 = $rB
/*22866*/       OPC_MoveChild, 2,
/*22868*/       OPC_Scope, 14, /*->22884*/ // 10 children in Scope
/*22870*/         OPC_CheckCondCode, ISD::SETEQ,
/*22872*/         OPC_MoveParent,
/*22873*/         OPC_CheckType, MVT::i32,
/*22875*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETEQ:Other) - Complexity = 3
                  // Dst: (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*22884*/       /*Scope*/ 14, /*->22899*/
/*22885*/         OPC_CheckCondCode, ISD::SETGT,
/*22887*/         OPC_MoveParent,
/*22888*/         OPC_CheckType, MVT::i32,
/*22890*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETGT:Other) - Complexity = 3
                  // Dst: (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*22899*/       /*Scope*/ 14, /*->22914*/
/*22900*/         OPC_CheckCondCode, ISD::SETUGT,
/*22902*/         OPC_MoveParent,
/*22903*/         OPC_CheckType, MVT::i32,
/*22905*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETUGT:Other) - Complexity = 3
                  // Dst: (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB)
/*22914*/       /*Scope*/ 35, /*->22950*/
/*22915*/         OPC_CheckCondCode, ISD::SETNE,
/*22917*/         OPC_MoveParent,
/*22918*/         OPC_CheckType, MVT::i32,
/*22920*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22929*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22941*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETNE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB), -1:i32)
/*22950*/       /*Scope*/ 30, /*->22981*/
/*22951*/         OPC_CheckCondCode, ISD::SETLE,
/*22953*/         OPC_MoveParent,
/*22954*/         OPC_CheckType, MVT::i32,
/*22956*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22965*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*22972*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETLE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), 4294967295:i32)
/*22981*/       /*Scope*/ 30, /*->23012*/
/*22982*/         OPC_CheckCondCode, ISD::SETULE,
/*22984*/         OPC_MoveParent,
/*22985*/         OPC_CheckType, MVT::i32,
/*22987*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*22996*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*23003*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETULE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), 4294967295:i32)
/*23012*/       /*Scope*/ 32, /*->23045*/
/*23013*/         OPC_CheckCondCode, ISD::SETGE,
/*23015*/         OPC_MoveParent,
/*23016*/         OPC_CheckType, MVT::i32,
/*23018*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23027*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23036*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETGE:Other) - Complexity = 3
                  // Dst: (ORr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*23045*/       /*Scope*/ 32, /*->23078*/
/*23046*/         OPC_CheckCondCode, ISD::SETLT,
/*23048*/         OPC_MoveParent,
/*23049*/         OPC_CheckType, MVT::i32,
/*23051*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23060*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23069*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETLT:Other) - Complexity = 3
                  // Dst: (NORr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*23078*/       /*Scope*/ 32, /*->23111*/
/*23079*/         OPC_CheckCondCode, ISD::SETUGE,
/*23081*/         OPC_MoveParent,
/*23082*/         OPC_CheckType, MVT::i32,
/*23084*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23093*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23102*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (ORr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*23111*/       /*Scope*/ 32, /*->23144*/
/*23112*/         OPC_CheckCondCode, ISD::SETULT,
/*23114*/         OPC_MoveParent,
/*23115*/         OPC_CheckType, MVT::i32,
/*23117*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23126*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23135*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETULT:Other) - Complexity = 3
                  // Dst: (NORr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB))
/*23144*/       0, /*End of Scope*/
/*23145*/     /*Scope*/ 62|128,2/*318*/, /*->23465*/
/*23147*/       OPC_CheckChild0Type, MVT::f32,
/*23149*/       OPC_RecordChild1, // #1 = $rB
/*23150*/       OPC_MoveChild, 2,
/*23152*/       OPC_Scope, 14, /*->23168*/ // 11 children in Scope
/*23154*/         OPC_CheckCondCode, ISD::SETUEQ,
/*23156*/         OPC_MoveParent,
/*23157*/         OPC_CheckType, MVT::i32,
/*23159*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETUEQ:Other) - Complexity = 3
                  // Dst: (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*23168*/       /*Scope*/ 14, /*->23183*/
/*23169*/         OPC_CheckCondCode, ISD::SETOEQ,
/*23171*/         OPC_MoveParent,
/*23172*/         OPC_CheckType, MVT::i32,
/*23174*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETOEQ:Other) - Complexity = 3
                  // Dst: (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*23183*/       /*Scope*/ 14, /*->23198*/
/*23184*/         OPC_CheckCondCode, ISD::SETUGT,
/*23186*/         OPC_MoveParent,
/*23187*/         OPC_CheckType, MVT::i32,
/*23189*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETUGT:Other) - Complexity = 3
                  // Dst: (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB)
/*23198*/       /*Scope*/ 35, /*->23234*/
/*23199*/         OPC_CheckCondCode, ISD::SETUNE,
/*23201*/         OPC_MoveParent,
/*23202*/         OPC_CheckType, MVT::i32,
/*23204*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23213*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23225*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETUNE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), -1:i32)
/*23234*/       /*Scope*/ 35, /*->23270*/
/*23235*/         OPC_CheckCondCode, ISD::SETONE,
/*23237*/         OPC_MoveParent,
/*23238*/         OPC_CheckType, MVT::i32,
/*23240*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23249*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23261*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETONE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), -1:i32)
/*23270*/       /*Scope*/ 30, /*->23301*/
/*23271*/         OPC_CheckCondCode, ISD::SETULE,
/*23273*/         OPC_MoveParent,
/*23274*/         OPC_CheckType, MVT::i32,
/*23276*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23285*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*23292*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETULE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), 4294967295:i32)
/*23301*/       /*Scope*/ 30, /*->23332*/
/*23302*/         OPC_CheckCondCode, ISD::SETOLE,
/*23304*/         OPC_MoveParent,
/*23305*/         OPC_CheckType, MVT::i32,
/*23307*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23316*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*23323*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETOLE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), 4294967295:i32)
/*23332*/       /*Scope*/ 32, /*->23365*/
/*23333*/         OPC_CheckCondCode, ISD::SETUGE,
/*23335*/         OPC_MoveParent,
/*23336*/         OPC_CheckType, MVT::i32,
/*23338*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23347*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23356*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (ORr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB))
/*23365*/       /*Scope*/ 32, /*->23398*/
/*23366*/         OPC_CheckCondCode, ISD::SETOGE,
/*23368*/         OPC_MoveParent,
/*23369*/         OPC_CheckType, MVT::i32,
/*23371*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23380*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23389*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETOGE:Other) - Complexity = 3
                  // Dst: (ORr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB))
/*23398*/       /*Scope*/ 32, /*->23431*/
/*23399*/         OPC_CheckCondCode, ISD::SETULT,
/*23401*/         OPC_MoveParent,
/*23402*/         OPC_CheckType, MVT::i32,
/*23404*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23413*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23422*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETULT:Other) - Complexity = 3
                  // Dst: (NORr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB))
/*23431*/       /*Scope*/ 32, /*->23464*/
/*23432*/         OPC_CheckCondCode, ISD::SETOLT,
/*23434*/         OPC_MoveParent,
/*23435*/         OPC_CheckType, MVT::i32,
/*23437*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCGTf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23446*/         OPC_EmitNode, TARGET_OPCODE(SPU::FCEQf32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23455*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::NORr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                  // Src: (setcc:i32 R32FP:f32:$rA, R32FP:f32:$rB, SETOLT:Other) - Complexity = 3
                  // Dst: (NORr32:i32 (FCGTf32:i32 R32FP:f32:$rA, R32FP:f32:$rB), (FCEQf32:i32 R32FP:f32:$rA, R32FP:f32:$rB))
/*23464*/       0, /*End of Scope*/
/*23465*/     /*Scope*/ 28|128,1/*156*/, /*->23623*/
/*23467*/       OPC_CheckChild0Type, MVT::v2i64,
/*23469*/       OPC_RecordChild1, // #1 = $rB
/*23470*/       OPC_MoveChild, 2,
/*23472*/       OPC_Scope, 42, /*->23516*/ // 3 children in Scope
/*23474*/         OPC_CheckCondCode, ISD::SETEQ,
/*23476*/         OPC_MoveParent,
/*23477*/         OPC_CheckType, MVT::i32,
/*23479*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23488*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2,  // Results = #3 
/*23496*/         OPC_EmitInteger, MVT::i16, 15, 
/*23499*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3, 4,  // Results = #5 
/*23508*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 5, 
                  // Src: (setcc:i32 VECREG:v2i64:$rA, VECREG:v2i64:$rB, SETEQ:Other) - Complexity = 3
                  // Dst: (ORi32_v4i32:i32 (CEQIv4i32:v16i8 (GBv4i32:v16i8 (CEQv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB)), 15:i16))
/*23516*/       /*Scope*/ 52, /*->23569*/
/*23517*/         OPC_CheckCondCode, ISD::SETUGE,
/*23519*/         OPC_MoveParent,
/*23520*/         OPC_CheckType, MVT::v2i64,
/*23522*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23531*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23540*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*23549*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4,  // Results = #5 
/*23557*/         OPC_EmitInteger, MVT::i16, 15, 
/*23560*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQIv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 5, 6, 
                  // Src: (setcc:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (CEQIv4i32:v2i64 (GBv4i32:v16i8 (ORv4i32:v16i8 (CLGTv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (CEQv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB))), 15:i16)
/*23569*/       /*Scope*/ 52, /*->23622*/
/*23570*/         OPC_CheckCondCode, ISD::SETGE,
/*23572*/         OPC_MoveParent,
/*23573*/         OPC_CheckType, MVT::v2i64,
/*23575*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #2 
/*23584*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*23593*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*23602*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4,  // Results = #5 
/*23610*/         OPC_EmitInteger, MVT::i16, 15, 
/*23613*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::CEQIv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 5, 6, 
                  // Src: (setcc:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, SETGE:Other) - Complexity = 3
                  // Dst: (CEQIv4i32:v2i64 (GBv4i32:v16i8 (ORv4i32:v16i8 (CGTv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (CEQv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB))), 15:i16)
/*23622*/       0, /*End of Scope*/
/*23623*/     /*Scope*/ 6|128,8/*1030*/, /*->24655*/
/*23625*/       OPC_CheckChild0Type, MVT::i64,
/*23627*/       OPC_RecordChild1, // #1 = $rB
/*23628*/       OPC_MoveChild, 2,
/*23630*/       OPC_Scope, 58, /*->23690*/ // 10 children in Scope
/*23632*/         OPC_CheckCondCode, ISD::SETEQ,
/*23634*/         OPC_MoveParent,
/*23635*/         OPC_CheckType, MVT::i32,
/*23637*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*23645*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3 
/*23653*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*23662*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4,  // Results = #5 
/*23670*/         OPC_EmitInteger, MVT::i16, 11, 
/*23673*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*23682*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETEQ:Other) - Complexity = 3
                  // Dst: (ORi32_v4i32:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))), 11:i16))
/*23690*/       /*Scope*/ 79, /*->23770*/
/*23691*/         OPC_CheckCondCode, ISD::SETNE,
/*23693*/         OPC_MoveParent,
/*23694*/         OPC_CheckType, MVT::i32,
/*23696*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*23704*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3 
/*23712*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*23721*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4,  // Results = #5 
/*23729*/         OPC_EmitInteger, MVT::i16, 11, 
/*23732*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*23741*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8 
/*23749*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23761*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 8, 9, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETNE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (ORi32_v4i32:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))), 11:i16)), -1:i32)
/*23770*/       /*Scope*/ 92, /*->23863*/
/*23771*/         OPC_CheckCondCode, ISD::SETUGE,
/*23773*/         OPC_MoveParent,
/*23774*/         OPC_CheckType, MVT::i32,
/*23776*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*23784*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3 
/*23792*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*23801*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #5 
/*23809*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*23817*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*23826*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 7,  // Results = #8 
/*23835*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8,  // Results = #9 
/*23843*/         OPC_EmitInteger, MVT::i16, 11, 
/*23846*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9, 10,  // Results = #11 
/*23855*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETUGE:Other) - Complexity = 3
                  // Dst: (ORi32_v4i32:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)))), 11:i16))
/*23863*/       /*Scope*/ 92, /*->23956*/
/*23864*/         OPC_CheckCondCode, ISD::SETGE,
/*23866*/         OPC_MoveParent,
/*23867*/         OPC_CheckType, MVT::i32,
/*23869*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*23877*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3 
/*23885*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*23894*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #5 
/*23902*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*23910*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*23919*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 7,  // Results = #8 
/*23928*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8,  // Results = #9 
/*23936*/         OPC_EmitInteger, MVT::i16, 11, 
/*23939*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9, 10,  // Results = #11 
/*23948*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETGE:Other) - Complexity = 3
                  // Dst: (ORi32_v4i32:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)))), 11:i16))
/*23956*/       /*Scope*/ 113, /*->24070*/
/*23957*/         OPC_CheckCondCode, ISD::SETULT,
/*23959*/         OPC_MoveParent,
/*23960*/         OPC_CheckType, MVT::i32,
/*23962*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*23970*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3 
/*23978*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*23987*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #5 
/*23995*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*24003*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*24012*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 7,  // Results = #8 
/*24021*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8,  // Results = #9 
/*24029*/         OPC_EmitInteger, MVT::i16, 11, 
/*24032*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9, 10,  // Results = #11 
/*24041*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12 
/*24049*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24061*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 12, 13, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETULT:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (ORi32_v4i32:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)))), 11:i16)), -1:i32)
/*24070*/       /*Scope*/ 113, /*->24184*/
/*24071*/         OPC_CheckCondCode, ISD::SETLT,
/*24073*/         OPC_MoveParent,
/*24074*/         OPC_CheckType, MVT::i32,
/*24076*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*24084*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3 
/*24092*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*24101*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #5 
/*24109*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*24117*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*24126*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 7,  // Results = #8 
/*24135*/         OPC_EmitNode, TARGET_OPCODE(SPU::GBv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8,  // Results = #9 
/*24143*/         OPC_EmitInteger, MVT::i16, 11, 
/*24146*/         OPC_EmitNode, TARGET_OPCODE(SPU::CGTIv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9, 10,  // Results = #11 
/*24155*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12 
/*24163*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24175*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 12, 13, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETLT:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (ORi32_v4i32:i32 (CGTIv4i32:v16i8 (GBv4i32:v16i8 (ORv4i32:v16i8 (CGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)))), 11:i16)), -1:i32)
/*24184*/       /*Scope*/ 106, /*->24291*/
/*24185*/         OPC_CheckCondCode, ISD::SETUGT,
/*24187*/         OPC_MoveParent,
/*24188*/         OPC_CheckType, MVT::i32,
/*24190*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*24198*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3 
/*24206*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*24215*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #5 
/*24223*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*24231*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*24240*/         OPC_EmitNode, TARGET_OPCODE(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7,  // Results = #8 
/*24248*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #9 
/*24256*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #10 
/*24264*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9, 10,  // Results = #11 
/*24273*/         OPC_EmitNode, TARGET_OPCODE(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4, 8, 11,  // Results = #12 
/*24283*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 12, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETUGT:Other) - Complexity = 3
                  // Dst: (ORi32_v4i32:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))))
/*24291*/       /*Scope*/ 106, /*->24398*/
/*24292*/         OPC_CheckCondCode, ISD::SETGT,
/*24294*/         OPC_MoveParent,
/*24295*/         OPC_CheckType, MVT::i32,
/*24297*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*24305*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3 
/*24313*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*24322*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #5 
/*24330*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*24338*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*24347*/         OPC_EmitNode, TARGET_OPCODE(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7,  // Results = #8 
/*24355*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #9 
/*24363*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #10 
/*24371*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9, 10,  // Results = #11 
/*24380*/         OPC_EmitNode, TARGET_OPCODE(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4, 8, 11,  // Results = #12 
/*24390*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 12, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETGT:Other) - Complexity = 3
                  // Dst: (ORi32_v4i32:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))))
/*24398*/       /*Scope*/ 127, /*->24526*/
/*24399*/         OPC_CheckCondCode, ISD::SETULE,
/*24401*/         OPC_MoveParent,
/*24402*/         OPC_CheckType, MVT::i32,
/*24404*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*24412*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3 
/*24420*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*24429*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #5 
/*24437*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*24445*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*24454*/         OPC_EmitNode, TARGET_OPCODE(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7,  // Results = #8 
/*24462*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #9 
/*24470*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #10 
/*24478*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9, 10,  // Results = #11 
/*24487*/         OPC_EmitNode, TARGET_OPCODE(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4, 8, 11,  // Results = #12 
/*24497*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 12,  // Results = #13 
/*24505*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24517*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 13, 14, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETULE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (ORi32_v4i32:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)))), -1:i32)
/*24526*/       /*Scope*/ 127, /*->24654*/
/*24527*/         OPC_CheckCondCode, ISD::SETLE,
/*24529*/         OPC_MoveParent,
/*24530*/         OPC_CheckType, MVT::i32,
/*24532*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*24540*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #3 
/*24548*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*24557*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #5 
/*24565*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*24573*/         OPC_EmitNode, TARGET_OPCODE(SPU::CLGTv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*24582*/         OPC_EmitNode, TARGET_OPCODE(SPU::XSWDv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7,  // Results = #8 
/*24590*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #9 
/*24598*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #10 
/*24606*/         OPC_EmitNode, TARGET_OPCODE(SPU::CEQv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9, 10,  // Results = #11 
/*24615*/         OPC_EmitNode, TARGET_OPCODE(SPU::SELBv2i64), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4, 8, 11,  // Results = #12 
/*24625*/         OPC_EmitNode, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 12,  // Results = #13 
/*24633*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24645*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 13, 14, 
                  // Src: (setcc:i32 R64C:i64:$rA, R64C:i64:$rB, SETLE:Other) - Complexity = 3
                  // Dst: (XORIr32:i32 (ORi32_v4i32:i32 (SELBv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (XSWDv2i64:v16i8 (CLGTv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB))), (CEQv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)))), -1:i32)
/*24654*/       0, /*End of Scope*/
/*24655*/     0, /*End of Scope*/
/*24656*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 12|128,1/*140*/,  TARGET_OPCODE(ISD::SUB),// ->24801
/*24661*/   OPC_RecordChild0, // #0 = $val
/*24662*/   OPC_Scope, 88, /*->24752*/ // 2 children in Scope
/*24664*/     OPC_MoveChild, 0,
/*24666*/     OPC_SwitchOpcode /*2 cases */, 38,  TARGET_OPCODE(ISD::Constant),// ->24708
/*24670*/       OPC_Scope, 17, /*->24689*/ // 2 children in Scope
/*24672*/         OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*24674*/         OPC_MoveParent,
/*24675*/         OPC_RecordChild1, // #1 = $rA
/*24676*/         OPC_CheckType, MVT::i16,
/*24678*/         OPC_EmitConvertToTarget, 0,
/*24680*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SFHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2, 
                  // Src: (sub:i16 (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, R16C:i16:$rA) - Complexity = 7
                  // Dst: (SFHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
/*24689*/       /*Scope*/ 17, /*->24707*/
/*24690*/         OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*24692*/         OPC_MoveParent,
/*24693*/         OPC_RecordChild1, // #1 = $rA
/*24694*/         OPC_CheckType, MVT::i32,
/*24696*/         OPC_EmitConvertToTarget, 0,
/*24698*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SFIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, R32C:i32:$rA) - Complexity = 7
                  // Dst: (SFIr32:i32 R32C:i32:$rA, (imm:i32):$val)
/*24707*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 40,  TARGET_OPCODE(ISD::BUILD_VECTOR),// ->24751
/*24711*/       OPC_Scope, 18, /*->24731*/ // 2 children in Scope
/*24713*/         OPC_CheckPredicate, 9, // Predicate_v8i16SExt10Imm
/*24715*/         OPC_MoveParent,
/*24716*/         OPC_RecordChild1, // #1 = $rA
/*24717*/         OPC_CheckType, MVT::v8i16,
/*24719*/         OPC_EmitNodeXForm, 3, 0, // v8i16SExt10Imm_xform
/*24722*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SFHIvec), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                  // Src: (sub:v8i16 (build_vector:v8i16)<<P:Predicate_v8i16SExt10Imm>><<X:v8i16SExt10Imm_xform>>:$val, VECREG:v8i16:$rA) - Complexity = 7
                  // Dst: (SFHIvec:v8i16 VECREG:v8i16:$rA, (v8i16SExt10Imm_xform:i16 (build_vector:v8i16):$val))
/*24731*/       /*Scope*/ 18, /*->24750*/
/*24732*/         OPC_CheckPredicate, 10, // Predicate_v4i32SExt10Imm
/*24734*/         OPC_MoveParent,
/*24735*/         OPC_RecordChild1, // #1 = $rA
/*24736*/         OPC_CheckType, MVT::v4i32,
/*24738*/         OPC_EmitNodeXForm, 4, 0, // v4i32SExt10Imm_xform
/*24741*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SFIvec), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                  // Src: (sub:v4i32 (build_vector:v4i32)<<P:Predicate_v4i32SExt10Imm>><<X:v4i32SExt10Imm_xform>>:$val, VECREG:v4i32:$rA) - Complexity = 7
                  // Dst: (SFIvec:v4i32 VECREG:v4i32:$rA, (v4i32SExt10Imm_xform:i16 (build_vector:v4i32):$val))
/*24750*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*24752*/   /*Scope*/ 47, /*->24800*/
/*24753*/     OPC_RecordChild1, // #1 = $rA
/*24754*/     OPC_SwitchType /*4 cases */, 9,  MVT::i16,// ->24766
/*24757*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SFHr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 0, 
                // Src: (sub:i16 R16C:i16:$rB, R16C:i16:$rA) - Complexity = 3
                // Dst: (SFHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
              /*SwitchType*/ 9,  MVT::i32,// ->24777
/*24768*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SFr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                // Src: (sub:i32 R32C:i32:$rB, R32C:i32:$rA) - Complexity = 3
                // Dst: (SFr32:i32 R32C:i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v8i16,// ->24788
/*24779*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SFHvec), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (sub:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
                // Dst: (SFHvec:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
              /*SwitchType*/ 9,  MVT::v4i32,// ->24799
/*24790*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SFvec), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 0, 
                // Src: (sub:v4i32 VECREG:v4i32:$rB, VECREG:v4i32:$rA) - Complexity = 3
                // Dst: (SFvec:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
              0, // EndSwitchType
/*24800*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 65|128,1/*193*/,  TARGET_OPCODE(ISD::SHL),// ->24998
/*24805*/   OPC_RecordChild0, // #0 = $rA
/*24806*/   OPC_RecordChild1, // #1 = $val
/*24807*/   OPC_Scope, 103, /*->24912*/ // 3 children in Scope
/*24809*/     OPC_MoveChild, 1,
/*24811*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*24814*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*24816*/     OPC_SwitchType /*2 cases */, 29,  MVT::i16,// ->24848
/*24819*/       OPC_MoveParent,
/*24820*/       OPC_SwitchType /*2 cases */, 11,  MVT::i16,// ->24834
/*24823*/         OPC_EmitConvertToTarget, 1,
/*24825*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (shl:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
                /*SwitchType*/ 11,  MVT::v8i16,// ->24847
/*24836*/         OPC_EmitConvertToTarget, 1,
/*24838*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (SPUvec_shl:v8i16 VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLHIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
                0, // EndSwitchType
              /*SwitchType*/ 61,  MVT::i32,// ->24911
/*24850*/       OPC_MoveParent,
/*24851*/       OPC_SwitchType /*4 cases */, 14,  MVT::i16,// ->24868
/*24854*/         OPC_EmitConvertToTarget, 1,
/*24856*/         OPC_EmitNodeXForm, 7, 2, // TO_IMM16
/*24859*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                  // Src: (shl:i16 R16C:i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLHIr16:i16 R16C:i16:$rA, (TO_IMM16:i16 (imm:i32)<<P:Predicate_uimm7>>:$val))
                /*SwitchType*/ 11,  MVT::i32,// ->24881
/*24870*/         OPC_EmitConvertToTarget, 1,
/*24872*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (shl:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLIr32:i32 R32C:i32:$rA, (imm:i32):$val)
                /*SwitchType*/ 14,  MVT::v8i16,// ->24897
/*24883*/         OPC_EmitConvertToTarget, 1,
/*24885*/         OPC_EmitNodeXForm, 7, 2, // TO_IMM16
/*24888*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                  // Src: (SPUvec_shl:v8i16 VECREG:v8i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLHIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM16:i16 (imm:i32)<<P:Predicate_uimm7>>:$val))
                /*SwitchType*/ 11,  MVT::v4i32,// ->24910
/*24899*/         OPC_EmitConvertToTarget, 1,
/*24901*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (SPUvec_shl:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (SHLIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
                0, // EndSwitchType
              0, // EndSwitchType
/*24912*/   /*Scope*/ 37, /*->24950*/
/*24913*/     OPC_CheckChild1Type, MVT::i16,
/*24915*/     OPC_SwitchType /*3 cases */, 9,  MVT::i16,// ->24927
/*24918*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLHr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (SHLHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
              /*SwitchType*/ 9,  MVT::v8i16,// ->24938
/*24929*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLHv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (SPUvec_shl:v8i16 VECREG:v8i16:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (SHLHv8i16:v8i16 VECREG:v8i16:$rA, R16C:i16:$rB)
              /*SwitchType*/ 9,  MVT::v4i32,// ->24949
/*24940*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUvec_shl:v4i32 VECREG:v4i32:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (SHLv4i32:v4i32 VECREG:v4i32:$rA, R16C:i16:$rB)
              0, // EndSwitchType
/*24950*/   /*Scope*/ 46, /*->24997*/
/*24951*/     OPC_CheckChild1Type, MVT::i32,
/*24953*/     OPC_SwitchType /*3 cases */, 9,  MVT::i16,// ->24965
/*24956*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLHr16_r32), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i16 R16C:i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLHr16_r32:i16 R16C:i16:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::i32,// ->24976
/*24967*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLr32:i32 R32C:i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 18,  MVT::i128,// ->24996
/*24978*/       OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBIr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1,  // Results = #2 
/*24987*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYBIr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 1, 
                // Src: (shl:i128 GPRC:i128:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYBIr128:i128 (SHLQBIr128:i128 GPRC:i128:$rA, R32C:i32:$rB), R32C:i32:$rB)
              0, // EndSwitchType
/*24997*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62|128,1/*190*/,  TARGET_OPCODE(SPUISD::SHLQUAD_L_BYTES),// ->25192
/*25002*/   OPC_RecordChild0, // #0 = $rA
/*25003*/   OPC_RecordChild1, // #1 = $val
/*25004*/   OPC_Scope, 103, /*->25109*/ // 2 children in Scope
/*25006*/     OPC_MoveChild, 1,
/*25008*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*25011*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*25013*/     OPC_CheckType, MVT::i32,
/*25015*/     OPC_MoveParent,
/*25016*/     OPC_SwitchType /*7 cases */, 11,  MVT::i128,// ->25030
/*25019*/       OPC_EmitConvertToTarget, 1,
/*25021*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYIr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:i128 GPRC:i128:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIr128:i128 GPRC:i128:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v16i8,// ->25043
/*25032*/       OPC_EmitConvertToTarget, 1,
/*25034*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v16i8 VECREG:v16i8:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv16i8:v16i8 VECREG:v16i8:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v8i16,// ->25056
/*25045*/       OPC_EmitConvertToTarget, 1,
/*25047*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v8i16 VECREG:v8i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v4i32,// ->25069
/*25058*/       OPC_EmitConvertToTarget, 1,
/*25060*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v2i64,// ->25082
/*25071*/       OPC_EmitConvertToTarget, 1,
/*25073*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v2i64 VECREG:v2i64:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv2i64:v2i64 VECREG:v2i64:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v4f32,// ->25095
/*25084*/       OPC_EmitConvertToTarget, 1,
/*25086*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYIv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v4f32 VECREG:v4f32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv4f32:v4f32 VECREG:v4f32:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v2f64,// ->25108
/*25097*/       OPC_EmitConvertToTarget, 1,
/*25099*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYIv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bytes:v2f64 VECREG:v2f64:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (SHLQBYIv2f64:v2f64 VECREG:v2f64:$rA, (imm:i32):$val)
              0, // EndSwitchType
/*25109*/   /*Scope*/ 81, /*->25191*/
/*25110*/     OPC_CheckChild1Type, MVT::i32,
/*25112*/     OPC_SwitchType /*7 cases */, 9,  MVT::i128,// ->25124
/*25115*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYr128), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:i128 GPRC:i128:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYr128:i128 GPRC:i128:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v16i8,// ->25135
/*25126*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv16i8:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v8i16,// ->25146
/*25137*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv8i16:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4i32,// ->25157
/*25148*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv4i32:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2i64,// ->25168
/*25159*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv2i64:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4f32,// ->25179
/*25170*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv4f32:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2f64,// ->25190
/*25181*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bytes:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBYv2f64:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB)
              0, // EndSwitchType
/*25191*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 0|128,2/*256*/,  TARGET_OPCODE(ISD::ROTL),// ->25452
/*25196*/   OPC_RecordChild0, // #0 = $rA
/*25197*/   OPC_Scope, 88, /*->25287*/ // 3 children in Scope
/*25199*/     OPC_RecordChild1, // #1 = $val
/*25200*/     OPC_MoveChild, 1,
/*25202*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*25205*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*25207*/     OPC_SwitchType /*3 cases */, 29,  MVT::i16,// ->25239
/*25210*/       OPC_MoveParent,
/*25211*/       OPC_SwitchType /*2 cases */, 11,  MVT::i16,// ->25225
/*25214*/         OPC_EmitConvertToTarget, 1,
/*25216*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHIr16), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (rotl:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
                /*SwitchType*/ 11,  MVT::i32,// ->25238
/*25227*/         OPC_EmitConvertToTarget, 1,
/*25229*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTIr32_i16), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (rotl:i32 R32C:i32:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTIr32_i16:i32 R32C:i32:$rA, (imm:i16):$val)
                0, // EndSwitchType
              /*SwitchType*/ 29,  MVT::i32,// ->25270
/*25241*/       OPC_MoveParent,
/*25242*/       OPC_SwitchType /*2 cases */, 11,  MVT::i16,// ->25256
/*25245*/         OPC_EmitConvertToTarget, 1,
/*25247*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHIr16_r32), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                  // Src: (rotl:i16 R16C:i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTHIr16_r32:i16 R16C:i16:$rA, (imm:i32):$val)
                /*SwitchType*/ 11,  MVT::i32,// ->25269
/*25258*/         OPC_EmitConvertToTarget, 1,
/*25260*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (rotl:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTIr32:i32 R32C:i32:$rA, (imm:i32):$val)
                0, // EndSwitchType
              /*SwitchType*/ 14,  MVT::i8,// ->25286
/*25272*/       OPC_MoveParent,
/*25273*/       OPC_CheckType, MVT::i32,
/*25275*/       OPC_EmitConvertToTarget, 1,
/*25277*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTIr32_i8), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (rotl:i32 R32C:i32:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTIr32_i8:i32 R32C:i32:$rA, (imm:i8):$val)
              0, // EndSwitchType
/*25287*/   /*Scope*/ 118, /*->25406*/
/*25288*/     OPC_MoveChild, 1,
/*25290*/     OPC_SwitchOpcode /*3 cases */, 35,  TARGET_OPCODE(ISD::ANY_EXTEND),// ->25329
/*25294*/       OPC_RecordChild0, // #1 = $rB
/*25295*/       OPC_CheckType, MVT::i32,
/*25297*/       OPC_Scope, 14, /*->25313*/ // 2 children in Scope
/*25299*/         OPC_CheckChild0Type, MVT::i16,
/*25301*/         OPC_MoveParent,
/*25302*/         OPC_CheckType, MVT::i32,
/*25304*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTr32_r16_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (anyext:i32 R16C:i16:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r16_anyext:i32 R32C:i32:$rA, R16C:i16:$rB)
/*25313*/       /*Scope*/ 14, /*->25328*/
/*25314*/         OPC_CheckChild0Type, MVT::i8,
/*25316*/         OPC_MoveParent,
/*25317*/         OPC_CheckType, MVT::i32,
/*25319*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTr32_r8_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (anyext:i32 R8C:i8:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r8_anyext:i32 R32C:i32:$rA, R8C:i8:$rB)
/*25328*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_OPCODE(ISD::ZERO_EXTEND),// ->25367
/*25332*/       OPC_RecordChild0, // #1 = $rB
/*25333*/       OPC_CheckType, MVT::i32,
/*25335*/       OPC_Scope, 14, /*->25351*/ // 2 children in Scope
/*25337*/         OPC_CheckChild0Type, MVT::i16,
/*25339*/         OPC_MoveParent,
/*25340*/         OPC_CheckType, MVT::i32,
/*25342*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTr32_r16_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (zext:i32 R16C:i16:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r16_anyext:i32 R32C:i32:$rA, R16C:i16:$rB)
/*25351*/       /*Scope*/ 14, /*->25366*/
/*25352*/         OPC_CheckChild0Type, MVT::i8,
/*25354*/         OPC_MoveParent,
/*25355*/         OPC_CheckType, MVT::i32,
/*25357*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTr32_r8_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (zext:i32 R8C:i8:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r8_anyext:i32 R32C:i32:$rA, R8C:i8:$rB)
/*25366*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_OPCODE(ISD::SIGN_EXTEND),// ->25405
/*25370*/       OPC_RecordChild0, // #1 = $rB
/*25371*/       OPC_CheckType, MVT::i32,
/*25373*/       OPC_Scope, 14, /*->25389*/ // 2 children in Scope
/*25375*/         OPC_CheckChild0Type, MVT::i16,
/*25377*/         OPC_MoveParent,
/*25378*/         OPC_CheckType, MVT::i32,
/*25380*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTr32_r16_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (sext:i32 R16C:i16:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r16_anyext:i32 R32C:i32:$rA, R16C:i16:$rB)
/*25389*/       /*Scope*/ 14, /*->25404*/
/*25390*/         OPC_CheckChild0Type, MVT::i8,
/*25392*/         OPC_MoveParent,
/*25393*/         OPC_CheckType, MVT::i32,
/*25395*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTr32_r8_anyext), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, (sext:i32 R8C:i8:$rB)) - Complexity = 6
                  // Dst: (ROTr32_r8_anyext:i32 R32C:i32:$rA, R8C:i8:$rB)
/*25404*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25406*/   /*Scope*/ 44, /*->25451*/
/*25407*/     OPC_RecordChild1, // #1 = $rB
/*25408*/     OPC_Scope, 13, /*->25423*/ // 2 children in Scope
/*25410*/       OPC_CheckChild1Type, MVT::i16,
/*25412*/       OPC_CheckType, MVT::i16,
/*25414*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (rotl:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTHr16:i16 R16C:i16:$rA, R16C:i16:$rB)
/*25423*/     /*Scope*/ 26, /*->25450*/
/*25424*/       OPC_CheckChild1Type, MVT::i32,
/*25426*/       OPC_SwitchType /*2 cases */, 9,  MVT::i16,// ->25438
/*25429*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHr16_r32), 0,
                      1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i16 R16C:i16:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (ROTHr16_r32:i16 R16C:i16:$rA, R32C:i32:$rB)
                /*SwitchType*/ 9,  MVT::i32,// ->25449
/*25440*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (rotl:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                  // Dst: (ROTr32:i32 R32C:i32:$rA, R32C:i32:$rB)
                0, // EndSwitchType
/*25450*/     0, /*End of Scope*/
/*25451*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 106|128,4/*618*/,  TARGET_OPCODE(ISD::SRL),// ->26074
/*25456*/   OPC_RecordChild0, // #0 = $rA
/*25457*/   OPC_RecordChild1, // #1 = $val
/*25458*/   OPC_Scope, 95|128,1/*223*/, /*->25684*/ // 4 children in Scope
/*25461*/     OPC_MoveChild, 1,
/*25463*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*25466*/     OPC_Scope, 122, /*->25590*/ // 4 children in Scope
/*25468*/       OPC_CheckPredicate, 16, // Predicate_uimm7
/*25470*/       OPC_SwitchType /*3 cases */, 42,  MVT::i32,// ->25515
/*25473*/         OPC_MoveParent,
/*25474*/         OPC_SwitchType /*3 cases */, 11,  MVT::i16,// ->25488
/*25477*/           OPC_EmitConvertToTarget, 1,
/*25479*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                    // Src: (srl:i16 R16C:i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTHMIr16:i16 R16C:i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val)
                  /*SwitchType*/ 11,  MVT::i32,// ->25501
/*25490*/           OPC_EmitConvertToTarget, 1,
/*25492*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMIr32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                    // Src: (srl:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMIr32:i32 R32C:i32:$rA, (imm:i32):$val)
                  /*SwitchType*/ 11,  MVT::v4i32,// ->25514
/*25503*/           OPC_EmitConvertToTarget, 1,
/*25505*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                    // Src: (SPUvec_srl:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
                  0, // EndSwitchType
                /*SwitchType*/ 35,  MVT::i16,// ->25552
/*25517*/         OPC_MoveParent,
/*25518*/         OPC_SwitchType /*2 cases */, 14,  MVT::i16,// ->25535
/*25521*/           OPC_EmitConvertToTarget, 1,
/*25523*/           OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25526*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                    // Src: (srl:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTHMIr16:i16 R16C:i16:$rA, (TO_IMM32:i32 (imm:i16)<<P:Predicate_uimm7>>:$val))
                  /*SwitchType*/ 14,  MVT::v4i32,// ->25551
/*25537*/           OPC_EmitConvertToTarget, 1,
/*25539*/           OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25542*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 3, 
                    // Src: (SPUvec_srl:v4i32 VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMIv4i32:v4i32 VECREG:v4i32:$rA, (TO_IMM32:i32 (imm:i16)<<P:Predicate_uimm7>>:$val))
                  0, // EndSwitchType
                /*SwitchType*/ 35,  MVT::i8,// ->25589
/*25554*/         OPC_MoveParent,
/*25555*/         OPC_SwitchType /*2 cases */, 14,  MVT::i16,// ->25572
/*25558*/           OPC_EmitConvertToTarget, 1,
/*25560*/           OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25563*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                    // Src: (srl:i16 R16C:i16:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTHMIr16:i16 R16C:i16:$rA, (TO_IMM32:i32 (imm:i8)<<P:Predicate_uimm7>>:$val))
                  /*SwitchType*/ 14,  MVT::v4i32,// ->25588
/*25574*/           OPC_EmitConvertToTarget, 1,
/*25576*/           OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25579*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMIv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 3, 
                    // Src: (SPUvec_srl:v4i32 VECREG:v4i32:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMIv4i32:v4i32 VECREG:v4i32:$rA, (TO_IMM32:i32 (imm:i8)<<P:Predicate_uimm7>>:$val))
                  0, // EndSwitchType
                0, // EndSwitchType
/*25590*/     /*Scope*/ 37, /*->25628*/
/*25591*/       OPC_CheckType, MVT::i16,
/*25593*/       OPC_MoveParent,
/*25594*/       OPC_SwitchType /*2 cases */, 14,  MVT::i32,// ->25611
/*25597*/         OPC_EmitConvertToTarget, 1,
/*25599*/         OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25602*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                  // Src: (srl:i32 R32C:i32:$rA, (imm:i16):$val) - Complexity = 6
                  // Dst: (ROTMIr32:i32 R32C:i32:$rA, (TO_IMM32:i32 (imm:i16)<<P:Predicate_uimm7>>:$val))
                /*SwitchType*/ 14,  MVT::v8i16,// ->25627
/*25613*/         OPC_EmitConvertToTarget, 1,
/*25615*/         OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25618*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                  // Src: (SPUvec_srl:v8i16 VECREG:v8i16:$rA, (imm:i16):$val) - Complexity = 6
                  // Dst: (ROTHMIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM32:i32 (imm:i16):$val))
                0, // EndSwitchType
/*25628*/     /*Scope*/ 37, /*->25666*/
/*25629*/       OPC_CheckType, MVT::i8,
/*25631*/       OPC_MoveParent,
/*25632*/       OPC_SwitchType /*2 cases */, 14,  MVT::i32,// ->25649
/*25635*/         OPC_EmitConvertToTarget, 1,
/*25637*/         OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25640*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMIr32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                  // Src: (srl:i32 R32C:i32:$rA, (imm:i8):$val) - Complexity = 6
                  // Dst: (ROTMIr32:i32 R32C:i32:$rA, (TO_IMM32:i32 (imm:i8)<<P:Predicate_uimm7>>:$val))
                /*SwitchType*/ 14,  MVT::v8i16,// ->25665
/*25651*/         OPC_EmitConvertToTarget, 1,
/*25653*/         OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*25656*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                  // Src: (SPUvec_srl:v8i16 VECREG:v8i16:$rA, (imm:i8):$val) - Complexity = 6
                  // Dst: (ROTHMIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM32:i32 (imm:i8):$val))
                0, // EndSwitchType
/*25666*/     /*Scope*/ 16, /*->25683*/
/*25667*/       OPC_CheckType, MVT::i32,
/*25669*/       OPC_MoveParent,
/*25670*/       OPC_CheckType, MVT::v8i16,
/*25672*/       OPC_EmitConvertToTarget, 1,
/*25674*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                // Src: (SPUvec_srl:v8i16 VECREG:v8i16:$rA, (imm:i32):$val) - Complexity = 6
                // Dst: (ROTHMIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i32):$val)
/*25683*/     0, /*End of Scope*/
/*25684*/   /*Scope*/ 96, /*->25781*/
/*25685*/     OPC_CheckChild1Type, MVT::i32,
/*25687*/     OPC_SwitchType /*4 cases */, 21,  MVT::i16,// ->25711
/*25690*/       OPC_EmitInteger, MVT::i32, 0, 
/*25693*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*25702*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                // Src: (srl:i16 R16C:i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTHMr16:i16 R16C:i16:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              /*SwitchType*/ 21,  MVT::i32,// ->25734
/*25713*/       OPC_EmitInteger, MVT::i32, 0, 
/*25716*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*25725*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (srl:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTMr32:i32 R32C:i32:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              /*SwitchType*/ 21,  MVT::v8i16,// ->25757
/*25736*/       OPC_EmitInteger, MVT::i32, 0, 
/*25739*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*25748*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                // Src: (SPUvec_srl:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTHMv8i16:v8i16 VECREG:v8i16:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              /*SwitchType*/ 21,  MVT::v4i32,// ->25780
/*25759*/       OPC_EmitInteger, MVT::i32, 0, 
/*25762*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*25771*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 3, 
                // Src: (SPUvec_srl:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTMv4i32:v4i32 VECREG:v4i32:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              0, // EndSwitchType
/*25781*/   /*Scope*/ 0|128,1/*128*/, /*->25911*/
/*25783*/     OPC_CheckChild1Type, MVT::i16,
/*25785*/     OPC_SwitchType /*4 cases */, 29,  MVT::i16,// ->25817
/*25788*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*25796*/       OPC_EmitInteger, MVT::i32, 0, 
/*25799*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*25808*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4, 
                // Src: (srl:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTHMr16:i16 R16C:i16:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              /*SwitchType*/ 29,  MVT::i32,// ->25848
/*25819*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*25827*/       OPC_EmitInteger, MVT::i32, 0, 
/*25830*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*25839*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4, 
                // Src: (srl:i32 R32C:i32:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTMr32:i32 R32C:i32:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              /*SwitchType*/ 29,  MVT::v8i16,// ->25879
/*25850*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*25858*/       OPC_EmitInteger, MVT::i32, 0, 
/*25861*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*25870*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 4, 
                // Src: (SPUvec_srl:v8i16 VECREG:v8i16:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTHMv8i16:v8i16 VECREG:v8i16:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              /*SwitchType*/ 29,  MVT::v4i32,// ->25910
/*25881*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*25889*/       OPC_EmitInteger, MVT::i32, 0, 
/*25892*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*25901*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 4, 
                // Src: (SPUvec_srl:v4i32 VECREG:v4i32:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTMv4i32:v4i32 VECREG:v4i32:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              0, // EndSwitchType
/*25911*/   /*Scope*/ 32|128,1/*160*/, /*->26073*/
/*25913*/     OPC_CheckChild1Type, MVT::i8,
/*25915*/     OPC_SwitchType /*4 cases */, 37,  MVT::i16,// ->25955
/*25918*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*25926*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*25934*/       OPC_EmitInteger, MVT::i32, 0, 
/*25937*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*25946*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 5, 
                // Src: (srl:i16 R16C:i16:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTHMr16:i16 R16C:i16:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              /*SwitchType*/ 37,  MVT::i32,// ->25994
/*25957*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*25965*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*25973*/       OPC_EmitInteger, MVT::i32, 0, 
/*25976*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*25985*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5, 
                // Src: (srl:i32 R32C:i32:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTMr32:i32 R32C:i32:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              /*SwitchType*/ 37,  MVT::v8i16,// ->26033
/*25996*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*26004*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*26012*/       OPC_EmitInteger, MVT::i32, 0, 
/*26015*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*26024*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHMv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 5, 
                // Src: (SPUvec_srl:v8i16 VECREG:v8i16:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTHMv8i16:v8i16 VECREG:v8i16:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              /*SwitchType*/ 37,  MVT::v4i32,// ->26072
/*26035*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*26043*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*26051*/       OPC_EmitInteger, MVT::i32, 0, 
/*26054*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*26063*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 5, 
                // Src: (SPUvec_srl:v4i32 VECREG:v4i32:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTMv4i32:v4i32 VECREG:v4i32:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              0, // EndSwitchType
/*26073*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58|128,4/*570*/,  TARGET_OPCODE(ISD::SRA),// ->26648
/*26078*/   OPC_RecordChild0, // #0 = $rA
/*26079*/   OPC_RecordChild1, // #1 = $val
/*26080*/   OPC_Scope, 47|128,1/*175*/, /*->26258*/ // 4 children in Scope
/*26083*/     OPC_MoveChild, 1,
/*26085*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*26088*/     OPC_Scope, 127, /*->26217*/ // 3 children in Scope
/*26090*/       OPC_CheckPredicate, 16, // Predicate_uimm7
/*26092*/       OPC_SwitchType /*3 cases */, 32,  MVT::i16,// ->26127
/*26095*/         OPC_MoveParent,
/*26096*/         OPC_SwitchType /*2 cases */, 11,  MVT::i16,// ->26110
/*26099*/           OPC_EmitConvertToTarget, 1,
/*26101*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHIr16), 0,
                        1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 2, 
                    // Src: (sra:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAHIr16:i16 R16C:i16:$rA, (imm:i16):$val)
                  /*SwitchType*/ 14,  MVT::v8i16,// ->26126
/*26112*/           OPC_EmitConvertToTarget, 1,
/*26114*/           OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*26117*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHIv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                    // Src: (SPUvec_sra:v8i16 VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAHIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM32:i32 (imm:i16)<<P:Predicate_uimm7>>:$val))
                  0, // EndSwitchType
                /*SwitchType*/ 68,  MVT::i32,// ->26197
/*26129*/         OPC_MoveParent,
/*26130*/         OPC_SwitchType /*5 cases */, 11,  MVT::i64,// ->26144
/*26133*/           OPC_EmitConvertToTarget, 1,
/*26135*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAIr64_i32), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 2, 
                    // Src: (sra:i64 R64C:i64:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAIr64_i32:i64 R64C:i64:$rA, (imm:i32):$val)
                  /*SwitchType*/ 11,  MVT::i32,// ->26157
/*26146*/           OPC_EmitConvertToTarget, 1,
/*26148*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAIr32_i32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                    // Src: (sra:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAIr32_i32:i32 R32C:i32:$rA, (imm:i32):$val)
                  /*SwitchType*/ 11,  MVT::v8i16,// ->26170
/*26159*/           OPC_EmitConvertToTarget, 1,
/*26161*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHIv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                    // Src: (SPUvec_sra:v8i16 VECREG:v8i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAHIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i32):$val)
                  /*SwitchType*/ 11,  MVT::v2i64,// ->26183
/*26172*/           OPC_EmitConvertToTarget, 1,
/*26174*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAIv2i64_i32), 0,
                        1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 2, 
                    // Src: (SPUvec_sra:v2i64 VECREG:v2i64:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAIv2i64_i32:v2i64 VECREG:v2i64:$rA, (imm:i32):$val)
                  /*SwitchType*/ 11,  MVT::v4i32,// ->26196
/*26185*/           OPC_EmitConvertToTarget, 1,
/*26187*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAIv4i32_i32), 0,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                    // Src: (SPUvec_sra:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                    // Dst: (ROTMAIv4i32_i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
                  0, // EndSwitchType
                /*SwitchType*/ 17,  MVT::i8,// ->26216
/*26199*/         OPC_MoveParent,
/*26200*/         OPC_CheckType, MVT::v8i16,
/*26202*/         OPC_EmitConvertToTarget, 1,
/*26204*/         OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*26207*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                  // Src: (SPUvec_sra:v8i16 VECREG:v8i16:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTMAHIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM32:i32 (imm:i8)<<P:Predicate_uimm7>>:$val))
                0, // EndSwitchType
/*26217*/     /*Scope*/ 19, /*->26237*/
/*26218*/       OPC_CheckType, MVT::i32,
/*26220*/       OPC_MoveParent,
/*26221*/       OPC_CheckType, MVT::i16,
/*26223*/       OPC_EmitConvertToTarget, 1,
/*26225*/       OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*26228*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHIr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                // Src: (sra:i16 R16C:i16:$rA, (imm:i32):$val) - Complexity = 6
                // Dst: (ROTMAHIr16:i16 R16C:i16:$rA, (TO_IMM32:i16 (imm:i32)<<P:Predicate_uimm7>>:$val))
/*26237*/     /*Scope*/ 19, /*->26257*/
/*26238*/       OPC_CheckType, MVT::i8,
/*26240*/       OPC_MoveParent,
/*26241*/       OPC_CheckType, MVT::i16,
/*26243*/       OPC_EmitConvertToTarget, 1,
/*26245*/       OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*26248*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHIr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                // Src: (sra:i16 R16C:i16:$rA, (imm:i8):$val) - Complexity = 6
                // Dst: (ROTMAHIr16:i16 R16C:i16:$rA, (TO_IMM32:i16 (imm:i8)<<P:Predicate_uimm7>>:$val))
/*26257*/     0, /*End of Scope*/
/*26258*/   /*Scope*/ 96, /*->26355*/
/*26259*/     OPC_CheckChild1Type, MVT::i32,
/*26261*/     OPC_SwitchType /*4 cases */, 21,  MVT::i16,// ->26285
/*26264*/       OPC_EmitInteger, MVT::i32, 0, 
/*26267*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*26276*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 3, 
                // Src: (sra:i16 R16C:i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTMAHr16:i16 R16C:i16:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              /*SwitchType*/ 21,  MVT::i32,// ->26308
/*26287*/       OPC_EmitInteger, MVT::i32, 0, 
/*26290*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*26299*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (sra:i32 R32C:i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTMAr32:i32 R32C:i32:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              /*SwitchType*/ 21,  MVT::v8i16,// ->26331
/*26310*/       OPC_EmitInteger, MVT::i32, 0, 
/*26313*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*26322*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                // Src: (SPUvec_sra:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTMAHv8i16:v8i16 VECREG:v8i16:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              /*SwitchType*/ 21,  MVT::v4i32,// ->26354
/*26333*/       OPC_EmitInteger, MVT::i32, 0, 
/*26336*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*26345*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 3, 
                // Src: (SPUvec_sra:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTMAv4i32:v4i32 VECREG:v4i32:$rA, (SFIr32:i32 R32C:i32:$rB, 0:i32))
              0, // EndSwitchType
/*26355*/   /*Scope*/ 0|128,1/*128*/, /*->26485*/
/*26357*/     OPC_CheckChild1Type, MVT::i16,
/*26359*/     OPC_SwitchType /*4 cases */, 29,  MVT::i16,// ->26391
/*26362*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*26370*/       OPC_EmitInteger, MVT::i32, 0, 
/*26373*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*26382*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 4, 
                // Src: (sra:i16 R16C:i16:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTMAHr16:i16 R16C:i16:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              /*SwitchType*/ 29,  MVT::i32,// ->26422
/*26393*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*26401*/       OPC_EmitInteger, MVT::i32, 0, 
/*26404*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*26413*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 4, 
                // Src: (sra:i32 R32C:i32:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTMAr32:i32 R32C:i32:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              /*SwitchType*/ 29,  MVT::v8i16,// ->26453
/*26424*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*26432*/       OPC_EmitInteger, MVT::i32, 0, 
/*26435*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*26444*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 4, 
                // Src: (SPUvec_sra:v8i16 VECREG:v8i16:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTMAHv8i16:v8i16 VECREG:v8i16:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              /*SwitchType*/ 29,  MVT::v4i32,// ->26484
/*26455*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*26463*/       OPC_EmitInteger, MVT::i32, 0, 
/*26466*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*26475*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 4, 
                // Src: (SPUvec_sra:v4i32 VECREG:v4i32:$rA, R16C:i16:$rB) - Complexity = 3
                // Dst: (ROTMAv4i32:v4i32 VECREG:v4i32:$rA, (SFIr32:i32 (XSHWr16:i32 R16C:i16:$rB), 0:i32))
              0, // EndSwitchType
/*26485*/   /*Scope*/ 32|128,1/*160*/, /*->26647*/
/*26487*/     OPC_CheckChild1Type, MVT::i8,
/*26489*/     OPC_SwitchType /*4 cases */, 37,  MVT::i16,// ->26529
/*26492*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*26500*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*26508*/       OPC_EmitInteger, MVT::i32, 0, 
/*26511*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*26520*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHr16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 5, 
                // Src: (sra:i16 R16C:i16:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTMAHr16:i16 R16C:i16:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              /*SwitchType*/ 37,  MVT::i32,// ->26568
/*26531*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*26539*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*26547*/       OPC_EmitInteger, MVT::i32, 0, 
/*26550*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*26559*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5, 
                // Src: (sra:i32 R32C:i32:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTMAr32:i32 R32C:i32:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              /*SwitchType*/ 37,  MVT::v8i16,// ->26607
/*26570*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*26578*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*26586*/       OPC_EmitInteger, MVT::i32, 0, 
/*26589*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*26598*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAHv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 5, 
                // Src: (SPUvec_sra:v8i16 VECREG:v8i16:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTMAHv8i16:v8i16 VECREG:v8i16:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              /*SwitchType*/ 37,  MVT::v4i32,// ->26646
/*26609*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1,  // Results = #2 
/*26617*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*26625*/       OPC_EmitInteger, MVT::i32, 0, 
/*26628*/       OPC_EmitNode, TARGET_OPCODE(SPU::SFIr32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*26637*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTMAv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 5, 
                // Src: (SPUvec_sra:v4i32 VECREG:v4i32:$rA, R8C:i8:$rB) - Complexity = 3
                // Dst: (ROTMAv4i32:v4i32 VECREG:v4i32:$rA, (SFIr32:i32 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rB)), 0:i32))
              0, // EndSwitchType
/*26647*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 26|128,1/*154*/,  TARGET_OPCODE(ISD::FNEG),// ->26806
/*26652*/   OPC_Scope, 99, /*->26753*/ // 2 children in Scope
/*26654*/     OPC_MoveChild, 0,
/*26656*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FADD),
/*26659*/     OPC_Scope, 22, /*->26683*/ // 4 children in Scope
/*26661*/       OPC_RecordChild0, // #0 = $rC
/*26662*/       OPC_MoveChild, 1,
/*26664*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*26667*/       OPC_RecordChild0, // #1 = $rA
/*26668*/       OPC_RecordChild1, // #2 = $rB
/*26669*/       OPC_MoveParent,
/*26670*/       OPC_MoveParent,
/*26671*/       OPC_CheckType, MVT::f64,
/*26673*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FNMAf64), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fneg:f64 (fadd:f64 R64FP:f64:$rC, (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB))) - Complexity = 9
                // Dst: (FNMAf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
/*26683*/     /*Scope*/ 22, /*->26706*/
/*26684*/       OPC_MoveChild, 0,
/*26686*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*26689*/       OPC_RecordChild0, // #0 = $rA
/*26690*/       OPC_RecordChild1, // #1 = $rB
/*26691*/       OPC_MoveParent,
/*26692*/       OPC_RecordChild1, // #2 = $rC
/*26693*/       OPC_MoveParent,
/*26694*/       OPC_CheckType, MVT::f64,
/*26696*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FNMAf64), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 (fadd:f64 (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB), R64FP:f64:$rC)) - Complexity = 9
                // Dst: (FNMAf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
/*26706*/     /*Scope*/ 22, /*->26729*/
/*26707*/       OPC_RecordChild0, // #0 = $rC
/*26708*/       OPC_MoveChild, 1,
/*26710*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*26713*/       OPC_RecordChild0, // #1 = $rA
/*26714*/       OPC_RecordChild1, // #2 = $rB
/*26715*/       OPC_MoveParent,
/*26716*/       OPC_MoveParent,
/*26717*/       OPC_CheckType, MVT::v2f64,
/*26719*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FNMAv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fneg:v2f64 (fadd:v2f64 VECREG:v2f64:$rC, (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB))) - Complexity = 9
                // Dst: (FNMAv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
/*26729*/     /*Scope*/ 22, /*->26752*/
/*26730*/       OPC_MoveChild, 0,
/*26732*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*26735*/       OPC_RecordChild0, // #0 = $rA
/*26736*/       OPC_RecordChild1, // #1 = $rB
/*26737*/       OPC_MoveParent,
/*26738*/       OPC_RecordChild1, // #2 = $rC
/*26739*/       OPC_MoveParent,
/*26740*/       OPC_CheckType, MVT::v2f64,
/*26742*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FNMAv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f64 (fadd:v2f64 (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB), VECREG:v2f64:$rC)) - Complexity = 9
                // Dst: (FNMAv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
/*26752*/     0, /*End of Scope*/
/*26753*/   /*Scope*/ 51, /*->26805*/
/*26754*/     OPC_RecordChild0, // #0 = $rA
/*26755*/     OPC_SwitchType /*2 cases */, 22,  MVT::f32,// ->26780
/*26758*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*26763*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILHUr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*26771*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORfneg32), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                // Src: (fneg:f32 R32FP:f32:$rA) - Complexity = 3
                // Dst: (XORfneg32:f32 R32FP:f32:$rA, (ILHUr32:i32 32768:i32))
              /*SwitchType*/ 22,  MVT::v4f32,// ->26804
/*26782*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*26787*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1,  // Results = #2 
/*26795*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XORfnegvec), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2, 
                // Src: (fneg:v4f32 VECREG:v4f32:$rA) - Complexity = 3
                // Dst: (XORfnegvec:v4f32 VECREG:v4f32:$rA, (ILHUv4i32:v4f32 32768:i32))
              0, // EndSwitchType
/*26805*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 109,  TARGET_OPCODE(SPUISD::CALL),// ->26918
/*26809*/   OPC_RecordNode,   // #0 = 'SPUcall' chained node
/*26810*/   OPC_CaptureFlagInput,
/*26811*/   OPC_Scope, 92, /*->26905*/ // 2 children in Scope
/*26813*/     OPC_MoveChild, 1,
/*26815*/     OPC_SwitchOpcode /*2 cases */, 41,  TARGET_OPCODE(SPUISD::PCRelAddr),// ->26860
/*26819*/       OPC_RecordChild0, // #1 = $func
/*26820*/       OPC_MoveChild, 0,
/*26822*/       OPC_SwitchOpcode /*2 cases */, 15,  TARGET_OPCODE(ISD::TargetGlobalAddress),// ->26841
/*26826*/         OPC_MoveParent,
/*26827*/         OPC_MoveChild, 1,
/*26829*/         OPC_CheckInteger, 0, 
/*26831*/         OPC_MoveParent,
/*26832*/         OPC_MoveParent,
/*26833*/         OPC_EmitMergeInputChains1_0,
/*26834*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRSL), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (SPUcall (SPUpcrel:iPTR (tglobaladdr:iPTR):$func, 0:iPTR)) - Complexity = 14
                  // Dst: (BRSL (tglobaladdr:iPTR):$func)
                /*SwitchOpcode*/ 15,  TARGET_OPCODE(ISD::TargetExternalSymbol),// ->26859
/*26844*/         OPC_MoveParent,
/*26845*/         OPC_MoveChild, 1,
/*26847*/         OPC_CheckInteger, 0, 
/*26849*/         OPC_MoveParent,
/*26850*/         OPC_MoveParent,
/*26851*/         OPC_EmitMergeInputChains1_0,
/*26852*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRSL), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (SPUcall (SPUpcrel:iPTR (texternalsym:iPTR):$func, 0:iPTR)) - Complexity = 14
                  // Dst: (BRSL (texternalsym:iPTR):$func)
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 41,  TARGET_OPCODE(SPUISD::AFormAddr),// ->26904
/*26863*/       OPC_RecordChild0, // #1 = $func
/*26864*/       OPC_MoveChild, 0,
/*26866*/       OPC_SwitchOpcode /*2 cases */, 15,  TARGET_OPCODE(ISD::TargetGlobalAddress),// ->26885
/*26870*/         OPC_MoveParent,
/*26871*/         OPC_MoveChild, 1,
/*26873*/         OPC_CheckInteger, 0, 
/*26875*/         OPC_MoveParent,
/*26876*/         OPC_MoveParent,
/*26877*/         OPC_EmitMergeInputChains1_0,
/*26878*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRASL), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (SPUcall (SPUaform:iPTR (tglobaladdr:iPTR):$func, 0:iPTR)) - Complexity = 14
                  // Dst: (BRASL (tglobaladdr:iPTR):$func)
                /*SwitchOpcode*/ 15,  TARGET_OPCODE(ISD::TargetExternalSymbol),// ->26903
/*26888*/         OPC_MoveParent,
/*26889*/         OPC_MoveChild, 1,
/*26891*/         OPC_CheckInteger, 0, 
/*26893*/         OPC_MoveParent,
/*26894*/         OPC_MoveParent,
/*26895*/         OPC_EmitMergeInputChains1_0,
/*26896*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRASL), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (SPUcall (SPUaform:iPTR (texternalsym:iPTR):$func, 0:iPTR)) - Complexity = 14
                  // Dst: (BRASL (texternalsym:iPTR):$func)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*26905*/   /*Scope*/ 11, /*->26917*/
/*26906*/     OPC_RecordChild1, // #1 = $func
/*26907*/     OPC_CheckChild1Type, MVT::i32,
/*26909*/     OPC_EmitMergeInputChains1_0,
/*26910*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::BISL), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput|OPFL_Variadic1,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (SPUcall R32C:i32:$func) - Complexity = 3
              // Dst: (BISL R32C:i32:$func)
/*26917*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,5/*681*/,  TARGET_OPCODE(ISD::STORE),// ->27603
/*26922*/   OPC_RecordMemRef,
/*26923*/   OPC_RecordNode,   // #0 = 'st' chained node
/*26924*/   OPC_RecordChild1, // #1 = $rT
/*26925*/   OPC_Scope, 51, /*->26978*/ // 13 children in Scope
/*26927*/     OPC_CheckChild1Type, MVT::v16i8,
/*26929*/     OPC_RecordChild2, // #2 = $src
/*26930*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*26932*/     OPC_CheckPredicate, 18, // Predicate_store
/*26934*/     OPC_Scope, 13, /*->26949*/ // 3 children in Scope
/*26936*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*26939*/       OPC_EmitMergeInputChains1_0,
/*26940*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v16i8:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv16i8 VECREG:v16i8:$rT, dform_addr:iPTR:$src)
/*26949*/     /*Scope*/ 13, /*->26963*/
/*26950*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*26953*/       OPC_EmitMergeInputChains1_0,
/*26954*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v16i8:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv16i8 VECREG:v16i8:$rT, aform_addr:iPTR:$src)
/*26963*/     /*Scope*/ 13, /*->26977*/
/*26964*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*26967*/       OPC_EmitMergeInputChains1_0,
/*26968*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXv16i8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v16i8:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv16i8 VECREG:v16i8:$rT, xform_addr:iPTR:$src)
/*26977*/     0, /*End of Scope*/
/*26978*/   /*Scope*/ 51, /*->27030*/
/*26979*/     OPC_CheckChild1Type, MVT::v8i16,
/*26981*/     OPC_RecordChild2, // #2 = $src
/*26982*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*26984*/     OPC_CheckPredicate, 18, // Predicate_store
/*26986*/     OPC_Scope, 13, /*->27001*/ // 3 children in Scope
/*26988*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*26991*/       OPC_EmitMergeInputChains1_0,
/*26992*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v8i16:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv8i16 VECREG:v8i16:$rT, dform_addr:iPTR:$src)
/*27001*/     /*Scope*/ 13, /*->27015*/
/*27002*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27005*/       OPC_EmitMergeInputChains1_0,
/*27006*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v8i16:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv8i16 VECREG:v8i16:$rT, aform_addr:iPTR:$src)
/*27015*/     /*Scope*/ 13, /*->27029*/
/*27016*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27019*/       OPC_EmitMergeInputChains1_0,
/*27020*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXv8i16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v8i16:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv8i16 VECREG:v8i16:$rT, xform_addr:iPTR:$src)
/*27029*/     0, /*End of Scope*/
/*27030*/   /*Scope*/ 51, /*->27082*/
/*27031*/     OPC_CheckChild1Type, MVT::v4i32,
/*27033*/     OPC_RecordChild2, // #2 = $src
/*27034*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27036*/     OPC_CheckPredicate, 18, // Predicate_store
/*27038*/     OPC_Scope, 13, /*->27053*/ // 3 children in Scope
/*27040*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27043*/       OPC_EmitMergeInputChains1_0,
/*27044*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4i32:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv4i32 VECREG:v4i32:$rT, dform_addr:iPTR:$src)
/*27053*/     /*Scope*/ 13, /*->27067*/
/*27054*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27057*/       OPC_EmitMergeInputChains1_0,
/*27058*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4i32:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv4i32 VECREG:v4i32:$rT, aform_addr:iPTR:$src)
/*27067*/     /*Scope*/ 13, /*->27081*/
/*27068*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27071*/       OPC_EmitMergeInputChains1_0,
/*27072*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXv4i32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4i32:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv4i32 VECREG:v4i32:$rT, xform_addr:iPTR:$src)
/*27081*/     0, /*End of Scope*/
/*27082*/   /*Scope*/ 51, /*->27134*/
/*27083*/     OPC_CheckChild1Type, MVT::v2i64,
/*27085*/     OPC_RecordChild2, // #2 = $src
/*27086*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27088*/     OPC_CheckPredicate, 18, // Predicate_store
/*27090*/     OPC_Scope, 13, /*->27105*/ // 3 children in Scope
/*27092*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27095*/       OPC_EmitMergeInputChains1_0,
/*27096*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2i64:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv2i64 VECREG:v2i64:$rT, dform_addr:iPTR:$src)
/*27105*/     /*Scope*/ 13, /*->27119*/
/*27106*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27109*/       OPC_EmitMergeInputChains1_0,
/*27110*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2i64:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv2i64 VECREG:v2i64:$rT, aform_addr:iPTR:$src)
/*27119*/     /*Scope*/ 13, /*->27133*/
/*27120*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27123*/       OPC_EmitMergeInputChains1_0,
/*27124*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXv2i64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2i64:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv2i64 VECREG:v2i64:$rT, xform_addr:iPTR:$src)
/*27133*/     0, /*End of Scope*/
/*27134*/   /*Scope*/ 51, /*->27186*/
/*27135*/     OPC_CheckChild1Type, MVT::v4f32,
/*27137*/     OPC_RecordChild2, // #2 = $src
/*27138*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27140*/     OPC_CheckPredicate, 18, // Predicate_store
/*27142*/     OPC_Scope, 13, /*->27157*/ // 3 children in Scope
/*27144*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27147*/       OPC_EmitMergeInputChains1_0,
/*27148*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4f32:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv4f32 VECREG:v4f32:$rT, dform_addr:iPTR:$src)
/*27157*/     /*Scope*/ 13, /*->27171*/
/*27158*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27161*/       OPC_EmitMergeInputChains1_0,
/*27162*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4f32:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv4f32 VECREG:v4f32:$rT, aform_addr:iPTR:$src)
/*27171*/     /*Scope*/ 13, /*->27185*/
/*27172*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27175*/       OPC_EmitMergeInputChains1_0,
/*27176*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXv4f32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v4f32:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv4f32 VECREG:v4f32:$rT, xform_addr:iPTR:$src)
/*27185*/     0, /*End of Scope*/
/*27186*/   /*Scope*/ 51, /*->27238*/
/*27187*/     OPC_CheckChild1Type, MVT::v2f64,
/*27189*/     OPC_RecordChild2, // #2 = $src
/*27190*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27192*/     OPC_CheckPredicate, 18, // Predicate_store
/*27194*/     OPC_Scope, 13, /*->27209*/ // 3 children in Scope
/*27196*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27199*/       OPC_EmitMergeInputChains1_0,
/*27200*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2f64:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDv2f64 VECREG:v2f64:$rT, dform_addr:iPTR:$src)
/*27209*/     /*Scope*/ 13, /*->27223*/
/*27210*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27213*/       OPC_EmitMergeInputChains1_0,
/*27214*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2f64:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAv2f64 VECREG:v2f64:$rT, aform_addr:iPTR:$src)
/*27223*/     /*Scope*/ 13, /*->27237*/
/*27224*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27227*/       OPC_EmitMergeInputChains1_0,
/*27228*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXv2f64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st VECREG:v2f64:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXv2f64 VECREG:v2f64:$rT, xform_addr:iPTR:$src)
/*27237*/     0, /*End of Scope*/
/*27238*/   /*Scope*/ 51, /*->27290*/
/*27239*/     OPC_CheckChild1Type, MVT::i128,
/*27241*/     OPC_RecordChild2, // #2 = $src
/*27242*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27244*/     OPC_CheckPredicate, 18, // Predicate_store
/*27246*/     OPC_Scope, 13, /*->27261*/ // 3 children in Scope
/*27248*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27251*/       OPC_EmitMergeInputChains1_0,
/*27252*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDr128), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st GPRC:i128:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDr128 GPRC:i128:$rT, dform_addr:iPTR:$src)
/*27261*/     /*Scope*/ 13, /*->27275*/
/*27262*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27265*/       OPC_EmitMergeInputChains1_0,
/*27266*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAr128), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st GPRC:i128:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAr128 GPRC:i128:$rT, aform_addr:iPTR:$src)
/*27275*/     /*Scope*/ 13, /*->27289*/
/*27276*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27279*/       OPC_EmitMergeInputChains1_0,
/*27280*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXr128), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st GPRC:i128:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXr128 GPRC:i128:$rT, xform_addr:iPTR:$src)
/*27289*/     0, /*End of Scope*/
/*27290*/   /*Scope*/ 51, /*->27342*/
/*27291*/     OPC_CheckChild1Type, MVT::i64,
/*27293*/     OPC_RecordChild2, // #2 = $src
/*27294*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27296*/     OPC_CheckPredicate, 18, // Predicate_store
/*27298*/     OPC_Scope, 13, /*->27313*/ // 3 children in Scope
/*27300*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27303*/       OPC_EmitMergeInputChains1_0,
/*27304*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDr64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64C:i64:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDr64 R64C:i64:$rT, dform_addr:iPTR:$src)
/*27313*/     /*Scope*/ 13, /*->27327*/
/*27314*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27317*/       OPC_EmitMergeInputChains1_0,
/*27318*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAr64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64C:i64:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAr64 R64C:i64:$rT, aform_addr:iPTR:$src)
/*27327*/     /*Scope*/ 13, /*->27341*/
/*27328*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27331*/       OPC_EmitMergeInputChains1_0,
/*27332*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXr64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64C:i64:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXr64 R64C:i64:$rT, xform_addr:iPTR:$src)
/*27341*/     0, /*End of Scope*/
/*27342*/   /*Scope*/ 51, /*->27394*/
/*27343*/     OPC_CheckChild1Type, MVT::i32,
/*27345*/     OPC_RecordChild2, // #2 = $src
/*27346*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27348*/     OPC_CheckPredicate, 18, // Predicate_store
/*27350*/     OPC_Scope, 13, /*->27365*/ // 3 children in Scope
/*27352*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27355*/       OPC_EmitMergeInputChains1_0,
/*27356*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDr32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32C:i32:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDr32 R32C:i32:$rT, dform_addr:iPTR:$src)
/*27365*/     /*Scope*/ 13, /*->27379*/
/*27366*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27369*/       OPC_EmitMergeInputChains1_0,
/*27370*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAr32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32C:i32:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAr32 R32C:i32:$rT, aform_addr:iPTR:$src)
/*27379*/     /*Scope*/ 13, /*->27393*/
/*27380*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27383*/       OPC_EmitMergeInputChains1_0,
/*27384*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXr32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32C:i32:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXr32 R32C:i32:$rT, xform_addr:iPTR:$src)
/*27393*/     0, /*End of Scope*/
/*27394*/   /*Scope*/ 51, /*->27446*/
/*27395*/     OPC_CheckChild1Type, MVT::f32,
/*27397*/     OPC_RecordChild2, // #2 = $src
/*27398*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27400*/     OPC_CheckPredicate, 18, // Predicate_store
/*27402*/     OPC_Scope, 13, /*->27417*/ // 3 children in Scope
/*27404*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27407*/       OPC_EmitMergeInputChains1_0,
/*27408*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDf32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32FP:f32:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDf32 R32FP:f32:$rT, dform_addr:iPTR:$src)
/*27417*/     /*Scope*/ 13, /*->27431*/
/*27418*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27421*/       OPC_EmitMergeInputChains1_0,
/*27422*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAf32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32FP:f32:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAf32 R32FP:f32:$rT, aform_addr:iPTR:$src)
/*27431*/     /*Scope*/ 13, /*->27445*/
/*27432*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27435*/       OPC_EmitMergeInputChains1_0,
/*27436*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXf32), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R32FP:f32:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXf32 R32FP:f32:$rT, xform_addr:iPTR:$src)
/*27445*/     0, /*End of Scope*/
/*27446*/   /*Scope*/ 51, /*->27498*/
/*27447*/     OPC_CheckChild1Type, MVT::f64,
/*27449*/     OPC_RecordChild2, // #2 = $src
/*27450*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27452*/     OPC_CheckPredicate, 18, // Predicate_store
/*27454*/     OPC_Scope, 13, /*->27469*/ // 3 children in Scope
/*27456*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27459*/       OPC_EmitMergeInputChains1_0,
/*27460*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDf64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64FP:f64:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDf64 R64FP:f64:$rT, dform_addr:iPTR:$src)
/*27469*/     /*Scope*/ 13, /*->27483*/
/*27470*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27473*/       OPC_EmitMergeInputChains1_0,
/*27474*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAf64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64FP:f64:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAf64 R64FP:f64:$rT, aform_addr:iPTR:$src)
/*27483*/     /*Scope*/ 13, /*->27497*/
/*27484*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27487*/       OPC_EmitMergeInputChains1_0,
/*27488*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXf64), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R64FP:f64:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXf64 R64FP:f64:$rT, xform_addr:iPTR:$src)
/*27497*/     0, /*End of Scope*/
/*27498*/   /*Scope*/ 51, /*->27550*/
/*27499*/     OPC_CheckChild1Type, MVT::i16,
/*27501*/     OPC_RecordChild2, // #2 = $src
/*27502*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27504*/     OPC_CheckPredicate, 18, // Predicate_store
/*27506*/     OPC_Scope, 13, /*->27521*/ // 3 children in Scope
/*27508*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27511*/       OPC_EmitMergeInputChains1_0,
/*27512*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDr16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R16C:i16:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDr16 R16C:i16:$rT, dform_addr:iPTR:$src)
/*27521*/     /*Scope*/ 13, /*->27535*/
/*27522*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27525*/       OPC_EmitMergeInputChains1_0,
/*27526*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAr16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R16C:i16:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAr16 R16C:i16:$rT, aform_addr:iPTR:$src)
/*27535*/     /*Scope*/ 13, /*->27549*/
/*27536*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27539*/       OPC_EmitMergeInputChains1_0,
/*27540*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXr16), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R16C:i16:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXr16 R16C:i16:$rT, xform_addr:iPTR:$src)
/*27549*/     0, /*End of Scope*/
/*27550*/   /*Scope*/ 51, /*->27602*/
/*27551*/     OPC_CheckChild1Type, MVT::i8,
/*27553*/     OPC_RecordChild2, // #2 = $src
/*27554*/     OPC_CheckPredicate, 17, // Predicate_unindexedstore
/*27556*/     OPC_CheckPredicate, 18, // Predicate_store
/*27558*/     OPC_Scope, 13, /*->27573*/ // 3 children in Scope
/*27560*/       OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectDFormAddr:$src #3 #4
/*27563*/       OPC_EmitMergeInputChains1_0,
/*27564*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQDr8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R8C:i8:$rT, dform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQDr8 R8C:i8:$rT, dform_addr:iPTR:$src)
/*27573*/     /*Scope*/ 13, /*->27587*/
/*27574*/       OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectAFormAddr:$src #3 #4
/*27577*/       OPC_EmitMergeInputChains1_0,
/*27578*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQAr8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R8C:i8:$rT, aform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQAr8 R8C:i8:$rT, aform_addr:iPTR:$src)
/*27587*/     /*Scope*/ 13, /*->27601*/
/*27588*/       OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectXFormAddr:$src #3 #4
/*27591*/       OPC_EmitMergeInputChains1_0,
/*27592*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::STQXr8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 3/*#Ops*/, 1, 3, 4, 
                // Src: (st R8C:i8:$rT, xform_addr:iPTR:$src)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (STQXr8 R8C:i8:$rT, xform_addr:iPTR:$src)
/*27601*/     0, /*End of Scope*/
/*27602*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57|128,1/*185*/,  TARGET_OPCODE(SPUISD::SHUFFLE_MASK),// ->27792
/*27607*/   OPC_RecordChild0, // #0 = $src
/*27608*/   OPC_CheckChild0Type, MVT::iPTR,
/*27610*/   OPC_SwitchType /*6 cases */, 28,  MVT::v16i8,// ->27641
/*27613*/     OPC_Scope, 12, /*->27627*/ // 2 children in Scope
/*27615*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27618*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CBD), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v16i8 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CBD:v16i8 dform2_addr:iPTR:$src)
/*27627*/     /*Scope*/ 12, /*->27640*/
/*27628*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27631*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CBX), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v16i8 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CBX:v16i8 xform_addr:iPTR:$src)
/*27640*/     0, /*End of Scope*/
            /*SwitchType*/ 28,  MVT::v8i16,// ->27671
/*27643*/     OPC_Scope, 12, /*->27657*/ // 2 children in Scope
/*27645*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27648*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CHD), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v8i16 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CHD:v8i16 dform2_addr:iPTR:$src)
/*27657*/     /*Scope*/ 12, /*->27670*/
/*27658*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27661*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CHX), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v8i16 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CHX:v8i16 xform_addr:iPTR:$src)
/*27670*/     0, /*End of Scope*/
            /*SwitchType*/ 28,  MVT::v4i32,// ->27701
/*27673*/     OPC_Scope, 12, /*->27687*/ // 2 children in Scope
/*27675*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27678*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CWD), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v4i32 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CWD:v4i32 dform2_addr:iPTR:$src)
/*27687*/     /*Scope*/ 12, /*->27700*/
/*27688*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27691*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CWX), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v4i32 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CWX:v4i32 xform_addr:iPTR:$src)
/*27700*/     0, /*End of Scope*/
            /*SwitchType*/ 28,  MVT::v2i64,// ->27731
/*27703*/     OPC_Scope, 12, /*->27717*/ // 2 children in Scope
/*27705*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27708*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CDD), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v2i64 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CDD:v2i64 dform2_addr:iPTR:$src)
/*27717*/     /*Scope*/ 12, /*->27730*/
/*27718*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27721*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CDX), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v2i64 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CDX:v2i64 xform_addr:iPTR:$src)
/*27730*/     0, /*End of Scope*/
            /*SwitchType*/ 28,  MVT::v4f32,// ->27761
/*27733*/     OPC_Scope, 12, /*->27747*/ // 2 children in Scope
/*27735*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27738*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CWDf32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v4f32 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CWDf32:v4f32 dform2_addr:iPTR:$src)
/*27747*/     /*Scope*/ 12, /*->27760*/
/*27748*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27751*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CWXf32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v4f32 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CWXf32:v4f32 xform_addr:iPTR:$src)
/*27760*/     0, /*End of Scope*/
            /*SwitchType*/ 28,  MVT::v2f64,// ->27791
/*27763*/     OPC_Scope, 12, /*->27777*/ // 2 children in Scope
/*27765*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectDForm2Addr:$src #1 #2
/*27768*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CDDf64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v2f64 dform2_addr:iPTR:$src) - Complexity = 12
                // Dst: (CDDf64:v2f64 dform2_addr:iPTR:$src)
/*27777*/     /*Scope*/ 12, /*->27790*/
/*27778*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectXFormAddr:$src #1 #2
/*27781*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CDXf64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 1, 2, 
                // Src: (SPUshufmask:v2f64 xform_addr:iPTR:$src) - Complexity = 12
                // Dst: (CDXf64:v2f64 xform_addr:iPTR:$src)
/*27790*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 64|128,12/*1600*/,  TARGET_OPCODE(ISD::INTRINSIC_WO_CHAIN),// ->29396
/*27796*/   OPC_MoveChild, 0,
/*27798*/   OPC_Scope, 25, /*->27825*/ // 81 children in Scope
/*27800*/     OPC_CheckInteger, 89|128,2/*345*/, 
/*27803*/     OPC_MoveParent,
/*27804*/     OPC_RecordChild1, // #0 = $rA
/*27805*/     OPC_RecordChild2, // #1 = $val
/*27806*/     OPC_MoveChild, 2,
/*27808*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*27811*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*27813*/     OPC_MoveParent,
/*27814*/     OPC_EmitConvertToTarget, 1,
/*27816*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKahi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 2, 0, 
              // Src: (intrinsic_wo_chain:v8i16 345:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKahi:v8i16 (imm:i16):$val, VECREG:v8i16:$rA)
/*27825*/   /*Scope*/ 25, /*->27851*/
/*27826*/     OPC_CheckInteger, 90|128,2/*346*/, 
/*27829*/     OPC_MoveParent,
/*27830*/     OPC_RecordChild1, // #0 = $rA
/*27831*/     OPC_RecordChild2, // #1 = $val
/*27832*/     OPC_MoveChild, 2,
/*27834*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*27837*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*27839*/     OPC_MoveParent,
/*27840*/     OPC_EmitConvertToTarget, 1,
/*27842*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKai), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 0, 
              // Src: (intrinsic_wo_chain:v4i32 346:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKai:v4i32 (imm:i16):$val, VECREG:v4i32:$rA)
/*27851*/   /*Scope*/ 25, /*->27877*/
/*27852*/     OPC_CheckInteger, 28|128,3/*412*/, 
/*27855*/     OPC_MoveParent,
/*27856*/     OPC_RecordChild1, // #0 = $rA
/*27857*/     OPC_RecordChild2, // #1 = $val
/*27858*/     OPC_MoveChild, 2,
/*27860*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*27863*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*27865*/     OPC_MoveParent,
/*27866*/     OPC_EmitConvertToTarget, 1,
/*27868*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKsfhi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 2, 0, 
              // Src: (intrinsic_wo_chain:v8i16 412:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKsfhi:v8i16 (imm:i16):$val, VECREG:v8i16:$rA)
/*27877*/   /*Scope*/ 25, /*->27903*/
/*27878*/     OPC_CheckInteger, 29|128,3/*413*/, 
/*27881*/     OPC_MoveParent,
/*27882*/     OPC_RecordChild1, // #0 = $rA
/*27883*/     OPC_RecordChild2, // #1 = $val
/*27884*/     OPC_MoveChild, 2,
/*27886*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*27889*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*27891*/     OPC_MoveParent,
/*27892*/     OPC_EmitConvertToTarget, 1,
/*27894*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKsfi), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 0, 
              // Src: (intrinsic_wo_chain:v4i32 413:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKsfi:v4i32 (imm:i16):$val, VECREG:v4i32:$rA)
/*27903*/   /*Scope*/ 25, /*->27929*/
/*27904*/     OPC_CheckInteger, 15|128,3/*399*/, 
/*27907*/     OPC_MoveParent,
/*27908*/     OPC_RecordChild1, // #0 = $rA
/*27909*/     OPC_RecordChild2, // #1 = $val
/*27910*/     OPC_MoveChild, 2,
/*27912*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*27915*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*27917*/     OPC_MoveParent,
/*27918*/     OPC_EmitConvertToTarget, 1,
/*27920*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKmpyi), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 399:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKmpyi:v4i32 VECREG:v8i16:$rA, (imm:i16):$val)
/*27929*/   /*Scope*/ 25, /*->27955*/
/*27930*/     OPC_CheckInteger, 18|128,3/*402*/, 
/*27933*/     OPC_MoveParent,
/*27934*/     OPC_RecordChild1, // #0 = $rA
/*27935*/     OPC_RecordChild2, // #1 = $val
/*27936*/     OPC_MoveChild, 2,
/*27938*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*27941*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*27943*/     OPC_MoveParent,
/*27944*/     OPC_EmitConvertToTarget, 1,
/*27946*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKmpyui), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 402:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKmpyui:v4i32 VECREG:v8i16:$rA, (imm:i16):$val)
/*27955*/   /*Scope*/ 25, /*->27981*/
/*27956*/     OPC_CheckInteger, 92|128,2/*348*/, 
/*27959*/     OPC_MoveParent,
/*27960*/     OPC_RecordChild1, // #0 = $rA
/*27961*/     OPC_RecordChild2, // #1 = $val
/*27962*/     OPC_MoveChild, 2,
/*27964*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*27967*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*27969*/     OPC_MoveParent,
/*27970*/     OPC_EmitConvertToTarget, 1,
/*27972*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKandbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 348:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKandbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*27981*/   /*Scope*/ 25, /*->28007*/
/*27982*/     OPC_CheckInteger, 94|128,2/*350*/, 
/*27985*/     OPC_MoveParent,
/*27986*/     OPC_RecordChild1, // #0 = $rA
/*27987*/     OPC_RecordChild2, // #1 = $val
/*27988*/     OPC_MoveChild, 2,
/*27990*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*27993*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*27995*/     OPC_MoveParent,
/*27996*/     OPC_EmitConvertToTarget, 1,
/*27998*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKandhi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 350:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKandhi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28007*/   /*Scope*/ 25, /*->28033*/
/*28008*/     OPC_CheckInteger, 95|128,2/*351*/, 
/*28011*/     OPC_MoveParent,
/*28012*/     OPC_RecordChild1, // #0 = $rA
/*28013*/     OPC_RecordChild2, // #1 = $val
/*28014*/     OPC_MoveChild, 2,
/*28016*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28019*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28021*/     OPC_MoveParent,
/*28022*/     OPC_EmitConvertToTarget, 1,
/*28024*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKandi), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 351:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKandi:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28033*/   /*Scope*/ 25, /*->28059*/
/*28034*/     OPC_CheckInteger, 22|128,3/*406*/, 
/*28037*/     OPC_MoveParent,
/*28038*/     OPC_RecordChild1, // #0 = $rA
/*28039*/     OPC_RecordChild2, // #1 = $val
/*28040*/     OPC_MoveChild, 2,
/*28042*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28045*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*28047*/     OPC_MoveParent,
/*28048*/     OPC_EmitConvertToTarget, 1,
/*28050*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKorbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 406:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKorbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*28059*/   /*Scope*/ 25, /*->28085*/
/*28060*/     OPC_CheckInteger, 24|128,3/*408*/, 
/*28063*/     OPC_MoveParent,
/*28064*/     OPC_RecordChild1, // #0 = $rA
/*28065*/     OPC_RecordChild2, // #1 = $val
/*28066*/     OPC_MoveChild, 2,
/*28068*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28071*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*28073*/     OPC_MoveParent,
/*28074*/     OPC_EmitConvertToTarget, 1,
/*28076*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKorhi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 408:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKorhi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28085*/   /*Scope*/ 25, /*->28111*/
/*28086*/     OPC_CheckInteger, 25|128,3/*409*/, 
/*28089*/     OPC_MoveParent,
/*28090*/     OPC_RecordChild1, // #0 = $rA
/*28091*/     OPC_RecordChild2, // #1 = $val
/*28092*/     OPC_MoveChild, 2,
/*28094*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28097*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28099*/     OPC_MoveParent,
/*28100*/     OPC_EmitConvertToTarget, 1,
/*28102*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKori), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 409:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKori:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28111*/   /*Scope*/ 25, /*->28137*/
/*28112*/     OPC_CheckInteger, 37|128,3/*421*/, 
/*28115*/     OPC_MoveParent,
/*28116*/     OPC_RecordChild1, // #0 = $rA
/*28117*/     OPC_RecordChild2, // #1 = $val
/*28118*/     OPC_MoveChild, 2,
/*28120*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28123*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*28125*/     OPC_MoveParent,
/*28126*/     OPC_EmitConvertToTarget, 1,
/*28128*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKxorbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 421:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKxorbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*28137*/   /*Scope*/ 25, /*->28163*/
/*28138*/     OPC_CheckInteger, 38|128,3/*422*/, 
/*28141*/     OPC_MoveParent,
/*28142*/     OPC_RecordChild1, // #0 = $rA
/*28143*/     OPC_RecordChild2, // #1 = $val
/*28144*/     OPC_MoveChild, 2,
/*28146*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28149*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*28151*/     OPC_MoveParent,
/*28152*/     OPC_EmitConvertToTarget, 1,
/*28154*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKxorhi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 422:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKxorhi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28163*/   /*Scope*/ 25, /*->28189*/
/*28164*/     OPC_CheckInteger, 39|128,3/*423*/, 
/*28167*/     OPC_MoveParent,
/*28168*/     OPC_RecordChild1, // #0 = $rA
/*28169*/     OPC_RecordChild2, // #1 = $val
/*28170*/     OPC_MoveChild, 2,
/*28172*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28175*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28177*/     OPC_MoveParent,
/*28178*/     OPC_EmitConvertToTarget, 1,
/*28180*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKxori), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 423:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKxori:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28189*/   /*Scope*/ 28, /*->28218*/
/*28190*/     OPC_CheckInteger, 31|128,3/*415*/, 
/*28193*/     OPC_MoveParent,
/*28194*/     OPC_RecordChild1, // #0 = $rA
/*28195*/     OPC_RecordChild2, // #1 = $val
/*28196*/     OPC_MoveChild, 2,
/*28198*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28201*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*28203*/     OPC_MoveParent,
/*28204*/     OPC_EmitConvertToTarget, 1,
/*28206*/     OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*28209*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 3, 
              // Src: (intrinsic_wo_chain:v4i32 415:iPTR, VECREG:v4i32:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 12
              // Dst: (SHLIv4i32:v4i32 VECREG:v4i32:$rA, (TO_IMM32:i32 (imm:i8):$val))
/*28218*/   /*Scope*/ 28, /*->28247*/
/*28219*/     OPC_CheckInteger, 33|128,3/*417*/, 
/*28222*/     OPC_MoveParent,
/*28223*/     OPC_RecordChild1, // #0 = $rA
/*28224*/     OPC_RecordChild2, // #1 = $val
/*28225*/     OPC_MoveChild, 2,
/*28227*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28230*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*28232*/     OPC_MoveParent,
/*28233*/     OPC_EmitConvertToTarget, 1,
/*28235*/     OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*28238*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3, 
              // Src: (intrinsic_wo_chain:v16i8 417:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 12
              // Dst: (SHLQBIIv16i8:v16i8 VECREG:v16i8:$rA, (TO_IMM32:i32 (imm:i8):$val))
/*28247*/   /*Scope*/ 28, /*->28276*/
/*28248*/     OPC_CheckInteger, 35|128,3/*419*/, 
/*28251*/     OPC_MoveParent,
/*28252*/     OPC_RecordChild1, // #0 = $rA
/*28253*/     OPC_RecordChild2, // #1 = $val
/*28254*/     OPC_MoveChild, 2,
/*28256*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28259*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*28261*/     OPC_MoveParent,
/*28262*/     OPC_EmitConvertToTarget, 1,
/*28264*/     OPC_EmitNodeXForm, 8, 2, // TO_IMM32
/*28267*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3, 
              // Src: (intrinsic_wo_chain:v16i8 419:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 12
              // Dst: (SHLQBYIv16i8:v16i8 VECREG:v16i8:$rA, (TO_IMM32:i32 (imm:i8):$val))
/*28276*/   /*Scope*/ 25, /*->28302*/
/*28277*/     OPC_CheckInteger, 103|128,2/*359*/, 
/*28280*/     OPC_MoveParent,
/*28281*/     OPC_RecordChild1, // #0 = $rA
/*28282*/     OPC_RecordChild2, // #1 = $val
/*28283*/     OPC_MoveChild, 2,
/*28285*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28288*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28290*/     OPC_MoveParent,
/*28291*/     OPC_EmitConvertToTarget, 1,
/*28293*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKceqi), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 359:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKceqi:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28302*/   /*Scope*/ 25, /*->28328*/
/*28303*/     OPC_CheckInteger, 100|128,2/*356*/, 
/*28306*/     OPC_MoveParent,
/*28307*/     OPC_RecordChild1, // #0 = $rA
/*28308*/     OPC_RecordChild2, // #1 = $val
/*28309*/     OPC_MoveChild, 2,
/*28311*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28314*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*28316*/     OPC_MoveParent,
/*28317*/     OPC_EmitConvertToTarget, 1,
/*28319*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKceqbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 356:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKceqbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*28328*/   /*Scope*/ 25, /*->28354*/
/*28329*/     OPC_CheckInteger, 102|128,2/*358*/, 
/*28332*/     OPC_MoveParent,
/*28333*/     OPC_RecordChild1, // #0 = $rA
/*28334*/     OPC_RecordChild2, // #1 = $val
/*28335*/     OPC_MoveChild, 2,
/*28337*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28340*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*28342*/     OPC_MoveParent,
/*28343*/     OPC_EmitConvertToTarget, 1,
/*28345*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKceqhi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 358:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKceqhi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28354*/   /*Scope*/ 25, /*->28380*/
/*28355*/     OPC_CheckInteger, 109|128,2/*365*/, 
/*28358*/     OPC_MoveParent,
/*28359*/     OPC_RecordChild1, // #0 = $rA
/*28360*/     OPC_RecordChild2, // #1 = $val
/*28361*/     OPC_MoveChild, 2,
/*28363*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28366*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*28368*/     OPC_MoveParent,
/*28369*/     OPC_EmitConvertToTarget, 1,
/*28371*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKcgthi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 365:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKcgthi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28380*/   /*Scope*/ 25, /*->28406*/
/*28381*/     OPC_CheckInteger, 110|128,2/*366*/, 
/*28384*/     OPC_MoveParent,
/*28385*/     OPC_RecordChild1, // #0 = $rA
/*28386*/     OPC_RecordChild2, // #1 = $val
/*28387*/     OPC_MoveChild, 2,
/*28389*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28392*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28394*/     OPC_MoveParent,
/*28395*/     OPC_EmitConvertToTarget, 1,
/*28397*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKcgti), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 366:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKcgti:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28406*/   /*Scope*/ 25, /*->28432*/
/*28407*/     OPC_CheckInteger, 107|128,2/*363*/, 
/*28410*/     OPC_MoveParent,
/*28411*/     OPC_RecordChild1, // #0 = $rA
/*28412*/     OPC_RecordChild2, // #1 = $val
/*28413*/     OPC_MoveChild, 2,
/*28415*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28418*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*28420*/     OPC_MoveParent,
/*28421*/     OPC_EmitConvertToTarget, 1,
/*28423*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKcgtbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 363:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKcgtbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*28432*/   /*Scope*/ 25, /*->28458*/
/*28433*/     OPC_CheckInteger, 116|128,2/*372*/, 
/*28436*/     OPC_MoveParent,
/*28437*/     OPC_RecordChild1, // #0 = $rA
/*28438*/     OPC_RecordChild2, // #1 = $val
/*28439*/     OPC_MoveChild, 2,
/*28441*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28444*/     OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*28446*/     OPC_MoveParent,
/*28447*/     OPC_EmitConvertToTarget, 1,
/*28449*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKclgthi), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v8i16 372:iPTR, VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKclgthi:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
/*28458*/   /*Scope*/ 25, /*->28484*/
/*28459*/     OPC_CheckInteger, 117|128,2/*373*/, 
/*28462*/     OPC_MoveParent,
/*28463*/     OPC_RecordChild1, // #0 = $rA
/*28464*/     OPC_RecordChild2, // #1 = $val
/*28465*/     OPC_MoveChild, 2,
/*28467*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28470*/     OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*28472*/     OPC_MoveParent,
/*28473*/     OPC_EmitConvertToTarget, 1,
/*28475*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKclgti), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v4i32 373:iPTR, VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_i32ImmSExt10>>:$val) - Complexity = 12
              // Dst: (CellSDKclgti:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
/*28484*/   /*Scope*/ 25, /*->28510*/
/*28485*/     OPC_CheckInteger, 114|128,2/*370*/, 
/*28488*/     OPC_MoveParent,
/*28489*/     OPC_RecordChild1, // #0 = $rA
/*28490*/     OPC_RecordChild2, // #1 = $val
/*28491*/     OPC_MoveChild, 2,
/*28493*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*28496*/     OPC_CheckPredicate, 2, // Predicate_immU8
/*28498*/     OPC_MoveParent,
/*28499*/     OPC_EmitConvertToTarget, 1,
/*28501*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKclgtbi), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
              // Src: (intrinsic_wo_chain:v16i8 370:iPTR, VECREG:v16i8:$rA, (imm:i8)<<P:Predicate_immU8>>:$val) - Complexity = 12
              // Dst: (CellSDKclgtbi:v16i8 VECREG:v16i8:$rA, (imm:i8):$val)
/*28510*/   /*Scope*/ 28, /*->28539*/
/*28511*/     OPC_CheckInteger, 88|128,2/*344*/, 
/*28514*/     OPC_MoveParent,
/*28515*/     OPC_RecordChild1, // #0 = $rA
/*28516*/     OPC_RecordChild2, // #1 = $rB
/*28517*/     OPC_Scope, 9, /*->28528*/ // 2 children in Scope
/*28519*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::AHv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v8i16 344:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
                // Dst: (AHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28528*/     /*Scope*/ 9, /*->28538*/
/*28529*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKah), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v8i16 344:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
                // Dst: (CellSDKah:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28538*/     0, /*End of Scope*/
/*28539*/   /*Scope*/ 15, /*->28555*/
/*28540*/     OPC_CheckInteger, 86|128,2/*342*/, 
/*28543*/     OPC_MoveParent,
/*28544*/     OPC_RecordChild1, // #0 = $rA
/*28545*/     OPC_RecordChild2, // #1 = $rB
/*28546*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKa), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 342:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKa:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28555*/   /*Scope*/ 15, /*->28571*/
/*28556*/     OPC_CheckInteger, 27|128,3/*411*/, 
/*28559*/     OPC_MoveParent,
/*28560*/     OPC_RecordChild1, // #0 = $rA
/*28561*/     OPC_RecordChild2, // #1 = $rB
/*28562*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKsfh), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 411:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKsfh:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28571*/   /*Scope*/ 15, /*->28587*/
/*28572*/     OPC_CheckInteger, 26|128,3/*410*/, 
/*28575*/     OPC_MoveParent,
/*28576*/     OPC_RecordChild1, // #0 = $rA
/*28577*/     OPC_RecordChild2, // #1 = $rB
/*28578*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKsf), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 410:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKsf:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28587*/   /*Scope*/ 15, /*->28603*/
/*28588*/     OPC_CheckInteger, 87|128,2/*343*/, 
/*28591*/     OPC_MoveParent,
/*28592*/     OPC_RecordChild1, // #0 = $rA
/*28593*/     OPC_RecordChild2, // #1 = $rB
/*28594*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKaddx), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 343:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKaddx:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28603*/   /*Scope*/ 15, /*->28619*/
/*28604*/     OPC_CheckInteger, 104|128,2/*360*/, 
/*28607*/     OPC_MoveParent,
/*28608*/     OPC_RecordChild1, // #0 = $rA
/*28609*/     OPC_RecordChild2, // #1 = $rB
/*28610*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKcg), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 360:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKcg:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28619*/   /*Scope*/ 15, /*->28635*/
/*28620*/     OPC_CheckInteger, 111|128,2/*367*/, 
/*28623*/     OPC_MoveParent,
/*28624*/     OPC_RecordChild1, // #0 = $rA
/*28625*/     OPC_RecordChild2, // #1 = $rB
/*28626*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKcgx), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 367:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKcgx:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28635*/   /*Scope*/ 15, /*->28651*/
/*28636*/     OPC_CheckInteger, 30|128,3/*414*/, 
/*28639*/     OPC_MoveParent,
/*28640*/     OPC_RecordChild1, // #0 = $rA
/*28641*/     OPC_RecordChild2, // #1 = $rB
/*28642*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKsfx), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 414:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKsfx:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28651*/   /*Scope*/ 15, /*->28667*/
/*28652*/     OPC_CheckInteger, 96|128,2/*352*/, 
/*28655*/     OPC_MoveParent,
/*28656*/     OPC_RecordChild1, // #0 = $rA
/*28657*/     OPC_RecordChild2, // #1 = $rB
/*28658*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKbg), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 352:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKbg:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28667*/   /*Scope*/ 15, /*->28683*/
/*28668*/     OPC_CheckInteger, 97|128,2/*353*/, 
/*28671*/     OPC_MoveParent,
/*28672*/     OPC_RecordChild1, // #0 = $rA
/*28673*/     OPC_RecordChild2, // #1 = $rB
/*28674*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKbgx), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 353:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKbgx:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28683*/   /*Scope*/ 15, /*->28699*/
/*28684*/     OPC_CheckInteger, 8|128,3/*392*/, 
/*28687*/     OPC_MoveParent,
/*28688*/     OPC_RecordChild1, // #0 = $rA
/*28689*/     OPC_RecordChild2, // #1 = $rB
/*28690*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKmpy), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 392:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpy:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28699*/   /*Scope*/ 15, /*->28715*/
/*28700*/     OPC_CheckInteger, 17|128,3/*401*/, 
/*28703*/     OPC_MoveParent,
/*28704*/     OPC_RecordChild1, // #0 = $rA
/*28705*/     OPC_RecordChild2, // #1 = $rB
/*28706*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKmpyu), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 401:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyu:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28715*/   /*Scope*/ 17, /*->28733*/
/*28716*/     OPC_CheckInteger, 9|128,3/*393*/, 
/*28719*/     OPC_MoveParent,
/*28720*/     OPC_RecordChild1, // #0 = $rA
/*28721*/     OPC_RecordChild2, // #1 = $rB
/*28722*/     OPC_RecordChild3, // #2 = $rC
/*28723*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKmpya), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i32 393:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC) - Complexity = 8
              // Dst: (CellSDKmpya:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
/*28733*/   /*Scope*/ 15, /*->28749*/
/*28734*/     OPC_CheckInteger, 10|128,3/*394*/, 
/*28737*/     OPC_MoveParent,
/*28738*/     OPC_RecordChild1, // #0 = $rA
/*28739*/     OPC_RecordChild2, // #1 = $rB
/*28740*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKmpyh), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 394:iPTR, VECREG:v4i32:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyh:v4i32 VECREG:v4i32:$rA, VECREG:v8i16:$rB)
/*28749*/   /*Scope*/ 15, /*->28765*/
/*28750*/     OPC_CheckInteger, 16|128,3/*400*/, 
/*28753*/     OPC_MoveParent,
/*28754*/     OPC_RecordChild1, // #0 = $rA
/*28755*/     OPC_RecordChild2, // #1 = $rB
/*28756*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKmpys), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 400:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpys:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28765*/   /*Scope*/ 15, /*->28781*/
/*28766*/     OPC_CheckInteger, 11|128,3/*395*/, 
/*28769*/     OPC_MoveParent,
/*28770*/     OPC_RecordChild1, // #0 = $rA
/*28771*/     OPC_RecordChild2, // #1 = $rB
/*28772*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKmpyhh), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 395:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyhh:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28781*/   /*Scope*/ 15, /*->28797*/
/*28782*/     OPC_CheckInteger, 12|128,3/*396*/, 
/*28785*/     OPC_MoveParent,
/*28786*/     OPC_RecordChild1, // #0 = $rA
/*28787*/     OPC_RecordChild2, // #1 = $rB
/*28788*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKmpyhha), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 396:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyhha:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28797*/   /*Scope*/ 15, /*->28813*/
/*28798*/     OPC_CheckInteger, 14|128,3/*398*/, 
/*28801*/     OPC_MoveParent,
/*28802*/     OPC_RecordChild1, // #0 = $rA
/*28803*/     OPC_RecordChild2, // #1 = $rB
/*28804*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKmpyhhu), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 398:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyhhu:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28813*/   /*Scope*/ 15, /*->28829*/
/*28814*/     OPC_CheckInteger, 13|128,3/*397*/, 
/*28817*/     OPC_MoveParent,
/*28818*/     OPC_RecordChild1, // #0 = $rA
/*28819*/     OPC_RecordChild2, // #1 = $rB
/*28820*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKmpyhhau), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 397:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKmpyhhau:v4i32 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*28829*/   /*Scope*/ 15, /*->28845*/
/*28830*/     OPC_CheckInteger, 91|128,2/*347*/, 
/*28833*/     OPC_MoveParent,
/*28834*/     OPC_RecordChild1, // #0 = $rA
/*28835*/     OPC_RecordChild2, // #1 = $rB
/*28836*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKand), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 347:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKand:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28845*/   /*Scope*/ 15, /*->28861*/
/*28846*/     OPC_CheckInteger, 93|128,2/*349*/, 
/*28849*/     OPC_MoveParent,
/*28850*/     OPC_RecordChild1, // #0 = $rA
/*28851*/     OPC_RecordChild2, // #1 = $rB
/*28852*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKandc), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 349:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKandc:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28861*/   /*Scope*/ 15, /*->28877*/
/*28862*/     OPC_CheckInteger, 21|128,3/*405*/, 
/*28865*/     OPC_MoveParent,
/*28866*/     OPC_RecordChild1, // #0 = $rA
/*28867*/     OPC_RecordChild2, // #1 = $rB
/*28868*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKor), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 405:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28877*/   /*Scope*/ 15, /*->28893*/
/*28878*/     OPC_CheckInteger, 23|128,3/*407*/, 
/*28881*/     OPC_MoveParent,
/*28882*/     OPC_RecordChild1, // #0 = $rA
/*28883*/     OPC_RecordChild2, // #1 = $rB
/*28884*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKorc), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 407:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKorc:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28893*/   /*Scope*/ 15, /*->28909*/
/*28894*/     OPC_CheckInteger, 36|128,3/*420*/, 
/*28897*/     OPC_MoveParent,
/*28898*/     OPC_RecordChild1, // #0 = $rA
/*28899*/     OPC_RecordChild2, // #1 = $rB
/*28900*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKxor), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 420:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKxor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28909*/   /*Scope*/ 15, /*->28925*/
/*28910*/     OPC_CheckInteger, 20|128,3/*404*/, 
/*28913*/     OPC_MoveParent,
/*28914*/     OPC_RecordChild1, // #0 = $rA
/*28915*/     OPC_RecordChild2, // #1 = $rB
/*28916*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKnor), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 404:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKnor:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28925*/   /*Scope*/ 15, /*->28941*/
/*28926*/     OPC_CheckInteger, 19|128,3/*403*/, 
/*28929*/     OPC_MoveParent,
/*28930*/     OPC_RecordChild1, // #0 = $rA
/*28931*/     OPC_RecordChild2, // #1 = $rB
/*28932*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKnand), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 403:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKnand:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28941*/   /*Scope*/ 15, /*->28957*/
/*28942*/     OPC_CheckInteger, 32|128,3/*416*/, 
/*28945*/     OPC_MoveParent,
/*28946*/     OPC_RecordChild1, // #0 = $rA
/*28947*/     OPC_RecordChild2, // #1 = $rB
/*28948*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIv16i8), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 416:iPTR, VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 8
              // Dst: (SHLQBIv16i8:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB)
/*28957*/   /*Scope*/ 15, /*->28973*/
/*28958*/     OPC_CheckInteger, 34|128,3/*418*/, 
/*28961*/     OPC_MoveParent,
/*28962*/     OPC_RecordChild1, // #0 = $rA
/*28963*/     OPC_RecordChild2, // #1 = $rB
/*28964*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBYv16i8), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 418:iPTR, VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 8
              // Dst: (SHLQBYv16i8:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB)
/*28973*/   /*Scope*/ 15, /*->28989*/
/*28974*/     OPC_CheckInteger, 98|128,2/*354*/, 
/*28977*/     OPC_MoveParent,
/*28978*/     OPC_RecordChild1, // #0 = $rA
/*28979*/     OPC_RecordChild2, // #1 = $rB
/*28980*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKceq), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 354:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKceq:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*28989*/   /*Scope*/ 15, /*->29005*/
/*28990*/     OPC_CheckInteger, 99|128,2/*355*/, 
/*28993*/     OPC_MoveParent,
/*28994*/     OPC_RecordChild1, // #0 = $rA
/*28995*/     OPC_RecordChild2, // #1 = $rB
/*28996*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKceqb), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v16i8 355:iPTR, VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 8
              // Dst: (CellSDKceqb:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*29005*/   /*Scope*/ 15, /*->29021*/
/*29006*/     OPC_CheckInteger, 101|128,2/*357*/, 
/*29009*/     OPC_MoveParent,
/*29010*/     OPC_RecordChild1, // #0 = $rA
/*29011*/     OPC_RecordChild2, // #1 = $rB
/*29012*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKceqh), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 357:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKceqh:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*29021*/   /*Scope*/ 15, /*->29037*/
/*29022*/     OPC_CheckInteger, 108|128,2/*364*/, 
/*29025*/     OPC_MoveParent,
/*29026*/     OPC_RecordChild1, // #0 = $rA
/*29027*/     OPC_RecordChild2, // #1 = $rB
/*29028*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKcgth), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 364:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKcgth:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*29037*/   /*Scope*/ 15, /*->29053*/
/*29038*/     OPC_CheckInteger, 105|128,2/*361*/, 
/*29041*/     OPC_MoveParent,
/*29042*/     OPC_RecordChild1, // #0 = $rA
/*29043*/     OPC_RecordChild2, // #1 = $rB
/*29044*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKcgt), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 361:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKcgt:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*29053*/   /*Scope*/ 15, /*->29069*/
/*29054*/     OPC_CheckInteger, 106|128,2/*362*/, 
/*29057*/     OPC_MoveParent,
/*29058*/     OPC_RecordChild1, // #0 = $rA
/*29059*/     OPC_RecordChild2, // #1 = $rB
/*29060*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKcgtb), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v16i8 362:iPTR, VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 8
              // Dst: (CellSDKcgtb:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*29069*/   /*Scope*/ 15, /*->29085*/
/*29070*/     OPC_CheckInteger, 115|128,2/*371*/, 
/*29073*/     OPC_MoveParent,
/*29074*/     OPC_RecordChild1, // #0 = $rA
/*29075*/     OPC_RecordChild2, // #1 = $rB
/*29076*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKclgth), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v8i16 371:iPTR, VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 8
              // Dst: (CellSDKclgth:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*29085*/   /*Scope*/ 15, /*->29101*/
/*29086*/     OPC_CheckInteger, 112|128,2/*368*/, 
/*29089*/     OPC_MoveParent,
/*29090*/     OPC_RecordChild1, // #0 = $rA
/*29091*/     OPC_RecordChild2, // #1 = $rB
/*29092*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKclgt), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4i32 368:iPTR, VECREG:v4i32:$rA, VECREG:v4i32:$rB) - Complexity = 8
              // Dst: (CellSDKclgt:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
/*29101*/   /*Scope*/ 15, /*->29117*/
/*29102*/     OPC_CheckInteger, 113|128,2/*369*/, 
/*29105*/     OPC_MoveParent,
/*29106*/     OPC_RecordChild1, // #0 = $rA
/*29107*/     OPC_RecordChild2, // #1 = $rB
/*29108*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKclgtb), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v16i8 369:iPTR, VECREG:v16i8:$rA, VECREG:v16i8:$rB) - Complexity = 8
              // Dst: (CellSDKclgtb:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB)
/*29117*/   /*Scope*/ 15, /*->29133*/
/*29118*/     OPC_CheckInteger, 125|128,2/*381*/, 
/*29121*/     OPC_MoveParent,
/*29122*/     OPC_RecordChild1, // #0 = $rA
/*29123*/     OPC_RecordChild2, // #1 = $rB
/*29124*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKfa), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 381:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfa:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29133*/   /*Scope*/ 15, /*->29149*/
/*29134*/     OPC_CheckInteger, 6|128,3/*390*/, 
/*29137*/     OPC_MoveParent,
/*29138*/     OPC_RecordChild1, // #0 = $rA
/*29139*/     OPC_RecordChild2, // #1 = $rB
/*29140*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKfs), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 390:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfs:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29149*/   /*Scope*/ 15, /*->29165*/
/*29150*/     OPC_CheckInteger, 2|128,3/*386*/, 
/*29153*/     OPC_MoveParent,
/*29154*/     OPC_RecordChild1, // #0 = $rA
/*29155*/     OPC_RecordChild2, // #1 = $rB
/*29156*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKfm), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 386:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfm:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29165*/   /*Scope*/ 15, /*->29181*/
/*29166*/     OPC_CheckInteger, 126|128,2/*382*/, 
/*29169*/     OPC_MoveParent,
/*29170*/     OPC_RecordChild1, // #0 = $rA
/*29171*/     OPC_RecordChild2, // #1 = $rB
/*29172*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKfceq), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 382:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfceq:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29181*/   /*Scope*/ 15, /*->29197*/
/*29182*/     OPC_CheckInteger, 127|128,2/*383*/, 
/*29185*/     OPC_MoveParent,
/*29186*/     OPC_RecordChild1, // #0 = $rA
/*29187*/     OPC_RecordChild2, // #1 = $rB
/*29188*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKfcgt), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 383:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfcgt:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29197*/   /*Scope*/ 15, /*->29213*/
/*29198*/     OPC_CheckInteger, 0|128,3/*384*/, 
/*29201*/     OPC_MoveParent,
/*29202*/     OPC_RecordChild1, // #0 = $rA
/*29203*/     OPC_RecordChild2, // #1 = $rB
/*29204*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKfcmeq), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 384:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfcmeq:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29213*/   /*Scope*/ 15, /*->29229*/
/*29214*/     OPC_CheckInteger, 1|128,3/*385*/, 
/*29217*/     OPC_MoveParent,
/*29218*/     OPC_RecordChild1, // #0 = $rA
/*29219*/     OPC_RecordChild2, // #1 = $rB
/*29220*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKfcmgt), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v4f32 385:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 8
              // Dst: (CellSDKfcmgt:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
/*29229*/   /*Scope*/ 17, /*->29247*/
/*29230*/     OPC_CheckInteger, 3|128,3/*387*/, 
/*29233*/     OPC_MoveParent,
/*29234*/     OPC_RecordChild1, // #0 = $rA
/*29235*/     OPC_RecordChild2, // #1 = $rB
/*29236*/     OPC_RecordChild3, // #2 = $rC
/*29237*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKfma), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 387:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC) - Complexity = 8
              // Dst: (CellSDKfma:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
/*29247*/   /*Scope*/ 17, /*->29265*/
/*29248*/     OPC_CheckInteger, 5|128,3/*389*/, 
/*29251*/     OPC_MoveParent,
/*29252*/     OPC_RecordChild1, // #0 = $rA
/*29253*/     OPC_RecordChild2, // #1 = $rB
/*29254*/     OPC_RecordChild3, // #2 = $rC
/*29255*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKfnms), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 389:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC) - Complexity = 8
              // Dst: (CellSDKfnms:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
/*29265*/   /*Scope*/ 17, /*->29283*/
/*29266*/     OPC_CheckInteger, 4|128,3/*388*/, 
/*29269*/     OPC_MoveParent,
/*29270*/     OPC_RecordChild1, // #0 = $rA
/*29271*/     OPC_RecordChild2, // #1 = $rB
/*29272*/     OPC_RecordChild3, // #2 = $rC
/*29273*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKfms), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 388:iPTR, VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC) - Complexity = 8
              // Dst: (CellSDKfms:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
/*29283*/   /*Scope*/ 15, /*->29299*/
/*29284*/     OPC_CheckInteger, 118|128,2/*374*/, 
/*29287*/     OPC_MoveParent,
/*29288*/     OPC_RecordChild1, // #0 = $rA
/*29289*/     OPC_RecordChild2, // #1 = $rB
/*29290*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKdfa), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 374:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfa:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29299*/   /*Scope*/ 15, /*->29315*/
/*29300*/     OPC_CheckInteger, 124|128,2/*380*/, 
/*29303*/     OPC_MoveParent,
/*29304*/     OPC_RecordChild1, // #0 = $rA
/*29305*/     OPC_RecordChild2, // #1 = $rB
/*29306*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKdfs), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 380:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfs:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29315*/   /*Scope*/ 15, /*->29331*/
/*29316*/     OPC_CheckInteger, 119|128,2/*375*/, 
/*29319*/     OPC_MoveParent,
/*29320*/     OPC_RecordChild1, // #0 = $rA
/*29321*/     OPC_RecordChild2, // #1 = $rB
/*29322*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKdfm), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 375:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfm:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29331*/   /*Scope*/ 15, /*->29347*/
/*29332*/     OPC_CheckInteger, 120|128,2/*376*/, 
/*29335*/     OPC_MoveParent,
/*29336*/     OPC_RecordChild1, // #0 = $rA
/*29337*/     OPC_RecordChild2, // #1 = $rB
/*29338*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKdfma), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 376:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfma:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29347*/   /*Scope*/ 15, /*->29363*/
/*29348*/     OPC_CheckInteger, 122|128,2/*378*/, 
/*29351*/     OPC_MoveParent,
/*29352*/     OPC_RecordChild1, // #0 = $rA
/*29353*/     OPC_RecordChild2, // #1 = $rB
/*29354*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKdfnma), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 378:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfnma:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29363*/   /*Scope*/ 15, /*->29379*/
/*29364*/     OPC_CheckInteger, 123|128,2/*379*/, 
/*29367*/     OPC_MoveParent,
/*29368*/     OPC_RecordChild1, // #0 = $rA
/*29369*/     OPC_RecordChild2, // #1 = $rB
/*29370*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKdfnms), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 379:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfnms:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29379*/   /*Scope*/ 15, /*->29395*/
/*29380*/     OPC_CheckInteger, 121|128,2/*377*/, 
/*29383*/     OPC_MoveParent,
/*29384*/     OPC_RecordChild1, // #0 = $rA
/*29385*/     OPC_RecordChild2, // #1 = $rB
/*29386*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CellSDKdfms), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:v2f64 377:iPTR, VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 8
              // Dst: (CellSDKdfms:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
/*29395*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 80|128,14/*1872*/,  TARGET_OPCODE(ISD::BRCOND),// ->31272
/*29400*/   OPC_RecordNode,   // #0 = 'brcond' chained node
/*29401*/   OPC_Scope, 14|128,14/*1806*/, /*->31210*/ // 2 children in Scope
/*29404*/     OPC_MoveChild, 1,
/*29406*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::SETCC),
/*29409*/     OPC_RecordChild0, // #1 = $rA
/*29410*/     OPC_Scope, 1|128,7/*897*/, /*->30310*/ // 2 children in Scope
/*29413*/       OPC_CheckChild0Type, MVT::i16,
/*29415*/       OPC_Scope, 55, /*->29472*/ // 2 children in Scope
/*29417*/         OPC_MoveChild, 1,
/*29419*/         OPC_CheckInteger, 0, 
/*29421*/         OPC_MoveParent,
/*29422*/         OPC_MoveChild, 2,
/*29424*/         OPC_Scope, 22, /*->29448*/ // 2 children in Scope
/*29426*/           OPC_CheckCondCode, ISD::SETEQ,
/*29428*/           OPC_MoveParent,
/*29429*/           OPC_CheckType, MVT::i16,
/*29431*/           OPC_MoveParent,
/*29432*/           OPC_RecordChild2, // #2 = $dest
/*29433*/           OPC_MoveChild, 2,
/*29435*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29438*/           OPC_MoveParent,
/*29439*/           OPC_EmitMergeInputChains1_0,
/*29440*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHZr16), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (brcond (setcc:i16 R16C:i16:$rA, 0:i16, SETEQ:Other), (bb:Other):$dest) - Complexity = 11
                    // Dst: (BRHZr16 R16C:i16:$rA, (bb:Other):$dest)
/*29448*/         /*Scope*/ 22, /*->29471*/
/*29449*/           OPC_CheckCondCode, ISD::SETNE,
/*29451*/           OPC_MoveParent,
/*29452*/           OPC_CheckType, MVT::i16,
/*29454*/           OPC_MoveParent,
/*29455*/           OPC_RecordChild2, // #2 = $dest
/*29456*/           OPC_MoveChild, 2,
/*29458*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29461*/           OPC_MoveParent,
/*29462*/           OPC_EmitMergeInputChains1_0,
/*29463*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (brcond (setcc:i16 R16C:i16:$rA, 0:i16, SETNE:Other), (bb:Other):$dest) - Complexity = 11
                    // Dst: (BRHNZr16 R16C:i16:$rA, (bb:Other):$dest)
/*29471*/         0, /*End of Scope*/
/*29472*/       /*Scope*/ 67|128,6/*835*/, /*->30309*/
/*29474*/         OPC_RecordChild1, // #2 = $val
/*29475*/         OPC_Scope, 48|128,3/*432*/, /*->29910*/ // 2 children in Scope
/*29478*/           OPC_MoveChild, 1,
/*29480*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*29483*/           OPC_CheckPredicate, 0, // Predicate_i16ImmSExt10
/*29485*/           OPC_MoveParent,
/*29486*/           OPC_MoveChild, 2,
/*29488*/           OPC_Scope, 33, /*->29523*/ // 10 children in Scope
/*29490*/             OPC_CheckCondCode, ISD::SETEQ,
/*29492*/             OPC_MoveParent,
/*29493*/             OPC_CheckType, MVT::i16,
/*29495*/             OPC_MoveParent,
/*29496*/             OPC_RecordChild2, // #3 = $dest
/*29497*/             OPC_MoveChild, 2,
/*29499*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29502*/             OPC_MoveParent,
/*29503*/             OPC_EmitMergeInputChains1_0,
/*29504*/             OPC_EmitConvertToTarget, 2,
/*29506*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29515*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETEQ:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHNZr16 (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29523*/           /*Scope*/ 33, /*->29557*/
/*29524*/             OPC_CheckCondCode, ISD::SETNE,
/*29526*/             OPC_MoveParent,
/*29527*/             OPC_CheckType, MVT::i16,
/*29529*/             OPC_MoveParent,
/*29530*/             OPC_RecordChild2, // #3 = $dest
/*29531*/             OPC_MoveChild, 2,
/*29533*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29536*/             OPC_MoveParent,
/*29537*/             OPC_EmitMergeInputChains1_0,
/*29538*/             OPC_EmitConvertToTarget, 2,
/*29540*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29549*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETNE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHZr16 (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29557*/           /*Scope*/ 33, /*->29591*/
/*29558*/             OPC_CheckCondCode, ISD::SETUGT,
/*29560*/             OPC_MoveParent,
/*29561*/             OPC_CheckType, MVT::i16,
/*29563*/             OPC_MoveParent,
/*29564*/             OPC_RecordChild2, // #3 = $dest
/*29565*/             OPC_MoveChild, 2,
/*29567*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29570*/             OPC_MoveParent,
/*29571*/             OPC_EmitMergeInputChains1_0,
/*29572*/             OPC_EmitConvertToTarget, 2,
/*29574*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29583*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETUGT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHNZr16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29591*/           /*Scope*/ 33, /*->29625*/
/*29592*/             OPC_CheckCondCode, ISD::SETULE,
/*29594*/             OPC_MoveParent,
/*29595*/             OPC_CheckType, MVT::i16,
/*29597*/             OPC_MoveParent,
/*29598*/             OPC_RecordChild2, // #3 = $dest
/*29599*/             OPC_MoveChild, 2,
/*29601*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29604*/             OPC_MoveParent,
/*29605*/             OPC_EmitMergeInputChains1_0,
/*29606*/             OPC_EmitConvertToTarget, 2,
/*29608*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29617*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETULE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHZr16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29625*/           /*Scope*/ 33, /*->29659*/
/*29626*/             OPC_CheckCondCode, ISD::SETGT,
/*29628*/             OPC_MoveParent,
/*29629*/             OPC_CheckType, MVT::i16,
/*29631*/             OPC_MoveParent,
/*29632*/             OPC_RecordChild2, // #3 = $dest
/*29633*/             OPC_MoveChild, 2,
/*29635*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29638*/             OPC_MoveParent,
/*29639*/             OPC_EmitMergeInputChains1_0,
/*29640*/             OPC_EmitConvertToTarget, 2,
/*29642*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29651*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETGT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHNZr16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29659*/           /*Scope*/ 33, /*->29693*/
/*29660*/             OPC_CheckCondCode, ISD::SETLE,
/*29662*/             OPC_MoveParent,
/*29663*/             OPC_CheckType, MVT::i16,
/*29665*/             OPC_MoveParent,
/*29666*/             OPC_RecordChild2, // #3 = $dest
/*29667*/             OPC_MoveChild, 2,
/*29669*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29672*/             OPC_MoveParent,
/*29673*/             OPC_EmitMergeInputChains1_0,
/*29674*/             OPC_EmitConvertToTarget, 2,
/*29676*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29685*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETLE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHZr16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (bb:Other):$dest)
/*29693*/           /*Scope*/ 53, /*->29747*/
/*29694*/             OPC_CheckCondCode, ISD::SETUGE,
/*29696*/             OPC_MoveParent,
/*29697*/             OPC_CheckType, MVT::i16,
/*29699*/             OPC_MoveParent,
/*29700*/             OPC_RecordChild2, // #3 = $dest
/*29701*/             OPC_MoveChild, 2,
/*29703*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29706*/             OPC_MoveParent,
/*29707*/             OPC_EmitMergeInputChains1_0,
/*29708*/             OPC_EmitConvertToTarget, 2,
/*29710*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29719*/             OPC_EmitConvertToTarget, 2,
/*29721*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 6,  // Results = #7 
/*29730*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*29739*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETUGE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHNZr16 (ORr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val)), (bb:Other):$dest)
/*29747*/           /*Scope*/ 53, /*->29801*/
/*29748*/             OPC_CheckCondCode, ISD::SETULT,
/*29750*/             OPC_MoveParent,
/*29751*/             OPC_CheckType, MVT::i16,
/*29753*/             OPC_MoveParent,
/*29754*/             OPC_RecordChild2, // #3 = $dest
/*29755*/             OPC_MoveChild, 2,
/*29757*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29760*/             OPC_MoveParent,
/*29761*/             OPC_EmitMergeInputChains1_0,
/*29762*/             OPC_EmitConvertToTarget, 2,
/*29764*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29773*/             OPC_EmitConvertToTarget, 2,
/*29775*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 6,  // Results = #7 
/*29784*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*29793*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETULT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHZr16 (ORr16:i16 (CLGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val)), (bb:Other):$dest)
/*29801*/           /*Scope*/ 53, /*->29855*/
/*29802*/             OPC_CheckCondCode, ISD::SETGE,
/*29804*/             OPC_MoveParent,
/*29805*/             OPC_CheckType, MVT::i16,
/*29807*/             OPC_MoveParent,
/*29808*/             OPC_RecordChild2, // #3 = $dest
/*29809*/             OPC_MoveChild, 2,
/*29811*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29814*/             OPC_MoveParent,
/*29815*/             OPC_EmitMergeInputChains1_0,
/*29816*/             OPC_EmitConvertToTarget, 2,
/*29818*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29827*/             OPC_EmitConvertToTarget, 2,
/*29829*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 6,  // Results = #7 
/*29838*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*29847*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETGE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHNZr16 (ORr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val)), (bb:Other):$dest)
/*29855*/           /*Scope*/ 53, /*->29909*/
/*29856*/             OPC_CheckCondCode, ISD::SETLT,
/*29858*/             OPC_MoveParent,
/*29859*/             OPC_CheckType, MVT::i16,
/*29861*/             OPC_MoveParent,
/*29862*/             OPC_RecordChild2, // #3 = $dest
/*29863*/             OPC_MoveChild, 2,
/*29865*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29868*/             OPC_MoveParent,
/*29869*/             OPC_EmitMergeInputChains1_0,
/*29870*/             OPC_EmitConvertToTarget, 2,
/*29872*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*29881*/             OPC_EmitConvertToTarget, 2,
/*29883*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHIr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 6,  // Results = #7 
/*29892*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 5, 7,  // Results = #8 
/*29901*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val, SETLT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRHZr16 (ORr16:i16 (CGTHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val), (CEQHIr16:i16 R16C:i16:$rA, (imm:i16)<<P:Predicate_i16ImmSExt10>>:$val)), (bb:Other):$dest)
/*29909*/           0, /*End of Scope*/
/*29910*/         /*Scope*/ 12|128,3/*396*/, /*->30308*/
/*29912*/           OPC_MoveChild, 2,
/*29914*/           OPC_Scope, 31, /*->29947*/ // 10 children in Scope
/*29916*/             OPC_CheckCondCode, ISD::SETEQ,
/*29918*/             OPC_MoveParent,
/*29919*/             OPC_CheckType, MVT::i16,
/*29921*/             OPC_MoveParent,
/*29922*/             OPC_RecordChild2, // #3 = $dest
/*29923*/             OPC_MoveChild, 2,
/*29925*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29928*/             OPC_MoveParent,
/*29929*/             OPC_EmitMergeInputChains1_0,
/*29930*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*29939*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETEQ:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHNZr16 (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*29947*/           /*Scope*/ 31, /*->29979*/
/*29948*/             OPC_CheckCondCode, ISD::SETNE,
/*29950*/             OPC_MoveParent,
/*29951*/             OPC_CheckType, MVT::i16,
/*29953*/             OPC_MoveParent,
/*29954*/             OPC_RecordChild2, // #3 = $dest
/*29955*/             OPC_MoveChild, 2,
/*29957*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29960*/             OPC_MoveParent,
/*29961*/             OPC_EmitMergeInputChains1_0,
/*29962*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*29971*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETNE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHZr16 (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*29979*/           /*Scope*/ 31, /*->30011*/
/*29980*/             OPC_CheckCondCode, ISD::SETUGT,
/*29982*/             OPC_MoveParent,
/*29983*/             OPC_CheckType, MVT::i16,
/*29985*/             OPC_MoveParent,
/*29986*/             OPC_RecordChild2, // #3 = $dest
/*29987*/             OPC_MoveChild, 2,
/*29989*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*29992*/             OPC_MoveParent,
/*29993*/             OPC_EmitMergeInputChains1_0,
/*29994*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30003*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETUGT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHNZr16 (CLGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*30011*/           /*Scope*/ 31, /*->30043*/
/*30012*/             OPC_CheckCondCode, ISD::SETULE,
/*30014*/             OPC_MoveParent,
/*30015*/             OPC_CheckType, MVT::i16,
/*30017*/             OPC_MoveParent,
/*30018*/             OPC_RecordChild2, // #3 = $dest
/*30019*/             OPC_MoveChild, 2,
/*30021*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30024*/             OPC_MoveParent,
/*30025*/             OPC_EmitMergeInputChains1_0,
/*30026*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30035*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETULE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHZr16 (CLGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*30043*/           /*Scope*/ 31, /*->30075*/
/*30044*/             OPC_CheckCondCode, ISD::SETGT,
/*30046*/             OPC_MoveParent,
/*30047*/             OPC_CheckType, MVT::i16,
/*30049*/             OPC_MoveParent,
/*30050*/             OPC_RecordChild2, // #3 = $dest
/*30051*/             OPC_MoveChild, 2,
/*30053*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30056*/             OPC_MoveParent,
/*30057*/             OPC_EmitMergeInputChains1_0,
/*30058*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30067*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETGT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHNZr16 (CGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*30075*/           /*Scope*/ 31, /*->30107*/
/*30076*/             OPC_CheckCondCode, ISD::SETLE,
/*30078*/             OPC_MoveParent,
/*30079*/             OPC_CheckType, MVT::i16,
/*30081*/             OPC_MoveParent,
/*30082*/             OPC_RecordChild2, // #3 = $dest
/*30083*/             OPC_MoveChild, 2,
/*30085*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30088*/             OPC_MoveParent,
/*30089*/             OPC_EmitMergeInputChains1_0,
/*30090*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30099*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETLE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHZr16 (CGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (bb:Other):$dest)
/*30107*/           /*Scope*/ 49, /*->30157*/
/*30108*/             OPC_CheckCondCode, ISD::SETUGE,
/*30110*/             OPC_MoveParent,
/*30111*/             OPC_CheckType, MVT::i16,
/*30113*/             OPC_MoveParent,
/*30114*/             OPC_RecordChild2, // #3 = $dest
/*30115*/             OPC_MoveChild, 2,
/*30117*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30120*/             OPC_MoveParent,
/*30121*/             OPC_EmitMergeInputChains1_0,
/*30122*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30131*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #5 
/*30140*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*30149*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETUGE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHNZr16 (ORr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB)), (bb:Other):$dest)
/*30157*/           /*Scope*/ 49, /*->30207*/
/*30158*/             OPC_CheckCondCode, ISD::SETULT,
/*30160*/             OPC_MoveParent,
/*30161*/             OPC_CheckType, MVT::i16,
/*30163*/             OPC_MoveParent,
/*30164*/             OPC_RecordChild2, // #3 = $dest
/*30165*/             OPC_MoveChild, 2,
/*30167*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30170*/             OPC_MoveParent,
/*30171*/             OPC_EmitMergeInputChains1_0,
/*30172*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30181*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #5 
/*30190*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*30199*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETULT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHZr16 (ORr16:i16 (CLGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB)), (bb:Other):$dest)
/*30207*/           /*Scope*/ 49, /*->30257*/
/*30208*/             OPC_CheckCondCode, ISD::SETGE,
/*30210*/             OPC_MoveParent,
/*30211*/             OPC_CheckType, MVT::i16,
/*30213*/             OPC_MoveParent,
/*30214*/             OPC_RecordChild2, // #3 = $dest
/*30215*/             OPC_MoveChild, 2,
/*30217*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30220*/             OPC_MoveParent,
/*30221*/             OPC_EmitMergeInputChains1_0,
/*30222*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30231*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #5 
/*30240*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*30249*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETGE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHNZr16 (ORr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB)), (bb:Other):$dest)
/*30257*/           /*Scope*/ 49, /*->30307*/
/*30258*/             OPC_CheckCondCode, ISD::SETLT,
/*30260*/             OPC_MoveParent,
/*30261*/             OPC_CheckType, MVT::i16,
/*30263*/             OPC_MoveParent,
/*30264*/             OPC_RecordChild2, // #3 = $dest
/*30265*/             OPC_MoveChild, 2,
/*30267*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30270*/             OPC_MoveParent,
/*30271*/             OPC_EmitMergeInputChains1_0,
/*30272*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30281*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQHr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #5 
/*30290*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr16), 0,
                          1/*#VTs*/, MVT::i16, 2/*#Ops*/, 4, 5,  // Results = #6 
/*30299*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHZr16), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i16 R16C:i16:$rA, R16C:i16:$rB, SETLT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRHZr16 (ORr16:i16 (CGTHr16:i16 R16C:i16:$rA, R16:i16:$rB), (CEQHr16:i16 R16C:i16:$rA, R16:i16:$rB)), (bb:Other):$dest)
/*30307*/           0, /*End of Scope*/
/*30308*/         0, /*End of Scope*/
/*30309*/       0, /*End of Scope*/
/*30310*/     /*Scope*/ 1|128,7/*897*/, /*->31209*/
/*30312*/       OPC_CheckChild0Type, MVT::i32,
/*30314*/       OPC_Scope, 55, /*->30371*/ // 2 children in Scope
/*30316*/         OPC_MoveChild, 1,
/*30318*/         OPC_CheckInteger, 0, 
/*30320*/         OPC_MoveParent,
/*30321*/         OPC_MoveChild, 2,
/*30323*/         OPC_Scope, 22, /*->30347*/ // 2 children in Scope
/*30325*/           OPC_CheckCondCode, ISD::SETEQ,
/*30327*/           OPC_MoveParent,
/*30328*/           OPC_CheckType, MVT::i32,
/*30330*/           OPC_MoveParent,
/*30331*/           OPC_RecordChild2, // #2 = $dest
/*30332*/           OPC_MoveChild, 2,
/*30334*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30337*/           OPC_MoveParent,
/*30338*/           OPC_EmitMergeInputChains1_0,
/*30339*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRZr32), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (brcond (setcc:i32 R32C:i32:$rA, 0:i32, SETEQ:Other), (bb:Other):$dest) - Complexity = 11
                    // Dst: (BRZr32 R32C:i32:$rA, (bb:Other):$dest)
/*30347*/         /*Scope*/ 22, /*->30370*/
/*30348*/           OPC_CheckCondCode, ISD::SETNE,
/*30350*/           OPC_MoveParent,
/*30351*/           OPC_CheckType, MVT::i32,
/*30353*/           OPC_MoveParent,
/*30354*/           OPC_RecordChild2, // #2 = $dest
/*30355*/           OPC_MoveChild, 2,
/*30357*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30360*/           OPC_MoveParent,
/*30361*/           OPC_EmitMergeInputChains1_0,
/*30362*/           OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (brcond (setcc:i32 R32C:i32:$rA, 0:i32, SETNE:Other), (bb:Other):$dest) - Complexity = 11
                    // Dst: (BRNZr32 R32C:i32:$rA, (bb:Other):$dest)
/*30370*/         0, /*End of Scope*/
/*30371*/       /*Scope*/ 67|128,6/*835*/, /*->31208*/
/*30373*/         OPC_RecordChild1, // #2 = $val
/*30374*/         OPC_Scope, 48|128,3/*432*/, /*->30809*/ // 2 children in Scope
/*30377*/           OPC_MoveChild, 1,
/*30379*/           OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*30382*/           OPC_CheckPredicate, 1, // Predicate_i32ImmSExt10
/*30384*/           OPC_MoveParent,
/*30385*/           OPC_MoveChild, 2,
/*30387*/           OPC_Scope, 33, /*->30422*/ // 10 children in Scope
/*30389*/             OPC_CheckCondCode, ISD::SETEQ,
/*30391*/             OPC_MoveParent,
/*30392*/             OPC_CheckType, MVT::i32,
/*30394*/             OPC_MoveParent,
/*30395*/             OPC_RecordChild2, // #3 = $dest
/*30396*/             OPC_MoveChild, 2,
/*30398*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30401*/             OPC_MoveParent,
/*30402*/             OPC_EmitMergeInputChains1_0,
/*30403*/             OPC_EmitConvertToTarget, 2,
/*30405*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30414*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETEQ:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRNZr32 (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30422*/           /*Scope*/ 33, /*->30456*/
/*30423*/             OPC_CheckCondCode, ISD::SETNE,
/*30425*/             OPC_MoveParent,
/*30426*/             OPC_CheckType, MVT::i32,
/*30428*/             OPC_MoveParent,
/*30429*/             OPC_RecordChild2, // #3 = $dest
/*30430*/             OPC_MoveChild, 2,
/*30432*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30435*/             OPC_MoveParent,
/*30436*/             OPC_EmitMergeInputChains1_0,
/*30437*/             OPC_EmitConvertToTarget, 2,
/*30439*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30448*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETNE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRZr32 (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30456*/           /*Scope*/ 33, /*->30490*/
/*30457*/             OPC_CheckCondCode, ISD::SETUGT,
/*30459*/             OPC_MoveParent,
/*30460*/             OPC_CheckType, MVT::i32,
/*30462*/             OPC_MoveParent,
/*30463*/             OPC_RecordChild2, // #3 = $dest
/*30464*/             OPC_MoveChild, 2,
/*30466*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30469*/             OPC_MoveParent,
/*30470*/             OPC_EmitMergeInputChains1_0,
/*30471*/             OPC_EmitConvertToTarget, 2,
/*30473*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30482*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETUGT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRNZr32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30490*/           /*Scope*/ 33, /*->30524*/
/*30491*/             OPC_CheckCondCode, ISD::SETULE,
/*30493*/             OPC_MoveParent,
/*30494*/             OPC_CheckType, MVT::i32,
/*30496*/             OPC_MoveParent,
/*30497*/             OPC_RecordChild2, // #3 = $dest
/*30498*/             OPC_MoveChild, 2,
/*30500*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30503*/             OPC_MoveParent,
/*30504*/             OPC_EmitMergeInputChains1_0,
/*30505*/             OPC_EmitConvertToTarget, 2,
/*30507*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30516*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETULE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRZr32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30524*/           /*Scope*/ 33, /*->30558*/
/*30525*/             OPC_CheckCondCode, ISD::SETGT,
/*30527*/             OPC_MoveParent,
/*30528*/             OPC_CheckType, MVT::i32,
/*30530*/             OPC_MoveParent,
/*30531*/             OPC_RecordChild2, // #3 = $dest
/*30532*/             OPC_MoveChild, 2,
/*30534*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30537*/             OPC_MoveParent,
/*30538*/             OPC_EmitMergeInputChains1_0,
/*30539*/             OPC_EmitConvertToTarget, 2,
/*30541*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30550*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETGT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRNZr32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30558*/           /*Scope*/ 33, /*->30592*/
/*30559*/             OPC_CheckCondCode, ISD::SETLE,
/*30561*/             OPC_MoveParent,
/*30562*/             OPC_CheckType, MVT::i32,
/*30564*/             OPC_MoveParent,
/*30565*/             OPC_RecordChild2, // #3 = $dest
/*30566*/             OPC_MoveChild, 2,
/*30568*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30571*/             OPC_MoveParent,
/*30572*/             OPC_EmitMergeInputChains1_0,
/*30573*/             OPC_EmitConvertToTarget, 2,
/*30575*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30584*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 5, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETLE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRZr32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (bb:Other):$dest)
/*30592*/           /*Scope*/ 53, /*->30646*/
/*30593*/             OPC_CheckCondCode, ISD::SETUGE,
/*30595*/             OPC_MoveParent,
/*30596*/             OPC_CheckType, MVT::i32,
/*30598*/             OPC_MoveParent,
/*30599*/             OPC_RecordChild2, // #3 = $dest
/*30600*/             OPC_MoveChild, 2,
/*30602*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30605*/             OPC_MoveParent,
/*30606*/             OPC_EmitMergeInputChains1_0,
/*30607*/             OPC_EmitConvertToTarget, 2,
/*30609*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30618*/             OPC_EmitConvertToTarget, 2,
/*30620*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7 
/*30629*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*30638*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETUGE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRNZr32 (ORr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val)), (bb:Other):$dest)
/*30646*/           /*Scope*/ 53, /*->30700*/
/*30647*/             OPC_CheckCondCode, ISD::SETULT,
/*30649*/             OPC_MoveParent,
/*30650*/             OPC_CheckType, MVT::i32,
/*30652*/             OPC_MoveParent,
/*30653*/             OPC_RecordChild2, // #3 = $dest
/*30654*/             OPC_MoveChild, 2,
/*30656*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30659*/             OPC_MoveParent,
/*30660*/             OPC_EmitMergeInputChains1_0,
/*30661*/             OPC_EmitConvertToTarget, 2,
/*30663*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30672*/             OPC_EmitConvertToTarget, 2,
/*30674*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7 
/*30683*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*30692*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETULT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRZr32 (ORr32:i32 (CLGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val)), (bb:Other):$dest)
/*30700*/           /*Scope*/ 53, /*->30754*/
/*30701*/             OPC_CheckCondCode, ISD::SETGE,
/*30703*/             OPC_MoveParent,
/*30704*/             OPC_CheckType, MVT::i32,
/*30706*/             OPC_MoveParent,
/*30707*/             OPC_RecordChild2, // #3 = $dest
/*30708*/             OPC_MoveChild, 2,
/*30710*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30713*/             OPC_MoveParent,
/*30714*/             OPC_EmitMergeInputChains1_0,
/*30715*/             OPC_EmitConvertToTarget, 2,
/*30717*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30726*/             OPC_EmitConvertToTarget, 2,
/*30728*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7 
/*30737*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*30746*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETGE:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRNZr32 (ORr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val)), (bb:Other):$dest)
/*30754*/           /*Scope*/ 53, /*->30808*/
/*30755*/             OPC_CheckCondCode, ISD::SETLT,
/*30757*/             OPC_MoveParent,
/*30758*/             OPC_CheckType, MVT::i32,
/*30760*/             OPC_MoveParent,
/*30761*/             OPC_RecordChild2, // #3 = $dest
/*30762*/             OPC_MoveChild, 2,
/*30764*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30767*/             OPC_MoveParent,
/*30768*/             OPC_EmitMergeInputChains1_0,
/*30769*/             OPC_EmitConvertToTarget, 2,
/*30771*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*30780*/             OPC_EmitConvertToTarget, 2,
/*30782*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQIr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7 
/*30791*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 5, 7,  // Results = #8 
/*30800*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 8, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val, SETLT:Other), (bb:Other):$dest) - Complexity = 10
                      // Dst: (BRZr32 (ORr32:i32 (CGTIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val), (CEQIr32:i32 R32C:i32:$rA, (imm:i32)<<P:Predicate_i32ImmSExt10>>:$val)), (bb:Other):$dest)
/*30808*/           0, /*End of Scope*/
/*30809*/         /*Scope*/ 12|128,3/*396*/, /*->31207*/
/*30811*/           OPC_MoveChild, 2,
/*30813*/           OPC_Scope, 31, /*->30846*/ // 10 children in Scope
/*30815*/             OPC_CheckCondCode, ISD::SETEQ,
/*30817*/             OPC_MoveParent,
/*30818*/             OPC_CheckType, MVT::i32,
/*30820*/             OPC_MoveParent,
/*30821*/             OPC_RecordChild2, // #3 = $dest
/*30822*/             OPC_MoveChild, 2,
/*30824*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30827*/             OPC_MoveParent,
/*30828*/             OPC_EmitMergeInputChains1_0,
/*30829*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30838*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETEQ:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRNZr32 (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*30846*/           /*Scope*/ 31, /*->30878*/
/*30847*/             OPC_CheckCondCode, ISD::SETNE,
/*30849*/             OPC_MoveParent,
/*30850*/             OPC_CheckType, MVT::i32,
/*30852*/             OPC_MoveParent,
/*30853*/             OPC_RecordChild2, // #3 = $dest
/*30854*/             OPC_MoveChild, 2,
/*30856*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30859*/             OPC_MoveParent,
/*30860*/             OPC_EmitMergeInputChains1_0,
/*30861*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30870*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETNE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRZr32 (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*30878*/           /*Scope*/ 31, /*->30910*/
/*30879*/             OPC_CheckCondCode, ISD::SETUGT,
/*30881*/             OPC_MoveParent,
/*30882*/             OPC_CheckType, MVT::i32,
/*30884*/             OPC_MoveParent,
/*30885*/             OPC_RecordChild2, // #3 = $dest
/*30886*/             OPC_MoveChild, 2,
/*30888*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30891*/             OPC_MoveParent,
/*30892*/             OPC_EmitMergeInputChains1_0,
/*30893*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30902*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETUGT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRNZr32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*30910*/           /*Scope*/ 31, /*->30942*/
/*30911*/             OPC_CheckCondCode, ISD::SETULE,
/*30913*/             OPC_MoveParent,
/*30914*/             OPC_CheckType, MVT::i32,
/*30916*/             OPC_MoveParent,
/*30917*/             OPC_RecordChild2, // #3 = $dest
/*30918*/             OPC_MoveChild, 2,
/*30920*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30923*/             OPC_MoveParent,
/*30924*/             OPC_EmitMergeInputChains1_0,
/*30925*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30934*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETULE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRZr32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*30942*/           /*Scope*/ 31, /*->30974*/
/*30943*/             OPC_CheckCondCode, ISD::SETGT,
/*30945*/             OPC_MoveParent,
/*30946*/             OPC_CheckType, MVT::i32,
/*30948*/             OPC_MoveParent,
/*30949*/             OPC_RecordChild2, // #3 = $dest
/*30950*/             OPC_MoveChild, 2,
/*30952*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30955*/             OPC_MoveParent,
/*30956*/             OPC_EmitMergeInputChains1_0,
/*30957*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30966*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETGT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRNZr32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*30974*/           /*Scope*/ 31, /*->31006*/
/*30975*/             OPC_CheckCondCode, ISD::SETLE,
/*30977*/             OPC_MoveParent,
/*30978*/             OPC_CheckType, MVT::i32,
/*30980*/             OPC_MoveParent,
/*30981*/             OPC_RecordChild2, // #3 = $dest
/*30982*/             OPC_MoveChild, 2,
/*30984*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*30987*/             OPC_MoveParent,
/*30988*/             OPC_EmitMergeInputChains1_0,
/*30989*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*30998*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 4, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETLE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRZr32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (bb:Other):$dest)
/*31006*/           /*Scope*/ 49, /*->31056*/
/*31007*/             OPC_CheckCondCode, ISD::SETUGE,
/*31009*/             OPC_MoveParent,
/*31010*/             OPC_CheckType, MVT::i32,
/*31012*/             OPC_MoveParent,
/*31013*/             OPC_RecordChild2, // #3 = $dest
/*31014*/             OPC_MoveChild, 2,
/*31016*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*31019*/             OPC_MoveParent,
/*31020*/             OPC_EmitMergeInputChains1_0,
/*31021*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*31030*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #5 
/*31039*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*31048*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETUGE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRNZr32 (ORr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)), (bb:Other):$dest)
/*31056*/           /*Scope*/ 49, /*->31106*/
/*31057*/             OPC_CheckCondCode, ISD::SETULT,
/*31059*/             OPC_MoveParent,
/*31060*/             OPC_CheckType, MVT::i32,
/*31062*/             OPC_MoveParent,
/*31063*/             OPC_RecordChild2, // #3 = $dest
/*31064*/             OPC_MoveChild, 2,
/*31066*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*31069*/             OPC_MoveParent,
/*31070*/             OPC_EmitMergeInputChains1_0,
/*31071*/             OPC_EmitNode, TARGET_OPCODE(SPU::CLGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*31080*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #5 
/*31089*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*31098*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETULT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRZr32 (ORr32:i32 (CLGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)), (bb:Other):$dest)
/*31106*/           /*Scope*/ 49, /*->31156*/
/*31107*/             OPC_CheckCondCode, ISD::SETGE,
/*31109*/             OPC_MoveParent,
/*31110*/             OPC_CheckType, MVT::i32,
/*31112*/             OPC_MoveParent,
/*31113*/             OPC_RecordChild2, // #3 = $dest
/*31114*/             OPC_MoveChild, 2,
/*31116*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*31119*/             OPC_MoveParent,
/*31120*/             OPC_EmitMergeInputChains1_0,
/*31121*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*31130*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #5 
/*31139*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*31148*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETGE:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRNZr32 (ORr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)), (bb:Other):$dest)
/*31156*/           /*Scope*/ 49, /*->31206*/
/*31157*/             OPC_CheckCondCode, ISD::SETLT,
/*31159*/             OPC_MoveParent,
/*31160*/             OPC_CheckType, MVT::i32,
/*31162*/             OPC_MoveParent,
/*31163*/             OPC_RecordChild2, // #3 = $dest
/*31164*/             OPC_MoveChild, 2,
/*31166*/             OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*31169*/             OPC_MoveParent,
/*31170*/             OPC_EmitMergeInputChains1_0,
/*31171*/             OPC_EmitNode, TARGET_OPCODE(SPU::CGTr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #4 
/*31180*/             OPC_EmitNode, TARGET_OPCODE(SPU::CEQr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #5 
/*31189*/             OPC_EmitNode, TARGET_OPCODE(SPU::ORr32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5,  // Results = #6 
/*31198*/             OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRZr32), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 6, 3, 
                      // Src: (brcond (setcc:i32 R32C:i32:$rA, R32C:i32:$rB, SETLT:Other), (bb:Other):$dest) - Complexity = 6
                      // Dst: (BRZr32 (ORr32:i32 (CGTr32:i32 R32C:i32:$rA, R32C:i32:$rB), (CEQr32:i32 R32C:i32:$rA, R32C:i32:$rB)), (bb:Other):$dest)
/*31206*/           0, /*End of Scope*/
/*31207*/         0, /*End of Scope*/
/*31208*/       0, /*End of Scope*/
/*31209*/     0, /*End of Scope*/
/*31210*/   /*Scope*/ 60, /*->31271*/
/*31211*/     OPC_RecordChild1, // #1 = $rCond
/*31212*/     OPC_Scope, 18, /*->31232*/ // 3 children in Scope
/*31214*/       OPC_CheckChild1Type, MVT::v4i32,
/*31216*/       OPC_RecordChild2, // #2 = $dest
/*31217*/       OPC_MoveChild, 2,
/*31219*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*31222*/       OPC_MoveParent,
/*31223*/       OPC_EmitMergeInputChains1_0,
/*31224*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZv4i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (brcond VECREG:v4i32:$rCond, (bb:Other):$dest) - Complexity = 3
                // Dst: (BRNZv4i32 VECREG:v4i32:$rCond, (bb:Other):$dest)
/*31232*/     /*Scope*/ 18, /*->31251*/
/*31233*/       OPC_CheckChild1Type, MVT::i32,
/*31235*/       OPC_RecordChild2, // #2 = $dest
/*31236*/       OPC_MoveChild, 2,
/*31238*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*31241*/       OPC_MoveParent,
/*31242*/       OPC_EmitMergeInputChains1_0,
/*31243*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRNZr32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (brcond R32C:i32:$rCond, (bb:Other):$dest) - Complexity = 3
                // Dst: (BRNZr32 R32C:i32:$rCond, (bb:Other):$dest)
/*31251*/     /*Scope*/ 18, /*->31270*/
/*31252*/       OPC_CheckChild1Type, MVT::i16,
/*31254*/       OPC_RecordChild2, // #2 = $dest
/*31255*/       OPC_MoveChild, 2,
/*31257*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*31260*/       OPC_MoveParent,
/*31261*/       OPC_EmitMergeInputChains1_0,
/*31262*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::BRHNZr16), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (brcond R16C:i16:$rCond, (bb:Other):$dest) - Complexity = 3
                // Dst: (BRHNZr16 R16C:i16:$rCond, (bb:Other):$dest)
/*31270*/     0, /*End of Scope*/
/*31271*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 45|128,1/*173*/,  TARGET_OPCODE(SPUISD::SELECT_MASK),// ->31449
/*31276*/   OPC_RecordChild0, // #0 = $val
/*31277*/   OPC_Scope, 60, /*->31339*/ // 6 children in Scope
/*31279*/     OPC_MoveChild, 0,
/*31281*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*31284*/     OPC_CheckPredicate, 19, // Predicate_immU16
/*31286*/     OPC_CheckType, MVT::i16,
/*31288*/     OPC_MoveParent,
/*31289*/     OPC_SwitchType /*4 cases */, 10,  MVT::v16i8,// ->31302
/*31292*/       OPC_EmitConvertToTarget, 0,
/*31294*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSMBIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1, 
                // Src: (SPUselmask:v16i8 (imm:i16)<<P:Predicate_immU16>>:$val) - Complexity = 7
                // Dst: (FSMBIv16i8:v16i8 (imm:i16):$val)
              /*SwitchType*/ 10,  MVT::v8i16,// ->31314
/*31304*/       OPC_EmitConvertToTarget, 0,
/*31306*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSMBIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 1, 
                // Src: (SPUselmask:v8i16 (imm:i16)<<P:Predicate_immU16>>:$val) - Complexity = 7
                // Dst: (FSMBIv8i16:v8i16 (imm:i16):$val)
              /*SwitchType*/ 10,  MVT::v4i32,// ->31326
/*31316*/       OPC_EmitConvertToTarget, 0,
/*31318*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                // Src: (SPUselmask:v4i32 (imm:i16)<<P:Predicate_immU16>>:$val) - Complexity = 7
                // Dst: (FSMBIv4i32:v4i32 (imm:i16):$val)
              /*SwitchType*/ 10,  MVT::v2i64,// ->31338
/*31328*/       OPC_EmitConvertToTarget, 0,
/*31330*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSMBIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 1, 
                // Src: (SPUselmask:v2i64 (imm:i16)<<P:Predicate_immU16>>:$val) - Complexity = 7
                // Dst: (FSMBIv2i64:v2i64 (imm:i16):$val)
              0, // EndSwitchType
/*31339*/   /*Scope*/ 44, /*->31384*/
/*31340*/     OPC_CheckChild0Type, MVT::i16,
/*31342*/     OPC_SwitchType /*4 cases */, 8,  MVT::v16i8,// ->31353
/*31345*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSMBv16i8_r16), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v16i8 R16C:i16:$rA) - Complexity = 3
                // Dst: (FSMBv16i8_r16:v16i8 R16C:i16:$rA)
              /*SwitchType*/ 8,  MVT::v8i16,// ->31363
/*31355*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSMHv8i16_r16), 0,
                    1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v8i16 R16C:i16:$rA) - Complexity = 3
                // Dst: (FSMHv8i16_r16:v8i16 R16C:i16:$rA)
              /*SwitchType*/ 8,  MVT::v4i32,// ->31373
/*31365*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSMr16), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v4i32 R16C:i16:$rA) - Complexity = 3
                // Dst: (FSMr16:v4i32 R16C:i16:$rA)
              /*SwitchType*/ 8,  MVT::v2i64,// ->31383
/*31375*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSM64r16), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v2i64 R16C:i16:$rA) - Complexity = 3
                // Dst: (FSM64r16:v2i64 R16C:i16:$rA)
              0, // EndSwitchType
/*31384*/   /*Scope*/ 12, /*->31397*/
/*31385*/     OPC_CheckChild0Type, MVT::v16i8,
/*31387*/     OPC_CheckType, MVT::v16i8,
/*31389*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSMBv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
              // Src: (SPUselmask:v16i8 VECREG:v16i8:$rA) - Complexity = 3
              // Dst: (FSMBv16i8:v16i8 VECREG:v16i8:$rA)
/*31397*/   /*Scope*/ 12, /*->31410*/
/*31398*/     OPC_CheckChild0Type, MVT::v8i16,
/*31400*/     OPC_CheckType, MVT::v8i16,
/*31402*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSMHv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
              // Src: (SPUselmask:v8i16 VECREG:v8i16:$rA) - Complexity = 3
              // Dst: (FSMHv8i16:v8i16 VECREG:v8i16:$rA)
/*31410*/   /*Scope*/ 12, /*->31423*/
/*31411*/     OPC_CheckChild0Type, MVT::v4i32,
/*31413*/     OPC_CheckType, MVT::v4i32,
/*31415*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSMv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (SPUselmask:v4i32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (FSMv4i32:v4i32 VECREG:v4i32:$rA)
/*31423*/   /*Scope*/ 24, /*->31448*/
/*31424*/     OPC_CheckChild0Type, MVT::i32,
/*31426*/     OPC_SwitchType /*2 cases */, 8,  MVT::v4i32,// ->31437
/*31429*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSMr32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v4i32 R32C:i32:$rA) - Complexity = 3
                // Dst: (FSMr32:v4i32 R32C:i32:$rA)
              /*SwitchType*/ 8,  MVT::v2i64,// ->31447
/*31439*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSM64r32), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 0, 
                // Src: (SPUselmask:v2i64 R32C:i32:$rA) - Complexity = 3
                // Dst: (FSM64r32:v2i64 R32C:i32:$rA)
              0, // EndSwitchType
/*31448*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_OPCODE(SPUISD::SHLQUAD_L_BITS),// ->31619
/*31453*/   OPC_RecordChild0, // #0 = $rA
/*31454*/   OPC_RecordChild1, // #1 = $val
/*31455*/   OPC_Scope, 90, /*->31547*/ // 2 children in Scope
/*31457*/     OPC_MoveChild, 1,
/*31459*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*31462*/     OPC_CheckPredicate, 20, // Predicate_bitshift
/*31464*/     OPC_CheckType, MVT::i32,
/*31466*/     OPC_MoveParent,
/*31467*/     OPC_SwitchType /*6 cases */, 11,  MVT::v16i8,// ->31481
/*31470*/       OPC_EmitConvertToTarget, 1,
/*31472*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v16i8 VECREG:v16i8:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv16i8:v16i8 VECREG:v16i8:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v8i16,// ->31494
/*31483*/       OPC_EmitConvertToTarget, 1,
/*31485*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v8i16 VECREG:v8i16:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v4i32,// ->31507
/*31496*/       OPC_EmitConvertToTarget, 1,
/*31498*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v2i64,// ->31520
/*31509*/       OPC_EmitConvertToTarget, 1,
/*31511*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v2i64 VECREG:v2i64:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv2i64:v2i64 VECREG:v2i64:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v4f32,// ->31533
/*31522*/       OPC_EmitConvertToTarget, 1,
/*31524*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIIv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v4f32 VECREG:v4f32:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv4f32:v4f32 VECREG:v4f32:$rA, (imm:i32):$val)
              /*SwitchType*/ 11,  MVT::v2f64,// ->31546
/*31535*/       OPC_EmitConvertToTarget, 1,
/*31537*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIIv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUshlquad_l_bits:v2f64 VECREG:v2f64:$rA, (imm:i32)<<P:Predicate_bitshift>>:$val) - Complexity = 7
                // Dst: (SHLQBIIv2f64:v2f64 VECREG:v2f64:$rA, (imm:i32):$val)
              0, // EndSwitchType
/*31547*/   /*Scope*/ 70, /*->31618*/
/*31548*/     OPC_CheckChild1Type, MVT::i32,
/*31550*/     OPC_SwitchType /*6 cases */, 9,  MVT::v16i8,// ->31562
/*31553*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv16i8:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v8i16,// ->31573
/*31564*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv8i16:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4i32,// ->31584
/*31575*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv4i32:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2i64,// ->31595
/*31586*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv2i64:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4f32,// ->31606
/*31597*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv4f32:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2f64,// ->31617
/*31608*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHLQBIv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUshlquad_l_bits:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (SHLQBIv2f64:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB)
              0, // EndSwitchType
/*31618*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_OPCODE(SPUISD::VEC_ROTL),// ->31745
/*31622*/   OPC_RecordChild0, // #0 = $rA
/*31623*/   OPC_RecordChild1, // #1 = $val
/*31624*/   OPC_Scope, 90, /*->31716*/ // 3 children in Scope
/*31626*/     OPC_MoveChild, 1,
/*31628*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*31631*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*31633*/     OPC_SwitchType /*3 cases */, 29,  MVT::i16,// ->31665
/*31636*/       OPC_MoveParent,
/*31637*/       OPC_SwitchType /*2 cases */, 11,  MVT::v8i16,// ->31651
/*31640*/         OPC_EmitConvertToTarget, 1,
/*31642*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                  // Src: (SPUvec_rotl:v8i16 VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTHIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
                /*SwitchType*/ 11,  MVT::v4i32,// ->31664
/*31653*/         OPC_EmitConvertToTarget, 1,
/*31655*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTIv4i32_i16), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (SPUvec_rotl:v4i32 VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTIv4i32_i16:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
                0, // EndSwitchType
              /*SwitchType*/ 32,  MVT::i32,// ->31699
/*31667*/       OPC_MoveParent,
/*31668*/       OPC_SwitchType /*2 cases */, 14,  MVT::v8i16,// ->31685
/*31671*/         OPC_EmitConvertToTarget, 1,
/*31673*/         OPC_EmitNodeXForm, 7, 2, // TO_IMM16
/*31676*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHIv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 3, 
                  // Src: (SPUvec_rotl:v8i16 VECREG:v8i16:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTHIv8i16:v8i16 VECREG:v8i16:$rA, (TO_IMM16:i16 (imm:i32):$val))
                /*SwitchType*/ 11,  MVT::v4i32,// ->31698
/*31687*/         OPC_EmitConvertToTarget, 1,
/*31689*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTIv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                  // Src: (SPUvec_rotl:v4i32 VECREG:v4i32:$rA, (imm:i32)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                  // Dst: (ROTIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i32):$val)
                0, // EndSwitchType
              /*SwitchType*/ 14,  MVT::i8,// ->31715
/*31701*/       OPC_MoveParent,
/*31702*/       OPC_CheckType, MVT::v4i32,
/*31704*/       OPC_EmitConvertToTarget, 1,
/*31706*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTIv4i32_i8), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUvec_rotl:v4i32 VECREG:v4i32:$rA, (imm:i8)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTIv4i32_i8:v4i32 VECREG:v4i32:$rA, (imm:i8):$val)
              0, // EndSwitchType
/*31716*/   /*Scope*/ 13, /*->31730*/
/*31717*/     OPC_CheckChild1Type, MVT::v8i16,
/*31719*/     OPC_CheckType, MVT::v8i16,
/*31721*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTHv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec_rotl:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB) - Complexity = 3
              // Dst: (ROTHv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB)
/*31730*/   /*Scope*/ 13, /*->31744*/
/*31731*/     OPC_CheckChild1Type, MVT::i32,
/*31733*/     OPC_CheckType, MVT::v4i32,
/*31735*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (SPUvec_rotl:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB) - Complexity = 3
              // Dst: (ROTv4i32:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB)
/*31744*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_OPCODE(SPUISD::ROTBYTES_LEFT),// ->31915
/*31749*/   OPC_RecordChild0, // #0 = $rA
/*31750*/   OPC_RecordChild1, // #1 = $val
/*31751*/   OPC_Scope, 90, /*->31843*/ // 2 children in Scope
/*31753*/     OPC_MoveChild, 1,
/*31755*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::Constant),
/*31758*/     OPC_CheckPredicate, 16, // Predicate_uimm7
/*31760*/     OPC_CheckType, MVT::i16,
/*31762*/     OPC_MoveParent,
/*31763*/     OPC_SwitchType /*6 cases */, 11,  MVT::v16i8,// ->31777
/*31766*/       OPC_EmitConvertToTarget, 1,
/*31768*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v16i8 VECREG:v16i8:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIv16i8:v16i8 VECREG:v16i8:$rA, (imm:i16):$val)
              /*SwitchType*/ 11,  MVT::v8i16,// ->31790
/*31779*/       OPC_EmitConvertToTarget, 1,
/*31781*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v8i16 VECREG:v8i16:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIv8i16:v8i16 VECREG:v8i16:$rA, (imm:i16):$val)
              /*SwitchType*/ 11,  MVT::v4i32,// ->31803
/*31792*/       OPC_EmitConvertToTarget, 1,
/*31794*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v4i32 VECREG:v4i32:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIv4i32:v4i32 VECREG:v4i32:$rA, (imm:i16):$val)
              /*SwitchType*/ 11,  MVT::v2i64,// ->31816
/*31805*/       OPC_EmitConvertToTarget, 1,
/*31807*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v2i64 VECREG:v2i64:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIv2i64:v2i64 VECREG:v2i64:$rA, (imm:i16):$val)
              /*SwitchType*/ 11,  MVT::v4f32,// ->31829
/*31818*/       OPC_EmitConvertToTarget, 1,
/*31820*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYIv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v4f32 VECREG:v4f32:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIv4f32:v4f32 VECREG:v4f32:$rA, (imm:i16):$val)
              /*SwitchType*/ 11,  MVT::v2f64,// ->31842
/*31831*/       OPC_EmitConvertToTarget, 1,
/*31833*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYIvfi64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 2, 
                // Src: (SPUrotbytes_left:v2f64 VECREG:v2f64:$rA, (imm:i16)<<P:Predicate_uimm7>>:$val) - Complexity = 7
                // Dst: (ROTQBYIvfi64:v2f64 VECREG:v2f64:$rA, (imm:i16):$val)
              0, // EndSwitchType
/*31843*/   /*Scope*/ 70, /*->31914*/
/*31844*/     OPC_CheckChild1Type, MVT::i32,
/*31846*/     OPC_SwitchType /*6 cases */, 9,  MVT::v16i8,// ->31858
/*31849*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv16i8:v16i8 VECREG:v16i8:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v8i16,// ->31869
/*31860*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv8i16:v8i16 VECREG:v8i16:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4i32,// ->31880
/*31871*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv4i32:v4i32 VECREG:v4i32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2i64,// ->31891
/*31882*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv2i64:v2i64 VECREG:v2i64:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v4f32,// ->31902
/*31893*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv4f32:v4f32 VECREG:v4f32:$rA, R32C:i32:$rB)
              /*SwitchType*/ 9,  MVT::v2f64,// ->31913
/*31904*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                // Src: (SPUrotbytes_left:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB) - Complexity = 3
                // Dst: (ROTQBYv2f64:v2f64 VECREG:v2f64:$rA, R32C:i32:$rB)
              0, // EndSwitchType
/*31914*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 16,  TARGET_OPCODE(ISD::CALLSEQ_START),// ->31934
/*31918*/   OPC_RecordNode,   // #0 = 'callseq_start' chained node
/*31919*/   OPC_RecordChild1, // #1 = $amt
/*31920*/   OPC_MoveChild, 1,
/*31922*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*31925*/   OPC_MoveParent,
/*31926*/   OPC_EmitMergeInputChains1_0,
/*31927*/   OPC_MorphNodeTo, TARGET_OPCODE(SPU::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_FlagOutput,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (callseq_start (timm:i32):$amt) - Complexity = 6
            // Dst: (ADJCALLSTACKDOWN (timm:i32):$amt)
          /*SwitchOpcode*/ 17,  TARGET_OPCODE(ISD::CALLSEQ_END),// ->31954
/*31937*/   OPC_RecordNode,   // #0 = 'callseq_end' chained node
/*31938*/   OPC_CaptureFlagInput,
/*31939*/   OPC_RecordChild1, // #1 = $amt
/*31940*/   OPC_MoveChild, 1,
/*31942*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::TargetConstant),
/*31945*/   OPC_MoveParent,
/*31946*/   OPC_EmitMergeInputChains1_0,
/*31947*/   OPC_MorphNodeTo, TARGET_OPCODE(SPU::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_FlagInput|OPFL_FlagOutput,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (callseq_end (timm:i32):$amt) - Complexity = 6
            // Dst: (ADJCALLSTACKUP (timm:i32):$amt)
          /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_OPCODE(ISD::FADD),// ->32153
/*31958*/   OPC_Scope, 35, /*->31995*/ // 5 children in Scope
/*31960*/     OPC_RecordChild0, // #0 = $rC
/*31961*/     OPC_MoveChild, 1,
/*31963*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*31966*/     OPC_RecordChild0, // #1 = $rA
/*31967*/     OPC_RecordChild1, // #2 = $rB
/*31968*/     OPC_MoveParent,
/*31969*/     OPC_SwitchType /*2 cases */, 10,  MVT::f32,// ->31982
/*31972*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMAf32), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fadd:f32 R32FP:f32:$rC, (fmul:f32 R32FP:f32:$rA, R32FP:f32:$rB)) - Complexity = 6
                // Dst: (FMAf32:f32 R32FP:f32:$rA, R32FP:f32:$rB, R32FP:f32:$rC)
              /*SwitchType*/ 10,  MVT::f64,// ->31994
/*31984*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMAf64), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fadd:f64 R64FP:f64:$rC, (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB)) - Complexity = 6
                // Dst: (FMAf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
              0, // EndSwitchType
/*31995*/   /*Scope*/ 35, /*->32031*/
/*31996*/     OPC_MoveChild, 0,
/*31998*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*32001*/     OPC_RecordChild0, // #0 = $rA
/*32002*/     OPC_RecordChild1, // #1 = $rB
/*32003*/     OPC_MoveParent,
/*32004*/     OPC_RecordChild1, // #2 = $rC
/*32005*/     OPC_SwitchType /*2 cases */, 10,  MVT::f32,// ->32018
/*32008*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMAf32), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fadd:f32 (fmul:f32 R32FP:f32:$rA, R32FP:f32:$rB), R32FP:f32:$rC) - Complexity = 6
                // Dst: (FMAf32:f32 R32FP:f32:$rA, R32FP:f32:$rB, R32FP:f32:$rC)
              /*SwitchType*/ 10,  MVT::f64,// ->32030
/*32020*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMAf64), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fadd:f64 (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB), R64FP:f64:$rC) - Complexity = 6
                // Dst: (FMAf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
              0, // EndSwitchType
/*32031*/   /*Scope*/ 35, /*->32067*/
/*32032*/     OPC_RecordChild0, // #0 = $rC
/*32033*/     OPC_MoveChild, 1,
/*32035*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*32038*/     OPC_RecordChild0, // #1 = $rA
/*32039*/     OPC_RecordChild1, // #2 = $rB
/*32040*/     OPC_MoveParent,
/*32041*/     OPC_SwitchType /*2 cases */, 10,  MVT::v4f32,// ->32054
/*32044*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMAv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fadd:v4f32 VECREG:v4f32:$rC, (fmul:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)) - Complexity = 6
                // Dst: (FMAv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
              /*SwitchType*/ 10,  MVT::v2f64,// ->32066
/*32056*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMAv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fadd:v2f64 VECREG:v2f64:$rC, (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)) - Complexity = 6
                // Dst: (FMAv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
              0, // EndSwitchType
/*32067*/   /*Scope*/ 35, /*->32103*/
/*32068*/     OPC_MoveChild, 0,
/*32070*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*32073*/     OPC_RecordChild0, // #0 = $rA
/*32074*/     OPC_RecordChild1, // #1 = $rB
/*32075*/     OPC_MoveParent,
/*32076*/     OPC_RecordChild1, // #2 = $rC
/*32077*/     OPC_SwitchType /*2 cases */, 10,  MVT::v4f32,// ->32090
/*32080*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMAv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fadd:v4f32 (fmul:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB), VECREG:v4f32:$rC) - Complexity = 6
                // Dst: (FMAv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
              /*SwitchType*/ 10,  MVT::v2f64,// ->32102
/*32092*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMAv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fadd:v2f64 (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB), VECREG:v2f64:$rC) - Complexity = 6
                // Dst: (FMAv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
              0, // EndSwitchType
/*32103*/   /*Scope*/ 48, /*->32152*/
/*32104*/     OPC_RecordChild0, // #0 = $rA
/*32105*/     OPC_RecordChild1, // #1 = $rB
/*32106*/     OPC_SwitchType /*4 cases */, 9,  MVT::f32,// ->32118
/*32109*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FAf32), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fadd:f32 R32FP:f32:$rA, R32FP:f32:$rB) - Complexity = 3
                // Dst: (FAf32:f32 R32FP:f32:$rA, R32FP:f32:$rB)
              /*SwitchType*/ 9,  MVT::f64,// ->32129
/*32120*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FAf64), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fadd:f64 R64FP:f64:$rA, R64FP:f64:$rB) - Complexity = 3
                // Dst: (FAf64:f64 R64FP:f64:$rA, R64FP:f64:$rB)
              /*SwitchType*/ 9,  MVT::v4f32,// ->32140
/*32131*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FAv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fadd:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 3
                // Dst: (FAv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
              /*SwitchType*/ 9,  MVT::v2f64,// ->32151
/*32142*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::FAv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                // Src: (fadd:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 3
                // Dst: (FAv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
              0, // EndSwitchType
/*32152*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 101|128,1/*229*/,  TARGET_OPCODE(ISD::FSUB),// ->32386
/*32157*/   OPC_Scope, 21, /*->32180*/ // 8 children in Scope
/*32159*/     OPC_MoveChild, 0,
/*32161*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*32164*/     OPC_RecordChild0, // #0 = $rA
/*32165*/     OPC_RecordChild1, // #1 = $rB
/*32166*/     OPC_MoveParent,
/*32167*/     OPC_RecordChild1, // #2 = $rC
/*32168*/     OPC_CheckType, MVT::f32,
/*32170*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsub:f32 (fmul:f32 R32FP:f32:$rA, R32FP:f32:$rB), R32FP:f32:$rC) - Complexity = 6
              // Dst: (FMSf32:f32 R32FP:f32:$rA, R32FP:f32:$rB, R32FP:f32:$rC)
/*32180*/   /*Scope*/ 21, /*->32202*/
/*32181*/     OPC_RecordChild0, // #0 = $rC
/*32182*/     OPC_MoveChild, 1,
/*32184*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*32187*/     OPC_RecordChild0, // #1 = $rA
/*32188*/     OPC_RecordChild1, // #2 = $rB
/*32189*/     OPC_MoveParent,
/*32190*/     OPC_CheckType, MVT::f32,
/*32192*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FNMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
              // Src: (fsub:f32 R32FP:f32:$rC, (fmul:f32 R32FP:f32:$rA, R32FP:f32:$rB)) - Complexity = 6
              // Dst: (FNMSf32:f32 R32FP:f32:$rA, R32FP:f32:$rB, R32FP:f32:$rC)
/*32202*/   /*Scope*/ 21, /*->32224*/
/*32203*/     OPC_MoveChild, 0,
/*32205*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*32208*/     OPC_RecordChild0, // #0 = $rA
/*32209*/     OPC_RecordChild1, // #1 = $rB
/*32210*/     OPC_MoveParent,
/*32211*/     OPC_RecordChild1, // #2 = $rC
/*32212*/     OPC_CheckType, MVT::f64,
/*32214*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMSf64), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsub:f64 (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB), R64FP:f64:$rC) - Complexity = 6
              // Dst: (FMSf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
/*32224*/   /*Scope*/ 21, /*->32246*/
/*32225*/     OPC_RecordChild0, // #0 = $rC
/*32226*/     OPC_MoveChild, 1,
/*32228*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*32231*/     OPC_RecordChild0, // #1 = $rA
/*32232*/     OPC_RecordChild1, // #2 = $rB
/*32233*/     OPC_MoveParent,
/*32234*/     OPC_CheckType, MVT::f64,
/*32236*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::DFNMSf64), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 0, 
              // Src: (fsub:f64 R64FP:f64:$rC, (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB)) - Complexity = 6
              // Dst: (DFNMSf64:f64 R64FP:f64:$rA, R64FP:f64:$rB, R64FP:f64:$rC)
/*32246*/   /*Scope*/ 21, /*->32268*/
/*32247*/     OPC_MoveChild, 0,
/*32249*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*32252*/     OPC_RecordChild0, // #0 = $rA
/*32253*/     OPC_RecordChild1, // #1 = $rB
/*32254*/     OPC_MoveParent,
/*32255*/     OPC_RecordChild1, // #2 = $rC
/*32256*/     OPC_CheckType, MVT::v4f32,
/*32258*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMSv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsub:v4f32 (fmul:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB), VECREG:v4f32:$rC) - Complexity = 6
              // Dst: (FMSv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
/*32268*/   /*Scope*/ 21, /*->32290*/
/*32269*/     OPC_RecordChild0, // #0 = $rC
/*32270*/     OPC_MoveChild, 1,
/*32272*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*32275*/     OPC_RecordChild0, // #1 = $rA
/*32276*/     OPC_RecordChild1, // #2 = $rB
/*32277*/     OPC_MoveParent,
/*32278*/     OPC_CheckType, MVT::v4f32,
/*32280*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FNMSv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 2, 0, 
              // Src: (fsub:v4f32 VECREG:v4f32:$rC, (fmul:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)) - Complexity = 6
              // Dst: (FNMSv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4f32:$rC)
/*32290*/   /*Scope*/ 21, /*->32312*/
/*32291*/     OPC_MoveChild, 0,
/*32293*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*32296*/     OPC_RecordChild0, // #0 = $rA
/*32297*/     OPC_RecordChild1, // #1 = $rB
/*32298*/     OPC_MoveParent,
/*32299*/     OPC_RecordChild1, // #2 = $rC
/*32300*/     OPC_CheckType, MVT::v2f64,
/*32302*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMSv2f64), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsub:v2f64 (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB), VECREG:v2f64:$rC) - Complexity = 6
              // Dst: (FMSv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
/*32312*/   /*Scope*/ 72, /*->32385*/
/*32313*/     OPC_RecordChild0, // #0 = $rC
/*32314*/     OPC_Scope, 20, /*->32336*/ // 2 children in Scope
/*32316*/       OPC_MoveChild, 1,
/*32318*/       OPC_CheckOpcode, TARGET_OPCODE(ISD::FMUL),
/*32321*/       OPC_RecordChild0, // #1 = $rA
/*32322*/       OPC_RecordChild1, // #2 = $rB
/*32323*/       OPC_MoveParent,
/*32324*/       OPC_CheckType, MVT::v2f64,
/*32326*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::DFNMSv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 0, 
                // Src: (fsub:v2f64 VECREG:v2f64:$rC, (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)) - Complexity = 6
                // Dst: (DFNMSv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v2f64:$rC)
/*32336*/     /*Scope*/ 47, /*->32384*/
/*32337*/       OPC_RecordChild1, // #1 = $rB
/*32338*/       OPC_SwitchType /*4 cases */, 9,  MVT::f32,// ->32350
/*32341*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSf32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (fsub:f32 R32FP:f32:$rA, R32FP:f32:$rB) - Complexity = 3
                  // Dst: (FSf32:f32 R32FP:f32:$rA, R32FP:f32:$rB)
                /*SwitchType*/ 9,  MVT::f64,// ->32361
/*32352*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSf64), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                  // Src: (fsub:f64 R64FP:f64:$rA, R64FP:f64:$rB) - Complexity = 3
                  // Dst: (FSf64:f64 R64FP:f64:$rA, R64FP:f64:$rB)
                /*SwitchType*/ 9,  MVT::v4f32,// ->32372
/*32363*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSv4f32), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (fsub:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 3
                  // Dst: (FSv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
                /*SwitchType*/ 9,  MVT::v2f64,// ->32383
/*32374*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::FSv2f64), 0,
                      1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                  // Src: (fsub:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 3
                  // Dst: (FSv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
                0, // EndSwitchType
/*32384*/     0, /*End of Scope*/
/*32385*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18|128,3/*402*/,  TARGET_OPCODE(ISD::BIT_CONVERT),// ->32792
/*32390*/   OPC_Scope, 37, /*->32429*/ // 2 children in Scope
/*32392*/     OPC_MoveChild, 0,
/*32394*/     OPC_CheckOpcode, TARGET_OPCODE(ISD::OR),
/*32397*/     OPC_RecordChild0, // #0 = $rA
/*32398*/     OPC_RecordChild1, // #1 = $rB
/*32399*/     OPC_SwitchType /*2 cases */, 12,  MVT::v4i32,// ->32414
/*32402*/       OPC_MoveParent,
/*32403*/       OPC_CheckType, MVT::v4f32,
/*32405*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (bitconvert:v4f32 (or:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)) - Complexity = 6
                // Dst: (ORv4f32:v4f32 VECREG:v4i32:$rA, VECREG:v4i32:$rB)
              /*SwitchType*/ 12,  MVT::v2i64,// ->32428
/*32416*/       OPC_MoveParent,
/*32417*/       OPC_CheckType, MVT::v2f64,
/*32419*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
                // Src: (bitconvert:v2f64 (or:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)) - Complexity = 6
                // Dst: (ORv2f64:v2f64 VECREG:v2i64:$rA, VECREG:v2i64:$rB)
              0, // EndSwitchType
/*32429*/   /*Scope*/ 104|128,2/*360*/, /*->32791*/
/*32431*/     OPC_RecordChild0, // #0 = $rA
/*32432*/     OPC_Scope, 12, /*->32446*/ // 11 children in Scope
/*32434*/       OPC_CheckChild0Type, MVT::f32,
/*32436*/       OPC_CheckType, MVT::i32,
/*32438*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORf32_r32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (bitconvert:i32 R32FP:f32:$rA) - Complexity = 3
                // Dst: (ORf32_r32:i32 R32FP:f32:$rA)
/*32446*/     /*Scope*/ 12, /*->32459*/
/*32447*/       OPC_CheckChild0Type, MVT::f64,
/*32449*/       OPC_CheckType, MVT::i64,
/*32451*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORf64_r64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                // Src: (bitconvert:i64 R64FP:f64:$rA) - Complexity = 3
                // Dst: (ORf64_r64:i64 R64FP:f64:$rA)
/*32459*/     /*Scope*/ 39, /*->32499*/
/*32460*/       OPC_CheckChild0Type, MVT::v16i8,
/*32462*/       OPC_SwitchType /*6 cases */, 8,  MVT::i128,// ->32473
/*32465*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi128_vec), 0,
                      1/*#VTs*/, MVT::i128, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:i128 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: (ORi128_vec:i128 VECREG:v16i8:$src)
                /*SwitchType*/ 3,  MVT::v8i16,// ->32478
/*32475*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: VECREG:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->32483
/*32480*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: VECREG:v4i32:$src
                /*SwitchType*/ 3,  MVT::v2i64,// ->32488
/*32485*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: VECREG:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->32493
/*32490*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: VECREG:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->32498
/*32495*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VECREG:v16i8:$src) - Complexity = 3
                  // Dst: VECREG:v2f64:$src
                0, // EndSwitchType
/*32499*/     /*Scope*/ 39, /*->32539*/
/*32500*/       OPC_CheckChild0Type, MVT::v8i16,
/*32502*/       OPC_SwitchType /*6 cases */, 8,  MVT::i128,// ->32513
/*32505*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi128_vec), 0,
                      1/*#VTs*/, MVT::i128, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:i128 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: (ORi128_vec:i128 VECREG:v8i16:$src)
                /*SwitchType*/ 3,  MVT::v16i8,// ->32518
/*32515*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: VECREG:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->32523
/*32520*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: VECREG:v4i32:$src
                /*SwitchType*/ 3,  MVT::v2i64,// ->32528
/*32525*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: VECREG:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->32533
/*32530*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: VECREG:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->32538
/*32535*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VECREG:v8i16:$src) - Complexity = 3
                  // Dst: VECREG:v2f64:$src
                0, // EndSwitchType
/*32539*/     /*Scope*/ 39, /*->32579*/
/*32540*/       OPC_CheckChild0Type, MVT::v4i32,
/*32542*/       OPC_SwitchType /*6 cases */, 8,  MVT::i128,// ->32553
/*32545*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi128_vec), 0,
                      1/*#VTs*/, MVT::i128, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:i128 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: (ORi128_vec:i128 VECREG:v4i32:$src)
                /*SwitchType*/ 3,  MVT::v16i8,// ->32558
/*32555*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: VECREG:v16i8:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->32563
/*32560*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: VECREG:v8i16:$src
                /*SwitchType*/ 3,  MVT::v2i64,// ->32568
/*32565*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: VECREG:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->32573
/*32570*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: VECREG:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->32578
/*32575*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VECREG:v4i32:$src) - Complexity = 3
                  // Dst: VECREG:v2f64:$src
                0, // EndSwitchType
/*32579*/     /*Scope*/ 39, /*->32619*/
/*32580*/       OPC_CheckChild0Type, MVT::v2i64,
/*32582*/       OPC_SwitchType /*6 cases */, 8,  MVT::i128,// ->32593
/*32585*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi128_vec), 0,
                      1/*#VTs*/, MVT::i128, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:i128 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: (ORi128_vec:i128 VECREG:v2i64:$src)
                /*SwitchType*/ 3,  MVT::v16i8,// ->32598
/*32595*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: VECREG:v16i8:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->32603
/*32600*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: VECREG:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->32608
/*32605*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: VECREG:v4i32:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->32613
/*32610*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: VECREG:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->32618
/*32615*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VECREG:v2i64:$src) - Complexity = 3
                  // Dst: VECREG:v2f64:$src
                0, // EndSwitchType
/*32619*/     /*Scope*/ 39, /*->32659*/
/*32620*/       OPC_CheckChild0Type, MVT::v4f32,
/*32622*/       OPC_SwitchType /*6 cases */, 8,  MVT::i128,// ->32633
/*32625*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi128_vec), 0,
                      1/*#VTs*/, MVT::i128, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:i128 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: (ORi128_vec:i128 VECREG:v4f32:$src)
                /*SwitchType*/ 3,  MVT::v16i8,// ->32638
/*32635*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: VECREG:v16i8:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->32643
/*32640*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: VECREG:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->32648
/*32645*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: VECREG:v4i32:$src
                /*SwitchType*/ 3,  MVT::v2i64,// ->32653
/*32650*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: VECREG:v2i64:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->32658
/*32655*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VECREG:v4f32:$src) - Complexity = 3
                  // Dst: VECREG:v2f64:$src
                0, // EndSwitchType
/*32659*/     /*Scope*/ 39, /*->32699*/
/*32660*/       OPC_CheckChild0Type, MVT::v2f64,
/*32662*/       OPC_SwitchType /*6 cases */, 8,  MVT::i128,// ->32673
/*32665*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi128_vec), 0,
                      1/*#VTs*/, MVT::i128, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:i128 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: (ORi128_vec:i128 VECREG:v2f64:$src)
                /*SwitchType*/ 3,  MVT::v16i8,// ->32678
/*32675*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: VECREG:v16i8:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->32683
/*32680*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: VECREG:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->32688
/*32685*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: VECREG:v4i32:$src
                /*SwitchType*/ 3,  MVT::v2i64,// ->32693
/*32690*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: VECREG:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->32698
/*32695*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VECREG:v2f64:$src) - Complexity = 3
                  // Dst: VECREG:v4f32:$src
                0, // EndSwitchType
/*32699*/     /*Scope*/ 12, /*->32712*/
/*32700*/       OPC_CheckChild0Type, MVT::i32,
/*32702*/       OPC_CheckType, MVT::f32,
/*32704*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr32_f32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (bitconvert:f32 R32C:i32:$rA) - Complexity = 3
                // Dst: (ORr32_f32:f32 R32C:i32:$rA)
/*32712*/     /*Scope*/ 12, /*->32725*/
/*32713*/       OPC_CheckChild0Type, MVT::i64,
/*32715*/       OPC_CheckType, MVT::f64,
/*32717*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORr64_f64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (bitconvert:f64 R64C:i64:$rA) - Complexity = 3
                // Dst: (ORr64_f64:f64 R64C:i64:$rA)
/*32725*/     /*Scope*/ 64, /*->32790*/
/*32726*/       OPC_CheckChild0Type, MVT::i128,
/*32728*/       OPC_SwitchType /*6 cases */, 8,  MVT::v16i8,// ->32739
/*32731*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORvec_i128), 0,
                      1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:v16i8 GPRC:i128:$src) - Complexity = 3
                  // Dst: (ORvec_i128:v16i8 GPRC:i128:$src)
                /*SwitchType*/ 8,  MVT::v8i16,// ->32749
/*32741*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORvec_i128), 0,
                      1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:v8i16 GPRC:i128:$src) - Complexity = 3
                  // Dst: (ORvec_i128:v8i16 GPRC:i128:$src)
                /*SwitchType*/ 8,  MVT::v4i32,// ->32759
/*32751*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORvec_i128), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:v4i32 GPRC:i128:$src) - Complexity = 3
                  // Dst: (ORvec_i128:v4i32 GPRC:i128:$src)
                /*SwitchType*/ 8,  MVT::v2i64,// ->32769
/*32761*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORvec_i128), 0,
                      1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:v2i64 GPRC:i128:$src) - Complexity = 3
                  // Dst: (ORvec_i128:v2i64 GPRC:i128:$src)
                /*SwitchType*/ 8,  MVT::v4f32,// ->32779
/*32771*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORvec_i128), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:v4f32 GPRC:i128:$src) - Complexity = 3
                  // Dst: (ORvec_i128:v4f32 GPRC:i128:$src)
                /*SwitchType*/ 8,  MVT::v2f64,// ->32789
/*32781*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORvec_i128), 0,
                      1/*#VTs*/, MVT::v2f64, 1/*#Ops*/, 0, 
                  // Src: (bitconvert:v2f64 GPRC:i128:$src) - Complexity = 3
                  // Dst: (ORvec_i128:v2f64 GPRC:i128:$src)
                0, // EndSwitchType
/*32790*/     0, /*End of Scope*/
/*32791*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 74|128,1/*202*/,  TARGET_OPCODE(ISD::Constant),// ->32998
/*32796*/   OPC_RecordNode,   // #0 = $val
/*32797*/   OPC_Scope, 14, /*->32813*/ // 7 children in Scope
/*32799*/     OPC_CheckPredicate, 21, // Predicate_immSExt16
/*32801*/     OPC_CheckType, MVT::i16,
/*32803*/     OPC_EmitConvertToTarget, 0,
/*32805*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILHr16), 0,
                  1/*#VTs*/, MVT::i16, 1/*#Ops*/, 1, 
              // Src: (imm:i16)<<P:Predicate_immSExt16>>:$val - Complexity = 4
              // Dst: (ILHr16:i16 (imm:i16):$val)
/*32813*/   /*Scope*/ 14, /*->32828*/
/*32814*/     OPC_CheckPredicate, 13, // Predicate_immSExt8
/*32816*/     OPC_CheckType, MVT::i8,
/*32818*/     OPC_EmitConvertToTarget, 0,
/*32820*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILHr8), 0,
                  1/*#VTs*/, MVT::i8, 1/*#Ops*/, 1, 
              // Src: (imm:i8)<<P:Predicate_immSExt8>>:$val - Complexity = 4
              // Dst: (ILHr8:i8 (imm:i8):$val)
/*32828*/   /*Scope*/ 28, /*->32857*/
/*32829*/     OPC_CheckPredicate, 21, // Predicate_immSExt16
/*32831*/     OPC_SwitchType /*2 cases */, 10,  MVT::i64,// ->32844
/*32834*/       OPC_EmitConvertToTarget, 0,
/*32836*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_immSExt16>>:$val - Complexity = 4
                // Dst: (ILr64:i64 (imm:i64):$val)
              /*SwitchType*/ 10,  MVT::i32,// ->32856
/*32846*/       OPC_EmitConvertToTarget, 0,
/*32848*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_immSExt16>>:$val - Complexity = 4
                // Dst: (ILr32:i32 (imm:i32):$val)
              0, // EndSwitchType
/*32857*/   /*Scope*/ 46, /*->32904*/
/*32858*/     OPC_CheckPredicate, 22, // Predicate_hi16
/*32860*/     OPC_SwitchType /*2 cases */, 13,  MVT::i64,// ->32876
/*32863*/       OPC_EmitConvertToTarget, 0,
/*32865*/       OPC_EmitNodeXForm, 9, 1, // HI16
/*32868*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILHUr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 2, 
                // Src: (imm:i64)<<P:Predicate_hi16>><<X:HI16>>:$val - Complexity = 4
                // Dst: (ILHUr64:i64 (HI16:i64 (imm:i64):$val))
              /*SwitchType*/ 25,  MVT::i32,// ->32903
/*32878*/       OPC_EmitConvertToTarget, 0,
/*32880*/       OPC_EmitNodeXForm, 9, 1, // HI16
/*32883*/       OPC_Scope, 8, /*->32893*/ // 2 children in Scope
/*32885*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILHUr32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                  // Src: (imm:i32)<<P:Predicate_hi16>><<X:HI16>>:$val - Complexity = 4
                  // Dst: (ILHUr32:i32 (HI16:i32 (imm:i32):$val))
/*32893*/       /*Scope*/ 8, /*->32902*/
/*32894*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILHUhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                  // Src: (imm:i32)<<P:Predicate_hi16>><<X:HI16>>:$val - Complexity = 4
                  // Dst: (ILHUhi:i32 (HI16:i32 (imm:i32):$val))
/*32902*/       0, /*End of Scope*/
              0, // EndSwitchType
/*32904*/   /*Scope*/ 49, /*->32954*/
/*32905*/     OPC_CheckPredicate, 23, // Predicate_imm18
/*32907*/     OPC_SwitchType /*2 cases */, 10,  MVT::i64,// ->32920
/*32910*/       OPC_EmitConvertToTarget, 0,
/*32912*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_imm18>>:$val - Complexity = 4
                // Dst: (ILAr64:i64 (imm:i64):$val)
              /*SwitchType*/ 31,  MVT::i32,// ->32953
/*32922*/       OPC_EmitConvertToTarget, 0,
/*32924*/       OPC_Scope, 8, /*->32934*/ // 3 children in Scope
/*32926*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAr32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_imm18>>:$val - Complexity = 4
                  // Dst: (ILAr32:i32 (imm:i32):$val)
/*32934*/       /*Scope*/ 8, /*->32943*/
/*32935*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAhi), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_imm18>>:$val - Complexity = 4
                  // Dst: (ILAhi:i32 (imm:i32):$val)
/*32943*/       /*Scope*/ 8, /*->32952*/
/*32944*/         OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAlo), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_imm18>>:$val - Complexity = 4
                  // Dst: (ILAlo:i32 (imm:i32):$val)
/*32952*/       0, /*End of Scope*/
              0, // EndSwitchType
/*32954*/   /*Scope*/ 12, /*->32967*/
/*32955*/     OPC_CheckType, MVT::i8,
/*32957*/     OPC_EmitConvertToTarget, 0,
/*32959*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILHr8), 0,
                  1/*#VTs*/, MVT::i8, 1/*#Ops*/, 1, 
              // Src: (imm:i8):$imm - Complexity = 3
              // Dst: (ILHr8:i8 (imm:i8):$imm)
/*32967*/   /*Scope*/ 29, /*->32997*/
/*32968*/     OPC_CheckType, MVT::i32,
/*32970*/     OPC_EmitConvertToTarget, 0,
/*32972*/     OPC_EmitNodeXForm, 9, 1, // HI16
/*32975*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILHUr32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3 
/*32983*/     OPC_EmitConvertToTarget, 0,
/*32985*/     OPC_EmitNodeXForm, 10, 4, // LO16
/*32988*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLr32), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 5, 
              // Src: (imm:i32):$imm - Complexity = 3
              // Dst: (IOHLr32:i32 (ILHUr32:i32 (HI16:i32 (imm:i32):$imm)), (LO16:i32 (imm:i32):$imm))
/*32997*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_OPCODE(ISD::CTLZ),// ->33024
/*33001*/   OPC_RecordChild0, // #0 = $rA
/*33002*/   OPC_SwitchType /*2 cases */, 8,  MVT::i32,// ->33013
/*33005*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLZr32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ctlz:i32 R32C:i32:$rA) - Complexity = 3
              // Dst: (CLZr32:i32 R32C:i32:$rA)
            /*SwitchType*/ 8,  MVT::v4i32,// ->33023
/*33015*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CLZv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (ctlz:v4i32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (CLZv4i32:v4i32 VECREG:v4i32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_OPCODE(ISD::SIGN_EXTEND),// ->33148
/*33027*/   OPC_RecordChild0, // #0 = $rSrc
/*33028*/   OPC_Scope, 58, /*->33088*/ // 4 children in Scope
/*33030*/     OPC_CheckChild0Type, MVT::i8,
/*33032*/     OPC_SwitchType /*3 cases */, 8,  MVT::i16,// ->33043
/*33035*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 0, 
                // Src: (sext:i16 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (XSBHr8:i16 R8C:i8:$rSrc)
              /*SwitchType*/ 16,  MVT::i32,// ->33061
/*33045*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 0,  // Results = #1 
/*33053*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (sext:i32 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rSrc))
              /*SwitchType*/ 24,  MVT::i64,// ->33087
/*33063*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr8), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 0,  // Results = #1 
/*33071*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*33079*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSWDr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 2, 
                // Src: (sext:i64 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (XSWDr64:i64 (XSHWr16:i32 (XSBHr8:i16 R8C:i8:$rSrc)))
              0, // EndSwitchType
/*33088*/   /*Scope*/ 32, /*->33121*/
/*33089*/     OPC_CheckChild0Type, MVT::i16,
/*33091*/     OPC_SwitchType /*2 cases */, 8,  MVT::i32,// ->33102
/*33094*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (sext:i32 R16C:i16:$rSrc) - Complexity = 3
                // Dst: (XSHWr16:i32 R16C:i16:$rSrc)
              /*SwitchType*/ 16,  MVT::i64,// ->33120
/*33104*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr16), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*33112*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSWDr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (sext:i64 R16C:i16:$rSrc) - Complexity = 3
                // Dst: (XSWDr64:i64 (XSHWr16:i32 R16C:i16:$rSrc))
              0, // EndSwitchType
/*33121*/   /*Scope*/ 12, /*->33134*/
/*33122*/     OPC_CheckChild0Type, MVT::i32,
/*33124*/     OPC_CheckType, MVT::i64,
/*33126*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSWDr64), 0,
                  1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
              // Src: (sext:i64 R32C:i32:$rSrc) - Complexity = 3
              // Dst: (XSWDr64:i64 R32C:i32:$rSrc)
/*33134*/   /*Scope*/ 12, /*->33147*/
/*33135*/     OPC_CheckChild0Type, MVT::v4i32,
/*33137*/     OPC_CheckType, MVT::v8i16,
/*33139*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSHWv4i32), 0,
                  1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
              // Src: (sext:v8i16 VECREG:v4i32:$rSrc) - Complexity = 3
              // Dst: (XSHWv4i32:v8i16 VECREG:v4i32:$rSrc)
/*33147*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 113,  TARGET_OPCODE(ISD::SIGN_EXTEND_INREG),// ->33264
/*33151*/   OPC_RecordChild0, // #0 = $rSrc
/*33152*/   OPC_MoveChild, 1,
/*33154*/   OPC_Scope, 59, /*->33215*/ // 3 children in Scope
/*33156*/     OPC_CheckValueType, MVT::i8,
/*33158*/     OPC_MoveParent,
/*33159*/     OPC_SwitchType /*3 cases */, 8,  MVT::i16,// ->33170
/*33162*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSBHr16), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 0, 
                // Src: (sext_inreg:i16 R16C:i16:$rSrc, i8:Other) - Complexity = 3
                // Dst: (XSBHr16:i16 R16C:i16:$rSrc)
              /*SwitchType*/ 16,  MVT::i32,// ->33188
/*33172*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #1 
/*33180*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSHWr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (sext_inreg:i32 R32C:i32:$rSrc, i8:Other) - Complexity = 3
                // Dst: (XSHWr32:i32 (XSBHr32:i32 R32C:i32:$rSrc))
              /*SwitchType*/ 24,  MVT::i64,// ->33214
/*33190*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSBHr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0,  // Results = #1 
/*33198*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1,  // Results = #2 
/*33206*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSWDr64_inreg), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 2, 
                // Src: (sext_inreg:i64 R64C:i64:$rSrc, i8:Other) - Complexity = 3
                // Dst: (XSWDr64_inreg:i64 (XSHWr64:i64 (XSBHr64:i64 R64C:i64:$rSrc)))
              0, // EndSwitchType
/*33215*/   /*Scope*/ 33, /*->33249*/
/*33216*/     OPC_CheckValueType, MVT::i16,
/*33218*/     OPC_MoveParent,
/*33219*/     OPC_SwitchType /*2 cases */, 8,  MVT::i32,// ->33230
/*33222*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSHWr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (sext_inreg:i32 R32C:i32:$rSrc, i16:Other) - Complexity = 3
                // Dst: (XSHWr32:i32 R32C:i32:$rSrc)
              /*SwitchType*/ 16,  MVT::i64,// ->33248
/*33232*/       OPC_EmitNode, TARGET_OPCODE(SPU::XSHWr64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0,  // Results = #1 
/*33240*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSWDr64_inreg), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (sext_inreg:i64 R64C:i64:$rSrc, i16:Other) - Complexity = 3
                // Dst: (XSWDr64_inreg:i64 (XSHWr64:i64 R64C:i64:$rSrc))
              0, // EndSwitchType
/*33249*/   /*Scope*/ 13, /*->33263*/
/*33250*/     OPC_CheckValueType, MVT::i32,
/*33252*/     OPC_MoveParent,
/*33253*/     OPC_CheckType, MVT::i64,
/*33255*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::XSWDr64_inreg), 0,
                  1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
              // Src: (sext_inreg:i64 R64C:i64:$rSrc, i32:Other) - Complexity = 3
              // Dst: (XSWDr64_inreg:i64 R64C:i64:$rSrc)
/*33263*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75,  TARGET_OPCODE(SPUISD::VEC2PREFSLOT),// ->33342
/*33267*/   OPC_RecordChild0, // #0 = $rA
/*33268*/   OPC_SwitchType /*6 cases */, 10,  MVT::i8,// ->33281
/*33271*/     OPC_CheckChild0Type, MVT::v16i8,
/*33273*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi8_v16i8), 0,
                  1/*#VTs*/, MVT::i8, 1/*#Ops*/, 0, 
              // Src: (SPUvec2prefslot:i8 VECREG:v16i8:$rA) - Complexity = 3
              // Dst: (ORi8_v16i8:i8 VECREG:v16i8:$rA)
            /*SwitchType*/ 10,  MVT::i16,// ->33293
/*33283*/     OPC_CheckChild0Type, MVT::v8i16,
/*33285*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi16_v8i16), 0,
                  1/*#VTs*/, MVT::i16, 1/*#Ops*/, 0, 
              // Src: (SPUvec2prefslot:i16 VECREG:v8i16:$rA) - Complexity = 3
              // Dst: (ORi16_v8i16:i16 VECREG:v8i16:$rA)
            /*SwitchType*/ 10,  MVT::i32,// ->33305
/*33295*/     OPC_CheckChild0Type, MVT::v4i32,
/*33297*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (SPUvec2prefslot:i32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (ORi32_v4i32:i32 VECREG:v4i32:$rA)
            /*SwitchType*/ 10,  MVT::i64,// ->33317
/*33307*/     OPC_CheckChild0Type, MVT::v2i64,
/*33309*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi64_v2i64), 0,
                  1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
              // Src: (SPUvec2prefslot:i64 VECREG:v2i64:$rA) - Complexity = 3
              // Dst: (ORi64_v2i64:i64 VECREG:v2i64:$rA)
            /*SwitchType*/ 10,  MVT::f32,// ->33329
/*33319*/     OPC_CheckChild0Type, MVT::v4f32,
/*33321*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORf32_v4f32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (SPUvec2prefslot:f32 VECREG:v4f32:$rA) - Complexity = 3
              // Dst: (ORf32_v4f32:f32 VECREG:v4f32:$rA)
            /*SwitchType*/ 10,  MVT::f64,// ->33341
/*33331*/     OPC_CheckChild0Type, MVT::v2f64,
/*33333*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORf64_v2f64), 0,
                  1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
              // Src: (SPUvec2prefslot:f64 VECREG:v2f64:$rA) - Complexity = 3
              // Dst: (ORf64_v2f64:f64 VECREG:v2f64:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 101,  TARGET_OPCODE(SPUISD::SELB),// ->33446
/*33345*/   OPC_RecordChild0, // #0 = $rA
/*33346*/   OPC_RecordChild1, // #1 = $rB
/*33347*/   OPC_RecordChild2, // #2 = $rC
/*33348*/   OPC_SwitchType /*8 cases */, 10,  MVT::i8,// ->33361
/*33351*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr8), 0,
                  1/*#VTs*/, MVT::i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC) - Complexity = 3
              // Dst: (SELBr8:i8 R8C:i8:$rA, R8C:i8:$rB, R8C:i8:$rC)
            /*SwitchType*/ 10,  MVT::i16,// ->33373
/*33363*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr16), 0,
                  1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC) - Complexity = 3
              // Dst: (SELBr16:i16 R16C:i16:$rA, R16C:i16:$rB, R16C:i16:$rC)
            /*SwitchType*/ 10,  MVT::i32,// ->33385
/*33375*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC) - Complexity = 3
              // Dst: (SELBr32:i32 R32C:i32:$rA, R32C:i32:$rB, R32C:i32:$rC)
            /*SwitchType*/ 10,  MVT::i64,// ->33397
/*33387*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBr64), 0,
                  1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC) - Complexity = 3
              // Dst: (SELBr64:i64 R64C:i64:$rA, R64C:i64:$rB, R64C:i64:$rC)
            /*SwitchType*/ 10,  MVT::v16i8,// ->33409
/*33399*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC) - Complexity = 3
              // Dst: (SELBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
            /*SwitchType*/ 10,  MVT::v8i16,// ->33421
/*33411*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC) - Complexity = 3
              // Dst: (SELBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v8i16:$rC)
            /*SwitchType*/ 10,  MVT::v4i32,// ->33433
/*33423*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC) - Complexity = 3
              // Dst: (SELBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
            /*SwitchType*/ 10,  MVT::v2i64,// ->33445
/*33435*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (SPUselb:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC) - Complexity = 3
              // Dst: (SELBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v2i64:$rC)
            0, // EndSwitchType
          /*SwitchOpcode*/ 16,  TARGET_OPCODE(ISD::BR),// ->33465
/*33449*/   OPC_RecordNode,   // #0 = 'br' chained node
/*33450*/   OPC_RecordChild1, // #1 = $dest
/*33451*/   OPC_MoveChild, 1,
/*33453*/   OPC_CheckOpcode, TARGET_OPCODE(ISD::BasicBlock),
/*33456*/   OPC_MoveParent,
/*33457*/   OPC_EmitMergeInputChains1_0,
/*33458*/   OPC_MorphNodeTo, TARGET_OPCODE(SPU::BR), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (br (bb:Other):$dest) - Complexity = 3
            // Dst: (BR (bb:Other):$dest)
          /*SwitchOpcode*/ 12,  TARGET_OPCODE(ISD::BRIND),// ->33480
/*33468*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*33469*/   OPC_RecordChild1, // #1 = $func
/*33470*/   OPC_CheckChild1Type, MVT::i32,
/*33472*/   OPC_EmitMergeInputChains1_0,
/*33473*/   OPC_MorphNodeTo, TARGET_OPCODE(SPU::BI), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (brind R32C:i32:$func) - Complexity = 3
            // Dst: (BI R32C:i32:$func)
          /*SwitchOpcode*/ 9,  TARGET_OPCODE(SPUISD::RET_FLAG),// ->33492
/*33483*/   OPC_RecordNode,   // #0 = 'retflag' chained node
/*33484*/   OPC_CaptureFlagInput,
/*33485*/   OPC_EmitMergeInputChains1_0,
/*33486*/   OPC_MorphNodeTo, TARGET_OPCODE(SPU::RET), 0|OPFL_Chain|OPFL_FlagInput,
                0/*#VTs*/, 0/*#Ops*/, 
            // Src: (retflag) - Complexity = 3
            // Dst: (RET)
          /*SwitchOpcode*/ 27,  TARGET_OPCODE(ISD::FP_TO_UINT),// ->33522
/*33495*/   OPC_RecordChild0, // #0 = $rA
/*33496*/   OPC_SwitchType /*2 cases */, 10,  MVT::i32,// ->33509
/*33499*/     OPC_CheckChild0Type, MVT::f32,
/*33501*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CFUif32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (fp_to_uint:i32 R32FP:f32:$rA) - Complexity = 3
              // Dst: (CFUif32:i32 R32FP:f32:$rA)
            /*SwitchType*/ 10,  MVT::v4i32,// ->33521
/*33511*/     OPC_CheckChild0Type, MVT::v4f32,
/*33513*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CFUiv4f32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (fp_to_uint:v4i32 VECREG:v4f32:$rA) - Complexity = 3
              // Dst: (CFUiv4f32:v4i32 VECREG:v4f32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 27,  TARGET_OPCODE(ISD::FP_TO_SINT),// ->33552
/*33525*/   OPC_RecordChild0, // #0 = $rA
/*33526*/   OPC_SwitchType /*2 cases */, 10,  MVT::i32,// ->33539
/*33529*/     OPC_CheckChild0Type, MVT::f32,
/*33531*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CFSif32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (fp_to_sint:i32 R32FP:f32:$rA) - Complexity = 3
              // Dst: (CFSif32:i32 R32FP:f32:$rA)
            /*SwitchType*/ 10,  MVT::v4i32,// ->33551
/*33541*/     OPC_CheckChild0Type, MVT::v4f32,
/*33543*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CFSiv4f32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (fp_to_sint:v4i32 VECREG:v4f32:$rA) - Complexity = 3
              // Dst: (CFSiv4f32:v4i32 VECREG:v4f32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23|128,1/*151*/,  TARGET_OPCODE(ISD::ANY_EXTEND),// ->33707
/*33556*/   OPC_RecordChild0, // #0 = $rSrc
/*33557*/   OPC_Scope, 58, /*->33617*/ // 4 children in Scope
/*33559*/     OPC_CheckChild0Type, MVT::i8,
/*33561*/     OPC_SwitchType /*3 cases */, 12,  MVT::i16,// ->33576
/*33564*/       OPC_EmitInteger, MVT::i16, 0, 
/*33567*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORHIi8i16), 0,
                    1/*#VTs*/, MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (anyext:i16 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (ORHIi8i16:i16 R8C:i8:$rSrc, 0:i16)
              /*SwitchType*/ 12,  MVT::i32,// ->33590
/*33578*/       OPC_EmitInteger, MVT::i32, 0, 
/*33581*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORIi8i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (anyext:i32 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (ORIi8i32:i32 R8C:i8:$rSrc, 0:i32)
              /*SwitchType*/ 24,  MVT::i128,// ->33616
/*33592*/       OPC_EmitInteger, MVT::i32, 15, 
/*33595*/       OPC_EmitNode, TARGET_OPCODE(SPU::ANDIi8i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*33604*/       OPC_EmitInteger, MVT::i32, 12, 
/*33607*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQMBYIr128_zext_r32), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 2, 3, 
                // Src: (anyext:i128 R8C:i8:$rSrc) - Complexity = 3
                // Dst: (ROTQMBYIr128_zext_r32:i128 (ANDIi8i32:i32 R8C:i8:$rSrc, 15:i32), 12:i32)
              0, // EndSwitchType
/*33617*/   /*Scope*/ 54, /*->33672*/
/*33618*/     OPC_CheckChild0Type, MVT::i16,
/*33620*/     OPC_SwitchType /*2 cases */, 12,  MVT::i32,// ->33635
/*33623*/       OPC_EmitInteger, MVT::i32, 0, 
/*33626*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORIi16i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (anyext:i32 R16C:i16:$rSrc) - Complexity = 3
                // Dst: (ORIi16i32:i32 R16C:i16:$rSrc, 0:i32)
              /*SwitchType*/ 34,  MVT::i128,// ->33671
/*33637*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*33642*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILAr32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*33650*/       OPC_EmitNode, TARGET_OPCODE(SPU::ANDi16i32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*33659*/       OPC_EmitInteger, MVT::i32, 12, 
/*33662*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQMBYIr128_zext_r32), 0,
                    1/*#VTs*/, MVT::i128, 2/*#Ops*/, 3, 4, 
                // Src: (anyext:i128 R16C:i16:$rSrc) - Complexity = 3
                // Dst: (ROTQMBYIr128_zext_r32:i128 (ANDi16i32:i32 R16C:i16:$rSrc, (ILAr32:i32 65535:i32)), 12:i32)
              0, // EndSwitchType
/*33672*/   /*Scope*/ 16, /*->33689*/
/*33673*/     OPC_CheckChild0Type, MVT::i32,
/*33675*/     OPC_CheckType, MVT::i128,
/*33677*/     OPC_EmitInteger, MVT::i32, 12, 
/*33680*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQMBYIr128_zext_r32), 0,
                  1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
              // Src: (anyext:i128 R32C:i32:$rSrc) - Complexity = 3
              // Dst: (ROTQMBYIr128_zext_r32:i128 R32C:i32:$rSrc, 12:i32)
/*33689*/   /*Scope*/ 16, /*->33706*/
/*33690*/     OPC_CheckChild0Type, MVT::i64,
/*33692*/     OPC_CheckType, MVT::i128,
/*33694*/     OPC_EmitInteger, MVT::i32, 8, 
/*33697*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQMBYIr128_zext_r64), 0,
                  1/*#VTs*/, MVT::i128, 2/*#Ops*/, 0, 1, 
              // Src: (anyext:i128 R64C:i64:$rSrc) - Complexity = 3
              // Dst: (ROTQMBYIr128_zext_r64:i128 R64C:i64:$rSrc, 8:i32)
/*33706*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 12|128,4/*524*/,  TARGET_OPCODE(ISD::TRUNCATE),// ->34235
/*33711*/   OPC_RecordChild0, // #0 = $src
/*33712*/   OPC_Scope, 11|128,1/*139*/, /*->33854*/ // 4 children in Scope
/*33715*/     OPC_CheckChild0Type, MVT::i128,
/*33717*/     OPC_SwitchType /*3 cases */, 43,  MVT::i8,// ->33763
/*33720*/       OPC_EmitInteger, MVT::i32, 15|128,30/*3855*/, 
/*33724*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #2 
/*33732*/       OPC_EmitInteger, MVT::i32, 15|128,30/*3855*/, 
/*33736*/       OPC_EmitNode, TARGET_OPCODE(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*33745*/       OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBgprc), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 0, 4,  // Results = #5 
/*33755*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi8_v16i8), 0,
                    1/*#VTs*/, MVT::i8, 1/*#Ops*/, 5, 
                // Src: (trunc:i8 GPRC:i128:$src) - Complexity = 3
                // Dst: (ORi8_v16i8:i8 (SHUFBgprc:v16i8 GPRC:i128:$src, GPRC:i128:$src, (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 3855:i32), 3855:i32)))
              /*SwitchType*/ 43,  MVT::i16,// ->33808
/*33765*/       OPC_EmitInteger, MVT::i32, 15|128,28/*3599*/, 
/*33769*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #2 
/*33777*/       OPC_EmitInteger, MVT::i32, 15|128,28/*3599*/, 
/*33781*/       OPC_EmitNode, TARGET_OPCODE(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*33790*/       OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBgprc), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 0, 4,  // Results = #5 
/*33800*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi16_v8i16), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 5, 
                // Src: (trunc:i16 GPRC:i128:$src) - Complexity = 3
                // Dst: (ORi16_v8i16:i16 (SHUFBgprc:v16i8 GPRC:i128:$src, GPRC:i128:$src, (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 3599:i32), 3599:i32)))
              /*SwitchType*/ 43,  MVT::i32,// ->33853
/*33810*/       OPC_EmitInteger, MVT::i32, 13|128,24/*3085*/, 
/*33814*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #2 
/*33822*/       OPC_EmitInteger, MVT::i32, 15|128,28/*3599*/, 
/*33826*/       OPC_EmitNode, TARGET_OPCODE(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*33835*/       OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBgprc), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 0, 4,  // Results = #5 
/*33845*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 5, 
                // Src: (trunc:i32 GPRC:i128:$src) - Complexity = 3
                // Dst: (ORi32_v4i32:i32 (SHUFBgprc:v16i8 GPRC:i128:$src, GPRC:i128:$src, (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 3085:i32), 3599:i32)))
              0, // EndSwitchType
/*33854*/   /*Scope*/ 59|128,1/*187*/, /*->34043*/
/*33856*/     OPC_CheckChild0Type, MVT::i64,
/*33858*/     OPC_SwitchType /*3 cases */, 59,  MVT::i8,// ->33920
/*33861*/       OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1 
/*33869*/       OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*33877*/       OPC_EmitInteger, MVT::i32, 7|128,14/*1799*/, 
/*33881*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3,  // Results = #4 
/*33889*/       OPC_EmitInteger, MVT::i32, 7|128,14/*1799*/, 
/*33893*/       OPC_EmitNode, TARGET_OPCODE(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*33902*/       OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv2i64_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 6,  // Results = #7 
/*33912*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi8_v16i8), 0,
                    1/*#VTs*/, MVT::i8, 1/*#Ops*/, 7, 
                // Src: (trunc:i8 R64C:i64:$src) - Complexity = 3
                // Dst: (ORi8_v16i8:i8 (SHUFBv2i64_m32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$src), (ORv2i64_i64:v16i8 R64C:i64:$src), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 1799:i32), 1799:i32)))
              /*SwitchType*/ 59,  MVT::i16,// ->33981
/*33922*/       OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1 
/*33930*/       OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*33938*/       OPC_EmitInteger, MVT::i32, 7|128,12/*1543*/, 
/*33942*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3,  // Results = #4 
/*33950*/       OPC_EmitInteger, MVT::i32, 7|128,12/*1543*/, 
/*33954*/       OPC_EmitNode, TARGET_OPCODE(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*33963*/       OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv2i64_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 6,  // Results = #7 
/*33973*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi16_v8i16), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 7, 
                // Src: (trunc:i16 R64C:i64:$src) - Complexity = 3
                // Dst: (ORi16_v8i16:i16 (SHUFBv2i64_m32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$src), (ORv2i64_i64:v16i8 R64C:i64:$src), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 1543:i32), 1543:i32)))
              /*SwitchType*/ 59,  MVT::i32,// ->34042
/*33983*/       OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1 
/*33991*/       OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*33999*/       OPC_EmitInteger, MVT::i32, 5|128,8/*1029*/, 
/*34003*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3,  // Results = #4 
/*34011*/       OPC_EmitInteger, MVT::i32, 7|128,12/*1543*/, 
/*34015*/       OPC_EmitNode, TARGET_OPCODE(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*34024*/       OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv2i64_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 6,  // Results = #7 
/*34034*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi32_v4i32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7, 
                // Src: (trunc:i32 R64C:i64:$src) - Complexity = 3
                // Dst: (ORi32_v4i32:i32 (SHUFBv2i64_m32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$src), (ORv2i64_i64:v16i8 R64C:i64:$src), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 1029:i32), 1543:i32)))
              0, // EndSwitchType
/*34043*/   /*Scope*/ 126, /*->34170*/
/*34044*/     OPC_CheckChild0Type, MVT::i32,
/*34046*/     OPC_SwitchType /*2 cases */, 59,  MVT::i8,// ->34108
/*34049*/       OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32_i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1 
/*34057*/       OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32_i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*34065*/       OPC_EmitInteger, MVT::i32, 3|128,6/*771*/, 
/*34069*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3,  // Results = #4 
/*34077*/       OPC_EmitInteger, MVT::i32, 3|128,6/*771*/, 
/*34081*/       OPC_EmitNode, TARGET_OPCODE(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*34090*/       OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 6,  // Results = #7 
/*34100*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi8_v16i8), 0,
                    1/*#VTs*/, MVT::i8, 1/*#Ops*/, 7, 
                // Src: (trunc:i8 R32C:i32:$src) - Complexity = 3
                // Dst: (ORi8_v16i8:i8 (SHUFBv4i32_m32:v16i8 (ORv4i32_i32:v16i8 R32C:i32:$src), (ORv4i32_i32:v16i8 R32C:i32:$src), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 771:i32), 771:i32)))
              /*SwitchType*/ 59,  MVT::i16,// ->34169
/*34110*/       OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32_i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1 
/*34118*/       OPC_EmitNode, TARGET_OPCODE(SPU::ORv4i32_i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*34126*/       OPC_EmitInteger, MVT::i32, 3|128,4/*515*/, 
/*34130*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3,  // Results = #4 
/*34138*/       OPC_EmitInteger, MVT::i32, 3|128,4/*515*/, 
/*34142*/       OPC_EmitNode, TARGET_OPCODE(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*34151*/       OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 6,  // Results = #7 
/*34161*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi16_v8i16), 0,
                    1/*#VTs*/, MVT::i16, 1/*#Ops*/, 7, 
                // Src: (trunc:i16 R32C:i32:$src) - Complexity = 3
                // Dst: (ORi16_v8i16:i16 (SHUFBv4i32_m32:v16i8 (ORv4i32_i32:v16i8 R32C:i32:$src), (ORv4i32_i32:v16i8 R32C:i32:$src), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 515:i32), 515:i32)))
              0, // EndSwitchType
/*34170*/   /*Scope*/ 63, /*->34234*/
/*34171*/     OPC_CheckChild0Type, MVT::i16,
/*34173*/     OPC_CheckType, MVT::i8,
/*34175*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv8i16_i16), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1 
/*34183*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv8i16_i16), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #2 
/*34191*/     OPC_EmitInteger, MVT::i32, 3|128,6/*771*/, 
/*34195*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3,  // Results = #4 
/*34203*/     OPC_EmitInteger, MVT::i32, 3|128,6/*771*/, 
/*34207*/     OPC_EmitNode, TARGET_OPCODE(SPU::IOHLv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4, 5,  // Results = #6 
/*34216*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32_m32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 2, 6,  // Results = #7 
/*34226*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi8_v16i8), 0,
                  1/*#VTs*/, MVT::i8, 1/*#Ops*/, 7, 
              // Src: (trunc:i8 R16C:i16:$src) - Complexity = 3
              // Dst: (ORi8_v16i8:i8 (SHUFBv4i32_m32:v16i8 (ORv8i16_i16:v16i8 R16C:i16:$src), (ORv8i16_i16:v16i8 R16C:i16:$src), (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 771:i32), 771:i32)))
/*34234*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_OPCODE(SPUISD::ADD64_MARKER),// ->34382
/*34239*/   OPC_RecordChild0, // #0 = $rA
/*34240*/   OPC_RecordChild1, // #1 = $rB
/*34241*/   OPC_RecordChild2, // #2 = $rCGmask
/*34242*/   OPC_CheckChild2Type, MVT::v4i32,
/*34244*/   OPC_SwitchType /*2 cases */, 94,  MVT::i64,// ->34341
/*34247*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #3 
/*34255*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #4 
/*34263*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #5 
/*34271*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*34279*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*34288*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #8 
/*34296*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #9 
/*34304*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 9,  // Results = #10 
/*34313*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 7, 10, 2,  // Results = #11 
/*34323*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 4, 11,  // Results = #12 
/*34333*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi64_v2i64), 0,
                  1/*#VTs*/, MVT::i64, 1/*#Ops*/, 12, 
              // Src: (SPUadd64:i64 R64C:i64:$rA, R64C:i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (ORi64_v2i64:i64 (ADDXv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (CGv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), VECREG:v4i32:$rCGmask)))
            /*SwitchType*/ 38,  MVT::v2i64,// ->34381
/*34343*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*34352*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*34361*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 4, 2,  // Results = #5 
/*34371*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 5, 
              // Src: (SPUadd64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (ADDXv4i32:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, (SHUFBv4i32:v16i8 (CGv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (CGv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), VECREG:v4i32:$rCGmask))
            0, // EndSwitchType
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_OPCODE(SPUISD::SUB64_MARKER),// ->34529
/*34386*/   OPC_RecordChild0, // #0 = $rA
/*34387*/   OPC_RecordChild1, // #1 = $rB
/*34388*/   OPC_RecordChild2, // #2 = $rCGmask
/*34389*/   OPC_CheckChild2Type, MVT::v4i32,
/*34391*/   OPC_SwitchType /*2 cases */, 94,  MVT::i64,// ->34488
/*34394*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #3 
/*34402*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #4 
/*34410*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #5 
/*34418*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*34426*/     OPC_EmitNode, TARGET_OPCODE(SPU::BGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5, 6,  // Results = #7 
/*34435*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #8 
/*34443*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #9 
/*34451*/     OPC_EmitNode, TARGET_OPCODE(SPU::BGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 9,  // Results = #10 
/*34460*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 7, 10, 2,  // Results = #11 
/*34470*/     OPC_EmitNode, TARGET_OPCODE(SPU::SFXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 4, 11,  // Results = #12 
/*34480*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi64_v2i64), 0,
                  1/*#VTs*/, MVT::i64, 1/*#Ops*/, 12, 
              // Src: (SPUsub64:i64 R64C:i64:$rA, R64C:i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (ORi64_v2i64:i64 (SFXv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB), (SHUFBv4i32:v16i8 (BGv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), (BGv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ORv2i64_i64:v16i8 R64C:i64:$rB)), VECREG:v4i32:$rCGmask)))
            /*SwitchType*/ 38,  MVT::v2i64,// ->34528
/*34490*/     OPC_EmitNode, TARGET_OPCODE(SPU::BGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #3 
/*34499*/     OPC_EmitNode, TARGET_OPCODE(SPU::BGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1,  // Results = #4 
/*34508*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 4, 2,  // Results = #5 
/*34518*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SFXv4i32), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 5, 
              // Src: (SPUsub64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (SFXv4i32:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, (SHUFBv4i32:v16i8 (BGv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), (BGv4i32:v16i8 VECREG:v2i64:$rA, VECREG:v2i64:$rB), VECREG:v4i32:$rCGmask))
            0, // EndSwitchType
          /*SwitchOpcode*/ 78|128,15|128,1/*18382*/,  TARGET_OPCODE(SPUISD::MUL64_MARKER),// ->52916
/*34534*/   OPC_RecordChild0, // #0 = $rA
/*34535*/   OPC_RecordChild1, // #1 = $rB
/*34536*/   OPC_RecordChild2, // #2 = $rCGmask
/*34537*/   OPC_CheckChild2Type, MVT::v4i32,
/*34539*/   OPC_SwitchType /*2 cases */, 89|128,77/*9945*/,  MVT::i64,// ->44488
/*34543*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #3 
/*34551*/     OPC_EmitInteger, MVT::i32, 0, 
/*34554*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4,  // Results = #5 
/*34562*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34567*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6,  // Results = #7 
/*34575*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 7,  // Results = #8 
/*34585*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #9 
/*34593*/     OPC_EmitInteger, MVT::i32, 0, 
/*34596*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10,  // Results = #11 
/*34604*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34609*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12,  // Results = #13 
/*34617*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9, 11, 13,  // Results = #14 
/*34627*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8, 14,  // Results = #15 
/*34636*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #16 
/*34644*/     OPC_EmitInteger, MVT::i32, 0, 
/*34647*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 17,  // Results = #18 
/*34655*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34660*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19,  // Results = #20 
/*34668*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 18, 20,  // Results = #21 
/*34678*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #22 
/*34686*/     OPC_EmitInteger, MVT::i32, 2, 
/*34689*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 22, 23,  // Results = #24 
/*34698*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21, 24,  // Results = #25 
/*34707*/     OPC_EmitInteger, MVT::i32, 2, 
/*34710*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 25, 26,  // Results = #27 
/*34719*/     OPC_EmitInteger, MVT::i32, 0, 
/*34722*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28,  // Results = #29 
/*34730*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*34735*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 30,  // Results = #31 
/*34743*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 27, 29, 31,  // Results = #32 
/*34753*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #33 
/*34761*/     OPC_EmitInteger, MVT::i32, 0, 
/*34764*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34,  // Results = #35 
/*34772*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34777*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36,  // Results = #37 
/*34785*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 33, 35, 37,  // Results = #38 
/*34795*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #39 
/*34803*/     OPC_EmitInteger, MVT::i32, 0, 
/*34806*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 40,  // Results = #41 
/*34814*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34819*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 42,  // Results = #43 
/*34827*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 39, 41, 43,  // Results = #44 
/*34837*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 38, 44,  // Results = #45 
/*34846*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #46 
/*34854*/     OPC_EmitInteger, MVT::i32, 0, 
/*34857*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 47,  // Results = #48 
/*34865*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34870*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 49,  // Results = #50 
/*34878*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 46, 48, 50,  // Results = #51 
/*34888*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #52 
/*34896*/     OPC_EmitInteger, MVT::i32, 2, 
/*34899*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 52, 53,  // Results = #54 
/*34908*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 51, 54,  // Results = #55 
/*34917*/     OPC_EmitInteger, MVT::i32, 2, 
/*34920*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 55, 56,  // Results = #57 
/*34929*/     OPC_EmitInteger, MVT::i32, 0, 
/*34932*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58,  // Results = #59 
/*34940*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*34945*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 60,  // Results = #61 
/*34953*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 57, 59, 61,  // Results = #62 
/*34963*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 45, 62,  // Results = #63 
/*34972*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #64 
/*34980*/     OPC_EmitInteger, MVT::i32, 0, 
/*34983*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 65,  // Results = #66 
/*34991*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*34996*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 67,  // Results = #68 
/*35004*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 64, 66, 68,  // Results = #69 
/*35014*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #70 
/*35022*/     OPC_EmitInteger, MVT::i32, 0, 
/*35025*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 71,  // Results = #72 
/*35033*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35038*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 73,  // Results = #74 
/*35046*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 70, 72, 74,  // Results = #75 
/*35056*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 69, 75,  // Results = #76 
/*35065*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #77 
/*35073*/     OPC_EmitInteger, MVT::i32, 0, 
/*35076*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 78,  // Results = #79 
/*35084*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35089*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 80,  // Results = #81 
/*35097*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 77, 79, 81,  // Results = #82 
/*35107*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #83 
/*35115*/     OPC_EmitInteger, MVT::i32, 2, 
/*35118*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 83, 84,  // Results = #85 
/*35127*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 82, 85,  // Results = #86 
/*35136*/     OPC_EmitInteger, MVT::i32, 2, 
/*35139*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 86, 87,  // Results = #88 
/*35148*/     OPC_EmitInteger, MVT::i32, 0, 
/*35151*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89,  // Results = #90 
/*35159*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*35164*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91,  // Results = #92 
/*35172*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 88, 90, 92,  // Results = #93 
/*35182*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 76, 93,  // Results = #94 
/*35191*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 63, 94, 2,  // Results = #95 
/*35201*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 15, 32, 95,  // Results = #96 
/*35211*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #97 
/*35219*/     OPC_EmitInteger, MVT::i32, 0, 
/*35222*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98,  // Results = #99 
/*35230*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35235*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100,  // Results = #101 
/*35243*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 97, 99, 101,  // Results = #102 
/*35253*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #103 
/*35261*/     OPC_EmitInteger, MVT::i32, 2, 
/*35264*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 103, 104,  // Results = #105 
/*35273*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 102, 105,  // Results = #106 
/*35282*/     OPC_EmitInteger, MVT::i32, 2, 
/*35285*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 106, 107,  // Results = #108 
/*35294*/     OPC_EmitInteger, MVT::i32, 0, 
/*35297*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109,  // Results = #110 
/*35305*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*35310*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111,  // Results = #112 
/*35318*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 108, 110, 112,  // Results = #113 
/*35328*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #114 
/*35336*/     OPC_EmitInteger, MVT::i32, 0, 
/*35339*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 115,  // Results = #116 
/*35347*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35352*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 117,  // Results = #118 
/*35360*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 114, 116, 118,  // Results = #119 
/*35370*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #120 
/*35378*/     OPC_EmitInteger, MVT::i32, 0, 
/*35381*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 121,  // Results = #122 
/*35389*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35394*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123,  // Results = #124 
/*35402*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 120, 122, 124,  // Results = #125 
/*35412*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 119, 125,  // Results = #126 
/*35421*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #127 
/*35429*/     OPC_EmitInteger, MVT::i32, 0, 
/*35432*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0|128,1/*128*/,  // Results = #129 
/*35441*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35446*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2|128,1/*130*/,  // Results = #131 
/*35455*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 127, 1|128,1/*129*/, 3|128,1/*131*/,  // Results = #132 
/*35467*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #133 
/*35475*/     OPC_EmitInteger, MVT::i32, 2, 
/*35478*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5|128,1/*133*/, 6|128,1/*134*/,  // Results = #135 
/*35489*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4|128,1/*132*/, 7|128,1/*135*/,  // Results = #136 
/*35500*/     OPC_EmitInteger, MVT::i32, 2, 
/*35503*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8|128,1/*136*/, 9|128,1/*137*/,  // Results = #138 
/*35514*/     OPC_EmitInteger, MVT::i32, 0, 
/*35517*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11|128,1/*139*/,  // Results = #140 
/*35526*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*35531*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 13|128,1/*141*/,  // Results = #142 
/*35540*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 10|128,1/*138*/, 12|128,1/*140*/, 14|128,1/*142*/,  // Results = #143 
/*35553*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #144 
/*35561*/     OPC_EmitInteger, MVT::i32, 0, 
/*35564*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 17|128,1/*145*/,  // Results = #146 
/*35573*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35578*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19|128,1/*147*/,  // Results = #148 
/*35587*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16|128,1/*144*/, 18|128,1/*146*/, 20|128,1/*148*/,  // Results = #149 
/*35600*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #150 
/*35608*/     OPC_EmitInteger, MVT::i32, 0, 
/*35611*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 23|128,1/*151*/,  // Results = #152 
/*35620*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35625*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 25|128,1/*153*/,  // Results = #154 
/*35634*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 22|128,1/*150*/, 24|128,1/*152*/, 26|128,1/*154*/,  // Results = #155 
/*35647*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21|128,1/*149*/, 27|128,1/*155*/,  // Results = #156 
/*35658*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #157 
/*35666*/     OPC_EmitInteger, MVT::i32, 0, 
/*35669*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 30|128,1/*158*/,  // Results = #159 
/*35678*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35683*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 32|128,1/*160*/,  // Results = #161 
/*35692*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 29|128,1/*157*/, 31|128,1/*159*/, 33|128,1/*161*/,  // Results = #162 
/*35705*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #163 
/*35713*/     OPC_EmitInteger, MVT::i32, 2, 
/*35716*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 35|128,1/*163*/, 36|128,1/*164*/,  // Results = #165 
/*35727*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 34|128,1/*162*/, 37|128,1/*165*/,  // Results = #166 
/*35738*/     OPC_EmitInteger, MVT::i32, 2, 
/*35741*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 38|128,1/*166*/, 39|128,1/*167*/,  // Results = #168 
/*35752*/     OPC_EmitInteger, MVT::i32, 0, 
/*35755*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,1/*169*/,  // Results = #170 
/*35764*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*35769*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,1/*171*/,  // Results = #172 
/*35778*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 40|128,1/*168*/, 42|128,1/*170*/, 44|128,1/*172*/,  // Results = #173 
/*35791*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 28|128,1/*156*/, 45|128,1/*173*/,  // Results = #174 
/*35802*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #175 
/*35810*/     OPC_EmitInteger, MVT::i32, 0, 
/*35813*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 48|128,1/*176*/,  // Results = #177 
/*35822*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35827*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 50|128,1/*178*/,  // Results = #179 
/*35836*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 47|128,1/*175*/, 49|128,1/*177*/, 51|128,1/*179*/,  // Results = #180 
/*35849*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #181 
/*35857*/     OPC_EmitInteger, MVT::i32, 0, 
/*35860*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 54|128,1/*182*/,  // Results = #183 
/*35869*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35874*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56|128,1/*184*/,  // Results = #185 
/*35883*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 53|128,1/*181*/, 55|128,1/*183*/, 57|128,1/*185*/,  // Results = #186 
/*35896*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 52|128,1/*180*/, 58|128,1/*186*/,  // Results = #187 
/*35907*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #188 
/*35915*/     OPC_EmitInteger, MVT::i32, 0, 
/*35918*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 61|128,1/*189*/,  // Results = #190 
/*35927*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*35932*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 63|128,1/*191*/,  // Results = #192 
/*35941*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 60|128,1/*188*/, 62|128,1/*190*/, 64|128,1/*192*/,  // Results = #193 
/*35954*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #194 
/*35962*/     OPC_EmitInteger, MVT::i32, 2, 
/*35965*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 66|128,1/*194*/, 67|128,1/*195*/,  // Results = #196 
/*35976*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 65|128,1/*193*/, 68|128,1/*196*/,  // Results = #197 
/*35987*/     OPC_EmitInteger, MVT::i32, 2, 
/*35990*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 69|128,1/*197*/, 70|128,1/*198*/,  // Results = #199 
/*36001*/     OPC_EmitInteger, MVT::i32, 0, 
/*36004*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 72|128,1/*200*/,  // Results = #201 
/*36013*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*36018*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 74|128,1/*202*/,  // Results = #203 
/*36027*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 71|128,1/*199*/, 73|128,1/*201*/, 75|128,1/*203*/,  // Results = #204 
/*36040*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 59|128,1/*187*/, 76|128,1/*204*/,  // Results = #205 
/*36051*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 46|128,1/*174*/, 77|128,1/*205*/, 2,  // Results = #206 
/*36063*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 126, 15|128,1/*143*/, 78|128,1/*206*/,  // Results = #207 
/*36075*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #208 
/*36083*/     OPC_EmitInteger, MVT::i32, 0, 
/*36086*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 81|128,1/*209*/,  // Results = #210 
/*36095*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36100*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 83|128,1/*211*/,  // Results = #212 
/*36109*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 80|128,1/*208*/, 82|128,1/*210*/, 84|128,1/*212*/,  // Results = #213 
/*36122*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #214 
/*36130*/     OPC_EmitInteger, MVT::i32, 2, 
/*36133*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 86|128,1/*214*/, 87|128,1/*215*/,  // Results = #216 
/*36144*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 85|128,1/*213*/, 88|128,1/*216*/,  // Results = #217 
/*36155*/     OPC_EmitInteger, MVT::i32, 2, 
/*36158*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 89|128,1/*217*/, 90|128,1/*218*/,  // Results = #219 
/*36169*/     OPC_EmitInteger, MVT::i32, 0, 
/*36172*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 92|128,1/*220*/,  // Results = #221 
/*36181*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*36186*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 94|128,1/*222*/,  // Results = #223 
/*36195*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 91|128,1/*219*/, 93|128,1/*221*/, 95|128,1/*223*/,  // Results = #224 
/*36208*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 79|128,1/*207*/, 96|128,1/*224*/,  // Results = #225 
/*36219*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #226 
/*36227*/     OPC_EmitInteger, MVT::i32, 0, 
/*36230*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 99|128,1/*227*/,  // Results = #228 
/*36239*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36244*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 101|128,1/*229*/,  // Results = #230 
/*36253*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 98|128,1/*226*/, 100|128,1/*228*/, 102|128,1/*230*/,  // Results = #231 
/*36266*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #232 
/*36274*/     OPC_EmitInteger, MVT::i32, 0, 
/*36277*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 105|128,1/*233*/,  // Results = #234 
/*36286*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36291*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 107|128,1/*235*/,  // Results = #236 
/*36300*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 104|128,1/*232*/, 106|128,1/*234*/, 108|128,1/*236*/,  // Results = #237 
/*36313*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 103|128,1/*231*/, 109|128,1/*237*/,  // Results = #238 
/*36324*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #239 
/*36332*/     OPC_EmitInteger, MVT::i32, 0, 
/*36335*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 112|128,1/*240*/,  // Results = #241 
/*36344*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36349*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 114|128,1/*242*/,  // Results = #243 
/*36358*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 111|128,1/*239*/, 113|128,1/*241*/, 115|128,1/*243*/,  // Results = #244 
/*36371*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #245 
/*36379*/     OPC_EmitInteger, MVT::i32, 2, 
/*36382*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 117|128,1/*245*/, 118|128,1/*246*/,  // Results = #247 
/*36393*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 116|128,1/*244*/, 119|128,1/*247*/,  // Results = #248 
/*36404*/     OPC_EmitInteger, MVT::i32, 2, 
/*36407*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 120|128,1/*248*/, 121|128,1/*249*/,  // Results = #250 
/*36418*/     OPC_EmitInteger, MVT::i32, 0, 
/*36421*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123|128,1/*251*/,  // Results = #252 
/*36430*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*36435*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,1/*253*/,  // Results = #254 
/*36444*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 122|128,1/*250*/, 124|128,1/*252*/, 126|128,1/*254*/,  // Results = #255 
/*36457*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #256 
/*36465*/     OPC_EmitInteger, MVT::i32, 0, 
/*36468*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,2/*257*/,  // Results = #258 
/*36477*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36482*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3|128,2/*259*/,  // Results = #260 
/*36491*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0|128,2/*256*/, 2|128,2/*258*/, 4|128,2/*260*/,  // Results = #261 
/*36504*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #262 
/*36512*/     OPC_EmitInteger, MVT::i32, 0, 
/*36515*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7|128,2/*263*/,  // Results = #264 
/*36524*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36529*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,2/*265*/,  // Results = #266 
/*36538*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 6|128,2/*262*/, 8|128,2/*264*/, 10|128,2/*266*/,  // Results = #267 
/*36551*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5|128,2/*261*/, 11|128,2/*267*/,  // Results = #268 
/*36562*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #269 
/*36570*/     OPC_EmitInteger, MVT::i32, 0, 
/*36573*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14|128,2/*270*/,  // Results = #271 
/*36582*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36587*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 16|128,2/*272*/,  // Results = #273 
/*36596*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13|128,2/*269*/, 15|128,2/*271*/, 17|128,2/*273*/,  // Results = #274 
/*36609*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #275 
/*36617*/     OPC_EmitInteger, MVT::i32, 2, 
/*36620*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,2/*275*/, 20|128,2/*276*/,  // Results = #277 
/*36631*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 18|128,2/*274*/, 21|128,2/*277*/,  // Results = #278 
/*36642*/     OPC_EmitInteger, MVT::i32, 2, 
/*36645*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 22|128,2/*278*/, 23|128,2/*279*/,  // Results = #280 
/*36656*/     OPC_EmitInteger, MVT::i32, 0, 
/*36659*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 25|128,2/*281*/,  // Results = #282 
/*36668*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*36673*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 27|128,2/*283*/,  // Results = #284 
/*36682*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 24|128,2/*280*/, 26|128,2/*282*/, 28|128,2/*284*/,  // Results = #285 
/*36695*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 12|128,2/*268*/, 29|128,2/*285*/,  // Results = #286 
/*36706*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #287 
/*36714*/     OPC_EmitInteger, MVT::i32, 0, 
/*36717*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 32|128,2/*288*/,  // Results = #289 
/*36726*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36731*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34|128,2/*290*/,  // Results = #291 
/*36740*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 31|128,2/*287*/, 33|128,2/*289*/, 35|128,2/*291*/,  // Results = #292 
/*36753*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #293 
/*36761*/     OPC_EmitInteger, MVT::i32, 0, 
/*36764*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,2/*294*/,  // Results = #295 
/*36773*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36778*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 40|128,2/*296*/,  // Results = #297 
/*36787*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 37|128,2/*293*/, 39|128,2/*295*/, 41|128,2/*297*/,  // Results = #298 
/*36800*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 36|128,2/*292*/, 42|128,2/*298*/,  // Results = #299 
/*36811*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #300 
/*36819*/     OPC_EmitInteger, MVT::i32, 0, 
/*36822*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 45|128,2/*301*/,  // Results = #302 
/*36831*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*36836*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 47|128,2/*303*/,  // Results = #304 
/*36845*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 44|128,2/*300*/, 46|128,2/*302*/, 48|128,2/*304*/,  // Results = #305 
/*36858*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #306 
/*36866*/     OPC_EmitInteger, MVT::i32, 2, 
/*36869*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 50|128,2/*306*/, 51|128,2/*307*/,  // Results = #308 
/*36880*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 49|128,2/*305*/, 52|128,2/*308*/,  // Results = #309 
/*36891*/     OPC_EmitInteger, MVT::i32, 2, 
/*36894*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 53|128,2/*309*/, 54|128,2/*310*/,  // Results = #311 
/*36905*/     OPC_EmitInteger, MVT::i32, 0, 
/*36908*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56|128,2/*312*/,  // Results = #313 
/*36917*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*36922*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58|128,2/*314*/,  // Results = #315 
/*36931*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 55|128,2/*311*/, 57|128,2/*313*/, 59|128,2/*315*/,  // Results = #316 
/*36944*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 43|128,2/*299*/, 60|128,2/*316*/,  // Results = #317 
/*36955*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 30|128,2/*286*/, 61|128,2/*317*/, 2,  // Results = #318 
/*36967*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 110|128,1/*238*/, 127|128,1/*255*/, 62|128,2/*318*/,  // Results = #319 
/*36980*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #320 
/*36988*/     OPC_EmitInteger, MVT::i32, 0, 
/*36991*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 65|128,2/*321*/,  // Results = #322 
/*37000*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*37005*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 67|128,2/*323*/,  // Results = #324 
/*37014*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 64|128,2/*320*/, 66|128,2/*322*/, 68|128,2/*324*/,  // Results = #325 
/*37027*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #326 
/*37035*/     OPC_EmitInteger, MVT::i32, 2, 
/*37038*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 70|128,2/*326*/, 71|128,2/*327*/,  // Results = #328 
/*37049*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 69|128,2/*325*/, 72|128,2/*328*/,  // Results = #329 
/*37060*/     OPC_EmitInteger, MVT::i32, 2, 
/*37063*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 73|128,2/*329*/, 74|128,2/*330*/,  // Results = #331 
/*37074*/     OPC_EmitInteger, MVT::i32, 0, 
/*37077*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76|128,2/*332*/,  // Results = #333 
/*37086*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*37091*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 78|128,2/*334*/,  // Results = #335 
/*37100*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 75|128,2/*331*/, 77|128,2/*333*/, 79|128,2/*335*/,  // Results = #336 
/*37113*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 63|128,2/*319*/, 80|128,2/*336*/,  // Results = #337 
/*37124*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 97|128,1/*225*/, 81|128,2/*337*/, 2,  // Results = #338 
/*37136*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 96, 113, 82|128,2/*338*/,  // Results = #339 
/*37147*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #340 
/*37155*/     OPC_EmitInteger, MVT::i32, 4, 
/*37158*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 84|128,2/*340*/, 85|128,2/*341*/,  // Results = #342 
/*37169*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #343 
/*37177*/     OPC_EmitInteger, MVT::i32, 0, 
/*37180*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 88|128,2/*344*/,  // Results = #345 
/*37189*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*37193*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 90|128,2/*346*/,  // Results = #347 
/*37202*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 87|128,2/*343*/, 89|128,2/*345*/, 91|128,2/*347*/,  // Results = #348 
/*37215*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 86|128,2/*342*/, 92|128,2/*348*/,  // Results = #349 
/*37226*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #350 
/*37234*/     OPC_EmitInteger, MVT::i32, 0, 
/*37237*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95|128,2/*351*/,  // Results = #352 
/*37246*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*37250*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97|128,2/*353*/,  // Results = #354 
/*37259*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 94|128,2/*350*/, 96|128,2/*352*/, 98|128,2/*354*/,  // Results = #355 
/*37272*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #356 
/*37280*/     OPC_EmitInteger, MVT::i32, 4, 
/*37283*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 100|128,2/*356*/, 101|128,2/*357*/,  // Results = #358 
/*37294*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 99|128,2/*355*/, 102|128,2/*358*/,  // Results = #359 
/*37305*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 93|128,2/*349*/, 103|128,2/*359*/,  // Results = #360 
/*37316*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #361 
/*37324*/     OPC_EmitInteger, MVT::i32, 0, 
/*37327*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 106|128,2/*362*/,  // Results = #363 
/*37336*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*37340*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 108|128,2/*364*/,  // Results = #365 
/*37349*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 105|128,2/*361*/, 107|128,2/*363*/, 109|128,2/*365*/,  // Results = #366 
/*37362*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #367 
/*37370*/     OPC_EmitInteger, MVT::i32, 4, 
/*37373*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 111|128,2/*367*/, 112|128,2/*368*/,  // Results = #369 
/*37384*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 110|128,2/*366*/, 113|128,2/*369*/,  // Results = #370 
/*37395*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #371 
/*37403*/     OPC_EmitInteger, MVT::i32, 4, 
/*37406*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 115|128,2/*371*/, 116|128,2/*372*/,  // Results = #373 
/*37417*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #374 
/*37425*/     OPC_EmitInteger, MVT::i32, 0, 
/*37428*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,2/*375*/,  // Results = #376 
/*37437*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*37441*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 121|128,2/*377*/,  // Results = #378 
/*37450*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 118|128,2/*374*/, 120|128,2/*376*/, 122|128,2/*378*/,  // Results = #379 
/*37463*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 117|128,2/*373*/, 123|128,2/*379*/,  // Results = #380 
/*37474*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #381 
/*37482*/     OPC_EmitInteger, MVT::i32, 4, 
/*37485*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 125|128,2/*381*/, 126|128,2/*382*/,  // Results = #383 
/*37496*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #384 
/*37504*/     OPC_EmitInteger, MVT::i32, 0, 
/*37507*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,3/*385*/,  // Results = #386 
/*37516*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*37520*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3|128,3/*387*/,  // Results = #388 
/*37529*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0|128,3/*384*/, 2|128,3/*386*/, 4|128,3/*388*/,  // Results = #389 
/*37542*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 127|128,2/*383*/, 5|128,3/*389*/,  // Results = #390 
/*37553*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #391 
/*37561*/     OPC_EmitInteger, MVT::i32, 2, 
/*37564*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7|128,3/*391*/, 8|128,3/*392*/,  // Results = #393 
/*37575*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #394 
/*37583*/     OPC_EmitInteger, MVT::i32, 2, 
/*37586*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 10|128,3/*394*/, 11|128,3/*395*/,  // Results = #396 
/*37597*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 9|128,3/*393*/, 12|128,3/*396*/,  // Results = #397 
/*37608*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #398 
/*37616*/     OPC_EmitInteger, MVT::i32, 2, 
/*37619*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 14|128,3/*398*/, 15|128,3/*399*/,  // Results = #400 
/*37630*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #401 
/*37638*/     OPC_EmitInteger, MVT::i32, 2, 
/*37641*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 17|128,3/*401*/, 18|128,3/*402*/,  // Results = #403 
/*37652*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,3/*400*/, 19|128,3/*403*/,  // Results = #404 
/*37663*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13|128,3/*397*/, 20|128,3/*404*/,  // Results = #405 
/*37674*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6|128,3/*390*/, 21|128,3/*405*/,  // Results = #406 
/*37685*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 124|128,2/*380*/, 22|128,3/*406*/,  // Results = #407 
/*37696*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 114|128,2/*370*/, 23|128,3/*407*/,  // Results = #408 
/*37707*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 104|128,2/*360*/, 24|128,3/*408*/,  // Results = #409 
/*37718*/     OPC_EmitInteger, MVT::i32, 0, 
/*37721*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 26|128,3/*410*/,  // Results = #411 
/*37730*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*37734*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28|128,3/*412*/,  // Results = #413 
/*37743*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 25|128,3/*409*/, 27|128,3/*411*/, 29|128,3/*413*/,  // Results = #414 
/*37756*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #415 
/*37764*/     OPC_EmitInteger, MVT::i32, 0, 
/*37767*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 32|128,3/*416*/,  // Results = #417 
/*37776*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*37781*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34|128,3/*418*/,  // Results = #419 
/*37790*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 31|128,3/*415*/, 33|128,3/*417*/, 35|128,3/*419*/,  // Results = #420 
/*37803*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #421 
/*37811*/     OPC_EmitInteger, MVT::i32, 0, 
/*37814*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,3/*422*/,  // Results = #423 
/*37823*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*37828*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 40|128,3/*424*/,  // Results = #425 
/*37837*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 37|128,3/*421*/, 39|128,3/*423*/, 41|128,3/*425*/,  // Results = #426 
/*37850*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 36|128,3/*420*/, 42|128,3/*426*/,  // Results = #427 
/*37861*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #428 
/*37869*/     OPC_EmitInteger, MVT::i32, 0, 
/*37872*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 45|128,3/*429*/,  // Results = #430 
/*37881*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*37886*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 47|128,3/*431*/,  // Results = #432 
/*37895*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 44|128,3/*428*/, 46|128,3/*430*/, 48|128,3/*432*/,  // Results = #433 
/*37908*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #434 
/*37916*/     OPC_EmitInteger, MVT::i32, 2, 
/*37919*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 50|128,3/*434*/, 51|128,3/*435*/,  // Results = #436 
/*37930*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 49|128,3/*433*/, 52|128,3/*436*/,  // Results = #437 
/*37941*/     OPC_EmitInteger, MVT::i32, 2, 
/*37944*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 53|128,3/*437*/, 54|128,3/*438*/,  // Results = #439 
/*37955*/     OPC_EmitInteger, MVT::i32, 0, 
/*37958*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56|128,3/*440*/,  // Results = #441 
/*37967*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*37972*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58|128,3/*442*/,  // Results = #443 
/*37981*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 55|128,3/*439*/, 57|128,3/*441*/, 59|128,3/*443*/,  // Results = #444 
/*37994*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #445 
/*38002*/     OPC_EmitInteger, MVT::i32, 0, 
/*38005*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 62|128,3/*446*/,  // Results = #447 
/*38014*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38019*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 64|128,3/*448*/,  // Results = #449 
/*38028*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 61|128,3/*445*/, 63|128,3/*447*/, 65|128,3/*449*/,  // Results = #450 
/*38041*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #451 
/*38049*/     OPC_EmitInteger, MVT::i32, 0, 
/*38052*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68|128,3/*452*/,  // Results = #453 
/*38061*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38066*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,3/*454*/,  // Results = #455 
/*38075*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 67|128,3/*451*/, 69|128,3/*453*/, 71|128,3/*455*/,  // Results = #456 
/*38088*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 66|128,3/*450*/, 72|128,3/*456*/,  // Results = #457 
/*38099*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #458 
/*38107*/     OPC_EmitInteger, MVT::i32, 0, 
/*38110*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 75|128,3/*459*/,  // Results = #460 
/*38119*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38124*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 77|128,3/*461*/,  // Results = #462 
/*38133*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 74|128,3/*458*/, 76|128,3/*460*/, 78|128,3/*462*/,  // Results = #463 
/*38146*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #464 
/*38154*/     OPC_EmitInteger, MVT::i32, 2, 
/*38157*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 80|128,3/*464*/, 81|128,3/*465*/,  // Results = #466 
/*38168*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 79|128,3/*463*/, 82|128,3/*466*/,  // Results = #467 
/*38179*/     OPC_EmitInteger, MVT::i32, 2, 
/*38182*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 83|128,3/*467*/, 84|128,3/*468*/,  // Results = #469 
/*38193*/     OPC_EmitInteger, MVT::i32, 0, 
/*38196*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 86|128,3/*470*/,  // Results = #471 
/*38205*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*38210*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 88|128,3/*472*/,  // Results = #473 
/*38219*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 85|128,3/*469*/, 87|128,3/*471*/, 89|128,3/*473*/,  // Results = #474 
/*38232*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 73|128,3/*457*/, 90|128,3/*474*/,  // Results = #475 
/*38243*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #476 
/*38251*/     OPC_EmitInteger, MVT::i32, 0, 
/*38254*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 93|128,3/*477*/,  // Results = #478 
/*38263*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38268*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95|128,3/*479*/,  // Results = #480 
/*38277*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 92|128,3/*476*/, 94|128,3/*478*/, 96|128,3/*480*/,  // Results = #481 
/*38290*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #482 
/*38298*/     OPC_EmitInteger, MVT::i32, 0, 
/*38301*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 99|128,3/*483*/,  // Results = #484 
/*38310*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38315*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 101|128,3/*485*/,  // Results = #486 
/*38324*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 98|128,3/*482*/, 100|128,3/*484*/, 102|128,3/*486*/,  // Results = #487 
/*38337*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 97|128,3/*481*/, 103|128,3/*487*/,  // Results = #488 
/*38348*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #489 
/*38356*/     OPC_EmitInteger, MVT::i32, 0, 
/*38359*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 106|128,3/*490*/,  // Results = #491 
/*38368*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38373*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 108|128,3/*492*/,  // Results = #493 
/*38382*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 105|128,3/*489*/, 107|128,3/*491*/, 109|128,3/*493*/,  // Results = #494 
/*38395*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #495 
/*38403*/     OPC_EmitInteger, MVT::i32, 2, 
/*38406*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 111|128,3/*495*/, 112|128,3/*496*/,  // Results = #497 
/*38417*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 110|128,3/*494*/, 113|128,3/*497*/,  // Results = #498 
/*38428*/     OPC_EmitInteger, MVT::i32, 2, 
/*38431*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 114|128,3/*498*/, 115|128,3/*499*/,  // Results = #500 
/*38442*/     OPC_EmitInteger, MVT::i32, 0, 
/*38445*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 117|128,3/*501*/,  // Results = #502 
/*38454*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*38459*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,3/*503*/,  // Results = #504 
/*38468*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 116|128,3/*500*/, 118|128,3/*502*/, 120|128,3/*504*/,  // Results = #505 
/*38481*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 104|128,3/*488*/, 121|128,3/*505*/,  // Results = #506 
/*38492*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 91|128,3/*475*/, 122|128,3/*506*/, 2,  // Results = #507 
/*38504*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 43|128,3/*427*/, 60|128,3/*444*/, 123|128,3/*507*/,  // Results = #508 
/*38517*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #509 
/*38525*/     OPC_EmitInteger, MVT::i32, 0, 
/*38528*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 126|128,3/*510*/,  // Results = #511 
/*38537*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38542*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0|128,4/*512*/,  // Results = #513 
/*38551*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 125|128,3/*509*/, 127|128,3/*511*/, 1|128,4/*513*/,  // Results = #514 
/*38564*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #515 
/*38572*/     OPC_EmitInteger, MVT::i32, 2, 
/*38575*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3|128,4/*515*/, 4|128,4/*516*/,  // Results = #517 
/*38586*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2|128,4/*514*/, 5|128,4/*517*/,  // Results = #518 
/*38597*/     OPC_EmitInteger, MVT::i32, 2, 
/*38600*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6|128,4/*518*/, 7|128,4/*519*/,  // Results = #520 
/*38611*/     OPC_EmitInteger, MVT::i32, 0, 
/*38614*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,4/*521*/,  // Results = #522 
/*38623*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*38628*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11|128,4/*523*/,  // Results = #524 
/*38637*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8|128,4/*520*/, 10|128,4/*522*/, 12|128,4/*524*/,  // Results = #525 
/*38650*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #526 
/*38658*/     OPC_EmitInteger, MVT::i32, 0, 
/*38661*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 15|128,4/*527*/,  // Results = #528 
/*38670*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38675*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 17|128,4/*529*/,  // Results = #530 
/*38684*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14|128,4/*526*/, 16|128,4/*528*/, 18|128,4/*530*/,  // Results = #531 
/*38697*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #532 
/*38705*/     OPC_EmitInteger, MVT::i32, 0, 
/*38708*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 21|128,4/*533*/,  // Results = #534 
/*38717*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38722*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 23|128,4/*535*/,  // Results = #536 
/*38731*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 20|128,4/*532*/, 22|128,4/*534*/, 24|128,4/*536*/,  // Results = #537 
/*38744*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,4/*531*/, 25|128,4/*537*/,  // Results = #538 
/*38755*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #539 
/*38763*/     OPC_EmitInteger, MVT::i32, 0, 
/*38766*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28|128,4/*540*/,  // Results = #541 
/*38775*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38780*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 30|128,4/*542*/,  // Results = #543 
/*38789*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 27|128,4/*539*/, 29|128,4/*541*/, 31|128,4/*543*/,  // Results = #544 
/*38802*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #545 
/*38810*/     OPC_EmitInteger, MVT::i32, 2, 
/*38813*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33|128,4/*545*/, 34|128,4/*546*/,  // Results = #547 
/*38824*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 32|128,4/*544*/, 35|128,4/*547*/,  // Results = #548 
/*38835*/     OPC_EmitInteger, MVT::i32, 2, 
/*38838*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 36|128,4/*548*/, 37|128,4/*549*/,  // Results = #550 
/*38849*/     OPC_EmitInteger, MVT::i32, 0, 
/*38852*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 39|128,4/*551*/,  // Results = #552 
/*38861*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*38866*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,4/*553*/,  // Results = #554 
/*38875*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 38|128,4/*550*/, 40|128,4/*552*/, 42|128,4/*554*/,  // Results = #555 
/*38888*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #556 
/*38896*/     OPC_EmitInteger, MVT::i32, 0, 
/*38899*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 45|128,4/*557*/,  // Results = #558 
/*38908*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38913*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 47|128,4/*559*/,  // Results = #560 
/*38922*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 44|128,4/*556*/, 46|128,4/*558*/, 48|128,4/*560*/,  // Results = #561 
/*38935*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #562 
/*38943*/     OPC_EmitInteger, MVT::i32, 0, 
/*38946*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 51|128,4/*563*/,  // Results = #564 
/*38955*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*38960*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 53|128,4/*565*/,  // Results = #566 
/*38969*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 50|128,4/*562*/, 52|128,4/*564*/, 54|128,4/*566*/,  // Results = #567 
/*38982*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 49|128,4/*561*/, 55|128,4/*567*/,  // Results = #568 
/*38993*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #569 
/*39001*/     OPC_EmitInteger, MVT::i32, 0, 
/*39004*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58|128,4/*570*/,  // Results = #571 
/*39013*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39018*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 60|128,4/*572*/,  // Results = #573 
/*39027*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 57|128,4/*569*/, 59|128,4/*571*/, 61|128,4/*573*/,  // Results = #574 
/*39040*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #575 
/*39048*/     OPC_EmitInteger, MVT::i32, 2, 
/*39051*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 63|128,4/*575*/, 64|128,4/*576*/,  // Results = #577 
/*39062*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 62|128,4/*574*/, 65|128,4/*577*/,  // Results = #578 
/*39073*/     OPC_EmitInteger, MVT::i32, 2, 
/*39076*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 66|128,4/*578*/, 67|128,4/*579*/,  // Results = #580 
/*39087*/     OPC_EmitInteger, MVT::i32, 0, 
/*39090*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 69|128,4/*581*/,  // Results = #582 
/*39099*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*39104*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 71|128,4/*583*/,  // Results = #584 
/*39113*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 68|128,4/*580*/, 70|128,4/*582*/, 72|128,4/*584*/,  // Results = #585 
/*39126*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 56|128,4/*568*/, 73|128,4/*585*/,  // Results = #586 
/*39137*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #587 
/*39145*/     OPC_EmitInteger, MVT::i32, 0, 
/*39148*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76|128,4/*588*/,  // Results = #589 
/*39157*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39162*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 78|128,4/*590*/,  // Results = #591 
/*39171*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 75|128,4/*587*/, 77|128,4/*589*/, 79|128,4/*591*/,  // Results = #592 
/*39184*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #593 
/*39192*/     OPC_EmitInteger, MVT::i32, 0, 
/*39195*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 82|128,4/*594*/,  // Results = #595 
/*39204*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39209*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 84|128,4/*596*/,  // Results = #597 
/*39218*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 81|128,4/*593*/, 83|128,4/*595*/, 85|128,4/*597*/,  // Results = #598 
/*39231*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 80|128,4/*592*/, 86|128,4/*598*/,  // Results = #599 
/*39242*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #600 
/*39250*/     OPC_EmitInteger, MVT::i32, 0, 
/*39253*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89|128,4/*601*/,  // Results = #602 
/*39262*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39267*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91|128,4/*603*/,  // Results = #604 
/*39276*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 88|128,4/*600*/, 90|128,4/*602*/, 92|128,4/*604*/,  // Results = #605 
/*39289*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #606 
/*39297*/     OPC_EmitInteger, MVT::i32, 2, 
/*39300*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 94|128,4/*606*/, 95|128,4/*607*/,  // Results = #608 
/*39311*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 93|128,4/*605*/, 96|128,4/*608*/,  // Results = #609 
/*39322*/     OPC_EmitInteger, MVT::i32, 2, 
/*39325*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 97|128,4/*609*/, 98|128,4/*610*/,  // Results = #611 
/*39336*/     OPC_EmitInteger, MVT::i32, 0, 
/*39339*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100|128,4/*612*/,  // Results = #613 
/*39348*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*39353*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 102|128,4/*614*/,  // Results = #615 
/*39362*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 99|128,4/*611*/, 101|128,4/*613*/, 103|128,4/*615*/,  // Results = #616 
/*39375*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 87|128,4/*599*/, 104|128,4/*616*/,  // Results = #617 
/*39386*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 74|128,4/*586*/, 105|128,4/*617*/, 2,  // Results = #618 
/*39398*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 26|128,4/*538*/, 43|128,4/*555*/, 106|128,4/*618*/,  // Results = #619 
/*39411*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #620 
/*39419*/     OPC_EmitInteger, MVT::i32, 0, 
/*39422*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,4/*621*/,  // Results = #622 
/*39431*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39436*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111|128,4/*623*/,  // Results = #624 
/*39445*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 108|128,4/*620*/, 110|128,4/*622*/, 112|128,4/*624*/,  // Results = #625 
/*39458*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #626 
/*39466*/     OPC_EmitInteger, MVT::i32, 2, 
/*39469*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 114|128,4/*626*/, 115|128,4/*627*/,  // Results = #628 
/*39480*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 113|128,4/*625*/, 116|128,4/*628*/,  // Results = #629 
/*39491*/     OPC_EmitInteger, MVT::i32, 2, 
/*39494*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 117|128,4/*629*/, 118|128,4/*630*/,  // Results = #631 
/*39505*/     OPC_EmitInteger, MVT::i32, 0, 
/*39508*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 120|128,4/*632*/,  // Results = #633 
/*39517*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*39522*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 122|128,4/*634*/,  // Results = #635 
/*39531*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 119|128,4/*631*/, 121|128,4/*633*/, 123|128,4/*635*/,  // Results = #636 
/*39544*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 107|128,4/*619*/, 124|128,4/*636*/,  // Results = #637 
/*39555*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #638 
/*39563*/     OPC_EmitInteger, MVT::i32, 0, 
/*39566*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 127|128,4/*639*/,  // Results = #640 
/*39575*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39580*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,5/*641*/,  // Results = #642 
/*39589*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 126|128,4/*638*/, 0|128,5/*640*/, 2|128,5/*642*/,  // Results = #643 
/*39602*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #644 
/*39610*/     OPC_EmitInteger, MVT::i32, 0, 
/*39613*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5|128,5/*645*/,  // Results = #646 
/*39622*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39627*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7|128,5/*647*/,  // Results = #648 
/*39636*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4|128,5/*644*/, 6|128,5/*646*/, 8|128,5/*648*/,  // Results = #649 
/*39649*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3|128,5/*643*/, 9|128,5/*649*/,  // Results = #650 
/*39660*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #651 
/*39668*/     OPC_EmitInteger, MVT::i32, 0, 
/*39671*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12|128,5/*652*/,  // Results = #653 
/*39680*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39685*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14|128,5/*654*/,  // Results = #655 
/*39694*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11|128,5/*651*/, 13|128,5/*653*/, 15|128,5/*655*/,  // Results = #656 
/*39707*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #657 
/*39715*/     OPC_EmitInteger, MVT::i32, 2, 
/*39718*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 17|128,5/*657*/, 18|128,5/*658*/,  // Results = #659 
/*39729*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,5/*656*/, 19|128,5/*659*/,  // Results = #660 
/*39740*/     OPC_EmitInteger, MVT::i32, 2, 
/*39743*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 20|128,5/*660*/, 21|128,5/*661*/,  // Results = #662 
/*39754*/     OPC_EmitInteger, MVT::i32, 0, 
/*39757*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 23|128,5/*663*/,  // Results = #664 
/*39766*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*39771*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 25|128,5/*665*/,  // Results = #666 
/*39780*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 22|128,5/*662*/, 24|128,5/*664*/, 26|128,5/*666*/,  // Results = #667 
/*39793*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #668 
/*39801*/     OPC_EmitInteger, MVT::i32, 0, 
/*39804*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 29|128,5/*669*/,  // Results = #670 
/*39813*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39818*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 31|128,5/*671*/,  // Results = #672 
/*39827*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 28|128,5/*668*/, 30|128,5/*670*/, 32|128,5/*672*/,  // Results = #673 
/*39840*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #674 
/*39848*/     OPC_EmitInteger, MVT::i32, 0, 
/*39851*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 35|128,5/*675*/,  // Results = #676 
/*39860*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39865*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 37|128,5/*677*/,  // Results = #678 
/*39874*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 34|128,5/*674*/, 36|128,5/*676*/, 38|128,5/*678*/,  // Results = #679 
/*39887*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33|128,5/*673*/, 39|128,5/*679*/,  // Results = #680 
/*39898*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #681 
/*39906*/     OPC_EmitInteger, MVT::i32, 0, 
/*39909*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 42|128,5/*682*/,  // Results = #683 
/*39918*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*39923*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 44|128,5/*684*/,  // Results = #685 
/*39932*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 41|128,5/*681*/, 43|128,5/*683*/, 45|128,5/*685*/,  // Results = #686 
/*39945*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #687 
/*39953*/     OPC_EmitInteger, MVT::i32, 2, 
/*39956*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 47|128,5/*687*/, 48|128,5/*688*/,  // Results = #689 
/*39967*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,5/*686*/, 49|128,5/*689*/,  // Results = #690 
/*39978*/     OPC_EmitInteger, MVT::i32, 2, 
/*39981*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 50|128,5/*690*/, 51|128,5/*691*/,  // Results = #692 
/*39992*/     OPC_EmitInteger, MVT::i32, 0, 
/*39995*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 53|128,5/*693*/,  // Results = #694 
/*40004*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*40009*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 55|128,5/*695*/,  // Results = #696 
/*40018*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 52|128,5/*692*/, 54|128,5/*694*/, 56|128,5/*696*/,  // Results = #697 
/*40031*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 40|128,5/*680*/, 57|128,5/*697*/,  // Results = #698 
/*40042*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #699 
/*40050*/     OPC_EmitInteger, MVT::i32, 0, 
/*40053*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 60|128,5/*700*/,  // Results = #701 
/*40062*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40067*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 62|128,5/*702*/,  // Results = #703 
/*40076*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 59|128,5/*699*/, 61|128,5/*701*/, 63|128,5/*703*/,  // Results = #704 
/*40089*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #705 
/*40097*/     OPC_EmitInteger, MVT::i32, 0, 
/*40100*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 66|128,5/*706*/,  // Results = #707 
/*40109*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40114*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68|128,5/*708*/,  // Results = #709 
/*40123*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 65|128,5/*705*/, 67|128,5/*707*/, 69|128,5/*709*/,  // Results = #710 
/*40136*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 64|128,5/*704*/, 70|128,5/*710*/,  // Results = #711 
/*40147*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #712 
/*40155*/     OPC_EmitInteger, MVT::i32, 0, 
/*40158*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 73|128,5/*713*/,  // Results = #714 
/*40167*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40172*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 75|128,5/*715*/,  // Results = #716 
/*40181*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 72|128,5/*712*/, 74|128,5/*714*/, 76|128,5/*716*/,  // Results = #717 
/*40194*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #718 
/*40202*/     OPC_EmitInteger, MVT::i32, 2, 
/*40205*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 78|128,5/*718*/, 79|128,5/*719*/,  // Results = #720 
/*40216*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 77|128,5/*717*/, 80|128,5/*720*/,  // Results = #721 
/*40227*/     OPC_EmitInteger, MVT::i32, 2, 
/*40230*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 81|128,5/*721*/, 82|128,5/*722*/,  // Results = #723 
/*40241*/     OPC_EmitInteger, MVT::i32, 0, 
/*40244*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 84|128,5/*724*/,  // Results = #725 
/*40253*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*40258*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 86|128,5/*726*/,  // Results = #727 
/*40267*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 83|128,5/*723*/, 85|128,5/*725*/, 87|128,5/*727*/,  // Results = #728 
/*40280*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 71|128,5/*711*/, 88|128,5/*728*/,  // Results = #729 
/*40291*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 58|128,5/*698*/, 89|128,5/*729*/, 2,  // Results = #730 
/*40303*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 10|128,5/*650*/, 27|128,5/*667*/, 90|128,5/*730*/,  // Results = #731 
/*40316*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #732 
/*40324*/     OPC_EmitInteger, MVT::i32, 0, 
/*40327*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 93|128,5/*733*/,  // Results = #734 
/*40336*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*40341*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95|128,5/*735*/,  // Results = #736 
/*40350*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 92|128,5/*732*/, 94|128,5/*734*/, 96|128,5/*736*/,  // Results = #737 
/*40363*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #738 
/*40371*/     OPC_EmitInteger, MVT::i32, 2, 
/*40374*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 98|128,5/*738*/, 99|128,5/*739*/,  // Results = #740 
/*40385*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 97|128,5/*737*/, 100|128,5/*740*/,  // Results = #741 
/*40396*/     OPC_EmitInteger, MVT::i32, 2, 
/*40399*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 101|128,5/*741*/, 102|128,5/*742*/,  // Results = #743 
/*40410*/     OPC_EmitInteger, MVT::i32, 0, 
/*40413*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 104|128,5/*744*/,  // Results = #745 
/*40422*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*40427*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 106|128,5/*746*/,  // Results = #747 
/*40436*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 103|128,5/*743*/, 105|128,5/*745*/, 107|128,5/*747*/,  // Results = #748 
/*40449*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 91|128,5/*731*/, 108|128,5/*748*/,  // Results = #749 
/*40460*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 125|128,4/*637*/, 109|128,5/*749*/, 2,  // Results = #750 
/*40472*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 124|128,3/*508*/, 13|128,4/*525*/, 110|128,5/*750*/,  // Results = #751 
/*40485*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #752 
/*40493*/     OPC_EmitInteger, MVT::i32, 4, 
/*40496*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 112|128,5/*752*/, 113|128,5/*753*/,  // Results = #754 
/*40507*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #755 
/*40515*/     OPC_EmitInteger, MVT::i32, 0, 
/*40518*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 116|128,5/*756*/,  // Results = #757 
/*40527*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*40531*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 118|128,5/*758*/,  // Results = #759 
/*40540*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 115|128,5/*755*/, 117|128,5/*757*/, 119|128,5/*759*/,  // Results = #760 
/*40553*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 114|128,5/*754*/, 120|128,5/*760*/,  // Results = #761 
/*40564*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #762 
/*40572*/     OPC_EmitInteger, MVT::i32, 0, 
/*40575*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123|128,5/*763*/,  // Results = #764 
/*40584*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*40588*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,5/*765*/,  // Results = #766 
/*40597*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 122|128,5/*762*/, 124|128,5/*764*/, 126|128,5/*766*/,  // Results = #767 
/*40610*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #768 
/*40618*/     OPC_EmitInteger, MVT::i32, 4, 
/*40621*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0|128,6/*768*/, 1|128,6/*769*/,  // Results = #770 
/*40632*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 127|128,5/*767*/, 2|128,6/*770*/,  // Results = #771 
/*40643*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 121|128,5/*761*/, 3|128,6/*771*/,  // Results = #772 
/*40654*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #773 
/*40662*/     OPC_EmitInteger, MVT::i32, 0, 
/*40665*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,6/*774*/,  // Results = #775 
/*40674*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*40678*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8|128,6/*776*/,  // Results = #777 
/*40687*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 5|128,6/*773*/, 7|128,6/*775*/, 9|128,6/*777*/,  // Results = #778 
/*40700*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #779 
/*40708*/     OPC_EmitInteger, MVT::i32, 4, 
/*40711*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11|128,6/*779*/, 12|128,6/*780*/,  // Results = #781 
/*40722*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 10|128,6/*778*/, 13|128,6/*781*/,  // Results = #782 
/*40733*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #783 
/*40741*/     OPC_EmitInteger, MVT::i32, 4, 
/*40744*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15|128,6/*783*/, 16|128,6/*784*/,  // Results = #785 
/*40755*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #786 
/*40763*/     OPC_EmitInteger, MVT::i32, 0, 
/*40766*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19|128,6/*787*/,  // Results = #788 
/*40775*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*40779*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 21|128,6/*789*/,  // Results = #790 
/*40788*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 18|128,6/*786*/, 20|128,6/*788*/, 22|128,6/*790*/,  // Results = #791 
/*40801*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 17|128,6/*785*/, 23|128,6/*791*/,  // Results = #792 
/*40812*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #793 
/*40820*/     OPC_EmitInteger, MVT::i32, 4, 
/*40823*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 25|128,6/*793*/, 26|128,6/*794*/,  // Results = #795 
/*40834*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #796 
/*40842*/     OPC_EmitInteger, MVT::i32, 0, 
/*40845*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 29|128,6/*797*/,  // Results = #798 
/*40854*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*40858*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 31|128,6/*799*/,  // Results = #800 
/*40867*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 28|128,6/*796*/, 30|128,6/*798*/, 32|128,6/*800*/,  // Results = #801 
/*40880*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 27|128,6/*795*/, 33|128,6/*801*/,  // Results = #802 
/*40891*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #803 
/*40899*/     OPC_EmitInteger, MVT::i32, 2, 
/*40902*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 35|128,6/*803*/, 36|128,6/*804*/,  // Results = #805 
/*40913*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #806 
/*40921*/     OPC_EmitInteger, MVT::i32, 2, 
/*40924*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 38|128,6/*806*/, 39|128,6/*807*/,  // Results = #808 
/*40935*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 37|128,6/*805*/, 40|128,6/*808*/,  // Results = #809 
/*40946*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #810 
/*40954*/     OPC_EmitInteger, MVT::i32, 2, 
/*40957*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 42|128,6/*810*/, 43|128,6/*811*/,  // Results = #812 
/*40968*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #813 
/*40976*/     OPC_EmitInteger, MVT::i32, 2, 
/*40979*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 45|128,6/*813*/, 46|128,6/*814*/,  // Results = #815 
/*40990*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 44|128,6/*812*/, 47|128,6/*815*/,  // Results = #816 
/*41001*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 41|128,6/*809*/, 48|128,6/*816*/,  // Results = #817 
/*41012*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 34|128,6/*802*/, 49|128,6/*817*/,  // Results = #818 
/*41023*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 24|128,6/*792*/, 50|128,6/*818*/,  // Results = #819 
/*41034*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 14|128,6/*782*/, 51|128,6/*819*/,  // Results = #820 
/*41045*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 4|128,6/*772*/, 52|128,6/*820*/,  // Results = #821 
/*41056*/     OPC_EmitInteger, MVT::i32, 0, 
/*41059*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 54|128,6/*822*/,  // Results = #823 
/*41068*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*41072*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56|128,6/*824*/,  // Results = #825 
/*41081*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 53|128,6/*821*/, 55|128,6/*823*/, 57|128,6/*825*/,  // Results = #826 
/*41094*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 111|128,5/*751*/, 58|128,6/*826*/,  // Results = #827 
/*41105*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #828 
/*41113*/     OPC_EmitInteger, MVT::i32, 0, 
/*41116*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 61|128,6/*829*/,  // Results = #830 
/*41125*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41130*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 63|128,6/*831*/,  // Results = #832 
/*41139*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 60|128,6/*828*/, 62|128,6/*830*/, 64|128,6/*832*/,  // Results = #833 
/*41152*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #834 
/*41160*/     OPC_EmitInteger, MVT::i32, 0, 
/*41163*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 67|128,6/*835*/,  // Results = #836 
/*41172*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41177*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 69|128,6/*837*/,  // Results = #838 
/*41186*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 66|128,6/*834*/, 68|128,6/*836*/, 70|128,6/*838*/,  // Results = #839 
/*41199*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 65|128,6/*833*/, 71|128,6/*839*/,  // Results = #840 
/*41210*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #841 
/*41218*/     OPC_EmitInteger, MVT::i32, 0, 
/*41221*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 74|128,6/*842*/,  // Results = #843 
/*41230*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41235*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76|128,6/*844*/,  // Results = #845 
/*41244*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 73|128,6/*841*/, 75|128,6/*843*/, 77|128,6/*845*/,  // Results = #846 
/*41257*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #847 
/*41265*/     OPC_EmitInteger, MVT::i32, 2, 
/*41268*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 79|128,6/*847*/, 80|128,6/*848*/,  // Results = #849 
/*41279*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 78|128,6/*846*/, 81|128,6/*849*/,  // Results = #850 
/*41290*/     OPC_EmitInteger, MVT::i32, 2, 
/*41293*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 82|128,6/*850*/, 83|128,6/*851*/,  // Results = #852 
/*41304*/     OPC_EmitInteger, MVT::i32, 0, 
/*41307*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 85|128,6/*853*/,  // Results = #854 
/*41316*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*41321*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 87|128,6/*855*/,  // Results = #856 
/*41330*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 84|128,6/*852*/, 86|128,6/*854*/, 88|128,6/*856*/,  // Results = #857 
/*41343*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #858 
/*41351*/     OPC_EmitInteger, MVT::i32, 0, 
/*41354*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91|128,6/*859*/,  // Results = #860 
/*41363*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41368*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 93|128,6/*861*/,  // Results = #862 
/*41377*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 90|128,6/*858*/, 92|128,6/*860*/, 94|128,6/*862*/,  // Results = #863 
/*41390*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #864 
/*41398*/     OPC_EmitInteger, MVT::i32, 0, 
/*41401*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97|128,6/*865*/,  // Results = #866 
/*41410*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41415*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 99|128,6/*867*/,  // Results = #868 
/*41424*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 96|128,6/*864*/, 98|128,6/*866*/, 100|128,6/*868*/,  // Results = #869 
/*41437*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 95|128,6/*863*/, 101|128,6/*869*/,  // Results = #870 
/*41448*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #871 
/*41456*/     OPC_EmitInteger, MVT::i32, 0, 
/*41459*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 104|128,6/*872*/,  // Results = #873 
/*41468*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41473*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 106|128,6/*874*/,  // Results = #875 
/*41482*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 103|128,6/*871*/, 105|128,6/*873*/, 107|128,6/*875*/,  // Results = #876 
/*41495*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #877 
/*41503*/     OPC_EmitInteger, MVT::i32, 2, 
/*41506*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 109|128,6/*877*/, 110|128,6/*878*/,  // Results = #879 
/*41517*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 108|128,6/*876*/, 111|128,6/*879*/,  // Results = #880 
/*41528*/     OPC_EmitInteger, MVT::i32, 2, 
/*41531*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 112|128,6/*880*/, 113|128,6/*881*/,  // Results = #882 
/*41542*/     OPC_EmitInteger, MVT::i32, 0, 
/*41545*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 115|128,6/*883*/,  // Results = #884 
/*41554*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*41559*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 117|128,6/*885*/,  // Results = #886 
/*41568*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 114|128,6/*882*/, 116|128,6/*884*/, 118|128,6/*886*/,  // Results = #887 
/*41581*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 102|128,6/*870*/, 119|128,6/*887*/,  // Results = #888 
/*41592*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #889 
/*41600*/     OPC_EmitInteger, MVT::i32, 0, 
/*41603*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 122|128,6/*890*/,  // Results = #891 
/*41612*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41617*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 124|128,6/*892*/,  // Results = #893 
/*41626*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 121|128,6/*889*/, 123|128,6/*891*/, 125|128,6/*893*/,  // Results = #894 
/*41639*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #895 
/*41647*/     OPC_EmitInteger, MVT::i32, 0, 
/*41650*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0|128,7/*896*/,  // Results = #897 
/*41659*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41664*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2|128,7/*898*/,  // Results = #899 
/*41673*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 127|128,6/*895*/, 1|128,7/*897*/, 3|128,7/*899*/,  // Results = #900 
/*41686*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 126|128,6/*894*/, 4|128,7/*900*/,  // Results = #901 
/*41697*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #902 
/*41705*/     OPC_EmitInteger, MVT::i32, 0, 
/*41708*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7|128,7/*903*/,  // Results = #904 
/*41717*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41722*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,7/*905*/,  // Results = #906 
/*41731*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 6|128,7/*902*/, 8|128,7/*904*/, 10|128,7/*906*/,  // Results = #907 
/*41744*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #908 
/*41752*/     OPC_EmitInteger, MVT::i32, 2, 
/*41755*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 12|128,7/*908*/, 13|128,7/*909*/,  // Results = #910 
/*41766*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11|128,7/*907*/, 14|128,7/*910*/,  // Results = #911 
/*41777*/     OPC_EmitInteger, MVT::i32, 2, 
/*41780*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15|128,7/*911*/, 16|128,7/*912*/,  // Results = #913 
/*41791*/     OPC_EmitInteger, MVT::i32, 0, 
/*41794*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 18|128,7/*914*/,  // Results = #915 
/*41803*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*41808*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 20|128,7/*916*/,  // Results = #917 
/*41817*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 17|128,7/*913*/, 19|128,7/*915*/, 21|128,7/*917*/,  // Results = #918 
/*41830*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5|128,7/*901*/, 22|128,7/*918*/,  // Results = #919 
/*41841*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 120|128,6/*888*/, 23|128,7/*919*/, 2,  // Results = #920 
/*41853*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 72|128,6/*840*/, 89|128,6/*857*/, 24|128,7/*920*/,  // Results = #921 
/*41866*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #922 
/*41874*/     OPC_EmitInteger, MVT::i32, 0, 
/*41877*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 27|128,7/*923*/,  // Results = #924 
/*41886*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*41891*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 29|128,7/*925*/,  // Results = #926 
/*41900*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 26|128,7/*922*/, 28|128,7/*924*/, 30|128,7/*926*/,  // Results = #927 
/*41913*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #928 
/*41921*/     OPC_EmitInteger, MVT::i32, 2, 
/*41924*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 32|128,7/*928*/, 33|128,7/*929*/,  // Results = #930 
/*41935*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 31|128,7/*927*/, 34|128,7/*930*/,  // Results = #931 
/*41946*/     OPC_EmitInteger, MVT::i32, 2, 
/*41949*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 35|128,7/*931*/, 36|128,7/*932*/,  // Results = #933 
/*41960*/     OPC_EmitInteger, MVT::i32, 0, 
/*41963*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,7/*934*/,  // Results = #935 
/*41972*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*41977*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 40|128,7/*936*/,  // Results = #937 
/*41986*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 37|128,7/*933*/, 39|128,7/*935*/, 41|128,7/*937*/,  // Results = #938 
/*41999*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #939 
/*42007*/     OPC_EmitInteger, MVT::i32, 0, 
/*42010*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 44|128,7/*940*/,  // Results = #941 
/*42019*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42024*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 46|128,7/*942*/,  // Results = #943 
/*42033*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 43|128,7/*939*/, 45|128,7/*941*/, 47|128,7/*943*/,  // Results = #944 
/*42046*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #945 
/*42054*/     OPC_EmitInteger, MVT::i32, 0, 
/*42057*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 50|128,7/*946*/,  // Results = #947 
/*42066*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42071*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52|128,7/*948*/,  // Results = #949 
/*42080*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 49|128,7/*945*/, 51|128,7/*947*/, 53|128,7/*949*/,  // Results = #950 
/*42093*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 48|128,7/*944*/, 54|128,7/*950*/,  // Results = #951 
/*42104*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #952 
/*42112*/     OPC_EmitInteger, MVT::i32, 0, 
/*42115*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 57|128,7/*953*/,  // Results = #954 
/*42124*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42129*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 59|128,7/*955*/,  // Results = #956 
/*42138*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 56|128,7/*952*/, 58|128,7/*954*/, 60|128,7/*956*/,  // Results = #957 
/*42151*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #958 
/*42159*/     OPC_EmitInteger, MVT::i32, 2, 
/*42162*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 62|128,7/*958*/, 63|128,7/*959*/,  // Results = #960 
/*42173*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 61|128,7/*957*/, 64|128,7/*960*/,  // Results = #961 
/*42184*/     OPC_EmitInteger, MVT::i32, 2, 
/*42187*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 65|128,7/*961*/, 66|128,7/*962*/,  // Results = #963 
/*42198*/     OPC_EmitInteger, MVT::i32, 0, 
/*42201*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68|128,7/*964*/,  // Results = #965 
/*42210*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*42215*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,7/*966*/,  // Results = #967 
/*42224*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 67|128,7/*963*/, 69|128,7/*965*/, 71|128,7/*967*/,  // Results = #968 
/*42237*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #969 
/*42245*/     OPC_EmitInteger, MVT::i32, 0, 
/*42248*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 74|128,7/*970*/,  // Results = #971 
/*42257*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42262*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76|128,7/*972*/,  // Results = #973 
/*42271*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 73|128,7/*969*/, 75|128,7/*971*/, 77|128,7/*973*/,  // Results = #974 
/*42284*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #975 
/*42292*/     OPC_EmitInteger, MVT::i32, 0, 
/*42295*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 80|128,7/*976*/,  // Results = #977 
/*42304*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42309*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 82|128,7/*978*/,  // Results = #979 
/*42318*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 79|128,7/*975*/, 81|128,7/*977*/, 83|128,7/*979*/,  // Results = #980 
/*42331*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 78|128,7/*974*/, 84|128,7/*980*/,  // Results = #981 
/*42342*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #982 
/*42350*/     OPC_EmitInteger, MVT::i32, 0, 
/*42353*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 87|128,7/*983*/,  // Results = #984 
/*42362*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42367*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89|128,7/*985*/,  // Results = #986 
/*42376*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 86|128,7/*982*/, 88|128,7/*984*/, 90|128,7/*986*/,  // Results = #987 
/*42389*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #988 
/*42397*/     OPC_EmitInteger, MVT::i32, 2, 
/*42400*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 92|128,7/*988*/, 93|128,7/*989*/,  // Results = #990 
/*42411*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 91|128,7/*987*/, 94|128,7/*990*/,  // Results = #991 
/*42422*/     OPC_EmitInteger, MVT::i32, 2, 
/*42425*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 95|128,7/*991*/, 96|128,7/*992*/,  // Results = #993 
/*42436*/     OPC_EmitInteger, MVT::i32, 0, 
/*42439*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,7/*994*/,  // Results = #995 
/*42448*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*42453*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100|128,7/*996*/,  // Results = #997 
/*42462*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 97|128,7/*993*/, 99|128,7/*995*/, 101|128,7/*997*/,  // Results = #998 
/*42475*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 85|128,7/*981*/, 102|128,7/*998*/,  // Results = #999 
/*42486*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1000 
/*42494*/     OPC_EmitInteger, MVT::i32, 0, 
/*42497*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 105|128,7/*1001*/,  // Results = #1002 
/*42506*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42511*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 107|128,7/*1003*/,  // Results = #1004 
/*42520*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 104|128,7/*1000*/, 106|128,7/*1002*/, 108|128,7/*1004*/,  // Results = #1005 
/*42533*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1006 
/*42541*/     OPC_EmitInteger, MVT::i32, 0, 
/*42544*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111|128,7/*1007*/,  // Results = #1008 
/*42553*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42558*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 113|128,7/*1009*/,  // Results = #1010 
/*42567*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 110|128,7/*1006*/, 112|128,7/*1008*/, 114|128,7/*1010*/,  // Results = #1011 
/*42580*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 109|128,7/*1005*/, 115|128,7/*1011*/,  // Results = #1012 
/*42591*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1013 
/*42599*/     OPC_EmitInteger, MVT::i32, 0, 
/*42602*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 118|128,7/*1014*/,  // Results = #1015 
/*42611*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42616*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 120|128,7/*1016*/,  // Results = #1017 
/*42625*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 117|128,7/*1013*/, 119|128,7/*1015*/, 121|128,7/*1017*/,  // Results = #1018 
/*42638*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1019 
/*42646*/     OPC_EmitInteger, MVT::i32, 2, 
/*42649*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 123|128,7/*1019*/, 124|128,7/*1020*/,  // Results = #1021 
/*42660*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 122|128,7/*1018*/, 125|128,7/*1021*/,  // Results = #1022 
/*42671*/     OPC_EmitInteger, MVT::i32, 2, 
/*42674*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 126|128,7/*1022*/, 127|128,7/*1023*/,  // Results = #1024 
/*42685*/     OPC_EmitInteger, MVT::i32, 0, 
/*42688*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,8/*1025*/,  // Results = #1026 
/*42697*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*42702*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3|128,8/*1027*/,  // Results = #1028 
/*42711*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0|128,8/*1024*/, 2|128,8/*1026*/, 4|128,8/*1028*/,  // Results = #1029 
/*42724*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 116|128,7/*1012*/, 5|128,8/*1029*/,  // Results = #1030 
/*42735*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 103|128,7/*999*/, 6|128,8/*1030*/, 2,  // Results = #1031 
/*42747*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 55|128,7/*951*/, 72|128,7/*968*/, 7|128,8/*1031*/,  // Results = #1032 
/*42760*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1033 
/*42768*/     OPC_EmitInteger, MVT::i32, 0, 
/*42771*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10|128,8/*1034*/,  // Results = #1035 
/*42780*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42785*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12|128,8/*1036*/,  // Results = #1037 
/*42794*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 9|128,8/*1033*/, 11|128,8/*1035*/, 13|128,8/*1037*/,  // Results = #1038 
/*42807*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1039 
/*42815*/     OPC_EmitInteger, MVT::i32, 2, 
/*42818*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15|128,8/*1039*/, 16|128,8/*1040*/,  // Results = #1041 
/*42829*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 14|128,8/*1038*/, 17|128,8/*1041*/,  // Results = #1042 
/*42840*/     OPC_EmitInteger, MVT::i32, 2, 
/*42843*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 18|128,8/*1042*/, 19|128,8/*1043*/,  // Results = #1044 
/*42854*/     OPC_EmitInteger, MVT::i32, 0, 
/*42857*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 21|128,8/*1045*/,  // Results = #1046 
/*42866*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*42871*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 23|128,8/*1047*/,  // Results = #1048 
/*42880*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 20|128,8/*1044*/, 22|128,8/*1046*/, 24|128,8/*1048*/,  // Results = #1049 
/*42893*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8|128,8/*1032*/, 25|128,8/*1049*/,  // Results = #1050 
/*42904*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1051 
/*42912*/     OPC_EmitInteger, MVT::i32, 0, 
/*42915*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28|128,8/*1052*/,  // Results = #1053 
/*42924*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42929*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 30|128,8/*1054*/,  // Results = #1055 
/*42938*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 27|128,8/*1051*/, 29|128,8/*1053*/, 31|128,8/*1055*/,  // Results = #1056 
/*42951*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1057 
/*42959*/     OPC_EmitInteger, MVT::i32, 0, 
/*42962*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34|128,8/*1058*/,  // Results = #1059 
/*42971*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*42976*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,8/*1060*/,  // Results = #1061 
/*42985*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 33|128,8/*1057*/, 35|128,8/*1059*/, 37|128,8/*1061*/,  // Results = #1062 
/*42998*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 32|128,8/*1056*/, 38|128,8/*1062*/,  // Results = #1063 
/*43009*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1064 
/*43017*/     OPC_EmitInteger, MVT::i32, 0, 
/*43020*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,8/*1065*/,  // Results = #1066 
/*43029*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43034*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,8/*1067*/,  // Results = #1068 
/*43043*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 40|128,8/*1064*/, 42|128,8/*1066*/, 44|128,8/*1068*/,  // Results = #1069 
/*43056*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1070 
/*43064*/     OPC_EmitInteger, MVT::i32, 2, 
/*43067*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,8/*1070*/, 47|128,8/*1071*/,  // Results = #1072 
/*43078*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 45|128,8/*1069*/, 48|128,8/*1072*/,  // Results = #1073 
/*43089*/     OPC_EmitInteger, MVT::i32, 2, 
/*43092*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 49|128,8/*1073*/, 50|128,8/*1074*/,  // Results = #1075 
/*43103*/     OPC_EmitInteger, MVT::i32, 0, 
/*43106*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52|128,8/*1076*/,  // Results = #1077 
/*43115*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*43120*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 54|128,8/*1078*/,  // Results = #1079 
/*43129*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 51|128,8/*1075*/, 53|128,8/*1077*/, 55|128,8/*1079*/,  // Results = #1080 
/*43142*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1081 
/*43150*/     OPC_EmitInteger, MVT::i32, 0, 
/*43153*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58|128,8/*1082*/,  // Results = #1083 
/*43162*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43167*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 60|128,8/*1084*/,  // Results = #1085 
/*43176*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 57|128,8/*1081*/, 59|128,8/*1083*/, 61|128,8/*1085*/,  // Results = #1086 
/*43189*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1087 
/*43197*/     OPC_EmitInteger, MVT::i32, 0, 
/*43200*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 64|128,8/*1088*/,  // Results = #1089 
/*43209*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43214*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 66|128,8/*1090*/,  // Results = #1091 
/*43223*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 63|128,8/*1087*/, 65|128,8/*1089*/, 67|128,8/*1091*/,  // Results = #1092 
/*43236*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 62|128,8/*1086*/, 68|128,8/*1092*/,  // Results = #1093 
/*43247*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1094 
/*43255*/     OPC_EmitInteger, MVT::i32, 0, 
/*43258*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 71|128,8/*1095*/,  // Results = #1096 
/*43267*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43272*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 73|128,8/*1097*/,  // Results = #1098 
/*43281*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 70|128,8/*1094*/, 72|128,8/*1096*/, 74|128,8/*1098*/,  // Results = #1099 
/*43294*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1100 
/*43302*/     OPC_EmitInteger, MVT::i32, 2, 
/*43305*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 76|128,8/*1100*/, 77|128,8/*1101*/,  // Results = #1102 
/*43316*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 75|128,8/*1099*/, 78|128,8/*1102*/,  // Results = #1103 
/*43327*/     OPC_EmitInteger, MVT::i32, 2, 
/*43330*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 79|128,8/*1103*/, 80|128,8/*1104*/,  // Results = #1105 
/*43341*/     OPC_EmitInteger, MVT::i32, 0, 
/*43344*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 82|128,8/*1106*/,  // Results = #1107 
/*43353*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*43358*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 84|128,8/*1108*/,  // Results = #1109 
/*43367*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 81|128,8/*1105*/, 83|128,8/*1107*/, 85|128,8/*1109*/,  // Results = #1110 
/*43380*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 69|128,8/*1093*/, 86|128,8/*1110*/,  // Results = #1111 
/*43391*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1112 
/*43399*/     OPC_EmitInteger, MVT::i32, 0, 
/*43402*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89|128,8/*1113*/,  // Results = #1114 
/*43411*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43416*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91|128,8/*1115*/,  // Results = #1116 
/*43425*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 88|128,8/*1112*/, 90|128,8/*1114*/, 92|128,8/*1116*/,  // Results = #1117 
/*43438*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1118 
/*43446*/     OPC_EmitInteger, MVT::i32, 0, 
/*43449*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95|128,8/*1119*/,  // Results = #1120 
/*43458*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43463*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97|128,8/*1121*/,  // Results = #1122 
/*43472*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 94|128,8/*1118*/, 96|128,8/*1120*/, 98|128,8/*1122*/,  // Results = #1123 
/*43485*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 93|128,8/*1117*/, 99|128,8/*1123*/,  // Results = #1124 
/*43496*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1125 
/*43504*/     OPC_EmitInteger, MVT::i32, 0, 
/*43507*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 102|128,8/*1126*/,  // Results = #1127 
/*43516*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43521*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 104|128,8/*1128*/,  // Results = #1129 
/*43530*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 101|128,8/*1125*/, 103|128,8/*1127*/, 105|128,8/*1129*/,  // Results = #1130 
/*43543*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1131 
/*43551*/     OPC_EmitInteger, MVT::i32, 2, 
/*43554*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 107|128,8/*1131*/, 108|128,8/*1132*/,  // Results = #1133 
/*43565*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 106|128,8/*1130*/, 109|128,8/*1133*/,  // Results = #1134 
/*43576*/     OPC_EmitInteger, MVT::i32, 2, 
/*43579*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 110|128,8/*1134*/, 111|128,8/*1135*/,  // Results = #1136 
/*43590*/     OPC_EmitInteger, MVT::i32, 0, 
/*43593*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 113|128,8/*1137*/,  // Results = #1138 
/*43602*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*43607*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 115|128,8/*1139*/,  // Results = #1140 
/*43616*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 112|128,8/*1136*/, 114|128,8/*1138*/, 116|128,8/*1140*/,  // Results = #1141 
/*43629*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 100|128,8/*1124*/, 117|128,8/*1141*/,  // Results = #1142 
/*43640*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 87|128,8/*1111*/, 118|128,8/*1142*/, 2,  // Results = #1143 
/*43652*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 39|128,8/*1063*/, 56|128,8/*1080*/, 119|128,8/*1143*/,  // Results = #1144 
/*43665*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1145 
/*43673*/     OPC_EmitInteger, MVT::i32, 0, 
/*43676*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 122|128,8/*1146*/,  // Results = #1147 
/*43685*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*43690*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 124|128,8/*1148*/,  // Results = #1149 
/*43699*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 121|128,8/*1145*/, 123|128,8/*1147*/, 125|128,8/*1149*/,  // Results = #1150 
/*43712*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1151 
/*43720*/     OPC_EmitInteger, MVT::i32, 2, 
/*43723*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 127|128,8/*1151*/, 0|128,9/*1152*/,  // Results = #1153 
/*43734*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 126|128,8/*1150*/, 1|128,9/*1153*/,  // Results = #1154 
/*43745*/     OPC_EmitInteger, MVT::i32, 2, 
/*43748*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2|128,9/*1154*/, 3|128,9/*1155*/,  // Results = #1156 
/*43759*/     OPC_EmitInteger, MVT::i32, 0, 
/*43762*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5|128,9/*1157*/,  // Results = #1158 
/*43771*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*43776*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 7|128,9/*1159*/,  // Results = #1160 
/*43785*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4|128,9/*1156*/, 6|128,9/*1158*/, 8|128,9/*1160*/,  // Results = #1161 
/*43798*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 120|128,8/*1144*/, 9|128,9/*1161*/,  // Results = #1162 
/*43809*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 26|128,8/*1050*/, 10|128,9/*1162*/, 2,  // Results = #1163 
/*43821*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 25|128,7/*921*/, 42|128,7/*938*/, 11|128,9/*1163*/,  // Results = #1164 
/*43834*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1165 
/*43842*/     OPC_EmitInteger, MVT::i32, 4, 
/*43845*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13|128,9/*1165*/, 14|128,9/*1166*/,  // Results = #1167 
/*43856*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1168 
/*43864*/     OPC_EmitInteger, MVT::i32, 0, 
/*43867*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 17|128,9/*1169*/,  // Results = #1170 
/*43876*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*43880*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19|128,9/*1171*/,  // Results = #1172 
/*43889*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16|128,9/*1168*/, 18|128,9/*1170*/, 20|128,9/*1172*/,  // Results = #1173 
/*43902*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15|128,9/*1167*/, 21|128,9/*1173*/,  // Results = #1174 
/*43913*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1175 
/*43921*/     OPC_EmitInteger, MVT::i32, 0, 
/*43924*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,9/*1176*/,  // Results = #1177 
/*43933*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*43937*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 26|128,9/*1178*/,  // Results = #1179 
/*43946*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 23|128,9/*1175*/, 25|128,9/*1177*/, 27|128,9/*1179*/,  // Results = #1180 
/*43959*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1181 
/*43967*/     OPC_EmitInteger, MVT::i32, 4, 
/*43970*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 29|128,9/*1181*/, 30|128,9/*1182*/,  // Results = #1183 
/*43981*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 28|128,9/*1180*/, 31|128,9/*1183*/,  // Results = #1184 
/*43992*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 22|128,9/*1174*/, 32|128,9/*1184*/,  // Results = #1185 
/*44003*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1186 
/*44011*/     OPC_EmitInteger, MVT::i32, 0, 
/*44014*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 35|128,9/*1187*/,  // Results = #1188 
/*44023*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*44027*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 37|128,9/*1189*/,  // Results = #1190 
/*44036*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 34|128,9/*1186*/, 36|128,9/*1188*/, 38|128,9/*1190*/,  // Results = #1191 
/*44049*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1192 
/*44057*/     OPC_EmitInteger, MVT::i32, 4, 
/*44060*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 40|128,9/*1192*/, 41|128,9/*1193*/,  // Results = #1194 
/*44071*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 39|128,9/*1191*/, 42|128,9/*1194*/,  // Results = #1195 
/*44082*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1196 
/*44090*/     OPC_EmitInteger, MVT::i32, 4, 
/*44093*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 44|128,9/*1196*/, 45|128,9/*1197*/,  // Results = #1198 
/*44104*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1199 
/*44112*/     OPC_EmitInteger, MVT::i32, 0, 
/*44115*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 48|128,9/*1200*/,  // Results = #1201 
/*44124*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*44128*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 50|128,9/*1202*/,  // Results = #1203 
/*44137*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 47|128,9/*1199*/, 49|128,9/*1201*/, 51|128,9/*1203*/,  // Results = #1204 
/*44150*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,9/*1198*/, 52|128,9/*1204*/,  // Results = #1205 
/*44161*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1206 
/*44169*/     OPC_EmitInteger, MVT::i32, 4, 
/*44172*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 54|128,9/*1206*/, 55|128,9/*1207*/,  // Results = #1208 
/*44183*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1209 
/*44191*/     OPC_EmitInteger, MVT::i32, 0, 
/*44194*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58|128,9/*1210*/,  // Results = #1211 
/*44203*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*44207*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 60|128,9/*1212*/,  // Results = #1213 
/*44216*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 57|128,9/*1209*/, 59|128,9/*1211*/, 61|128,9/*1213*/,  // Results = #1214 
/*44229*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 56|128,9/*1208*/, 62|128,9/*1214*/,  // Results = #1215 
/*44240*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1216 
/*44248*/     OPC_EmitInteger, MVT::i32, 2, 
/*44251*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 64|128,9/*1216*/, 65|128,9/*1217*/,  // Results = #1218 
/*44262*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1219 
/*44270*/     OPC_EmitInteger, MVT::i32, 2, 
/*44273*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 67|128,9/*1219*/, 68|128,9/*1220*/,  // Results = #1221 
/*44284*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 66|128,9/*1218*/, 69|128,9/*1221*/,  // Results = #1222 
/*44295*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0,  // Results = #1223 
/*44303*/     OPC_EmitInteger, MVT::i32, 2, 
/*44306*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 71|128,9/*1223*/, 72|128,9/*1224*/,  // Results = #1225 
/*44317*/     OPC_EmitNode, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #1226 
/*44325*/     OPC_EmitInteger, MVT::i32, 2, 
/*44328*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 74|128,9/*1226*/, 75|128,9/*1227*/,  // Results = #1228 
/*44339*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 73|128,9/*1225*/, 76|128,9/*1228*/,  // Results = #1229 
/*44350*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 70|128,9/*1222*/, 77|128,9/*1229*/,  // Results = #1230 
/*44361*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 63|128,9/*1215*/, 78|128,9/*1230*/,  // Results = #1231 
/*44372*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 53|128,9/*1205*/, 79|128,9/*1231*/,  // Results = #1232 
/*44383*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 43|128,9/*1195*/, 80|128,9/*1232*/,  // Results = #1233 
/*44394*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33|128,9/*1185*/, 81|128,9/*1233*/,  // Results = #1234 
/*44405*/     OPC_EmitInteger, MVT::i32, 0, 
/*44408*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 83|128,9/*1235*/,  // Results = #1236 
/*44417*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*44421*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 85|128,9/*1237*/,  // Results = #1238 
/*44430*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 82|128,9/*1234*/, 84|128,9/*1236*/, 86|128,9/*1238*/,  // Results = #1239 
/*44443*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 12|128,9/*1164*/, 87|128,9/*1239*/,  // Results = #1240 
/*44454*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 59|128,6/*827*/, 88|128,9/*1240*/, 2,  // Results = #1241 
/*44466*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 83|128,2/*339*/, 30|128,3/*414*/, 89|128,9/*1241*/,  // Results = #1242 
/*44479*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORi64_v2i64), 0,
                  1/*#VTs*/, MVT::i64, 1/*#Ops*/, 90|128,9/*1242*/, 
              // Src: (SPUmul64:i64 R64C:i64:$rA, R64C:i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (ORi64_v2i64:i64 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 4:i32), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 4:i32), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 4:i32), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 4:i32), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 4:i32), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 4:i32), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 4:i32), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 4:i32), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 4:i32), (SELBv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rA), 2:i32), (SHLQBYIv4i32:v16i8 (ORv2i64_i64:v16i8 R64C:i64:$rB), 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), VECREG:v4i32:$rCGmask)))
            /*SwitchType*/ 104|128,65/*8424*/,  MVT::v2i64,// ->52915
/*44491*/     OPC_EmitInteger, MVT::i32, 0, 
/*44494*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3,  // Results = #4 
/*44502*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44507*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6 
/*44515*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 4, 6,  // Results = #7 
/*44525*/     OPC_EmitInteger, MVT::i32, 0, 
/*44528*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8,  // Results = #9 
/*44536*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44541*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10,  // Results = #11 
/*44549*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 9, 11,  // Results = #12 
/*44559*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7, 12,  // Results = #13 
/*44568*/     OPC_EmitInteger, MVT::i32, 0, 
/*44571*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14,  // Results = #15 
/*44579*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44584*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 16,  // Results = #17 
/*44592*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 15, 17,  // Results = #18 
/*44602*/     OPC_EmitInteger, MVT::i32, 2, 
/*44605*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 19,  // Results = #20 
/*44614*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 18, 20,  // Results = #21 
/*44623*/     OPC_EmitInteger, MVT::i32, 2, 
/*44626*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21, 22,  // Results = #23 
/*44635*/     OPC_EmitInteger, MVT::i32, 0, 
/*44638*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24,  // Results = #25 
/*44646*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*44651*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 26,  // Results = #27 
/*44659*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 23, 25, 27,  // Results = #28 
/*44669*/     OPC_EmitInteger, MVT::i32, 0, 
/*44672*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 29,  // Results = #30 
/*44680*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44685*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 31,  // Results = #32 
/*44693*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 30, 32,  // Results = #33 
/*44703*/     OPC_EmitInteger, MVT::i32, 0, 
/*44706*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34,  // Results = #35 
/*44714*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44719*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36,  // Results = #37 
/*44727*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 35, 37,  // Results = #38 
/*44737*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33, 38,  // Results = #39 
/*44746*/     OPC_EmitInteger, MVT::i32, 0, 
/*44749*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 40,  // Results = #41 
/*44757*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44762*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 42,  // Results = #43 
/*44770*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 41, 43,  // Results = #44 
/*44780*/     OPC_EmitInteger, MVT::i32, 2, 
/*44783*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 45,  // Results = #46 
/*44792*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 44, 46,  // Results = #47 
/*44801*/     OPC_EmitInteger, MVT::i32, 2, 
/*44804*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 47, 48,  // Results = #49 
/*44813*/     OPC_EmitInteger, MVT::i32, 0, 
/*44816*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 50,  // Results = #51 
/*44824*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*44829*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52,  // Results = #53 
/*44837*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 49, 51, 53,  // Results = #54 
/*44847*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 39, 54,  // Results = #55 
/*44856*/     OPC_EmitInteger, MVT::i32, 0, 
/*44859*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56,  // Results = #57 
/*44867*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44872*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58,  // Results = #59 
/*44880*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 57, 59,  // Results = #60 
/*44890*/     OPC_EmitInteger, MVT::i32, 0, 
/*44893*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 61,  // Results = #62 
/*44901*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44906*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 63,  // Results = #64 
/*44914*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 62, 64,  // Results = #65 
/*44924*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 60, 65,  // Results = #66 
/*44933*/     OPC_EmitInteger, MVT::i32, 0, 
/*44936*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 67,  // Results = #68 
/*44944*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*44949*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 69,  // Results = #70 
/*44957*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 68, 70,  // Results = #71 
/*44967*/     OPC_EmitInteger, MVT::i32, 2, 
/*44970*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 72,  // Results = #73 
/*44979*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 71, 73,  // Results = #74 
/*44988*/     OPC_EmitInteger, MVT::i32, 2, 
/*44991*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 74, 75,  // Results = #76 
/*45000*/     OPC_EmitInteger, MVT::i32, 0, 
/*45003*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 77,  // Results = #78 
/*45011*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*45016*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79,  // Results = #80 
/*45024*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 76, 78, 80,  // Results = #81 
/*45034*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 66, 81,  // Results = #82 
/*45043*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 55, 82, 2,  // Results = #83 
/*45053*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 28, 83,  // Results = #84 
/*45063*/     OPC_EmitInteger, MVT::i32, 0, 
/*45066*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 85,  // Results = #86 
/*45074*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45079*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 87,  // Results = #88 
/*45087*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 86, 88,  // Results = #89 
/*45097*/     OPC_EmitInteger, MVT::i32, 2, 
/*45100*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 90,  // Results = #91 
/*45109*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 89, 91,  // Results = #92 
/*45118*/     OPC_EmitInteger, MVT::i32, 2, 
/*45121*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 92, 93,  // Results = #94 
/*45130*/     OPC_EmitInteger, MVT::i32, 0, 
/*45133*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95,  // Results = #96 
/*45141*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*45146*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97,  // Results = #98 
/*45154*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 94, 96, 98,  // Results = #99 
/*45164*/     OPC_EmitInteger, MVT::i32, 0, 
/*45167*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100,  // Results = #101 
/*45175*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45180*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 102,  // Results = #103 
/*45188*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 101, 103,  // Results = #104 
/*45198*/     OPC_EmitInteger, MVT::i32, 0, 
/*45201*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 105,  // Results = #106 
/*45209*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45214*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 107,  // Results = #108 
/*45222*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 106, 108,  // Results = #109 
/*45232*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 104, 109,  // Results = #110 
/*45241*/     OPC_EmitInteger, MVT::i32, 0, 
/*45244*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111,  // Results = #112 
/*45252*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45257*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 113,  // Results = #114 
/*45265*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 112, 114,  // Results = #115 
/*45275*/     OPC_EmitInteger, MVT::i32, 2, 
/*45278*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 116,  // Results = #117 
/*45287*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 115, 117,  // Results = #118 
/*45296*/     OPC_EmitInteger, MVT::i32, 2, 
/*45299*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 118, 119,  // Results = #120 
/*45308*/     OPC_EmitInteger, MVT::i32, 0, 
/*45311*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 121,  // Results = #122 
/*45319*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*45324*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123,  // Results = #124 
/*45332*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 120, 122, 124,  // Results = #125 
/*45342*/     OPC_EmitInteger, MVT::i32, 0, 
/*45345*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 126,  // Results = #127 
/*45353*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45358*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0|128,1/*128*/,  // Results = #129 
/*45367*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 127, 1|128,1/*129*/,  // Results = #130 
/*45378*/     OPC_EmitInteger, MVT::i32, 0, 
/*45381*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3|128,1/*131*/,  // Results = #132 
/*45390*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45395*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5|128,1/*133*/,  // Results = #134 
/*45404*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 4|128,1/*132*/, 6|128,1/*134*/,  // Results = #135 
/*45416*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2|128,1/*130*/, 7|128,1/*135*/,  // Results = #136 
/*45427*/     OPC_EmitInteger, MVT::i32, 0, 
/*45430*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,1/*137*/,  // Results = #138 
/*45439*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45444*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11|128,1/*139*/,  // Results = #140 
/*45453*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10|128,1/*138*/, 12|128,1/*140*/,  // Results = #141 
/*45465*/     OPC_EmitInteger, MVT::i32, 2, 
/*45468*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 14|128,1/*142*/,  // Results = #143 
/*45478*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13|128,1/*141*/, 15|128,1/*143*/,  // Results = #144 
/*45489*/     OPC_EmitInteger, MVT::i32, 2, 
/*45492*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,1/*144*/, 17|128,1/*145*/,  // Results = #146 
/*45503*/     OPC_EmitInteger, MVT::i32, 0, 
/*45506*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 19|128,1/*147*/,  // Results = #148 
/*45515*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*45520*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 21|128,1/*149*/,  // Results = #150 
/*45529*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 18|128,1/*146*/, 20|128,1/*148*/, 22|128,1/*150*/,  // Results = #151 
/*45542*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8|128,1/*136*/, 23|128,1/*151*/,  // Results = #152 
/*45553*/     OPC_EmitInteger, MVT::i32, 0, 
/*45556*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 25|128,1/*153*/,  // Results = #154 
/*45565*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45570*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 27|128,1/*155*/,  // Results = #156 
/*45579*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 26|128,1/*154*/, 28|128,1/*156*/,  // Results = #157 
/*45591*/     OPC_EmitInteger, MVT::i32, 0, 
/*45594*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 30|128,1/*158*/,  // Results = #159 
/*45603*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45608*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 32|128,1/*160*/,  // Results = #161 
/*45617*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 31|128,1/*159*/, 33|128,1/*161*/,  // Results = #162 
/*45629*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 29|128,1/*157*/, 34|128,1/*162*/,  // Results = #163 
/*45640*/     OPC_EmitInteger, MVT::i32, 0, 
/*45643*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,1/*164*/,  // Results = #165 
/*45652*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45657*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,1/*166*/,  // Results = #167 
/*45666*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 37|128,1/*165*/, 39|128,1/*167*/,  // Results = #168 
/*45678*/     OPC_EmitInteger, MVT::i32, 2, 
/*45681*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 41|128,1/*169*/,  // Results = #170 
/*45691*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 40|128,1/*168*/, 42|128,1/*170*/,  // Results = #171 
/*45702*/     OPC_EmitInteger, MVT::i32, 2, 
/*45705*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 43|128,1/*171*/, 44|128,1/*172*/,  // Results = #173 
/*45716*/     OPC_EmitInteger, MVT::i32, 0, 
/*45719*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 46|128,1/*174*/,  // Results = #175 
/*45728*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*45733*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 48|128,1/*176*/,  // Results = #177 
/*45742*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 45|128,1/*173*/, 47|128,1/*175*/, 49|128,1/*177*/,  // Results = #178 
/*45755*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 35|128,1/*163*/, 50|128,1/*178*/,  // Results = #179 
/*45766*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 24|128,1/*152*/, 51|128,1/*179*/, 2,  // Results = #180 
/*45778*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 110, 125, 52|128,1/*180*/,  // Results = #181 
/*45789*/     OPC_EmitInteger, MVT::i32, 0, 
/*45792*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 54|128,1/*182*/,  // Results = #183 
/*45801*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45806*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56|128,1/*184*/,  // Results = #185 
/*45815*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 55|128,1/*183*/, 57|128,1/*185*/,  // Results = #186 
/*45827*/     OPC_EmitInteger, MVT::i32, 2, 
/*45830*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 59|128,1/*187*/,  // Results = #188 
/*45840*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 58|128,1/*186*/, 60|128,1/*188*/,  // Results = #189 
/*45851*/     OPC_EmitInteger, MVT::i32, 2, 
/*45854*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 61|128,1/*189*/, 62|128,1/*190*/,  // Results = #191 
/*45865*/     OPC_EmitInteger, MVT::i32, 0, 
/*45868*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 64|128,1/*192*/,  // Results = #193 
/*45877*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*45882*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 66|128,1/*194*/,  // Results = #195 
/*45891*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 63|128,1/*191*/, 65|128,1/*193*/, 67|128,1/*195*/,  // Results = #196 
/*45904*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 53|128,1/*181*/, 68|128,1/*196*/,  // Results = #197 
/*45915*/     OPC_EmitInteger, MVT::i32, 0, 
/*45918*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,1/*198*/,  // Results = #199 
/*45927*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45932*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 72|128,1/*200*/,  // Results = #201 
/*45941*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 71|128,1/*199*/, 73|128,1/*201*/,  // Results = #202 
/*45953*/     OPC_EmitInteger, MVT::i32, 0, 
/*45956*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 75|128,1/*203*/,  // Results = #204 
/*45965*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*45970*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 77|128,1/*205*/,  // Results = #206 
/*45979*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 76|128,1/*204*/, 78|128,1/*206*/,  // Results = #207 
/*45991*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 74|128,1/*202*/, 79|128,1/*207*/,  // Results = #208 
/*46002*/     OPC_EmitInteger, MVT::i32, 0, 
/*46005*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 81|128,1/*209*/,  // Results = #210 
/*46014*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46019*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 83|128,1/*211*/,  // Results = #212 
/*46028*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 82|128,1/*210*/, 84|128,1/*212*/,  // Results = #213 
/*46040*/     OPC_EmitInteger, MVT::i32, 2, 
/*46043*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 86|128,1/*214*/,  // Results = #215 
/*46053*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 85|128,1/*213*/, 87|128,1/*215*/,  // Results = #216 
/*46064*/     OPC_EmitInteger, MVT::i32, 2, 
/*46067*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 88|128,1/*216*/, 89|128,1/*217*/,  // Results = #218 
/*46078*/     OPC_EmitInteger, MVT::i32, 0, 
/*46081*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91|128,1/*219*/,  // Results = #220 
/*46090*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*46095*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 93|128,1/*221*/,  // Results = #222 
/*46104*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 90|128,1/*218*/, 92|128,1/*220*/, 94|128,1/*222*/,  // Results = #223 
/*46117*/     OPC_EmitInteger, MVT::i32, 0, 
/*46120*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 96|128,1/*224*/,  // Results = #225 
/*46129*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46134*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,1/*226*/,  // Results = #227 
/*46143*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 97|128,1/*225*/, 99|128,1/*227*/,  // Results = #228 
/*46155*/     OPC_EmitInteger, MVT::i32, 0, 
/*46158*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 101|128,1/*229*/,  // Results = #230 
/*46167*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46172*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 103|128,1/*231*/,  // Results = #232 
/*46181*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 102|128,1/*230*/, 104|128,1/*232*/,  // Results = #233 
/*46193*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 100|128,1/*228*/, 105|128,1/*233*/,  // Results = #234 
/*46204*/     OPC_EmitInteger, MVT::i32, 0, 
/*46207*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 107|128,1/*235*/,  // Results = #236 
/*46216*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46221*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,1/*237*/,  // Results = #238 
/*46230*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 108|128,1/*236*/, 110|128,1/*238*/,  // Results = #239 
/*46242*/     OPC_EmitInteger, MVT::i32, 2, 
/*46245*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 112|128,1/*240*/,  // Results = #241 
/*46255*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 111|128,1/*239*/, 113|128,1/*241*/,  // Results = #242 
/*46266*/     OPC_EmitInteger, MVT::i32, 2, 
/*46269*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 114|128,1/*242*/, 115|128,1/*243*/,  // Results = #244 
/*46280*/     OPC_EmitInteger, MVT::i32, 0, 
/*46283*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 117|128,1/*245*/,  // Results = #246 
/*46292*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*46297*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,1/*247*/,  // Results = #248 
/*46306*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 116|128,1/*244*/, 118|128,1/*246*/, 120|128,1/*248*/,  // Results = #249 
/*46319*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 106|128,1/*234*/, 121|128,1/*249*/,  // Results = #250 
/*46330*/     OPC_EmitInteger, MVT::i32, 0, 
/*46333*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123|128,1/*251*/,  // Results = #252 
/*46342*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46347*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,1/*253*/,  // Results = #254 
/*46356*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 124|128,1/*252*/, 126|128,1/*254*/,  // Results = #255 
/*46368*/     OPC_EmitInteger, MVT::i32, 0, 
/*46371*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0|128,2/*256*/,  // Results = #257 
/*46380*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46385*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2|128,2/*258*/,  // Results = #259 
/*46394*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 1|128,2/*257*/, 3|128,2/*259*/,  // Results = #260 
/*46406*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 127|128,1/*255*/, 4|128,2/*260*/,  // Results = #261 
/*46417*/     OPC_EmitInteger, MVT::i32, 0, 
/*46420*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,2/*262*/,  // Results = #263 
/*46429*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46434*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8|128,2/*264*/,  // Results = #265 
/*46443*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 7|128,2/*263*/, 9|128,2/*265*/,  // Results = #266 
/*46455*/     OPC_EmitInteger, MVT::i32, 2, 
/*46458*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 11|128,2/*267*/,  // Results = #268 
/*46468*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 10|128,2/*266*/, 12|128,2/*268*/,  // Results = #269 
/*46479*/     OPC_EmitInteger, MVT::i32, 2, 
/*46482*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13|128,2/*269*/, 14|128,2/*270*/,  // Results = #271 
/*46493*/     OPC_EmitInteger, MVT::i32, 0, 
/*46496*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 16|128,2/*272*/,  // Results = #273 
/*46505*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*46510*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 18|128,2/*274*/,  // Results = #275 
/*46519*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 15|128,2/*271*/, 17|128,2/*273*/, 19|128,2/*275*/,  // Results = #276 
/*46532*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5|128,2/*261*/, 20|128,2/*276*/,  // Results = #277 
/*46543*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 122|128,1/*250*/, 21|128,2/*277*/, 2,  // Results = #278 
/*46555*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 80|128,1/*208*/, 95|128,1/*223*/, 22|128,2/*278*/,  // Results = #279 
/*46568*/     OPC_EmitInteger, MVT::i32, 0, 
/*46571*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,2/*280*/,  // Results = #281 
/*46580*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*46585*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 26|128,2/*282*/,  // Results = #283 
/*46594*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 25|128,2/*281*/, 27|128,2/*283*/,  // Results = #284 
/*46606*/     OPC_EmitInteger, MVT::i32, 2, 
/*46609*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 29|128,2/*285*/,  // Results = #286 
/*46619*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 28|128,2/*284*/, 30|128,2/*286*/,  // Results = #287 
/*46630*/     OPC_EmitInteger, MVT::i32, 2, 
/*46633*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 31|128,2/*287*/, 32|128,2/*288*/,  // Results = #289 
/*46644*/     OPC_EmitInteger, MVT::i32, 0, 
/*46647*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 34|128,2/*290*/,  // Results = #291 
/*46656*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*46661*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,2/*292*/,  // Results = #293 
/*46670*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 33|128,2/*289*/, 35|128,2/*291*/, 37|128,2/*293*/,  // Results = #294 
/*46683*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 23|128,2/*279*/, 38|128,2/*294*/,  // Results = #295 
/*46694*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 69|128,1/*197*/, 39|128,2/*295*/, 2,  // Results = #296 
/*46706*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 84, 99, 40|128,2/*296*/,  // Results = #297 
/*46717*/     OPC_EmitInteger, MVT::i32, 4, 
/*46720*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 42|128,2/*298*/,  // Results = #299 
/*46730*/     OPC_EmitInteger, MVT::i32, 0, 
/*46733*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 44|128,2/*300*/,  // Results = #301 
/*46742*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*46746*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 46|128,2/*302*/,  // Results = #303 
/*46755*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 45|128,2/*301*/, 47|128,2/*303*/,  // Results = #304 
/*46767*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 43|128,2/*299*/, 48|128,2/*304*/,  // Results = #305 
/*46778*/     OPC_EmitInteger, MVT::i32, 0, 
/*46781*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 50|128,2/*306*/,  // Results = #307 
/*46790*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*46794*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52|128,2/*308*/,  // Results = #309 
/*46803*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 51|128,2/*307*/, 53|128,2/*309*/,  // Results = #310 
/*46815*/     OPC_EmitInteger, MVT::i32, 4, 
/*46818*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 55|128,2/*311*/,  // Results = #312 
/*46828*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 54|128,2/*310*/, 56|128,2/*312*/,  // Results = #313 
/*46839*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 49|128,2/*305*/, 57|128,2/*313*/,  // Results = #314 
/*46850*/     OPC_EmitInteger, MVT::i32, 0, 
/*46853*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 59|128,2/*315*/,  // Results = #316 
/*46862*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*46866*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 61|128,2/*317*/,  // Results = #318 
/*46875*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 60|128,2/*316*/, 62|128,2/*318*/,  // Results = #319 
/*46887*/     OPC_EmitInteger, MVT::i32, 4, 
/*46890*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 64|128,2/*320*/,  // Results = #321 
/*46900*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 63|128,2/*319*/, 65|128,2/*321*/,  // Results = #322 
/*46911*/     OPC_EmitInteger, MVT::i32, 4, 
/*46914*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 67|128,2/*323*/,  // Results = #324 
/*46924*/     OPC_EmitInteger, MVT::i32, 0, 
/*46927*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 69|128,2/*325*/,  // Results = #326 
/*46936*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*46940*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 71|128,2/*327*/,  // Results = #328 
/*46949*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 70|128,2/*326*/, 72|128,2/*328*/,  // Results = #329 
/*46961*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 68|128,2/*324*/, 73|128,2/*329*/,  // Results = #330 
/*46972*/     OPC_EmitInteger, MVT::i32, 4, 
/*46975*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 75|128,2/*331*/,  // Results = #332 
/*46985*/     OPC_EmitInteger, MVT::i32, 0, 
/*46988*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 77|128,2/*333*/,  // Results = #334 
/*46997*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*47001*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79|128,2/*335*/,  // Results = #336 
/*47010*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 78|128,2/*334*/, 80|128,2/*336*/,  // Results = #337 
/*47022*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 76|128,2/*332*/, 81|128,2/*337*/,  // Results = #338 
/*47033*/     OPC_EmitInteger, MVT::i32, 2, 
/*47036*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 83|128,2/*339*/,  // Results = #340 
/*47046*/     OPC_EmitInteger, MVT::i32, 2, 
/*47049*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 85|128,2/*341*/,  // Results = #342 
/*47059*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 84|128,2/*340*/, 86|128,2/*342*/,  // Results = #343 
/*47070*/     OPC_EmitInteger, MVT::i32, 2, 
/*47073*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 88|128,2/*344*/,  // Results = #345 
/*47083*/     OPC_EmitInteger, MVT::i32, 2, 
/*47086*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 90|128,2/*346*/,  // Results = #347 
/*47096*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 89|128,2/*345*/, 91|128,2/*347*/,  // Results = #348 
/*47107*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 87|128,2/*343*/, 92|128,2/*348*/,  // Results = #349 
/*47118*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 82|128,2/*338*/, 93|128,2/*349*/,  // Results = #350 
/*47129*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 74|128,2/*330*/, 94|128,2/*350*/,  // Results = #351 
/*47140*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 66|128,2/*322*/, 95|128,2/*351*/,  // Results = #352 
/*47151*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 58|128,2/*314*/, 96|128,2/*352*/,  // Results = #353 
/*47162*/     OPC_EmitInteger, MVT::i32, 0, 
/*47165*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,2/*354*/,  // Results = #355 
/*47174*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*47178*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100|128,2/*356*/,  // Results = #357 
/*47187*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 97|128,2/*353*/, 99|128,2/*355*/, 101|128,2/*357*/,  // Results = #358 
/*47200*/     OPC_EmitInteger, MVT::i32, 0, 
/*47203*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 103|128,2/*359*/,  // Results = #360 
/*47212*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47217*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 105|128,2/*361*/,  // Results = #362 
/*47226*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 104|128,2/*360*/, 106|128,2/*362*/,  // Results = #363 
/*47238*/     OPC_EmitInteger, MVT::i32, 0, 
/*47241*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 108|128,2/*364*/,  // Results = #365 
/*47250*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47255*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 110|128,2/*366*/,  // Results = #367 
/*47264*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 109|128,2/*365*/, 111|128,2/*367*/,  // Results = #368 
/*47276*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 107|128,2/*363*/, 112|128,2/*368*/,  // Results = #369 
/*47287*/     OPC_EmitInteger, MVT::i32, 0, 
/*47290*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 114|128,2/*370*/,  // Results = #371 
/*47299*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47304*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 116|128,2/*372*/,  // Results = #373 
/*47313*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 115|128,2/*371*/, 117|128,2/*373*/,  // Results = #374 
/*47325*/     OPC_EmitInteger, MVT::i32, 2, 
/*47328*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 119|128,2/*375*/,  // Results = #376 
/*47338*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 118|128,2/*374*/, 120|128,2/*376*/,  // Results = #377 
/*47349*/     OPC_EmitInteger, MVT::i32, 2, 
/*47352*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 121|128,2/*377*/, 122|128,2/*378*/,  // Results = #379 
/*47363*/     OPC_EmitInteger, MVT::i32, 0, 
/*47366*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 124|128,2/*380*/,  // Results = #381 
/*47375*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*47380*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 126|128,2/*382*/,  // Results = #383 
/*47389*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 123|128,2/*379*/, 125|128,2/*381*/, 127|128,2/*383*/,  // Results = #384 
/*47402*/     OPC_EmitInteger, MVT::i32, 0, 
/*47405*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,3/*385*/,  // Results = #386 
/*47414*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47419*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3|128,3/*387*/,  // Results = #388 
/*47428*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2|128,3/*386*/, 4|128,3/*388*/,  // Results = #389 
/*47440*/     OPC_EmitInteger, MVT::i32, 0, 
/*47443*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,3/*390*/,  // Results = #391 
/*47452*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47457*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8|128,3/*392*/,  // Results = #393 
/*47466*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 7|128,3/*391*/, 9|128,3/*393*/,  // Results = #394 
/*47478*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5|128,3/*389*/, 10|128,3/*394*/,  // Results = #395 
/*47489*/     OPC_EmitInteger, MVT::i32, 0, 
/*47492*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12|128,3/*396*/,  // Results = #397 
/*47501*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47506*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14|128,3/*398*/,  // Results = #399 
/*47515*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 13|128,3/*397*/, 15|128,3/*399*/,  // Results = #400 
/*47527*/     OPC_EmitInteger, MVT::i32, 2, 
/*47530*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 17|128,3/*401*/,  // Results = #402 
/*47540*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,3/*400*/, 18|128,3/*402*/,  // Results = #403 
/*47551*/     OPC_EmitInteger, MVT::i32, 2, 
/*47554*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,3/*403*/, 20|128,3/*404*/,  // Results = #405 
/*47565*/     OPC_EmitInteger, MVT::i32, 0, 
/*47568*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22|128,3/*406*/,  // Results = #407 
/*47577*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*47582*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,3/*408*/,  // Results = #409 
/*47591*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 21|128,3/*405*/, 23|128,3/*407*/, 25|128,3/*409*/,  // Results = #410 
/*47604*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11|128,3/*395*/, 26|128,3/*410*/,  // Results = #411 
/*47615*/     OPC_EmitInteger, MVT::i32, 0, 
/*47618*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28|128,3/*412*/,  // Results = #413 
/*47627*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47632*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 30|128,3/*414*/,  // Results = #415 
/*47641*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 29|128,3/*413*/, 31|128,3/*415*/,  // Results = #416 
/*47653*/     OPC_EmitInteger, MVT::i32, 0, 
/*47656*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 33|128,3/*417*/,  // Results = #418 
/*47665*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47670*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 35|128,3/*419*/,  // Results = #420 
/*47679*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 34|128,3/*418*/, 36|128,3/*420*/,  // Results = #421 
/*47691*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 32|128,3/*416*/, 37|128,3/*421*/,  // Results = #422 
/*47702*/     OPC_EmitInteger, MVT::i32, 0, 
/*47705*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 39|128,3/*423*/,  // Results = #424 
/*47714*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47719*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,3/*425*/,  // Results = #426 
/*47728*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 40|128,3/*424*/, 42|128,3/*426*/,  // Results = #427 
/*47740*/     OPC_EmitInteger, MVT::i32, 2, 
/*47743*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 44|128,3/*428*/,  // Results = #429 
/*47753*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 43|128,3/*427*/, 45|128,3/*429*/,  // Results = #430 
/*47764*/     OPC_EmitInteger, MVT::i32, 2, 
/*47767*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,3/*430*/, 47|128,3/*431*/,  // Results = #432 
/*47778*/     OPC_EmitInteger, MVT::i32, 0, 
/*47781*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 49|128,3/*433*/,  // Results = #434 
/*47790*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*47795*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 51|128,3/*435*/,  // Results = #436 
/*47804*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 48|128,3/*432*/, 50|128,3/*434*/, 52|128,3/*436*/,  // Results = #437 
/*47817*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 38|128,3/*422*/, 53|128,3/*437*/,  // Results = #438 
/*47828*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 27|128,3/*411*/, 54|128,3/*438*/, 2,  // Results = #439 
/*47840*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 113|128,2/*369*/, 0|128,3/*384*/, 55|128,3/*439*/,  // Results = #440 
/*47853*/     OPC_EmitInteger, MVT::i32, 0, 
/*47856*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 57|128,3/*441*/,  // Results = #442 
/*47865*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47870*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 59|128,3/*443*/,  // Results = #444 
/*47879*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 58|128,3/*442*/, 60|128,3/*444*/,  // Results = #445 
/*47891*/     OPC_EmitInteger, MVT::i32, 2, 
/*47894*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 62|128,3/*446*/,  // Results = #447 
/*47904*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 61|128,3/*445*/, 63|128,3/*447*/,  // Results = #448 
/*47915*/     OPC_EmitInteger, MVT::i32, 2, 
/*47918*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 64|128,3/*448*/, 65|128,3/*449*/,  // Results = #450 
/*47929*/     OPC_EmitInteger, MVT::i32, 0, 
/*47932*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 67|128,3/*451*/,  // Results = #452 
/*47941*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*47946*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 69|128,3/*453*/,  // Results = #454 
/*47955*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 66|128,3/*450*/, 68|128,3/*452*/, 70|128,3/*454*/,  // Results = #455 
/*47968*/     OPC_EmitInteger, MVT::i32, 0, 
/*47971*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 72|128,3/*456*/,  // Results = #457 
/*47980*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*47985*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 74|128,3/*458*/,  // Results = #459 
/*47994*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 73|128,3/*457*/, 75|128,3/*459*/,  // Results = #460 
/*48006*/     OPC_EmitInteger, MVT::i32, 0, 
/*48009*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 77|128,3/*461*/,  // Results = #462 
/*48018*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48023*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79|128,3/*463*/,  // Results = #464 
/*48032*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 78|128,3/*462*/, 80|128,3/*464*/,  // Results = #465 
/*48044*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 76|128,3/*460*/, 81|128,3/*465*/,  // Results = #466 
/*48055*/     OPC_EmitInteger, MVT::i32, 0, 
/*48058*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 83|128,3/*467*/,  // Results = #468 
/*48067*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48072*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 85|128,3/*469*/,  // Results = #470 
/*48081*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 84|128,3/*468*/, 86|128,3/*470*/,  // Results = #471 
/*48093*/     OPC_EmitInteger, MVT::i32, 2, 
/*48096*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 88|128,3/*472*/,  // Results = #473 
/*48106*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 87|128,3/*471*/, 89|128,3/*473*/,  // Results = #474 
/*48117*/     OPC_EmitInteger, MVT::i32, 2, 
/*48120*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 90|128,3/*474*/, 91|128,3/*475*/,  // Results = #476 
/*48131*/     OPC_EmitInteger, MVT::i32, 0, 
/*48134*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 93|128,3/*477*/,  // Results = #478 
/*48143*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*48148*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95|128,3/*479*/,  // Results = #480 
/*48157*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 92|128,3/*476*/, 94|128,3/*478*/, 96|128,3/*480*/,  // Results = #481 
/*48170*/     OPC_EmitInteger, MVT::i32, 0, 
/*48173*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,3/*482*/,  // Results = #483 
/*48182*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48187*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100|128,3/*484*/,  // Results = #485 
/*48196*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 99|128,3/*483*/, 101|128,3/*485*/,  // Results = #486 
/*48208*/     OPC_EmitInteger, MVT::i32, 0, 
/*48211*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 103|128,3/*487*/,  // Results = #488 
/*48220*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48225*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 105|128,3/*489*/,  // Results = #490 
/*48234*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 104|128,3/*488*/, 106|128,3/*490*/,  // Results = #491 
/*48246*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 102|128,3/*486*/, 107|128,3/*491*/,  // Results = #492 
/*48257*/     OPC_EmitInteger, MVT::i32, 0, 
/*48260*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,3/*493*/,  // Results = #494 
/*48269*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48274*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111|128,3/*495*/,  // Results = #496 
/*48283*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 110|128,3/*494*/, 112|128,3/*496*/,  // Results = #497 
/*48295*/     OPC_EmitInteger, MVT::i32, 2, 
/*48298*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 114|128,3/*498*/,  // Results = #499 
/*48308*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 113|128,3/*497*/, 115|128,3/*499*/,  // Results = #500 
/*48319*/     OPC_EmitInteger, MVT::i32, 2, 
/*48322*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 116|128,3/*500*/, 117|128,3/*501*/,  // Results = #502 
/*48333*/     OPC_EmitInteger, MVT::i32, 0, 
/*48336*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,3/*503*/,  // Results = #504 
/*48345*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*48350*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 121|128,3/*505*/,  // Results = #506 
/*48359*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 118|128,3/*502*/, 120|128,3/*504*/, 122|128,3/*506*/,  // Results = #507 
/*48372*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 108|128,3/*492*/, 123|128,3/*507*/,  // Results = #508 
/*48383*/     OPC_EmitInteger, MVT::i32, 0, 
/*48386*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,3/*509*/,  // Results = #510 
/*48395*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48400*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 127|128,3/*511*/,  // Results = #512 
/*48409*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 126|128,3/*510*/, 0|128,4/*512*/,  // Results = #513 
/*48421*/     OPC_EmitInteger, MVT::i32, 0, 
/*48424*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 2|128,4/*514*/,  // Results = #515 
/*48433*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48438*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4|128,4/*516*/,  // Results = #517 
/*48447*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 3|128,4/*515*/, 5|128,4/*517*/,  // Results = #518 
/*48459*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1|128,4/*513*/, 6|128,4/*518*/,  // Results = #519 
/*48470*/     OPC_EmitInteger, MVT::i32, 0, 
/*48473*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8|128,4/*520*/,  // Results = #521 
/*48482*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48487*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 10|128,4/*522*/,  // Results = #523 
/*48496*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 9|128,4/*521*/, 11|128,4/*523*/,  // Results = #524 
/*48508*/     OPC_EmitInteger, MVT::i32, 2, 
/*48511*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 13|128,4/*525*/,  // Results = #526 
/*48521*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 12|128,4/*524*/, 14|128,4/*526*/,  // Results = #527 
/*48532*/     OPC_EmitInteger, MVT::i32, 2, 
/*48535*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15|128,4/*527*/, 16|128,4/*528*/,  // Results = #529 
/*48546*/     OPC_EmitInteger, MVT::i32, 0, 
/*48549*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 18|128,4/*530*/,  // Results = #531 
/*48558*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*48563*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 20|128,4/*532*/,  // Results = #533 
/*48572*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 17|128,4/*529*/, 19|128,4/*531*/, 21|128,4/*533*/,  // Results = #534 
/*48585*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 7|128,4/*519*/, 22|128,4/*534*/,  // Results = #535 
/*48596*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 124|128,3/*508*/, 23|128,4/*535*/, 2,  // Results = #536 
/*48608*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 82|128,3/*466*/, 97|128,3/*481*/, 24|128,4/*536*/,  // Results = #537 
/*48621*/     OPC_EmitInteger, MVT::i32, 0, 
/*48624*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 26|128,4/*538*/,  // Results = #539 
/*48633*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48638*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28|128,4/*540*/,  // Results = #541 
/*48647*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 27|128,4/*539*/, 29|128,4/*541*/,  // Results = #542 
/*48659*/     OPC_EmitInteger, MVT::i32, 2, 
/*48662*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 31|128,4/*543*/,  // Results = #544 
/*48672*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 30|128,4/*542*/, 32|128,4/*544*/,  // Results = #545 
/*48683*/     OPC_EmitInteger, MVT::i32, 2, 
/*48686*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33|128,4/*545*/, 34|128,4/*546*/,  // Results = #547 
/*48697*/     OPC_EmitInteger, MVT::i32, 0, 
/*48700*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,4/*548*/,  // Results = #549 
/*48709*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*48714*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,4/*550*/,  // Results = #551 
/*48723*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 35|128,4/*547*/, 37|128,4/*549*/, 39|128,4/*551*/,  // Results = #552 
/*48736*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 25|128,4/*537*/, 40|128,4/*552*/,  // Results = #553 
/*48747*/     OPC_EmitInteger, MVT::i32, 0, 
/*48750*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 42|128,4/*554*/,  // Results = #555 
/*48759*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48764*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 44|128,4/*556*/,  // Results = #557 
/*48773*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 43|128,4/*555*/, 45|128,4/*557*/,  // Results = #558 
/*48785*/     OPC_EmitInteger, MVT::i32, 0, 
/*48788*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 47|128,4/*559*/,  // Results = #560 
/*48797*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48802*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 49|128,4/*561*/,  // Results = #562 
/*48811*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 48|128,4/*560*/, 50|128,4/*562*/,  // Results = #563 
/*48823*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,4/*558*/, 51|128,4/*563*/,  // Results = #564 
/*48834*/     OPC_EmitInteger, MVT::i32, 0, 
/*48837*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 53|128,4/*565*/,  // Results = #566 
/*48846*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48851*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 55|128,4/*567*/,  // Results = #568 
/*48860*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 54|128,4/*566*/, 56|128,4/*568*/,  // Results = #569 
/*48872*/     OPC_EmitInteger, MVT::i32, 2, 
/*48875*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 58|128,4/*570*/,  // Results = #571 
/*48885*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 57|128,4/*569*/, 59|128,4/*571*/,  // Results = #572 
/*48896*/     OPC_EmitInteger, MVT::i32, 2, 
/*48899*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 60|128,4/*572*/, 61|128,4/*573*/,  // Results = #574 
/*48910*/     OPC_EmitInteger, MVT::i32, 0, 
/*48913*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 63|128,4/*575*/,  // Results = #576 
/*48922*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*48927*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 65|128,4/*577*/,  // Results = #578 
/*48936*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 62|128,4/*574*/, 64|128,4/*576*/, 66|128,4/*578*/,  // Results = #579 
/*48949*/     OPC_EmitInteger, MVT::i32, 0, 
/*48952*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68|128,4/*580*/,  // Results = #581 
/*48961*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*48966*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,4/*582*/,  // Results = #583 
/*48975*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 69|128,4/*581*/, 71|128,4/*583*/,  // Results = #584 
/*48987*/     OPC_EmitInteger, MVT::i32, 0, 
/*48990*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 73|128,4/*585*/,  // Results = #586 
/*48999*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49004*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 75|128,4/*587*/,  // Results = #588 
/*49013*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 74|128,4/*586*/, 76|128,4/*588*/,  // Results = #589 
/*49025*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 72|128,4/*584*/, 77|128,4/*589*/,  // Results = #590 
/*49036*/     OPC_EmitInteger, MVT::i32, 0, 
/*49039*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79|128,4/*591*/,  // Results = #592 
/*49048*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49053*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 81|128,4/*593*/,  // Results = #594 
/*49062*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 80|128,4/*592*/, 82|128,4/*594*/,  // Results = #595 
/*49074*/     OPC_EmitInteger, MVT::i32, 2, 
/*49077*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 84|128,4/*596*/,  // Results = #597 
/*49087*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 83|128,4/*595*/, 85|128,4/*597*/,  // Results = #598 
/*49098*/     OPC_EmitInteger, MVT::i32, 2, 
/*49101*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 86|128,4/*598*/, 87|128,4/*599*/,  // Results = #600 
/*49112*/     OPC_EmitInteger, MVT::i32, 0, 
/*49115*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89|128,4/*601*/,  // Results = #602 
/*49124*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*49129*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91|128,4/*603*/,  // Results = #604 
/*49138*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 88|128,4/*600*/, 90|128,4/*602*/, 92|128,4/*604*/,  // Results = #605 
/*49151*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 78|128,4/*590*/, 93|128,4/*605*/,  // Results = #606 
/*49162*/     OPC_EmitInteger, MVT::i32, 0, 
/*49165*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 95|128,4/*607*/,  // Results = #608 
/*49174*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49179*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97|128,4/*609*/,  // Results = #610 
/*49188*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 96|128,4/*608*/, 98|128,4/*610*/,  // Results = #611 
/*49200*/     OPC_EmitInteger, MVT::i32, 0, 
/*49203*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100|128,4/*612*/,  // Results = #613 
/*49212*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49217*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 102|128,4/*614*/,  // Results = #615 
/*49226*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 101|128,4/*613*/, 103|128,4/*615*/,  // Results = #616 
/*49238*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 99|128,4/*611*/, 104|128,4/*616*/,  // Results = #617 
/*49249*/     OPC_EmitInteger, MVT::i32, 0, 
/*49252*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 106|128,4/*618*/,  // Results = #619 
/*49261*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49266*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 108|128,4/*620*/,  // Results = #621 
/*49275*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 107|128,4/*619*/, 109|128,4/*621*/,  // Results = #622 
/*49287*/     OPC_EmitInteger, MVT::i32, 2, 
/*49290*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 111|128,4/*623*/,  // Results = #624 
/*49300*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 110|128,4/*622*/, 112|128,4/*624*/,  // Results = #625 
/*49311*/     OPC_EmitInteger, MVT::i32, 2, 
/*49314*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 113|128,4/*625*/, 114|128,4/*626*/,  // Results = #627 
/*49325*/     OPC_EmitInteger, MVT::i32, 0, 
/*49328*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 116|128,4/*628*/,  // Results = #629 
/*49337*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*49342*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 118|128,4/*630*/,  // Results = #631 
/*49351*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 115|128,4/*627*/, 117|128,4/*629*/, 119|128,4/*631*/,  // Results = #632 
/*49364*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 105|128,4/*617*/, 120|128,4/*632*/,  // Results = #633 
/*49375*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 94|128,4/*606*/, 121|128,4/*633*/, 2,  // Results = #634 
/*49387*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 52|128,4/*564*/, 67|128,4/*579*/, 122|128,4/*634*/,  // Results = #635 
/*49400*/     OPC_EmitInteger, MVT::i32, 0, 
/*49403*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 124|128,4/*636*/,  // Results = #637 
/*49412*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*49417*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 126|128,4/*638*/,  // Results = #639 
/*49426*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 125|128,4/*637*/, 127|128,4/*639*/,  // Results = #640 
/*49438*/     OPC_EmitInteger, MVT::i32, 2, 
/*49441*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1|128,5/*641*/,  // Results = #642 
/*49451*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0|128,5/*640*/, 2|128,5/*642*/,  // Results = #643 
/*49462*/     OPC_EmitInteger, MVT::i32, 2, 
/*49465*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3|128,5/*643*/, 4|128,5/*644*/,  // Results = #645 
/*49476*/     OPC_EmitInteger, MVT::i32, 0, 
/*49479*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,5/*646*/,  // Results = #647 
/*49488*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*49493*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8|128,5/*648*/,  // Results = #649 
/*49502*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 5|128,5/*645*/, 7|128,5/*647*/, 9|128,5/*649*/,  // Results = #650 
/*49515*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 123|128,4/*635*/, 10|128,5/*650*/,  // Results = #651 
/*49526*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 41|128,4/*553*/, 11|128,5/*651*/, 2,  // Results = #652 
/*49538*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 56|128,3/*440*/, 71|128,3/*455*/, 12|128,5/*652*/,  // Results = #653 
/*49551*/     OPC_EmitInteger, MVT::i32, 4, 
/*49554*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 14|128,5/*654*/,  // Results = #655 
/*49564*/     OPC_EmitInteger, MVT::i32, 0, 
/*49567*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 16|128,5/*656*/,  // Results = #657 
/*49576*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*49580*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 18|128,5/*658*/,  // Results = #659 
/*49589*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 17|128,5/*657*/, 19|128,5/*659*/,  // Results = #660 
/*49601*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 15|128,5/*655*/, 20|128,5/*660*/,  // Results = #661 
/*49612*/     OPC_EmitInteger, MVT::i32, 0, 
/*49615*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22|128,5/*662*/,  // Results = #663 
/*49624*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*49628*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,5/*664*/,  // Results = #665 
/*49637*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 23|128,5/*663*/, 25|128,5/*665*/,  // Results = #666 
/*49649*/     OPC_EmitInteger, MVT::i32, 4, 
/*49652*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 27|128,5/*667*/,  // Results = #668 
/*49662*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 26|128,5/*666*/, 28|128,5/*668*/,  // Results = #669 
/*49673*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21|128,5/*661*/, 29|128,5/*669*/,  // Results = #670 
/*49684*/     OPC_EmitInteger, MVT::i32, 0, 
/*49687*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 31|128,5/*671*/,  // Results = #672 
/*49696*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*49700*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 33|128,5/*673*/,  // Results = #674 
/*49709*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 32|128,5/*672*/, 34|128,5/*674*/,  // Results = #675 
/*49721*/     OPC_EmitInteger, MVT::i32, 4, 
/*49724*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 36|128,5/*676*/,  // Results = #677 
/*49734*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 35|128,5/*675*/, 37|128,5/*677*/,  // Results = #678 
/*49745*/     OPC_EmitInteger, MVT::i32, 4, 
/*49748*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 39|128,5/*679*/,  // Results = #680 
/*49758*/     OPC_EmitInteger, MVT::i32, 0, 
/*49761*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,5/*681*/,  // Results = #682 
/*49770*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*49774*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,5/*683*/,  // Results = #684 
/*49783*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 42|128,5/*682*/, 44|128,5/*684*/,  // Results = #685 
/*49795*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 40|128,5/*680*/, 45|128,5/*685*/,  // Results = #686 
/*49806*/     OPC_EmitInteger, MVT::i32, 4, 
/*49809*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 47|128,5/*687*/,  // Results = #688 
/*49819*/     OPC_EmitInteger, MVT::i32, 0, 
/*49822*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 49|128,5/*689*/,  // Results = #690 
/*49831*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*49835*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 51|128,5/*691*/,  // Results = #692 
/*49844*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 50|128,5/*690*/, 52|128,5/*692*/,  // Results = #693 
/*49856*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 48|128,5/*688*/, 53|128,5/*693*/,  // Results = #694 
/*49867*/     OPC_EmitInteger, MVT::i32, 2, 
/*49870*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 55|128,5/*695*/,  // Results = #696 
/*49880*/     OPC_EmitInteger, MVT::i32, 2, 
/*49883*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 57|128,5/*697*/,  // Results = #698 
/*49893*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 56|128,5/*696*/, 58|128,5/*698*/,  // Results = #699 
/*49904*/     OPC_EmitInteger, MVT::i32, 2, 
/*49907*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 60|128,5/*700*/,  // Results = #701 
/*49917*/     OPC_EmitInteger, MVT::i32, 2, 
/*49920*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 62|128,5/*702*/,  // Results = #703 
/*49930*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 61|128,5/*701*/, 63|128,5/*703*/,  // Results = #704 
/*49941*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 59|128,5/*699*/, 64|128,5/*704*/,  // Results = #705 
/*49952*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 54|128,5/*694*/, 65|128,5/*705*/,  // Results = #706 
/*49963*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 46|128,5/*686*/, 66|128,5/*706*/,  // Results = #707 
/*49974*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 38|128,5/*678*/, 67|128,5/*707*/,  // Results = #708 
/*49985*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 30|128,5/*670*/, 68|128,5/*708*/,  // Results = #709 
/*49996*/     OPC_EmitInteger, MVT::i32, 0, 
/*49999*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,5/*710*/,  // Results = #711 
/*50008*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*50012*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 72|128,5/*712*/,  // Results = #713 
/*50021*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 69|128,5/*709*/, 71|128,5/*711*/, 73|128,5/*713*/,  // Results = #714 
/*50034*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13|128,5/*653*/, 74|128,5/*714*/,  // Results = #715 
/*50045*/     OPC_EmitInteger, MVT::i32, 0, 
/*50048*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76|128,5/*716*/,  // Results = #717 
/*50057*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50062*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 78|128,5/*718*/,  // Results = #719 
/*50071*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 77|128,5/*717*/, 79|128,5/*719*/,  // Results = #720 
/*50083*/     OPC_EmitInteger, MVT::i32, 0, 
/*50086*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 81|128,5/*721*/,  // Results = #722 
/*50095*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50100*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 83|128,5/*723*/,  // Results = #724 
/*50109*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 82|128,5/*722*/, 84|128,5/*724*/,  // Results = #725 
/*50121*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 80|128,5/*720*/, 85|128,5/*725*/,  // Results = #726 
/*50132*/     OPC_EmitInteger, MVT::i32, 0, 
/*50135*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 87|128,5/*727*/,  // Results = #728 
/*50144*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50149*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89|128,5/*729*/,  // Results = #730 
/*50158*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 88|128,5/*728*/, 90|128,5/*730*/,  // Results = #731 
/*50170*/     OPC_EmitInteger, MVT::i32, 2, 
/*50173*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 92|128,5/*732*/,  // Results = #733 
/*50183*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 91|128,5/*731*/, 93|128,5/*733*/,  // Results = #734 
/*50194*/     OPC_EmitInteger, MVT::i32, 2, 
/*50197*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 94|128,5/*734*/, 95|128,5/*735*/,  // Results = #736 
/*50208*/     OPC_EmitInteger, MVT::i32, 0, 
/*50211*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97|128,5/*737*/,  // Results = #738 
/*50220*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*50225*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 99|128,5/*739*/,  // Results = #740 
/*50234*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 96|128,5/*736*/, 98|128,5/*738*/, 100|128,5/*740*/,  // Results = #741 
/*50247*/     OPC_EmitInteger, MVT::i32, 0, 
/*50250*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 102|128,5/*742*/,  // Results = #743 
/*50259*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50264*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 104|128,5/*744*/,  // Results = #745 
/*50273*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 103|128,5/*743*/, 105|128,5/*745*/,  // Results = #746 
/*50285*/     OPC_EmitInteger, MVT::i32, 0, 
/*50288*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 107|128,5/*747*/,  // Results = #748 
/*50297*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50302*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,5/*749*/,  // Results = #750 
/*50311*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 108|128,5/*748*/, 110|128,5/*750*/,  // Results = #751 
/*50323*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 106|128,5/*746*/, 111|128,5/*751*/,  // Results = #752 
/*50334*/     OPC_EmitInteger, MVT::i32, 0, 
/*50337*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 113|128,5/*753*/,  // Results = #754 
/*50346*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50351*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 115|128,5/*755*/,  // Results = #756 
/*50360*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 114|128,5/*754*/, 116|128,5/*756*/,  // Results = #757 
/*50372*/     OPC_EmitInteger, MVT::i32, 2, 
/*50375*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 118|128,5/*758*/,  // Results = #759 
/*50385*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 117|128,5/*757*/, 119|128,5/*759*/,  // Results = #760 
/*50396*/     OPC_EmitInteger, MVT::i32, 2, 
/*50399*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 120|128,5/*760*/, 121|128,5/*761*/,  // Results = #762 
/*50410*/     OPC_EmitInteger, MVT::i32, 0, 
/*50413*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123|128,5/*763*/,  // Results = #764 
/*50422*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*50427*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,5/*765*/,  // Results = #766 
/*50436*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 122|128,5/*762*/, 124|128,5/*764*/, 126|128,5/*766*/,  // Results = #767 
/*50449*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 112|128,5/*752*/, 127|128,5/*767*/,  // Results = #768 
/*50460*/     OPC_EmitInteger, MVT::i32, 0, 
/*50463*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,6/*769*/,  // Results = #770 
/*50472*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50477*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 3|128,6/*771*/,  // Results = #772 
/*50486*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 2|128,6/*770*/, 4|128,6/*772*/,  // Results = #773 
/*50498*/     OPC_EmitInteger, MVT::i32, 0, 
/*50501*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,6/*774*/,  // Results = #775 
/*50510*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50515*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 8|128,6/*776*/,  // Results = #777 
/*50524*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 7|128,6/*775*/, 9|128,6/*777*/,  // Results = #778 
/*50536*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 5|128,6/*773*/, 10|128,6/*778*/,  // Results = #779 
/*50547*/     OPC_EmitInteger, MVT::i32, 0, 
/*50550*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 12|128,6/*780*/,  // Results = #781 
/*50559*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50564*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14|128,6/*782*/,  // Results = #783 
/*50573*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 13|128,6/*781*/, 15|128,6/*783*/,  // Results = #784 
/*50585*/     OPC_EmitInteger, MVT::i32, 2, 
/*50588*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 17|128,6/*785*/,  // Results = #786 
/*50598*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 16|128,6/*784*/, 18|128,6/*786*/,  // Results = #787 
/*50609*/     OPC_EmitInteger, MVT::i32, 2, 
/*50612*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,6/*787*/, 20|128,6/*788*/,  // Results = #789 
/*50623*/     OPC_EmitInteger, MVT::i32, 0, 
/*50626*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22|128,6/*790*/,  // Results = #791 
/*50635*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*50640*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,6/*792*/,  // Results = #793 
/*50649*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 21|128,6/*789*/, 23|128,6/*791*/, 25|128,6/*793*/,  // Results = #794 
/*50662*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11|128,6/*779*/, 26|128,6/*794*/,  // Results = #795 
/*50673*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0|128,6/*768*/, 27|128,6/*795*/, 2,  // Results = #796 
/*50685*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 86|128,5/*726*/, 101|128,5/*741*/, 28|128,6/*796*/,  // Results = #797 
/*50698*/     OPC_EmitInteger, MVT::i32, 0, 
/*50701*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 30|128,6/*798*/,  // Results = #799 
/*50710*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50715*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 32|128,6/*800*/,  // Results = #801 
/*50724*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 31|128,6/*799*/, 33|128,6/*801*/,  // Results = #802 
/*50736*/     OPC_EmitInteger, MVT::i32, 2, 
/*50739*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 35|128,6/*803*/,  // Results = #804 
/*50749*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 34|128,6/*802*/, 36|128,6/*804*/,  // Results = #805 
/*50760*/     OPC_EmitInteger, MVT::i32, 2, 
/*50763*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 37|128,6/*805*/, 38|128,6/*806*/,  // Results = #807 
/*50774*/     OPC_EmitInteger, MVT::i32, 0, 
/*50777*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 40|128,6/*808*/,  // Results = #809 
/*50786*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*50791*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 42|128,6/*810*/,  // Results = #811 
/*50800*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 39|128,6/*807*/, 41|128,6/*809*/, 43|128,6/*811*/,  // Results = #812 
/*50813*/     OPC_EmitInteger, MVT::i32, 0, 
/*50816*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 45|128,6/*813*/,  // Results = #814 
/*50825*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50830*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 47|128,6/*815*/,  // Results = #816 
/*50839*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 46|128,6/*814*/, 48|128,6/*816*/,  // Results = #817 
/*50851*/     OPC_EmitInteger, MVT::i32, 0, 
/*50854*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 50|128,6/*818*/,  // Results = #819 
/*50863*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50868*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52|128,6/*820*/,  // Results = #821 
/*50877*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 51|128,6/*819*/, 53|128,6/*821*/,  // Results = #822 
/*50889*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 49|128,6/*817*/, 54|128,6/*822*/,  // Results = #823 
/*50900*/     OPC_EmitInteger, MVT::i32, 0, 
/*50903*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 56|128,6/*824*/,  // Results = #825 
/*50912*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*50917*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 58|128,6/*826*/,  // Results = #827 
/*50926*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 57|128,6/*825*/, 59|128,6/*827*/,  // Results = #828 
/*50938*/     OPC_EmitInteger, MVT::i32, 2, 
/*50941*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 61|128,6/*829*/,  // Results = #830 
/*50951*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 60|128,6/*828*/, 62|128,6/*830*/,  // Results = #831 
/*50962*/     OPC_EmitInteger, MVT::i32, 2, 
/*50965*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 63|128,6/*831*/, 64|128,6/*832*/,  // Results = #833 
/*50976*/     OPC_EmitInteger, MVT::i32, 0, 
/*50979*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 66|128,6/*834*/,  // Results = #835 
/*50988*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*50993*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68|128,6/*836*/,  // Results = #837 
/*51002*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 65|128,6/*833*/, 67|128,6/*835*/, 69|128,6/*837*/,  // Results = #838 
/*51015*/     OPC_EmitInteger, MVT::i32, 0, 
/*51018*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 71|128,6/*839*/,  // Results = #840 
/*51027*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51032*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 73|128,6/*841*/,  // Results = #842 
/*51041*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 72|128,6/*840*/, 74|128,6/*842*/,  // Results = #843 
/*51053*/     OPC_EmitInteger, MVT::i32, 0, 
/*51056*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 76|128,6/*844*/,  // Results = #845 
/*51065*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51070*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 78|128,6/*846*/,  // Results = #847 
/*51079*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 77|128,6/*845*/, 79|128,6/*847*/,  // Results = #848 
/*51091*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 75|128,6/*843*/, 80|128,6/*848*/,  // Results = #849 
/*51102*/     OPC_EmitInteger, MVT::i32, 0, 
/*51105*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 82|128,6/*850*/,  // Results = #851 
/*51114*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51119*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 84|128,6/*852*/,  // Results = #853 
/*51128*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 83|128,6/*851*/, 85|128,6/*853*/,  // Results = #854 
/*51140*/     OPC_EmitInteger, MVT::i32, 2, 
/*51143*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 87|128,6/*855*/,  // Results = #856 
/*51153*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 86|128,6/*854*/, 88|128,6/*856*/,  // Results = #857 
/*51164*/     OPC_EmitInteger, MVT::i32, 2, 
/*51167*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 89|128,6/*857*/, 90|128,6/*858*/,  // Results = #859 
/*51178*/     OPC_EmitInteger, MVT::i32, 0, 
/*51181*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 92|128,6/*860*/,  // Results = #861 
/*51190*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*51195*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 94|128,6/*862*/,  // Results = #863 
/*51204*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 91|128,6/*859*/, 93|128,6/*861*/, 95|128,6/*863*/,  // Results = #864 
/*51217*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 81|128,6/*849*/, 96|128,6/*864*/,  // Results = #865 
/*51228*/     OPC_EmitInteger, MVT::i32, 0, 
/*51231*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 98|128,6/*866*/,  // Results = #867 
/*51240*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51245*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 100|128,6/*868*/,  // Results = #869 
/*51254*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 99|128,6/*867*/, 101|128,6/*869*/,  // Results = #870 
/*51266*/     OPC_EmitInteger, MVT::i32, 0, 
/*51269*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 103|128,6/*871*/,  // Results = #872 
/*51278*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51283*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 105|128,6/*873*/,  // Results = #874 
/*51292*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 104|128,6/*872*/, 106|128,6/*874*/,  // Results = #875 
/*51304*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 102|128,6/*870*/, 107|128,6/*875*/,  // Results = #876 
/*51315*/     OPC_EmitInteger, MVT::i32, 0, 
/*51318*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,6/*877*/,  // Results = #878 
/*51327*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51332*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 111|128,6/*879*/,  // Results = #880 
/*51341*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 110|128,6/*878*/, 112|128,6/*880*/,  // Results = #881 
/*51353*/     OPC_EmitInteger, MVT::i32, 2, 
/*51356*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 114|128,6/*882*/,  // Results = #883 
/*51366*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 113|128,6/*881*/, 115|128,6/*883*/,  // Results = #884 
/*51377*/     OPC_EmitInteger, MVT::i32, 2, 
/*51380*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 116|128,6/*884*/, 117|128,6/*885*/,  // Results = #886 
/*51391*/     OPC_EmitInteger, MVT::i32, 0, 
/*51394*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,6/*887*/,  // Results = #888 
/*51403*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*51408*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 121|128,6/*889*/,  // Results = #890 
/*51417*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 118|128,6/*886*/, 120|128,6/*888*/, 122|128,6/*890*/,  // Results = #891 
/*51430*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 108|128,6/*876*/, 123|128,6/*891*/,  // Results = #892 
/*51441*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 97|128,6/*865*/, 124|128,6/*892*/, 2,  // Results = #893 
/*51453*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 55|128,6/*823*/, 70|128,6/*838*/, 125|128,6/*893*/,  // Results = #894 
/*51466*/     OPC_EmitInteger, MVT::i32, 0, 
/*51469*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 127|128,6/*895*/,  // Results = #896 
/*51478*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51483*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1|128,7/*897*/,  // Results = #898 
/*51492*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 0|128,7/*896*/, 2|128,7/*898*/,  // Results = #899 
/*51504*/     OPC_EmitInteger, MVT::i32, 2, 
/*51507*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 4|128,7/*900*/,  // Results = #901 
/*51517*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3|128,7/*899*/, 5|128,7/*901*/,  // Results = #902 
/*51528*/     OPC_EmitInteger, MVT::i32, 2, 
/*51531*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 6|128,7/*902*/, 7|128,7/*903*/,  // Results = #904 
/*51542*/     OPC_EmitInteger, MVT::i32, 0, 
/*51545*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 9|128,7/*905*/,  // Results = #906 
/*51554*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*51559*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 11|128,7/*907*/,  // Results = #908 
/*51568*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8|128,7/*904*/, 10|128,7/*906*/, 12|128,7/*908*/,  // Results = #909 
/*51581*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 126|128,6/*894*/, 13|128,7/*909*/,  // Results = #910 
/*51592*/     OPC_EmitInteger, MVT::i32, 0, 
/*51595*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 15|128,7/*911*/,  // Results = #912 
/*51604*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51609*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 17|128,7/*913*/,  // Results = #914 
/*51618*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 16|128,7/*912*/, 18|128,7/*914*/,  // Results = #915 
/*51630*/     OPC_EmitInteger, MVT::i32, 0, 
/*51633*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 20|128,7/*916*/,  // Results = #917 
/*51642*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51647*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22|128,7/*918*/,  // Results = #919 
/*51656*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 21|128,7/*917*/, 23|128,7/*919*/,  // Results = #920 
/*51668*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,7/*915*/, 24|128,7/*920*/,  // Results = #921 
/*51679*/     OPC_EmitInteger, MVT::i32, 0, 
/*51682*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 26|128,7/*922*/,  // Results = #923 
/*51691*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51696*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 28|128,7/*924*/,  // Results = #925 
/*51705*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 27|128,7/*923*/, 29|128,7/*925*/,  // Results = #926 
/*51717*/     OPC_EmitInteger, MVT::i32, 2, 
/*51720*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 31|128,7/*927*/,  // Results = #928 
/*51730*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 30|128,7/*926*/, 32|128,7/*928*/,  // Results = #929 
/*51741*/     OPC_EmitInteger, MVT::i32, 2, 
/*51744*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33|128,7/*929*/, 34|128,7/*930*/,  // Results = #931 
/*51755*/     OPC_EmitInteger, MVT::i32, 0, 
/*51758*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 36|128,7/*932*/,  // Results = #933 
/*51767*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*51772*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 38|128,7/*934*/,  // Results = #935 
/*51781*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 35|128,7/*931*/, 37|128,7/*933*/, 39|128,7/*935*/,  // Results = #936 
/*51794*/     OPC_EmitInteger, MVT::i32, 0, 
/*51797*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 41|128,7/*937*/,  // Results = #938 
/*51806*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51811*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,7/*939*/,  // Results = #940 
/*51820*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 42|128,7/*938*/, 44|128,7/*940*/,  // Results = #941 
/*51832*/     OPC_EmitInteger, MVT::i32, 0, 
/*51835*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 46|128,7/*942*/,  // Results = #943 
/*51844*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51849*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 48|128,7/*944*/,  // Results = #945 
/*51858*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 47|128,7/*943*/, 49|128,7/*945*/,  // Results = #946 
/*51870*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 45|128,7/*941*/, 50|128,7/*946*/,  // Results = #947 
/*51881*/     OPC_EmitInteger, MVT::i32, 0, 
/*51884*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 52|128,7/*948*/,  // Results = #949 
/*51893*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*51898*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 54|128,7/*950*/,  // Results = #951 
/*51907*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 53|128,7/*949*/, 55|128,7/*951*/,  // Results = #952 
/*51919*/     OPC_EmitInteger, MVT::i32, 2, 
/*51922*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 57|128,7/*953*/,  // Results = #954 
/*51932*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 56|128,7/*952*/, 58|128,7/*954*/,  // Results = #955 
/*51943*/     OPC_EmitInteger, MVT::i32, 2, 
/*51946*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 59|128,7/*955*/, 60|128,7/*956*/,  // Results = #957 
/*51957*/     OPC_EmitInteger, MVT::i32, 0, 
/*51960*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 62|128,7/*958*/,  // Results = #959 
/*51969*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*51974*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 64|128,7/*960*/,  // Results = #961 
/*51983*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 61|128,7/*957*/, 63|128,7/*959*/, 65|128,7/*961*/,  // Results = #962 
/*51996*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 51|128,7/*947*/, 66|128,7/*962*/,  // Results = #963 
/*52007*/     OPC_EmitInteger, MVT::i32, 0, 
/*52010*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 68|128,7/*964*/,  // Results = #965 
/*52019*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52024*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 70|128,7/*966*/,  // Results = #967 
/*52033*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 69|128,7/*965*/, 71|128,7/*967*/,  // Results = #968 
/*52045*/     OPC_EmitInteger, MVT::i32, 0, 
/*52048*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 73|128,7/*969*/,  // Results = #970 
/*52057*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52062*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 75|128,7/*971*/,  // Results = #972 
/*52071*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 74|128,7/*970*/, 76|128,7/*972*/,  // Results = #973 
/*52083*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 72|128,7/*968*/, 77|128,7/*973*/,  // Results = #974 
/*52094*/     OPC_EmitInteger, MVT::i32, 0, 
/*52097*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 79|128,7/*975*/,  // Results = #976 
/*52106*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52111*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 81|128,7/*977*/,  // Results = #978 
/*52120*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 80|128,7/*976*/, 82|128,7/*978*/,  // Results = #979 
/*52132*/     OPC_EmitInteger, MVT::i32, 2, 
/*52135*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 84|128,7/*980*/,  // Results = #981 
/*52145*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 83|128,7/*979*/, 85|128,7/*981*/,  // Results = #982 
/*52156*/     OPC_EmitInteger, MVT::i32, 2, 
/*52159*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 86|128,7/*982*/, 87|128,7/*983*/,  // Results = #984 
/*52170*/     OPC_EmitInteger, MVT::i32, 0, 
/*52173*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 89|128,7/*985*/,  // Results = #986 
/*52182*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*52187*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 91|128,7/*987*/,  // Results = #988 
/*52196*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 88|128,7/*984*/, 90|128,7/*986*/, 92|128,7/*988*/,  // Results = #989 
/*52209*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 78|128,7/*974*/, 93|128,7/*989*/,  // Results = #990 
/*52220*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 67|128,7/*963*/, 94|128,7/*990*/, 2,  // Results = #991 
/*52232*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 25|128,7/*921*/, 40|128,7/*936*/, 95|128,7/*991*/,  // Results = #992 
/*52245*/     OPC_EmitInteger, MVT::i32, 0, 
/*52248*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 97|128,7/*993*/,  // Results = #994 
/*52257*/     OPC_EmitInteger, MVT::i16, 112|128,97|128,3/*61680*/, 
/*52262*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 99|128,7/*995*/,  // Results = #996 
/*52271*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 98|128,7/*994*/, 100|128,7/*996*/,  // Results = #997 
/*52283*/     OPC_EmitInteger, MVT::i32, 2, 
/*52286*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 102|128,7/*998*/,  // Results = #999 
/*52296*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 101|128,7/*997*/, 103|128,7/*999*/,  // Results = #1000 
/*52307*/     OPC_EmitInteger, MVT::i32, 2, 
/*52310*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 104|128,7/*1000*/, 105|128,7/*1001*/,  // Results = #1002 
/*52321*/     OPC_EmitInteger, MVT::i32, 0, 
/*52324*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 107|128,7/*1003*/,  // Results = #1004 
/*52333*/     OPC_EmitInteger, MVT::i16, 67|128,7|128,3/*50115*/, 
/*52338*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 109|128,7/*1005*/,  // Results = #1006 
/*52347*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 106|128,7/*1002*/, 108|128,7/*1004*/, 110|128,7/*1006*/,  // Results = #1007 
/*52360*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 96|128,7/*992*/, 111|128,7/*1007*/,  // Results = #1008 
/*52371*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14|128,7/*910*/, 112|128,7/*1008*/, 2,  // Results = #1009 
/*52383*/     OPC_EmitNode, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 29|128,6/*797*/, 44|128,6/*812*/, 113|128,7/*1009*/,  // Results = #1010 
/*52396*/     OPC_EmitInteger, MVT::i32, 4, 
/*52399*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 115|128,7/*1011*/,  // Results = #1012 
/*52409*/     OPC_EmitInteger, MVT::i32, 0, 
/*52412*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 117|128,7/*1013*/,  // Results = #1014 
/*52421*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*52425*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 119|128,7/*1015*/,  // Results = #1016 
/*52434*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 118|128,7/*1014*/, 120|128,7/*1016*/,  // Results = #1017 
/*52446*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 116|128,7/*1012*/, 121|128,7/*1017*/,  // Results = #1018 
/*52457*/     OPC_EmitInteger, MVT::i32, 0, 
/*52460*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 123|128,7/*1019*/,  // Results = #1020 
/*52469*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*52473*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 125|128,7/*1021*/,  // Results = #1022 
/*52482*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 124|128,7/*1020*/, 126|128,7/*1022*/,  // Results = #1023 
/*52494*/     OPC_EmitInteger, MVT::i32, 4, 
/*52497*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 0|128,8/*1024*/,  // Results = #1025 
/*52507*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 127|128,7/*1023*/, 1|128,8/*1025*/,  // Results = #1026 
/*52518*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 122|128,7/*1018*/, 2|128,8/*1026*/,  // Results = #1027 
/*52529*/     OPC_EmitInteger, MVT::i32, 0, 
/*52532*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 4|128,8/*1028*/,  // Results = #1029 
/*52541*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*52545*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 6|128,8/*1030*/,  // Results = #1031 
/*52554*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 5|128,8/*1029*/, 7|128,8/*1031*/,  // Results = #1032 
/*52566*/     OPC_EmitInteger, MVT::i32, 4, 
/*52569*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 9|128,8/*1033*/,  // Results = #1034 
/*52579*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 8|128,8/*1032*/, 10|128,8/*1034*/,  // Results = #1035 
/*52590*/     OPC_EmitInteger, MVT::i32, 4, 
/*52593*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 12|128,8/*1036*/,  // Results = #1037 
/*52603*/     OPC_EmitInteger, MVT::i32, 0, 
/*52606*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 14|128,8/*1038*/,  // Results = #1039 
/*52615*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*52619*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 16|128,8/*1040*/,  // Results = #1041 
/*52628*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 15|128,8/*1039*/, 17|128,8/*1041*/,  // Results = #1042 
/*52640*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 13|128,8/*1037*/, 18|128,8/*1042*/,  // Results = #1043 
/*52651*/     OPC_EmitInteger, MVT::i32, 4, 
/*52654*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 20|128,8/*1044*/,  // Results = #1045 
/*52664*/     OPC_EmitInteger, MVT::i32, 0, 
/*52667*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 22|128,8/*1046*/,  // Results = #1047 
/*52676*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*52680*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 24|128,8/*1048*/,  // Results = #1049 
/*52689*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 23|128,8/*1047*/, 25|128,8/*1049*/,  // Results = #1050 
/*52701*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21|128,8/*1045*/, 26|128,8/*1050*/,  // Results = #1051 
/*52712*/     OPC_EmitInteger, MVT::i32, 2, 
/*52715*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 28|128,8/*1052*/,  // Results = #1053 
/*52725*/     OPC_EmitInteger, MVT::i32, 2, 
/*52728*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 30|128,8/*1054*/,  // Results = #1055 
/*52738*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYHv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 29|128,8/*1053*/, 31|128,8/*1055*/,  // Results = #1056 
/*52749*/     OPC_EmitInteger, MVT::i32, 2, 
/*52752*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 33|128,8/*1057*/,  // Results = #1058 
/*52762*/     OPC_EmitInteger, MVT::i32, 2, 
/*52765*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHLQBYIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 35|128,8/*1059*/,  // Results = #1060 
/*52775*/     OPC_EmitNode, TARGET_OPCODE(SPU::MPYUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 34|128,8/*1058*/, 36|128,8/*1060*/,  // Results = #1061 
/*52786*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 32|128,8/*1056*/, 37|128,8/*1061*/,  // Results = #1062 
/*52797*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 27|128,8/*1051*/, 38|128,8/*1062*/,  // Results = #1063 
/*52808*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 19|128,8/*1043*/, 39|128,8/*1063*/,  // Results = #1064 
/*52819*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 11|128,8/*1035*/, 40|128,8/*1064*/,  // Results = #1065 
/*52830*/     OPC_EmitNode, TARGET_OPCODE(SPU::Av4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 3|128,8/*1027*/, 41|128,8/*1065*/,  // Results = #1066 
/*52841*/     OPC_EmitInteger, MVT::i32, 0, 
/*52844*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 43|128,8/*1067*/,  // Results = #1068 
/*52853*/     OPC_EmitInteger, MVT::i16, 15|128,30/*3855*/, 
/*52857*/     OPC_EmitNode, TARGET_OPCODE(SPU::FSMBIv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 45|128,8/*1069*/,  // Results = #1070 
/*52866*/     OPC_EmitNode, TARGET_OPCODE(SPU::SELBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 42|128,8/*1066*/, 44|128,8/*1068*/, 46|128,8/*1070*/,  // Results = #1071 
/*52879*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 114|128,7/*1010*/, 47|128,8/*1071*/,  // Results = #1072 
/*52890*/     OPC_EmitNode, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 75|128,5/*715*/, 48|128,8/*1072*/, 2,  // Results = #1073 
/*52902*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ADDXv4i32), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 41|128,2/*297*/, 102|128,2/*358*/, 49|128,8/*1073*/, 
              // Src: (SPUmul64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v4i32:$rCGmask) - Complexity = 3
              // Dst: (ADDXv4i32:v2i64 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (ADDXv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16)), (SHUFBv4i32:v16i8 (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), (CGv4i32:v16i8 (MPYUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16))), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (SHLQBYIv4i32:v16i8 (MPYHHUv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 61680:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32)), 2:i32), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 50115:i16))), VECREG:v4i32:$rCGmask)), (SELBv4i32:v16i8 (Av4i32:v16i8 (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rA, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 4:i32))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16)), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32)), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 4:i32), (SELBv4i32:v16i8 VECREG:v2i64:$rB, (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), (Av4i32:v16i8 (MPYHv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32)), (MPYUv4i32:v16i8 (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rA, 2:i32), (SHLQBYIv4i32:v16i8 VECREG:v2i64:$rB, 2:i32))))))), (ILv4i32:v16i8 0:i32), (FSMBIv4i32:v16i8 3855:i16))), VECREG:v4i32:$rCGmask))
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_OPCODE(ISD::ConstantFP),// ->53040
/*52919*/   OPC_RecordNode,   // #0 = $val
/*52920*/   OPC_Scope, 34, /*->52956*/ // 4 children in Scope
/*52922*/     OPC_CheckPredicate, 24, // Predicate_fpimmSExt16
/*52924*/     OPC_SwitchType /*2 cases */, 13,  MVT::f32,// ->52940
/*52927*/       OPC_EmitConvertToTarget, 0,
/*52929*/       OPC_EmitNodeXForm, 11, 1, // FPimm_sext16
/*52932*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILf32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 2, 
                // Src: (fpimm:f32)<<P:Predicate_fpimmSExt16>><<X:FPimm_sext16>>:$val - Complexity = 4
                // Dst: (ILf32:f32 (FPimm_sext16:f32 (fpimm:f32):$val))
              /*SwitchType*/ 13,  MVT::f64,// ->52955
/*52942*/       OPC_EmitConvertToTarget, 0,
/*52944*/       OPC_EmitNodeXForm, 11, 1, // FPimm_sext16
/*52947*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILf64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_fpimmSExt16>><<X:FPimm_sext16>>:$val - Complexity = 4
                // Dst: (ILf64:f64 (FPimm_sext16:f64 (fpimm:f64):$val))
              0, // EndSwitchType
/*52956*/   /*Scope*/ 17, /*->52974*/
/*52957*/     OPC_CheckPredicate, 25, // Predicate_hi16_f32
/*52959*/     OPC_CheckType, MVT::f32,
/*52961*/     OPC_EmitConvertToTarget, 0,
/*52963*/     OPC_EmitNodeXForm, 12, 1, // HI16_f32
/*52966*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILHUf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 2, 
              // Src: (fpimm:f32)<<P:Predicate_hi16_f32>><<X:HI16_f32>>:$val - Complexity = 4
              // Dst: (ILHUf32:f32 (HI16_f32:f32 (fpimm:f32):$val))
/*52974*/   /*Scope*/ 34, /*->53009*/
/*52975*/     OPC_CheckPredicate, 26, // Predicate_fpimm18
/*52977*/     OPC_SwitchType /*2 cases */, 13,  MVT::f32,// ->52993
/*52980*/       OPC_EmitConvertToTarget, 0,
/*52982*/       OPC_EmitNodeXForm, 13, 1, // FPimm_u18
/*52985*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAf32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 2, 
                // Src: (fpimm:f32)<<P:Predicate_fpimm18>><<X:FPimm_u18>>:$val - Complexity = 4
                // Dst: (ILAf32:f32 (FPimm_u18:f32 (fpimm:f32):$val))
              /*SwitchType*/ 13,  MVT::f64,// ->53008
/*52995*/       OPC_EmitConvertToTarget, 0,
/*52997*/       OPC_EmitNodeXForm, 13, 1, // FPimm_u18
/*53000*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAf64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_fpimm18>><<X:FPimm_u18>>:$val - Complexity = 4
                // Dst: (ILAf64:f64 (FPimm_u18:f64 (fpimm:f64):$val))
              0, // EndSwitchType
/*53009*/   /*Scope*/ 29, /*->53039*/
/*53010*/     OPC_CheckType, MVT::f32,
/*53012*/     OPC_EmitConvertToTarget, 0,
/*53014*/     OPC_EmitNodeXForm, 12, 1, // HI16_f32
/*53017*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILHUf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 2,  // Results = #3 
/*53025*/     OPC_EmitConvertToTarget, 0,
/*53027*/     OPC_EmitNodeXForm, 14, 4, // LO16_f32
/*53030*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (fpimm:f32):$imm - Complexity = 3
              // Dst: (IOHLf32:f32 (ILHUf32:f32 (HI16_f32:f32 (fpimm:f32):$imm)), (LO16_f32:f32 (fpimm:f32):$imm))
/*53039*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 48,  TARGET_OPCODE(ISD::FMUL),// ->53091
/*53043*/   OPC_RecordChild0, // #0 = $rA
/*53044*/   OPC_RecordChild1, // #1 = $rB
/*53045*/   OPC_SwitchType /*4 cases */, 9,  MVT::f32,// ->53057
/*53048*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
              // Src: (fmul:f32 R32FP:f32:$rA, R32FP:f32:$rB) - Complexity = 3
              // Dst: (FMf32:f32 R32FP:f32:$rA, R32FP:f32:$rB)
            /*SwitchType*/ 9,  MVT::f64,// ->53068
/*53059*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMf64), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
              // Src: (fmul:f64 R64FP:f64:$rA, R64FP:f64:$rB) - Complexity = 3
              // Dst: (FMf64:f64 R64FP:f64:$rA, R64FP:f64:$rB)
            /*SwitchType*/ 9,  MVT::v4f32,// ->53079
/*53070*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
              // Src: (fmul:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 3
              // Dst: (FMv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB)
            /*SwitchType*/ 9,  MVT::v2f64,// ->53090
/*53081*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::FMv2f64), 0,
                  1/*#VTs*/, MVT::v2f64, 2/*#Ops*/, 0, 1, 
              // Src: (fmul:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB) - Complexity = 3
              // Dst: (FMv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB)
            0, // EndSwitchType
          /*SwitchOpcode*/ 27,  TARGET_OPCODE(ISD::SINT_TO_FP),// ->53121
/*53094*/   OPC_RecordChild0, // #0 = $rA
/*53095*/   OPC_SwitchType /*2 cases */, 10,  MVT::f32,// ->53108
/*53098*/     OPC_CheckChild0Type, MVT::i32,
/*53100*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CSiFf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (sint_to_fp:f32 R32C:i32:$rA) - Complexity = 3
              // Dst: (CSiFf32:f32 R32C:i32:$rA)
            /*SwitchType*/ 10,  MVT::v4f32,// ->53120
/*53110*/     OPC_CheckChild0Type, MVT::v4i32,
/*53112*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CSiFv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
              // Src: (sint_to_fp:v4f32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (CSiFv4f32:v4f32 VECREG:v4i32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 27,  TARGET_OPCODE(ISD::UINT_TO_FP),// ->53151
/*53124*/   OPC_RecordChild0, // #0 = $rA
/*53125*/   OPC_SwitchType /*2 cases */, 10,  MVT::f32,// ->53138
/*53128*/     OPC_CheckChild0Type, MVT::i32,
/*53130*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CUiFf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (uint_to_fp:f32 R32C:i32:$rA) - Complexity = 3
              // Dst: (CUiFf32:f32 R32C:i32:$rA)
            /*SwitchType*/ 10,  MVT::v4f32,// ->53150
/*53140*/     OPC_CheckChild0Type, MVT::v4i32,
/*53142*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CUiFv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
              // Src: (uint_to_fp:v4f32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (CUiFv4f32:v4f32 VECREG:v4i32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 13,  TARGET_OPCODE(ISD::FP_EXTEND),// ->53167
/*53154*/   OPC_RecordChild0, // #0 = $rA
/*53155*/   OPC_CheckChild0Type, MVT::f32,
/*53157*/   OPC_CheckType, MVT::f64,
/*53159*/   OPC_MorphNodeTo, TARGET_OPCODE(SPU::FESDf32), 0,
                1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
            // Src: (fextend:f64 R32FP:f32:$rA) - Complexity = 3
            // Dst: (FESDf32:f64 R32FP:f32:$rA)
          /*SwitchOpcode*/ 11,  TARGET_OPCODE(ISD::FP_ROUND),// ->53181
/*53170*/   OPC_RecordChild0, // #0 = $rA
/*53171*/   OPC_CheckType, MVT::f32,
/*53173*/   OPC_MorphNodeTo, TARGET_OPCODE(SPU::FRDSf64), 0,
                1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
            // Src: (fround:f32 R64FP:f64:$rA) - Complexity = 3
            // Dst: (FRDSf64:f32 R64FP:f64:$rA)
          /*SwitchOpcode*/ 79,  TARGET_OPCODE(ISD::FABS),// ->53263
/*53184*/   OPC_RecordChild0, // #0 = $rA
/*53185*/   OPC_SwitchType /*2 cases */, 36,  MVT::f32,// ->53224
/*53188*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*53193*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILHUr32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2 
/*53201*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*53206*/     OPC_EmitNode, TARGET_OPCODE(SPU::IOHLr32), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*53215*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDfabs32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 4, 
              // Src: (fabs:f32 R32FP:f32:$rA) - Complexity = 3
              // Dst: (ANDfabs32:f32 R32FP:f32:$rA, (IOHLr32:i32 (ILHUr32:i32 32767:i32), 65535:i32))
            /*SwitchType*/ 36,  MVT::v4f32,// ->53262
/*53226*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*53231*/     OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #2 
/*53239*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*53244*/     OPC_EmitNode, TARGET_OPCODE(SPU::IOHLv4i32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 2, 3,  // Results = #4 
/*53253*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ANDfabsvec), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 4, 
              // Src: (fabs:v4f32 VECREG:v4f32:$rA) - Complexity = 3
              // Dst: (ANDfabsvec:v4f32 VECREG:v4f32:$rA, (IOHLv4i32:v16i8 (ILHUv4i32:v16i8 32767:i32), 65535:i32))
            0, // EndSwitchType
          /*SwitchOpcode*/ 34|128,5/*674*/,  TARGET_OPCODE(ISD::FDIV),// ->53941
/*53267*/   OPC_RecordChild0, // #0 = $rA
/*53268*/   OPC_RecordChild1, // #1 = $rB
/*53269*/   OPC_SwitchType /*2 cases */, 76|128,2/*332*/,  MVT::f32,// ->53605
/*53273*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #2 
/*53281*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*53290*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*53299*/     OPC_EmitNode, TARGET_OPCODE(SPU::FNMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 4, 1, 0,  // Results = #5 
/*53309*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #6 
/*53317*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 6,  // Results = #7 
/*53326*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #8 
/*53334*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 8,  // Results = #9 
/*53343*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 9,  // Results = #10 
/*53352*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMAf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 5, 7, 10,  // Results = #11 
/*53362*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #12 
/*53370*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 12,  // Results = #13 
/*53379*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 13,  // Results = #14 
/*53388*/     OPC_EmitNode, TARGET_OPCODE(SPU::FNMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 14, 1, 0,  // Results = #15 
/*53398*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #16 
/*53406*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 16,  // Results = #17 
/*53415*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #18 
/*53423*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 18,  // Results = #19 
/*53432*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 19,  // Results = #20 
/*53441*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMAf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 15, 17, 20,  // Results = #21 
/*53451*/     OPC_EmitInteger, MVT::i32, 1, 
/*53454*/     OPC_EmitNode, TARGET_OPCODE(SPU::AIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 21, 22,  // Results = #23 
/*53463*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #24 
/*53471*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 24,  // Results = #25 
/*53480*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 25,  // Results = #26 
/*53489*/     OPC_EmitNode, TARGET_OPCODE(SPU::FNMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 26, 1, 0,  // Results = #27 
/*53499*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #28 
/*53507*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 28,  // Results = #29 
/*53516*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTf32), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1,  // Results = #30 
/*53524*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 30,  // Results = #31 
/*53533*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 31,  // Results = #32 
/*53542*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMAf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 27, 29, 32,  // Results = #33 
/*53552*/     OPC_EmitInteger, MVT::i32, 1, 
/*53555*/     OPC_EmitNode, TARGET_OPCODE(SPU::AIf32), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 33, 34,  // Results = #35 
/*53564*/     OPC_EmitNode, TARGET_OPCODE(SPU::FNMSf32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 35, 0,  // Results = #36 
/*53574*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53586*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGTIf32), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 36, 37,  // Results = #38 
/*53595*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBf32_cond), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 11, 23, 38, 
              // Src: (fdiv:f32 R32FP:f32:$rA, R32FP:f32:$rB) - Complexity = 3
              // Dst: (SELBf32_cond:f32 (FMAf32:f32 (FNMSf32:f32 (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB))), R32FP:f32:$rB, R32FP:f32:$rA), (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)), (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)))), (AIf32:f32 (FMAf32:f32 (FNMSf32:f32 (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB))), R32FP:f32:$rB, R32FP:f32:$rA), (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)), (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)))), 1:i32), (CGTIf32:i32 (FNMSf32:f32 R32FP:f32:$rB, (AIf32:f32 (FMAf32:f32 (FNMSf32:f32 (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB))), R32FP:f32:$rB, R32FP:f32:$rA), (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)), (FMf32:f32 R32FP:f32:$rA, (FIf32:f32 R32FP:f32:$rB, (FRESTf32:f32 R32FP:f32:$rB)))), 1:i32), R32FP:f32:$rA), -1:i32))
            /*SwitchType*/ 76|128,2/*332*/,  MVT::v4f32,// ->53940
/*53608*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #2 
/*53616*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 2,  // Results = #3 
/*53625*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*53634*/     OPC_EmitNode, TARGET_OPCODE(SPU::FNMSv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 4, 1, 0,  // Results = #5 
/*53644*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #6 
/*53652*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 6,  // Results = #7 
/*53661*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #8 
/*53669*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 8,  // Results = #9 
/*53678*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 9,  // Results = #10 
/*53687*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMAv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 5, 7, 10,  // Results = #11 
/*53697*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #12 
/*53705*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 12,  // Results = #13 
/*53714*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 13,  // Results = #14 
/*53723*/     OPC_EmitNode, TARGET_OPCODE(SPU::FNMSv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 14, 1, 0,  // Results = #15 
/*53733*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #16 
/*53741*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 16,  // Results = #17 
/*53750*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #18 
/*53758*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 18,  // Results = #19 
/*53767*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 19,  // Results = #20 
/*53776*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMAv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 15, 17, 20,  // Results = #21 
/*53786*/     OPC_EmitInteger, MVT::i16, 1, 
/*53789*/     OPC_EmitNode, TARGET_OPCODE(SPU::AIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 21, 22,  // Results = #23 
/*53798*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #24 
/*53806*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 24,  // Results = #25 
/*53815*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 25,  // Results = #26 
/*53824*/     OPC_EmitNode, TARGET_OPCODE(SPU::FNMSv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 26, 1, 0,  // Results = #27 
/*53834*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #28 
/*53842*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 28,  // Results = #29 
/*53851*/     OPC_EmitNode, TARGET_OPCODE(SPU::FRESTv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 1,  // Results = #30 
/*53859*/     OPC_EmitNode, TARGET_OPCODE(SPU::FIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 1, 30,  // Results = #31 
/*53868*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 31,  // Results = #32 
/*53877*/     OPC_EmitNode, TARGET_OPCODE(SPU::FMAv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 27, 29, 32,  // Results = #33 
/*53887*/     OPC_EmitInteger, MVT::i16, 1, 
/*53890*/     OPC_EmitNode, TARGET_OPCODE(SPU::AIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 33, 34,  // Results = #35 
/*53899*/     OPC_EmitNode, TARGET_OPCODE(SPU::FNMSv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 35, 0,  // Results = #36 
/*53909*/     OPC_EmitInteger, MVT::i16, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53921*/     OPC_EmitNode, TARGET_OPCODE(SPU::CGTIv4f32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 36, 37,  // Results = #38 
/*53930*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::SELBv4f32_cond), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 11, 23, 38, 
              // Src: (fdiv:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB) - Complexity = 3
              // Dst: (SELBv4f32_cond:v4f32 (FMAv4f32:v16i8 (FNMSv4f32:v16i8 (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB))), VECREG:v4f32:$rB, VECREG:v4f32:$rA), (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)), (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)))), (AIv4f32:v16i8 (FMAv4f32:v16i8 (FNMSv4f32:v16i8 (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB))), VECREG:v4f32:$rB, VECREG:v4f32:$rA), (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)), (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)))), 1:i16), (CGTIv4f32:v16i8 (FNMSv4f32:v16i8 VECREG:v4f32:$rB, (AIv4f32:v16i8 (FMAv4f32:v16i8 (FNMSv4f32:v16i8 (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB))), VECREG:v4f32:$rB, VECREG:v4f32:$rA), (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)), (FMv4f32:v16i8 VECREG:v4f32:$rA, (FIv4f32:v16i8 VECREG:v4f32:$rB, (FRESTv4f32:v16i8 VECREG:v4f32:$rB)))), 1:i16), VECREG:v4f32:$rA), -1:i16))
            0, // EndSwitchType
          /*SwitchOpcode*/ 8|128,1/*136*/,  TARGET_OPCODE(ISD::BUILD_VECTOR),// ->54081
/*53945*/   OPC_RecordNode,   // #0 = $val
/*53946*/   OPC_SwitchType /*3 cases */, 13,  MVT::v8i16,// ->53962
/*53949*/     OPC_CheckPredicate, 27, // Predicate_v8i16SExt16Imm
/*53951*/     OPC_EmitNodeXForm, 15, 0, // v8i16Uns16Imm_xform
/*53954*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILHv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 1, 
              // Src: (build_vector:v8i16)<<P:Predicate_v8i16SExt16Imm>><<X:v8i16Uns16Imm_xform>>:$val - Complexity = 4
              // Dst: (ILHv8i16:v8i16 (v8i16Uns16Imm_xform:i16 (build_vector:v8i16):$val))
            /*SwitchType*/ 44,  MVT::v2i64,// ->54008
/*53964*/     OPC_Scope, 13, /*->53979*/ // 3 children in Scope
/*53966*/       OPC_CheckPredicate, 28, // Predicate_v2i64SExt16Imm
/*53968*/       OPC_EmitNodeXForm, 16, 0, // v2i64SExt16Imm_xform
/*53971*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 1, 
                // Src: (build_vector:v2i64)<<P:Predicate_v2i64SExt16Imm>><<X:v2i64SExt16Imm_xform>>:$val - Complexity = 4
                // Dst: (ILv2i64:v2i64 (v2i64SExt16Imm_xform:i64 (build_vector:v2i64):$val))
/*53979*/     /*Scope*/ 13, /*->53993*/
/*53980*/       OPC_CheckPredicate, 29, // Predicate_immILHUvec_i64
/*53982*/       OPC_EmitNodeXForm, 17, 0, // ILHUvec_get_imm
/*53985*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILHUv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 1, 
                // Src: (build_vector:v2i64)<<P:Predicate_immILHUvec_i64>><<X:ILHUvec_get_imm>>:$val - Complexity = 4
                // Dst: (ILHUv2i64:v2i64 (ILHUvec_get_imm:i64 (build_vector:v2i64):$val))
/*53993*/     /*Scope*/ 13, /*->54007*/
/*53994*/       OPC_CheckPredicate, 30, // Predicate_v2i64Uns18Imm
/*53996*/       OPC_EmitNodeXForm, 18, 0, // v2i64Uns18Imm_xform
/*53999*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 1, 
                // Src: (build_vector:v2i64)<<P:Predicate_v2i64Uns18Imm>><<X:v2i64Uns18Imm_xform>>:$val - Complexity = 4
                // Dst: (ILAv2i64:v2i64 (v2i64Uns18Imm_xform:i32 (build_vector:v2i64):$val))
/*54007*/     0, /*End of Scope*/
            /*SwitchType*/ 70,  MVT::v4i32,// ->54080
/*54010*/     OPC_Scope, 13, /*->54025*/ // 4 children in Scope
/*54012*/       OPC_CheckPredicate, 14, // Predicate_v4i32SExt16Imm
/*54014*/       OPC_EmitNodeXForm, 5, 0, // v4i32SExt16Imm_xform
/*54017*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                // Src: (build_vector:v4i32)<<P:Predicate_v4i32SExt16Imm>><<X:v4i32SExt16Imm_xform>>:$val - Complexity = 4
                // Dst: (ILv4i32:v4i32 (v4i32SExt16Imm_xform:i32 (build_vector:v4i32):$val))
/*54025*/     /*Scope*/ 13, /*->54039*/
/*54026*/       OPC_CheckPredicate, 31, // Predicate_immILHUvec
/*54028*/       OPC_EmitNodeXForm, 17, 0, // ILHUvec_get_imm
/*54031*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                // Src: (build_vector:v4i32)<<P:Predicate_immILHUvec>><<X:ILHUvec_get_imm>>:$val - Complexity = 4
                // Dst: (ILHUv4i32:v4i32 (ILHUvec_get_imm:i32 (build_vector:v4i32):$val))
/*54039*/     /*Scope*/ 13, /*->54053*/
/*54040*/       OPC_CheckPredicate, 32, // Predicate_v4i32Uns18Imm
/*54042*/       OPC_EmitNodeXForm, 19, 0, // v4i32Uns18Imm_xform
/*54045*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::ILAv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                // Src: (build_vector:v4i32)<<P:Predicate_v4i32Uns18Imm>><<X:v4i32Uns18Imm_xform>>:$val - Complexity = 4
                // Dst: (ILAv4i32:v4i32 (v4i32Uns18Imm_xform:i32 (build_vector:v4i32):$val))
/*54053*/     /*Scope*/ 25, /*->54079*/
/*54054*/       OPC_CheckPredicate, 33, // Predicate_v4i32Imm
/*54056*/       OPC_EmitNodeXForm, 20, 0, // HI16_vec
/*54059*/       OPC_EmitNode, TARGET_OPCODE(SPU::ILHUv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1,  // Results = #2 
/*54067*/       OPC_EmitNodeXForm, 21, 0, // LO16_vec
/*54070*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::IOHLv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                // Src: (build_vector:v4i32)<<P:Predicate_v4i32Imm>><<X:v4i32_get_imm>>:$imm - Complexity = 4
                // Dst: (IOHLv4i32:v4i32 (ILHUv4i32:v4i32 (HI16_vec:i32 (build_vector:v4i32)<<P:Predicate_v4i32Imm>><<X:v4i32_get_imm>>:$imm)), (LO16_vec:i32 (build_vector:v4i32)<<P:Predicate_v4i32Imm>><<X:v4i32_get_imm>>:$imm))
/*54079*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 33,  TARGET_OPCODE(SPUISD::CNTB),// ->54117
/*54084*/   OPC_RecordChild0, // #0 = $rA
/*54085*/   OPC_SwitchType /*3 cases */, 8,  MVT::v16i8,// ->54096
/*54088*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CNTBv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
              // Src: (SPUcntb:v16i8 VECREG:v16i8:$rA) - Complexity = 3
              // Dst: (CNTBv16i8:v16i8 VECREG:v16i8:$rA)
            /*SwitchType*/ 8,  MVT::v8i16,// ->54106
/*54098*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CNTBv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
              // Src: (SPUcntb:v8i16 VECREG:v8i16:$rA) - Complexity = 3
              // Dst: (CNTBv8i16:v8i16 VECREG:v8i16:$rA)
            /*SwitchType*/ 8,  MVT::v4i32,// ->54116
/*54108*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::CNTBv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (SPUcntb:v4i32 VECREG:v4i32:$rA) - Complexity = 3
              // Dst: (CNTBv4i32:v4i32 VECREG:v4i32:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75,  TARGET_OPCODE(SPUISD::PREFSLOT2VEC),// ->54195
/*54120*/   OPC_RecordChild0, // #0 = $rA
/*54121*/   OPC_SwitchType /*6 cases */, 10,  MVT::v16i8,// ->54134
/*54124*/     OPC_CheckChild0Type, MVT::i8,
/*54126*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv16i8_i8), 0,
                  1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
              // Src: (SPUprefslot2vec:v16i8 R8C:i8:$rA) - Complexity = 3
              // Dst: (ORv16i8_i8:v16i8 R8C:i8:$rA)
            /*SwitchType*/ 10,  MVT::v8i16,// ->54146
/*54136*/     OPC_CheckChild0Type, MVT::i16,
/*54138*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv8i16_i16), 0,
                  1/*#VTs*/, MVT::v8i16, 1/*#Ops*/, 0, 
              // Src: (SPUprefslot2vec:v8i16 R16C:i16:$rA) - Complexity = 3
              // Dst: (ORv8i16_i16:v8i16 R16C:i16:$rA)
            /*SwitchType*/ 10,  MVT::v4i32,// ->54158
/*54148*/     OPC_CheckChild0Type, MVT::i32,
/*54150*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv4i32_i32), 0,
                  1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
              // Src: (SPUprefslot2vec:v4i32 R32C:i32:$rA) - Complexity = 3
              // Dst: (ORv4i32_i32:v4i32 R32C:i32:$rA)
            /*SwitchType*/ 10,  MVT::v2i64,// ->54170
/*54160*/     OPC_CheckChild0Type, MVT::i64,
/*54162*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv2i64_i64), 0,
                  1/*#VTs*/, MVT::v2i64, 1/*#Ops*/, 0, 
              // Src: (SPUprefslot2vec:v2i64 R64C:i64:$rA) - Complexity = 3
              // Dst: (ORv2i64_i64:v2i64 R64C:i64:$rA)
            /*SwitchType*/ 10,  MVT::v4f32,// ->54182
/*54172*/     OPC_CheckChild0Type, MVT::f32,
/*54174*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv4f32_f32), 0,
                  1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
              // Src: (SPUprefslot2vec:v4f32 R32FP:f32:$rA) - Complexity = 3
              // Dst: (ORv4f32_f32:v4f32 R32FP:f32:$rA)
            /*SwitchType*/ 10,  MVT::v2f64,// ->54194
/*54184*/     OPC_CheckChild0Type, MVT::f64,
/*54186*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ORv2f64_f64), 0,
                  1/*#VTs*/, MVT::v2f64, 1/*#Ops*/, 0, 
              // Src: (SPUprefslot2vec:v2f64 R64FP:f64:$rA) - Complexity = 3
              // Dst: (ORv2f64_f64:v2f64 R64FP:f64:$rA)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_OPCODE(SPUISD::SHUFB),// ->54358
/*54199*/   OPC_RecordChild0, // #0 = $rA
/*54200*/   OPC_RecordChild1, // #1 = $rB
/*54201*/   OPC_RecordChild2, // #2 = $rC
/*54202*/   OPC_Scope, 76, /*->54280*/ // 2 children in Scope
/*54204*/     OPC_CheckChild2Type, MVT::v16i8,
/*54206*/     OPC_SwitchType /*6 cases */, 10,  MVT::v16i8,// ->54219
/*54209*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv16i8:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v16i8:$rC)
              /*SwitchType*/ 10,  MVT::v8i16,// ->54231
/*54221*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv8i16:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v16i8:$rC)
              /*SwitchType*/ 10,  MVT::v4i32,// ->54243
/*54233*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv4i32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v16i8:$rC)
              /*SwitchType*/ 10,  MVT::v2i64,// ->54255
/*54245*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv2i64:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v16i8:$rC)
              /*SwitchType*/ 10,  MVT::v4f32,// ->54267
/*54257*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv4f32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v16i8:$rC)
              /*SwitchType*/ 10,  MVT::v2f64,// ->54279
/*54269*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv2f64), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v16i8:$rC) - Complexity = 3
                // Dst: (SHUFBv2f64:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v16i8:$rC)
              0, // EndSwitchType
/*54280*/   /*Scope*/ 76, /*->54357*/
/*54281*/     OPC_CheckChild2Type, MVT::v4i32,
/*54283*/     OPC_SwitchType /*6 cases */, 10,  MVT::v16i8,// ->54296
/*54286*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv16i8_m32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv16i8_m32:v16i8 VECREG:v16i8:$rA, VECREG:v16i8:$rB, VECREG:v4i32:$rC)
              /*SwitchType*/ 10,  MVT::v8i16,// ->54308
/*54298*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv8i16_m32), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv8i16_m32:v8i16 VECREG:v8i16:$rA, VECREG:v8i16:$rB, VECREG:v4i32:$rC)
              /*SwitchType*/ 10,  MVT::v4i32,// ->54320
/*54310*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv4i32_m32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv4i32_m32:v4i32 VECREG:v4i32:$rA, VECREG:v4i32:$rB, VECREG:v4i32:$rC)
              /*SwitchType*/ 10,  MVT::v2i64,// ->54332
/*54322*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv2i64_m32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv2i64_m32:v2i64 VECREG:v2i64:$rA, VECREG:v2i64:$rB, VECREG:v4i32:$rC)
              /*SwitchType*/ 10,  MVT::v4f32,// ->54344
/*54334*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv4f32_m32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv4f32_m32:v4f32 VECREG:v4f32:$rA, VECREG:v4f32:$rB, VECREG:v4i32:$rC)
              /*SwitchType*/ 10,  MVT::v2f64,// ->54356
/*54346*/       OPC_MorphNodeTo, TARGET_OPCODE(SPU::SHUFBv2f64_m32), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (SPUshuffle:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v4i32:$rC) - Complexity = 3
                // Dst: (SHUFBv2f64_m32:v2f64 VECREG:v2f64:$rA, VECREG:v2f64:$rB, VECREG:v4i32:$rC)
              0, // EndSwitchType
/*54357*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50,  TARGET_OPCODE(SPUISD::ROTBYTES_LEFT_BITS),// ->54411
/*54361*/   OPC_RecordChild0, // #0 = $rA
/*54362*/   OPC_RecordChild1, // #1 = $shift
/*54363*/   OPC_CheckChild1Type, MVT::i32,
/*54365*/   OPC_SwitchType /*4 cases */, 9,  MVT::v16i8,// ->54377
/*54368*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYBIv16i8_r32), 0,
                  1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
              // Src: (SPUrotbytes_left_bits:v16i8 VECREG:v16i8:$rA, R32C:i32:$shift) - Complexity = 3
              // Dst: (ROTQBYBIv16i8_r32:v16i8 VECREG:v16i8:$rA, R32C:i32:$shift)
            /*SwitchType*/ 9,  MVT::v8i16,// ->54388
/*54379*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYBIv8i16_r32), 0,
                  1/*#VTs*/, MVT::v8i16, 2/*#Ops*/, 0, 1, 
              // Src: (SPUrotbytes_left_bits:v8i16 VECREG:v8i16:$rA, R32C:i32:$shift) - Complexity = 3
              // Dst: (ROTQBYBIv8i16_r32:v8i16 VECREG:v8i16:$rA, R32C:i32:$shift)
            /*SwitchType*/ 9,  MVT::v4i32,// ->54399
/*54390*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYBIv4i32_r32), 0,
                  1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
              // Src: (SPUrotbytes_left_bits:v4i32 VECREG:v4i32:$rA, R32C:i32:$shift) - Complexity = 3
              // Dst: (ROTQBYBIv4i32_r32:v4i32 VECREG:v4i32:$rA, R32C:i32:$shift)
            /*SwitchType*/ 9,  MVT::v2i64,// ->54410
/*54401*/     OPC_MorphNodeTo, TARGET_OPCODE(SPU::ROTQBYBIv2i64_r32), 0,
                  1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
              // Src: (SPUrotbytes_left_bits:v2i64 VECREG:v2i64:$rA, R32C:i32:$shift) - Complexity = 3
              // Dst: (ROTQBYBIv2i64_r32:v2i64 VECREG:v2i64:$rA, R32C:i32:$shift)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 54413 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 386
  // #OPC_RecordNode                     = 12
  // #OPC_RecordChild                    = 917
  // #OPC_RecordMemRef                   = 2
  // #OPC_CaptureFlagInput               = 3
  // #OPC_MoveChild                      = 1226
  // #OPC_MoveParent                     = 2265
  // #OPC_CheckSame                      = 499
  // #OPC_CheckPatternPredicate          = 0
  // #OPC_CheckPredicate                 = 392
  // #OPC_CheckOpcode                    = 695
  // #OPC_SwitchOpcode                   = 29
  // #OPC_CheckType                      = 729
  // #OPC_SwitchType                     = 134
  // #OPC_CheckChildType                 = 134
  // #OPC_CheckInteger                   = 212
  // #OPC_CheckCondCode                  = 182
  // #OPC_CheckValueType                 = 7
  // #OPC_CheckComplexPat                = 90
  // #OPC_CheckAndImm                    = 3
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 906
  // #OPC_EmitStringInteger              = 0
  // #OPC_EmitRegister                   = 0
  // #OPC_EmitConvertToTarget            = 217
  // #OPC_EmitMergeInputChains           = 135
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 2158
  // #OPC_EmitNodeXForm                  = 74
  // #OPC_MarkFlagResults                = 0
  // #OPC_CompleteMatch                  = 30
  // #OPC_MorphNodeTo                    = 1324

  #undef TARGET_OPCODE
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: { // Predicate_i16ImmSExt10
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isI16IntS10Immediate(N);

  }
  case 1: { // Predicate_i32ImmSExt10
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isI32IntS10Immediate(N);

  }
  case 2: { // Predicate_immU8
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() <= 0xff);

  }
  case 3: { // Predicate_i16ImmUns10
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isI16IntU10Immediate(N);

  }
  case 4: { // Predicate_i32ImmUns10
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isI32IntU10Immediate(N);

  }
  case 5: { // Predicate_immAllOnesV
    SDNode *N = Node;

  return ISD::isBuildVectorAllOnes(N);

  }
  case 6: { // Predicate_v16i8U8Imm
    SDNode *N = Node;

  return SPU::get_vec_i8imm(N, *CurDAG, MVT::i8).getNode() != 0;

  }
  case 7: { // Predicate_v8i16Uns10Imm
    SDNode *N = Node;

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i16).getNode() != 0;

  }
  case 8: { // Predicate_v4i32Uns10Imm
    SDNode *N = Node;

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i32).getNode() != 0;

  }
  case 9: { // Predicate_v8i16SExt10Imm
    SDNode *N = Node;

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i16).getNode() != 0;

  }
  case 10: { // Predicate_v4i32SExt10Imm
    SDNode *N = Node;

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i32).getNode() != 0;

  }
  case 11: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 12: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 13: { // Predicate_immSExt8
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int Value = int(N->getSExtValue());
  return (Value >= -(1 << 8) && Value <= (1 << 8) - 1);

  }
  case 14: { // Predicate_v4i32SExt16Imm
    SDNode *N = Node;

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i32).getNode() != 0;

  }
  case 15: { // Predicate_v16i8SExt8Imm
    SDNode *N = Node;

  return SPU::get_vec_i8imm(N, *CurDAG, MVT::i8).getNode() != 0;

  }
  case 16: { // Predicate_uimm7
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() <= 0x7f);

  }
  case 17: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 18: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 19: { // Predicate_immU16
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // immU16 predicate- True if the immediate fits into a 16-bit unsigned field.
  return (uint64_t)N->getZExtValue() == (N->getZExtValue() & 0xffff);

  }
  case 20: { // Predicate_bitshift
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // bitshift predicate - returns true if 0 < imm <= 7 for SHLQBII
  // (shift left quadword by bits immediate)
  int64_t Val = N->getZExtValue();
  return (Val > 0 && Val <= 7);

  }
  case 21: { // Predicate_immSExt16
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // immSExt16 predicate - True if the immediate fits in a 16-bit sign extended
  // field.
  short Ignored;
  return isIntS16Immediate(N, Ignored);

  }
  case 22: { // Predicate_hi16
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // hi16 predicate - returns true if the immediate has all zeros in the
  // low order bits and is a 32-bit constant:
  if (N->getValueType(0) == MVT::i32) {
    uint32_t val = uint32_t(N->getZExtValue());
    return ((val & 0xffff0000) == val);
  } else if (N->getValueType(0) == MVT::i64) {
    uint64_t val = N->getZExtValue();
    return ((val & 0xffff0000ULL) == val);
  }

  return false;

  }
  case 23: { // Predicate_imm18
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // imm18 predicate: True if the immediate fits into an 18-bit unsigned field.
  int Value = (int) N->getZExtValue();
  return ((Value & ((1 << 19) - 1)) == Value);

  }
  case 24: { // Predicate_fpimmSExt16
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  short Ignored;
  return isFPS16Immediate(N, Ignored);  

  }
  case 25: { // Predicate_hi16_f32
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (N->getValueType(0) == MVT::f32) {
    uint32_t val = FloatToBits(N->getValueAPF().convertToFloat());
    return ((val & 0xffff0000) == val);
  }

  return false;

  }
  case 26: { // Predicate_fpimm18
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (N->getValueType(0) == MVT::f32) {
    uint32_t Value = FloatToBits(N->getValueAPF().convertToFloat());
    return ((Value & ((1 << 19) - 1)) == Value);
  }

  return false;

  }
  case 27: { // Predicate_v8i16SExt16Imm
    SDNode *N = Node;

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i16).getNode() != 0;

  }
  case 28: { // Predicate_v2i64SExt16Imm
    SDNode *N = Node;

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i64).getNode() != 0;

  }
  case 29: { // Predicate_immILHUvec_i64
    SDNode *N = Node;

  return SPU::get_ILHUvec_imm(N, *CurDAG, MVT::i64).getNode() != 0;

  }
  case 30: { // Predicate_v2i64Uns18Imm
    SDNode *N = Node;

  return SPU::get_vec_u18imm(N, *CurDAG, MVT::i64).getNode() != 0;

  }
  case 31: { // Predicate_immILHUvec
    SDNode *N = Node;

  return SPU::get_ILHUvec_imm(N, *CurDAG, MVT::i32).getNode() != 0;

  }
  case 32: { // Predicate_v4i32Uns18Imm
    SDNode *N = Node;

  return SPU::get_vec_u18imm(N, *CurDAG, MVT::i32).getNode() != 0;

  }
  case 33: { // Predicate_v4i32Imm
    SDNode *N = Node;

  return SPU::get_v4i32_imm(N, *CurDAG).getNode() != 0;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDValue N,
      unsigned PatternNo, SmallVectorImpl<SDValue> &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: assert(0 && "Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectAFormAddr(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 1:
    Result.resize(NextRes+2);
    return SelectDFormAddr(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 2:
    Result.resize(NextRes+2);
    return SelectXFormAddr(Root, N, Result[NextRes+0], Result[NextRes+1]);
  case 3:
    Result.resize(NextRes+2);
    return SelectDForm2Addr(Root, N, Result[NextRes+0], Result[NextRes+1]);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: assert(0 && "Invalid xform # in table?");
  case 0: {  // v16i8U8Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i8imm(N, *CurDAG, MVT::i8);

  }
  case 1: {  // v8i16Uns10Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i16);

  }
  case 2: {  // v4i32Uns10Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i32);

  }
  case 3: {  // v8i16SExt10Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i16);

  }
  case 4: {  // v4i32SExt10Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i10imm(N, *CurDAG, MVT::i32);

  }
  case 5: {  // v4i32SExt16Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i32);

  }
  case 6: {  // v16i8SExt8Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i8imm(N, *CurDAG, MVT::i8);

  }
  case 7: {  // TO_IMM16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i16);

  }
  case 8: {  // TO_IMM32
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return getI32Imm(N->getZExtValue());

  }
  case 9: {  // HI16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return getI32Imm((unsigned)N->getZExtValue() >> 16);

  }
  case 10: {  // LO16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned val = N->getZExtValue();
  // Transformation function: get the low 16 bits.
  return getI32Imm(val & 0xffff);

  }
  case 11: {  // FPimm_sext16
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

  float fval = N->getValueAPF().convertToFloat();
  return getI32Imm((int) ((FloatToBits(fval) << 16) >> 16));

  }
  case 12: {  // HI16_f32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

  float fval = N->getValueAPF().convertToFloat();
  return getI32Imm(FloatToBits(fval) >> 16);

  }
  case 13: {  // FPimm_u18
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

  float fval = N->getValueAPF().convertToFloat();
  return getI32Imm(FloatToBits(fval) & ((1 << 19) - 1));

  }
  case 14: {  // LO16_f32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

  float fval = N->getValueAPF().convertToFloat();
  return getI32Imm(FloatToBits(fval) & 0xffff);

  }
  case 15: {  // v8i16Uns16Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i16);

  }
  case 16: {  // v2i64SExt16Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_i16imm(N, *CurDAG, MVT::i64);

  }
  case 17: {  // ILHUvec_get_imm
    SDNode *N = V.getNode();

  return SPU::get_ILHUvec_imm(N, *CurDAG, MVT::i32);

  }
  case 18: {  // v2i64Uns18Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_u18imm(N, *CurDAG, MVT::i64);

  }
  case 19: {  // v4i32Uns18Imm_xform
    SDNode *N = V.getNode();

  return SPU::get_vec_u18imm(N, *CurDAG, MVT::i32);

  }
  case 20: {  // HI16_vec
    SDNode *N = V.getNode();

  SDValue OpVal(0, 0);

  assert(N->getOpcode() == ISD::BUILD_VECTOR
         && "HI16_vec got something other than a BUILD_VECTOR");
  
  // Get first constant operand...
  for (unsigned i = 0, e = N->getNumOperands();
       OpVal.getNode() == 0 && i != e; ++i) {
    if (N->getOperand(i).getOpcode() == ISD::UNDEF) continue;
    if (OpVal.getNode() == 0)
      OpVal = N->getOperand(i);
  }
  
  assert(OpVal.getNode() != 0 && "HI16_vec did not locate a <defined> node");
  ConstantSDNode *CN = cast<ConstantSDNode>(OpVal);
  return getI32Imm((unsigned)CN->getZExtValue() >> 16);

  }
  case 21: {  // LO16_vec
    SDNode *N = V.getNode();

  SDValue OpVal(0, 0);

  // Transformation function: get the low 16 bit immediate from a build_vector
  // node.
  assert(N->getOpcode() == ISD::BUILD_VECTOR
         && "LO16_vec got something other than a BUILD_VECTOR");

  // Get first constant operand...
  for (unsigned i = 0, e = N->getNumOperands();
       OpVal.getNode() == 0 && i != e; ++i) {
    if (N->getOperand(i).getOpcode() == ISD::UNDEF) continue;
    if (OpVal.getNode() == 0)
      OpVal = N->getOperand(i);
  }
  
  assert(OpVal.getNode() != 0 && "LO16_vec did not locate a <defined> node");
  ConstantSDNode *CN = cast<ConstantSDNode>(OpVal);
  return getI32Imm((unsigned)CN->getZExtValue() & 0xffff);

  }
  }
}

