

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Tue Feb 17 12:08:15 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   912528|   912528|  9.125 ms|  9.125 ms|  912529|  912529|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    | min | max |        Type       |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286                   |conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8                   |     1365|     1365|  13.650 us|  13.650 us|    0|    0|  loop pipeline stp|
        |grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                                   |conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3                                   |     6139|     6139|  61.390 us|  61.390 us|    0|    0|  loop pipeline stp|
        |grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315             |conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19             |      411|      411|   4.110 us|   4.110 us|    0|    0|  loop pipeline stp|
        |grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322  |conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92  |    52291|    52291|   0.523 ms|   0.523 ms|    0|    0|  loop pipeline stp|
        |grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334             |conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24             |      404|      404|   4.040 us|   4.040 us|    0|    0|  loop pipeline stp|
        |grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340                                                 |conv2d_Pipeline_VITIS_LOOP_155_26                                                 |     2415|     2415|  24.150 us|  24.150 us|    0|    0|  loop pipeline stp|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1    |    49208|    49208|      6151|          -|          -|     8|        no|
        |- VITIS_LOOP_85_11   |   836848|   836848|     52303|          -|          -|    16|        no|
        |- VITIS_LOOP_151_25  |    24280|    24280|      2428|          -|          -|    10|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 15 
15 --> 16 27 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 15 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 43 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 30 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 48 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [conv2d.cpp:37]   --->   Operation 49 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 50 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias"   --->   Operation 51 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights"   --->   Operation 52 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 53 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sum_15_loc = alloca i64 1"   --->   Operation 54 'alloca' 'sum_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [conv2d.cpp:3]   --->   Operation 55 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 784, void @empty, void @empty_0, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 5224, void @empty_1, void @empty_0, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 10, void @empty_2, void @empty_0, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_3, i32 4294967295, i32 4294967295, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_3, i32 4294967295, i32 4294967295, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_3, i32 4294967295, i32 4294967295, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_3, i32 4294967295, i32 4294967295, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_4, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (3.25ns)   --->   "%conv1_out = alloca i64 1" [conv2d.cpp:24]   --->   Operation 71 'alloca' 'conv1_out' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 72 [1/1] (3.25ns)   --->   "%conv1_out_1 = alloca i64 1" [conv2d.cpp:24]   --->   Operation 72 'alloca' 'conv1_out_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 73 [1/1] (3.25ns)   --->   "%pool1_out = alloca i64 1" [conv2d.cpp:25]   --->   Operation 73 'alloca' 'pool1_out' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 74 [1/1] (3.25ns)   --->   "%conv2_out = alloca i64 1" [conv2d.cpp:27]   --->   Operation 74 'alloca' 'conv2_out' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 75 [1/1] (3.25ns)   --->   "%conv2_out_1 = alloca i64 1" [conv2d.cpp:27]   --->   Operation 75 'alloca' 'conv2_out_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 76 [1/1] (3.25ns)   --->   "%pool2_out = alloca i64 1" [conv2d.cpp:28]   --->   Operation 76 'alloca' 'pool2_out' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 77 [1/1] (3.25ns)   --->   "%fc_in = alloca i64 1" [conv2d.cpp:30]   --->   Operation 77 'alloca' 'fc_in' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %bias_read, i32 2, i32 63" [conv2d.cpp:37]   --->   Operation 78 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i62 %trunc_ln" [conv2d.cpp:37]   --->   Operation 79 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 0, i4 %oc" [conv2d.cpp:37]   --->   Operation 80 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_38_2" [conv2d.cpp:37]   --->   Operation 82 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%phi_mul_load = load i8 %phi_mul" [conv2d.cpp:37]   --->   Operation 83 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%oc_2 = load i4 %oc" [conv2d.cpp:37]   --->   Operation 84 'load' 'oc_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.91ns)   --->   "%add_ln37_1 = add i8 %phi_mul_load, i8 26" [conv2d.cpp:37]   --->   Operation 85 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.73ns)   --->   "%icmp_ln37 = icmp_eq  i4 %oc_2, i4 8" [conv2d.cpp:37]   --->   Operation 86 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.73ns)   --->   "%add_ln37 = add i4 %oc_2, i4 1" [conv2d.cpp:37]   --->   Operation 87 'add' 'add_ln37' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %VITIS_LOOP_38_2.split, void %VITIS_LOOP_66_9.preheader" [conv2d.cpp:37]   --->   Operation 88 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %oc_2" [conv2d.cpp:37]   --->   Operation 89 'zext' 'zext_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (3.46ns)   --->   "%add_ln41_1 = add i63 %zext_ln37, i63 %sext_ln37" [conv2d.cpp:41]   --->   Operation 90 'add' 'add_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i63 %add_ln41_1" [conv2d.cpp:41]   --->   Operation 91 'sext' 'sext_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln41" [conv2d.cpp:41]   --->   Operation 92 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 %add_ln37, i4 %oc" [conv2d.cpp:37]   --->   Operation 93 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln37 = store i8 %add_ln37_1, i8 %phi_mul" [conv2d.cpp:37]   --->   Operation 94 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%phi_mul182 = alloca i32 1"   --->   Operation 95 'alloca' 'phi_mul182' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%oc_1 = alloca i32 1" [conv2d.cpp:85]   --->   Operation 96 'alloca' 'oc_1' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8, i32 %conv1_out, i32 %conv1_out_1, i32 %pool1_out"   --->   Operation 97 'call' 'call_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln85 = store i5 0, i5 %oc_1" [conv2d.cpp:85]   --->   Operation 98 'store' 'store_ln85' <Predicate = (icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul182"   --->   Operation 99 'store' 'store_ln0' <Predicate = (icmp_ln37)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 100 [8/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:41]   --->   Operation 100 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 101 [7/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:41]   --->   Operation 101 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 102 [6/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:41]   --->   Operation 102 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 103 [5/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:41]   --->   Operation 103 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 104 [4/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:41]   --->   Operation 104 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 105 [3/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:41]   --->   Operation 105 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 106 [2/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:41]   --->   Operation 106 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 107 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:41]   --->   Operation 107 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %oc_2, i5 0" [conv2d.cpp:41]   --->   Operation 108 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %oc_2, i2 0" [conv2d.cpp:41]   --->   Operation 109 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i6 %tmp" [conv2d.cpp:41]   --->   Operation 110 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.82ns)   --->   "%add_ln41_2 = add i9 %p_shl3, i9 %zext_ln41_1" [conv2d.cpp:41]   --->   Operation 111 'add' 'add_ln41_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [conv2d.cpp:41]   --->   Operation 112 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.98>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i9 %add_ln41_2" [conv2d.cpp:41]   --->   Operation 113 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (3.52ns)   --->   "%add_ln41 = add i64 %zext_ln41, i64 %weights_read" [conv2d.cpp:41]   --->   Operation 114 'add' 'add_ln41' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %gmem1_addr_read" [conv2d.cpp:41]   --->   Operation 115 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln41, i32 2, i32 63" [conv2d.cpp:43]   --->   Operation 116 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i62 %trunc_ln1" [conv2d.cpp:46]   --->   Operation 117 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (3.46ns)   --->   "%add_ln46 = add i63 %sext_ln46, i63 1" [conv2d.cpp:46]   --->   Operation 118 'add' 'add_ln46' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (3.46ns)   --->   "%add_ln46_1 = add i63 %sext_ln46, i63 2" [conv2d.cpp:46]   --->   Operation 119 'add' 'add_ln46_1' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (3.46ns)   --->   "%add_ln46_2 = add i63 %sext_ln46, i63 3" [conv2d.cpp:46]   --->   Operation 120 'add' 'add_ln46_2' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (3.46ns)   --->   "%add_ln46_3 = add i63 %sext_ln46, i63 4" [conv2d.cpp:46]   --->   Operation 121 'add' 'add_ln46_3' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (3.46ns)   --->   "%add_ln46_4 = add i63 %sext_ln46, i63 5" [conv2d.cpp:46]   --->   Operation 122 'add' 'add_ln46_4' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (3.46ns)   --->   "%add_ln46_5 = add i63 %sext_ln46, i63 6" [conv2d.cpp:46]   --->   Operation 123 'add' 'add_ln46_5' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (3.46ns)   --->   "%add_ln46_6 = add i63 %sext_ln46, i63 7" [conv2d.cpp:46]   --->   Operation 124 'add' 'add_ln46_6' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (3.46ns)   --->   "%add_ln46_7 = add i63 %sext_ln46, i63 8" [conv2d.cpp:46]   --->   Operation 125 'add' 'add_ln46_7' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln43 = call void @conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, i32 %gmem1, i32 %gmem0, i62 %trunc_ln1, i63 %add_ln46, i63 %add_ln46_1, i63 %add_ln46_2, i63 %add_ln46_3, i63 %add_ln46_4, i63 %add_ln46_5, i63 %add_ln46_6, i63 %add_ln46_7, i8 %phi_mul_load, i32 %conv1_out, i32 %conv1_out_1, i64 %input_r_read, i32 %bitcast_ln41" [conv2d.cpp:43]   --->   Operation 126 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [conv2d.cpp:37]   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv2d.cpp:37]   --->   Operation 128 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln43 = call void @conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, i32 %gmem1, i32 %gmem0, i62 %trunc_ln1, i63 %add_ln46, i63 %add_ln46_1, i63 %add_ln46_2, i63 %add_ln46_3, i63 %add_ln46_4, i63 %add_ln46_5, i63 %add_ln46_6, i63 %add_ln46_7, i8 %phi_mul_load, i32 %conv1_out, i32 %conv1_out_1, i64 %input_r_read, i32 %bitcast_ln41" [conv2d.cpp:43]   --->   Operation 129 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_38_2" [conv2d.cpp:37]   --->   Operation 130 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 3.52>
ST_14 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8, i32 %conv1_out, i32 %conv1_out_1, i32 %pool1_out"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 132 [1/1] (3.52ns)   --->   "%add_ln85 = add i64 %bias_read, i64 32" [conv2d.cpp:85]   --->   Operation 132 'add' 'add_ln85' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln85, i32 2, i32 63" [conv2d.cpp:85]   --->   Operation 133 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i62 %trunc_ln2" [conv2d.cpp:85]   --->   Operation 134 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln85 = br void %VITIS_LOOP_86_12" [conv2d.cpp:85]   --->   Operation 135 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 3.52>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%phi_mul182_load = load i8 %phi_mul182" [conv2d.cpp:85]   --->   Operation 136 'load' 'phi_mul182_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%oc_3 = load i5 %oc_1" [conv2d.cpp:85]   --->   Operation 137 'load' 'oc_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (1.91ns)   --->   "%add_ln85_2 = add i8 %phi_mul182_load, i8 11" [conv2d.cpp:85]   --->   Operation 138 'add' 'add_ln85_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (1.78ns)   --->   "%icmp_ln85 = icmp_eq  i5 %oc_3, i5 16" [conv2d.cpp:85]   --->   Operation 139 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (1.78ns)   --->   "%add_ln85_1 = add i5 %oc_3, i5 1" [conv2d.cpp:85]   --->   Operation 140 'add' 'add_ln85_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %VITIS_LOOP_86_12.split, void %VITIS_LOOP_122_20.preheader" [conv2d.cpp:85]   --->   Operation 141 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i5 %oc_3" [conv2d.cpp:85]   --->   Operation 142 'zext' 'zext_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (3.46ns)   --->   "%add_ln89_2 = add i63 %zext_ln85, i63 %sext_ln85" [conv2d.cpp:89]   --->   Operation 143 'add' 'add_ln89_2' <Predicate = (!icmp_ln85)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i63 %add_ln89_2" [conv2d.cpp:89]   --->   Operation 144 'sext' 'sext_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%gmem1_addr_9 = getelementptr i32 %gmem1, i64 %sext_ln89" [conv2d.cpp:89]   --->   Operation 145 'getelementptr' 'gmem1_addr_9' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln85 = store i5 %add_ln85_1, i5 %oc_1" [conv2d.cpp:85]   --->   Operation 146 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_15 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln85 = store i8 %add_ln85_2, i8 %phi_mul182" [conv2d.cpp:85]   --->   Operation 147 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%phi_mul199 = alloca i32 1"   --->   Operation 148 'alloca' 'phi_mul199' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%o = alloca i32 1" [conv2d.cpp:151]   --->   Operation 149 'alloca' 'o' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_15 : Operation 150 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19, i32 %conv2_out, i32 %conv2_out_1, i32 %pool2_out"   --->   Operation 150 'call' 'call_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 151 [1/1] (3.52ns)   --->   "%add_ln151_1 = add i64 %bias_read, i64 96" [conv2d.cpp:151]   --->   Operation 151 'add' 'add_ln151_1' <Predicate = (icmp_ln85)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln151_1, i32 2, i32 63" [conv2d.cpp:151]   --->   Operation 152 'partselect' 'trunc_ln151_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln151_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_r_read, i32 2, i32 63" [conv2d.cpp:151]   --->   Operation 153 'partselect' 'trunc_ln151_2' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln151_1 = sext i62 %trunc_ln151_2" [conv2d.cpp:151]   --->   Operation 154 'sext' 'sext_ln151_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln151_1" [conv2d.cpp:151]   --->   Operation 155 'getelementptr' 'gmem2_addr' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (1.58ns)   --->   "%store_ln151 = store i4 0, i4 %o" [conv2d.cpp:151]   --->   Operation 156 'store' 'store_ln151' <Predicate = (icmp_ln85)> <Delay = 1.58>
ST_15 : Operation 157 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %phi_mul199"   --->   Operation 157 'store' 'store_ln0' <Predicate = (icmp_ln85)> <Delay = 1.58>

State 16 <SV = 4> <Delay = 0.00>
ST_16 : Operation 158 [8/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_9, i64 1" [conv2d.cpp:89]   --->   Operation 158 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 159 [7/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_9, i64 1" [conv2d.cpp:89]   --->   Operation 159 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 0.00>
ST_18 : Operation 160 [6/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_9, i64 1" [conv2d.cpp:89]   --->   Operation 160 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 0.00>
ST_19 : Operation 161 [5/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_9, i64 1" [conv2d.cpp:89]   --->   Operation 161 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 162 [4/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_9, i64 1" [conv2d.cpp:89]   --->   Operation 162 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 0.00>
ST_21 : Operation 163 [3/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_9, i64 1" [conv2d.cpp:89]   --->   Operation 163 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 10> <Delay = 3.81>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %oc_3, i8 0" [conv2d.cpp:89]   --->   Operation 164 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %oc_3, i5 0" [conv2d.cpp:89]   --->   Operation 165 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i10 %tmp_7" [conv2d.cpp:89]   --->   Operation 166 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_3 = add i13 %p_shl, i13 %zext_ln89" [conv2d.cpp:89]   --->   Operation 167 'add' 'add_ln89_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 168 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln89 = add i13 %add_ln89_3, i13 288" [conv2d.cpp:89]   --->   Operation 168 'add' 'add_ln89' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 169 [2/8] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_9, i64 1" [conv2d.cpp:89]   --->   Operation 169 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i13 %add_ln89" [conv2d.cpp:89]   --->   Operation 170 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (3.52ns)   --->   "%add_ln89_1 = add i64 %zext_ln89_1, i64 %weights_read" [conv2d.cpp:89]   --->   Operation 171 'add' 'add_ln89_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 172 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_9, i64 1" [conv2d.cpp:89]   --->   Operation 172 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln89_1, i32 2, i32 63" [conv2d.cpp:91]   --->   Operation 173 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 174 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_9" [conv2d.cpp:89]   --->   Operation 174 'read' 'gmem1_addr_9_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 1.58>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln89 = bitcast i32 %gmem1_addr_9_read" [conv2d.cpp:89]   --->   Operation 175 'bitcast' 'bitcast_ln89' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [2/2] (1.58ns)   --->   "%call_ln89 = call void @conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, i32 %bitcast_ln89, i32 %gmem1, i8 %phi_mul182_load, i32 %pool1_out, i62 %trunc_ln7, i32 %conv2_out, i32 %conv2_out_1" [conv2d.cpp:89]   --->   Operation 176 'call' 'call_ln89' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 14> <Delay = 0.00>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [conv2d.cpp:85]   --->   Operation 177 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv2d.cpp:85]   --->   Operation 178 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln89 = call void @conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92, i32 %bitcast_ln89, i32 %gmem1, i8 %phi_mul182_load, i32 %pool1_out, i62 %trunc_ln7, i32 %conv2_out, i32 %conv2_out_1" [conv2d.cpp:89]   --->   Operation 179 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln85 = br void %VITIS_LOOP_86_12" [conv2d.cpp:85]   --->   Operation 180 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 27 <SV = 4> <Delay = 7.30>
ST_27 : Operation 181 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19, i32 %conv2_out, i32 %conv2_out_1, i32 %pool2_out"   --->   Operation 181 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_27 : Operation 182 [1/1] ( I:7.30ns O:7.30ns )   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i64 10" [conv2d.cpp:151]   --->   Operation 182 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 5> <Delay = 0.00>
ST_28 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24, i32 %pool2_out, i32 %fc_in"   --->   Operation 183 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 6> <Delay = 3.52>
ST_29 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24, i32 %pool2_out, i32 %fc_in"   --->   Operation 184 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_29 : Operation 185 [1/1] (3.52ns)   --->   "%add_ln151 = add i64 %weights_read, i64 4896" [conv2d.cpp:151]   --->   Operation 185 'add' 'add_ln151' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln151, i32 2, i32 63" [conv2d.cpp:151]   --->   Operation 186 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i62 %trunc_ln151_1" [conv2d.cpp:151]   --->   Operation 187 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln151 = br void %VITIS_LOOP_155_26" [conv2d.cpp:151]   --->   Operation 188 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>

State 30 <SV = 7> <Delay = 3.46>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%phi_mul199_load = load i12 %phi_mul199" [conv2d.cpp:151]   --->   Operation 189 'load' 'phi_mul199_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%o_1 = load i4 %o" [conv2d.cpp:151]   --->   Operation 190 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 191 [1/1] (1.54ns)   --->   "%add_ln151_3 = add i12 %phi_mul199_load, i12 400" [conv2d.cpp:151]   --->   Operation 191 'add' 'add_ln151_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [1/1] (1.73ns)   --->   "%icmp_ln151 = icmp_eq  i4 %o_1, i4 10" [conv2d.cpp:151]   --->   Operation 192 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 193 [1/1] (1.73ns)   --->   "%add_ln151_2 = add i4 %o_1, i4 1" [conv2d.cpp:151]   --->   Operation 193 'add' 'add_ln151_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %VITIS_LOOP_155_26.split, void %for.end342" [conv2d.cpp:151]   --->   Operation 194 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i4 %o_1" [conv2d.cpp:151]   --->   Operation 195 'zext' 'zext_ln151' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (3.46ns)   --->   "%add_ln153 = add i63 %zext_ln151, i63 %sext_ln151" [conv2d.cpp:153]   --->   Operation 196 'add' 'add_ln153' <Predicate = (!icmp_ln151)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i63 %add_ln153" [conv2d.cpp:153]   --->   Operation 197 'sext' 'sext_ln153' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%gmem1_addr_10 = getelementptr i32 %gmem1, i64 %sext_ln153" [conv2d.cpp:153]   --->   Operation 198 'getelementptr' 'gmem1_addr_10' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_30 : Operation 199 [1/1] (1.58ns)   --->   "%store_ln151 = store i4 %add_ln151_2, i4 %o" [conv2d.cpp:151]   --->   Operation 199 'store' 'store_ln151' <Predicate = (!icmp_ln151)> <Delay = 1.58>
ST_30 : Operation 200 [1/1] (1.58ns)   --->   "%store_ln151 = store i12 %add_ln151_3, i12 %phi_mul199" [conv2d.cpp:151]   --->   Operation 200 'store' 'store_ln151' <Predicate = (!icmp_ln151)> <Delay = 1.58>

State 31 <SV = 8> <Delay = 0.00>
ST_31 : Operation 201 [8/8] (7.30ns)   --->   "%gmem1_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_10, i64 1" [conv2d.cpp:153]   --->   Operation 201 'readreq' 'gmem1_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 9> <Delay = 0.00>
ST_32 : Operation 202 [7/8] (7.30ns)   --->   "%gmem1_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_10, i64 1" [conv2d.cpp:153]   --->   Operation 202 'readreq' 'gmem1_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 10> <Delay = 0.00>
ST_33 : Operation 203 [6/8] (7.30ns)   --->   "%gmem1_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_10, i64 1" [conv2d.cpp:153]   --->   Operation 203 'readreq' 'gmem1_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 11> <Delay = 0.00>
ST_34 : Operation 204 [5/8] (7.30ns)   --->   "%gmem1_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_10, i64 1" [conv2d.cpp:153]   --->   Operation 204 'readreq' 'gmem1_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 12> <Delay = 0.00>
ST_35 : Operation 205 [4/8] (7.30ns)   --->   "%gmem1_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_10, i64 1" [conv2d.cpp:153]   --->   Operation 205 'readreq' 'gmem1_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 13> <Delay = 0.00>
ST_36 : Operation 206 [3/8] (7.30ns)   --->   "%gmem1_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_10, i64 1" [conv2d.cpp:153]   --->   Operation 206 'readreq' 'gmem1_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 14> <Delay = 0.00>
ST_37 : Operation 207 [2/8] (7.30ns)   --->   "%gmem1_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_10, i64 1" [conv2d.cpp:153]   --->   Operation 207 'readreq' 'gmem1_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 15> <Delay = 7.30>
ST_38 : Operation 208 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_10, i64 1" [conv2d.cpp:153]   --->   Operation 208 'readreq' 'gmem1_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 16> <Delay = 7.30>
ST_39 : Operation 209 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_10" [conv2d.cpp:153]   --->   Operation 209 'read' 'gmem1_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 17> <Delay = 5.28>
ST_40 : Operation 210 [1/1] (0.00ns)   --->   "%sum = bitcast i32 %gmem1_addr_10_read" [conv2d.cpp:153]   --->   Operation 210 'bitcast' 'sum' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 211 [2/2] (5.28ns)   --->   "%call_ln153 = call void @conv2d_Pipeline_VITIS_LOOP_155_26, i32 %sum, i32 %gmem1, i32 %fc_in, i62 %trunc_ln3, i12 %phi_mul199_load, i32 %sum_15_loc" [conv2d.cpp:153]   --->   Operation 211 'call' 'call_ln153' <Predicate = true> <Delay = 5.28> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 18> <Delay = 0.00>
ST_41 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln153 = call void @conv2d_Pipeline_VITIS_LOOP_155_26, i32 %sum, i32 %gmem1, i32 %fc_in, i62 %trunc_ln3, i12 %phi_mul199_load, i32 %sum_15_loc" [conv2d.cpp:153]   --->   Operation 212 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 19> <Delay = 7.30>
ST_42 : Operation 213 [1/1] (0.00ns)   --->   "%speclooptripcount_ln151 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [conv2d.cpp:151]   --->   Operation 213 'speclooptripcount' 'speclooptripcount_ln151' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv2d.cpp:151]   --->   Operation 214 'specloopname' 'specloopname_ln151' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 215 [1/1] (0.00ns)   --->   "%sum_15_loc_load = load i32 %sum_15_loc"   --->   Operation 215 'load' 'sum_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln158 = bitcast i32 %sum_15_loc_load" [conv2d.cpp:158]   --->   Operation 216 'bitcast' 'bitcast_ln158' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 217 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln158 = write void @_ssdm_op_Write.m_axi.p1i32.i32, i32 %gmem2_addr, i32 %bitcast_ln158, i4 15" [conv2d.cpp:158]   --->   Operation 217 'write' 'write_ln158' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln151 = br void %VITIS_LOOP_155_26" [conv2d.cpp:151]   --->   Operation 218 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>

State 43 <SV = 8> <Delay = 0.00>
ST_43 : Operation 219 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [conv2d.cpp:160]   --->   Operation 219 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 9> <Delay = 0.00>
ST_44 : Operation 220 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [conv2d.cpp:160]   --->   Operation 220 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 10> <Delay = 0.00>
ST_45 : Operation 221 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [conv2d.cpp:160]   --->   Operation 221 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 11> <Delay = 0.00>
ST_46 : Operation 222 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [conv2d.cpp:160]   --->   Operation 222 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 12> <Delay = 7.30>
ST_47 : Operation 223 [1/5] ( I:7.30ns O:7.30ns )   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [conv2d.cpp:160]   --->   Operation 223 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 224 [1/1] (0.00ns)   --->   "%ret_ln160 = ret" [conv2d.cpp:160]   --->   Operation 224 'ret' 'ret_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                 (alloca           ) [ 011111111111110000000000000000000000000000000000]
oc                      (alloca           ) [ 011111111111110000000000000000000000000000000000]
output_r_read           (read             ) [ 001111111111111111111111111000000000000000000000]
bias_read               (read             ) [ 001111111111111111111111111000000000000000000000]
weights_read            (read             ) [ 001111111111111111111111111111000000000000000000]
input_r_read            (read             ) [ 001111111111110000000000000000000000000000000000]
sum_15_loc              (alloca           ) [ 001111111111111111111111111111111111111111100000]
spectopmodule_ln3       (spectopmodule    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000]
conv1_out               (alloca           ) [ 001111111111111000000000000000000000000000000000]
conv1_out_1             (alloca           ) [ 001111111111111000000000000000000000000000000000]
pool1_out               (alloca           ) [ 001111111111111111111111111000000000000000000000]
conv2_out               (alloca           ) [ 001111111111111111111111111100000000000000000000]
conv2_out_1             (alloca           ) [ 001111111111111111111111111100000000000000000000]
pool2_out               (alloca           ) [ 001111111111111111111111111111000000000000000000]
fc_in                   (alloca           ) [ 001111111111111111111111111111111111111111100000]
trunc_ln                (partselect       ) [ 000000000000000000000000000000000000000000000000]
sext_ln37               (sext             ) [ 001111111111110000000000000000000000000000000000]
store_ln37              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln37                 (br               ) [ 000000000000000000000000000000000000000000000000]
phi_mul_load            (load             ) [ 000111111111110000000000000000000000000000000000]
oc_2                    (load             ) [ 000111111111000000000000000000000000000000000000]
add_ln37_1              (add              ) [ 000000000000000000000000000000000000000000000000]
icmp_ln37               (icmp             ) [ 001111111111110000000000000000000000000000000000]
add_ln37                (add              ) [ 000000000000000000000000000000000000000000000000]
br_ln37                 (br               ) [ 000000000000000000000000000000000000000000000000]
zext_ln37               (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln41_1              (add              ) [ 000000000000000000000000000000000000000000000000]
sext_ln41               (sext             ) [ 000000000000000000000000000000000000000000000000]
gmem1_addr              (getelementptr    ) [ 000111111111000000000000000000000000000000000000]
store_ln37              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln37              (store            ) [ 000000000000000000000000000000000000000000000000]
phi_mul182              (alloca           ) [ 001111111111111111111111111000000000000000000000]
oc_1                    (alloca           ) [ 001111111111111111111111111000000000000000000000]
store_ln85              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000000000000000000000000000]
gmem1_load_req          (readreq          ) [ 000000000000000000000000000000000000000000000000]
p_shl3                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp                     (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln41_1             (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln41_2              (add              ) [ 000000000000100000000000000000000000000000000000]
gmem1_addr_read         (read             ) [ 000000000000100000000000000000000000000000000000]
zext_ln41               (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln41                (add              ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln41            (bitcast          ) [ 000000000000010000000000000000000000000000000000]
trunc_ln1               (partselect       ) [ 000000000000010000000000000000000000000000000000]
sext_ln46               (sext             ) [ 000000000000000000000000000000000000000000000000]
add_ln46                (add              ) [ 000000000000010000000000000000000000000000000000]
add_ln46_1              (add              ) [ 000000000000010000000000000000000000000000000000]
add_ln46_2              (add              ) [ 000000000000010000000000000000000000000000000000]
add_ln46_3              (add              ) [ 000000000000010000000000000000000000000000000000]
add_ln46_4              (add              ) [ 000000000000010000000000000000000000000000000000]
add_ln46_5              (add              ) [ 000000000000010000000000000000000000000000000000]
add_ln46_6              (add              ) [ 000000000000010000000000000000000000000000000000]
add_ln46_7              (add              ) [ 000000000000010000000000000000000000000000000000]
speclooptripcount_ln37  (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
specloopname_ln37       (specloopname     ) [ 000000000000000000000000000000000000000000000000]
call_ln43               (call             ) [ 000000000000000000000000000000000000000000000000]
br_ln37                 (br               ) [ 000000000000000000000000000000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000000000000000000000000000000]
add_ln85                (add              ) [ 000000000000000000000000000000000000000000000000]
trunc_ln2               (partselect       ) [ 000000000000000000000000000000000000000000000000]
sext_ln85               (sext             ) [ 000000000000000111111111111000000000000000000000]
br_ln85                 (br               ) [ 000000000000000000000000000000000000000000000000]
phi_mul182_load         (load             ) [ 000000000000000011111111111000000000000000000000]
oc_3                    (load             ) [ 000000000000000011111110000000000000000000000000]
add_ln85_2              (add              ) [ 000000000000000000000000000000000000000000000000]
icmp_ln85               (icmp             ) [ 000000000000000111111111111000000000000000000000]
add_ln85_1              (add              ) [ 000000000000000000000000000000000000000000000000]
br_ln85                 (br               ) [ 000000000000000000000000000000000000000000000000]
zext_ln85               (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln89_2              (add              ) [ 000000000000000000000000000000000000000000000000]
sext_ln89               (sext             ) [ 000000000000000000000000000000000000000000000000]
gmem1_addr_9            (getelementptr    ) [ 000000000000000011111111100000000000000000000000]
store_ln85              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln85              (store            ) [ 000000000000000000000000000000000000000000000000]
phi_mul199              (alloca           ) [ 000000000000000111111111111111111111111111100000]
o                       (alloca           ) [ 000000000000000111111111111111111111111111100000]
add_ln151_1             (add              ) [ 000000000000000000000000000000000000000000000000]
trunc_ln151_1           (partselect       ) [ 000000000000000000000000000111000000000000000000]
trunc_ln151_2           (partselect       ) [ 000000000000000000000000000000000000000000000000]
sext_ln151_1            (sext             ) [ 000000000000000000000000000000000000000000000000]
gmem2_addr              (getelementptr    ) [ 000000000000000000000000000111111111111111111111]
store_ln151             (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000000000000000000000000000]
p_shl                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_7                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
zext_ln89               (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln89_3              (add              ) [ 000000000000000000000000000000000000000000000000]
add_ln89                (add              ) [ 000000000000000000000001000000000000000000000000]
zext_ln89_1             (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln89_1              (add              ) [ 000000000000000000000000000000000000000000000000]
gmem1_load_1_req        (readreq          ) [ 000000000000000000000000000000000000000000000000]
trunc_ln7               (partselect       ) [ 000000000000000000000000111000000000000000000000]
gmem1_addr_9_read       (read             ) [ 000000000000000000000000010000000000000000000000]
bitcast_ln89            (bitcast          ) [ 000000000000000000000000001000000000000000000000]
speclooptripcount_ln85  (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
specloopname_ln85       (specloopname     ) [ 000000000000000000000000000000000000000000000000]
call_ln89               (call             ) [ 000000000000000000000000000000000000000000000000]
br_ln85                 (br               ) [ 000000000000000000000000000000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000000000000000000000000000000]
empty                   (writereq         ) [ 000000000000000000000000000000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000000000000000000000000000000]
add_ln151               (add              ) [ 000000000000000000000000000000000000000000000000]
trunc_ln3               (partselect       ) [ 000000000000000000000000000000111111111111100000]
sext_ln151              (sext             ) [ 000000000000000000000000000000111111111111100000]
br_ln151                (br               ) [ 000000000000000000000000000000000000000000000000]
phi_mul199_load         (load             ) [ 000000000000000000000000000000011111111111000000]
o_1                     (load             ) [ 000000000000000000000000000000000000000000000000]
add_ln151_3             (add              ) [ 000000000000000000000000000000000000000000000000]
icmp_ln151              (icmp             ) [ 000000000000000000000000000000111111111111100000]
add_ln151_2             (add              ) [ 000000000000000000000000000000000000000000000000]
br_ln151                (br               ) [ 000000000000000000000000000000000000000000000000]
zext_ln151              (zext             ) [ 000000000000000000000000000000000000000000000000]
add_ln153               (add              ) [ 000000000000000000000000000000000000000000000000]
sext_ln153              (sext             ) [ 000000000000000000000000000000000000000000000000]
gmem1_addr_10           (getelementptr    ) [ 000000000000000000000000000000011111111100000000]
store_ln151             (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln151             (store            ) [ 000000000000000000000000000000000000000000000000]
gmem1_load_11_req       (readreq          ) [ 000000000000000000000000000000000000000000000000]
gmem1_addr_10_read      (read             ) [ 000000000000000000000000000000000000000010000000]
sum                     (bitcast          ) [ 000000000000000000000000000000000000000001000000]
call_ln153              (call             ) [ 000000000000000000000000000000000000000000000000]
speclooptripcount_ln151 (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
specloopname_ln151      (specloopname     ) [ 000000000000000000000000000000000000000000000000]
sum_15_loc_load         (load             ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln158           (bitcast          ) [ 000000000000000000000000000000000000000000000000]
write_ln158             (write            ) [ 000000000000000000000000000000000000000000000000]
br_ln151                (br               ) [ 000000000000000000000000000000000000000000000000]
empty_35                (writeresp        ) [ 000000000000000000000000000000000000000000000000]
ret_ln160               (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_Pipeline_VITIS_LOOP_155_26"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="phi_mul_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="oc_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sum_15_loc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_15_loc/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv1_out_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_out/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv1_out_1_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_out_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="pool1_out_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool1_out/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv2_out_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_out/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv2_out_1_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_out_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="pool2_out_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool2_out/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="fc_in_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc_in/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="phi_mul182_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul182/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="oc_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="phi_mul199_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul199/15 "/>
</bind>
</comp>

<comp id="226" class="1004" name="o_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/15 "/>
</bind>
</comp>

<comp id="230" class="1004" name="output_r_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="bias_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="weights_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="input_r_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_readreq_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_req/3 gmem1_load_1_req/16 gmem1_load_11_req/31 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_read_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="9"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/11 gmem1_addr_9_read/24 gmem1_addr_10_read/39 "/>
</bind>
</comp>

<comp id="266" class="1004" name="empty_writereq_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty/27 "/>
</bind>
</comp>

<comp id="273" class="1004" name="write_ln158_write_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="16"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="0" index="3" bw="1" slack="0"/>
<pin id="278" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln158/42 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_writeresp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="5"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_35/43 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="0" index="3" bw="62" slack="0"/>
<pin id="298" dir="0" index="4" bw="63" slack="0"/>
<pin id="299" dir="0" index="5" bw="63" slack="0"/>
<pin id="300" dir="0" index="6" bw="63" slack="0"/>
<pin id="301" dir="0" index="7" bw="63" slack="0"/>
<pin id="302" dir="0" index="8" bw="63" slack="0"/>
<pin id="303" dir="0" index="9" bw="63" slack="0"/>
<pin id="304" dir="0" index="10" bw="63" slack="0"/>
<pin id="305" dir="0" index="11" bw="63" slack="0"/>
<pin id="306" dir="0" index="12" bw="8" slack="10"/>
<pin id="307" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="15" bw="64" slack="11"/>
<pin id="310" dir="0" index="16" bw="32" slack="0"/>
<pin id="311" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/12 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="0" index="3" bw="8" slack="10"/>
<pin id="327" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="5" bw="62" slack="2"/>
<pin id="329" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="331" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln89/25 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/28 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="4" bw="62" slack="11"/>
<pin id="346" dir="0" index="5" bw="12" slack="10"/>
<pin id="347" dir="0" index="6" bw="32" slack="17"/>
<pin id="348" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/40 "/>
</bind>
</comp>

<comp id="351" class="1005" name="reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read gmem1_addr_9_read gmem1_addr_10_read "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="62" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="0" index="2" bw="3" slack="0"/>
<pin id="359" dir="0" index="3" bw="7" slack="0"/>
<pin id="360" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln37_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="62" slack="0"/>
<pin id="367" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln37_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln0_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="phi_mul_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="oc_2_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_2/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln37_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="6" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln37_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln37_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln37_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln41_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="62" slack="1"/>
<pin id="410" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln41_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="63" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="gmem1_addr_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="63" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln37_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="4" slack="1"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln37_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="1"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln85_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln0_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_shl3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="9"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/11 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="9"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln41_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln41_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="0" index="1" bw="6" slack="0"/>
<pin id="463" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_2/11 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln41_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln41_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="0" index="1" bw="64" slack="11"/>
<pin id="472" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="bitcast_ln41_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="62" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="0"/>
<pin id="482" dir="0" index="2" bw="3" slack="0"/>
<pin id="483" dir="0" index="3" bw="7" slack="0"/>
<pin id="484" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/12 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln46_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="62" slack="0"/>
<pin id="492" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln46_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="62" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln46_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="62" slack="0"/>
<pin id="503" dir="0" index="1" bw="3" slack="0"/>
<pin id="504" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/12 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln46_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="62" slack="0"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/12 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln46_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="62" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_3/12 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln46_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="62" slack="0"/>
<pin id="524" dir="0" index="1" bw="4" slack="0"/>
<pin id="525" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_4/12 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln46_5_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="62" slack="0"/>
<pin id="531" dir="0" index="1" bw="4" slack="0"/>
<pin id="532" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_5/12 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln46_6_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="62" slack="0"/>
<pin id="538" dir="0" index="1" bw="4" slack="0"/>
<pin id="539" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_6/12 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln46_7_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="62" slack="0"/>
<pin id="545" dir="0" index="1" bw="5" slack="0"/>
<pin id="546" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_7/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln85_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="2"/>
<pin id="552" dir="0" index="1" bw="7" slack="0"/>
<pin id="553" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/14 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="62" slack="0"/>
<pin id="557" dir="0" index="1" bw="64" slack="0"/>
<pin id="558" dir="0" index="2" bw="3" slack="0"/>
<pin id="559" dir="0" index="3" bw="7" slack="0"/>
<pin id="560" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/14 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln85_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="62" slack="0"/>
<pin id="567" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/14 "/>
</bind>
</comp>

<comp id="569" class="1004" name="phi_mul182_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="2"/>
<pin id="571" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul182_load/15 "/>
</bind>
</comp>

<comp id="572" class="1004" name="oc_3_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="2"/>
<pin id="574" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_3/15 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln85_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="5" slack="0"/>
<pin id="578" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_2/15 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln85_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="0" index="1" bw="5" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/15 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln85_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/15 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln85_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/15 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln89_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="0" index="1" bw="62" slack="1"/>
<pin id="600" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_2/15 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln89_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="63" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89/15 "/>
</bind>
</comp>

<comp id="606" class="1004" name="gmem1_addr_9_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="63" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_9/15 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln85_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="0" index="1" bw="5" slack="2"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/15 "/>
</bind>
</comp>

<comp id="617" class="1004" name="store_ln85_store_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="2"/>
<pin id="620" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/15 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln151_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="3"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151_1/15 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln151_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="62" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="0"/>
<pin id="630" dir="0" index="2" bw="3" slack="0"/>
<pin id="631" dir="0" index="3" bw="7" slack="0"/>
<pin id="632" dir="1" index="4" bw="62" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_1/15 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln151_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="62" slack="0"/>
<pin id="639" dir="0" index="1" bw="64" slack="3"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="0" index="3" bw="7" slack="0"/>
<pin id="642" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_2/15 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln151_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="62" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_1/15 "/>
</bind>
</comp>

<comp id="650" class="1004" name="gmem2_addr_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="62" slack="0"/>
<pin id="653" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/15 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln151_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="4" slack="0"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/15 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln0_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="12" slack="0"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/15 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_shl_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="13" slack="0"/>
<pin id="668" dir="0" index="1" bw="5" slack="7"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/22 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_7_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="0"/>
<pin id="675" dir="0" index="1" bw="5" slack="7"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/22 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln89_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="0"/>
<pin id="682" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/22 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln89_3_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="13" slack="0"/>
<pin id="686" dir="0" index="1" bw="10" slack="0"/>
<pin id="687" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_3/22 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln89_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="13" slack="0"/>
<pin id="692" dir="0" index="1" bw="10" slack="0"/>
<pin id="693" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/22 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln89_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="13" slack="1"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/23 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln89_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="13" slack="0"/>
<pin id="701" dir="0" index="1" bw="64" slack="11"/>
<pin id="702" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/23 "/>
</bind>
</comp>

<comp id="704" class="1004" name="trunc_ln7_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="62" slack="0"/>
<pin id="706" dir="0" index="1" bw="64" slack="0"/>
<pin id="707" dir="0" index="2" bw="3" slack="0"/>
<pin id="708" dir="0" index="3" bw="7" slack="0"/>
<pin id="709" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/23 "/>
</bind>
</comp>

<comp id="714" class="1004" name="bitcast_ln89_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln89/25 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln151_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="6"/>
<pin id="721" dir="0" index="1" bw="14" slack="0"/>
<pin id="722" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/29 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln3_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="62" slack="0"/>
<pin id="726" dir="0" index="1" bw="64" slack="0"/>
<pin id="727" dir="0" index="2" bw="3" slack="0"/>
<pin id="728" dir="0" index="3" bw="7" slack="0"/>
<pin id="729" dir="1" index="4" bw="62" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/29 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sext_ln151_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="62" slack="3"/>
<pin id="736" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/29 "/>
</bind>
</comp>

<comp id="737" class="1004" name="phi_mul199_load_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="12" slack="4"/>
<pin id="739" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul199_load/30 "/>
</bind>
</comp>

<comp id="740" class="1004" name="o_1_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="4"/>
<pin id="742" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_1/30 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln151_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="12" slack="0"/>
<pin id="745" dir="0" index="1" bw="10" slack="0"/>
<pin id="746" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151_3/30 "/>
</bind>
</comp>

<comp id="749" class="1004" name="icmp_ln151_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="0" index="1" bw="4" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/30 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln151_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151_2/30 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln151_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="0"/>
<pin id="763" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/30 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln153_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="4" slack="0"/>
<pin id="767" dir="0" index="1" bw="62" slack="1"/>
<pin id="768" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/30 "/>
</bind>
</comp>

<comp id="770" class="1004" name="sext_ln153_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="63" slack="0"/>
<pin id="772" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln153/30 "/>
</bind>
</comp>

<comp id="774" class="1004" name="gmem1_addr_10_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="0" index="1" bw="63" slack="0"/>
<pin id="777" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_10/30 "/>
</bind>
</comp>

<comp id="780" class="1004" name="store_ln151_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="4" slack="0"/>
<pin id="782" dir="0" index="1" bw="4" slack="4"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/30 "/>
</bind>
</comp>

<comp id="785" class="1004" name="store_ln151_store_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="0"/>
<pin id="787" dir="0" index="1" bw="12" slack="4"/>
<pin id="788" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/30 "/>
</bind>
</comp>

<comp id="790" class="1004" name="sum_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sum/40 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sum_15_loc_load_load_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="19"/>
<pin id="797" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_15_loc_load/42 "/>
</bind>
</comp>

<comp id="798" class="1004" name="bitcast_ln158_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln158/42 "/>
</bind>
</comp>

<comp id="803" class="1005" name="phi_mul_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="810" class="1005" name="oc_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="4" slack="0"/>
<pin id="812" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="817" class="1005" name="output_r_read_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="3"/>
<pin id="819" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="822" class="1005" name="bias_read_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="2"/>
<pin id="824" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="bias_read "/>
</bind>
</comp>

<comp id="828" class="1005" name="weights_read_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="6"/>
<pin id="830" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="weights_read "/>
</bind>
</comp>

<comp id="835" class="1005" name="input_r_read_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="64" slack="11"/>
<pin id="837" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="sum_15_loc_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="17"/>
<pin id="842" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="sum_15_loc "/>
</bind>
</comp>

<comp id="846" class="1005" name="sext_ln37_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="63" slack="1"/>
<pin id="848" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln37 "/>
</bind>
</comp>

<comp id="851" class="1005" name="phi_mul_load_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="10"/>
<pin id="853" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="856" class="1005" name="oc_2_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="9"/>
<pin id="858" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="oc_2 "/>
</bind>
</comp>

<comp id="865" class="1005" name="gmem1_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="871" class="1005" name="phi_mul182_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul182 "/>
</bind>
</comp>

<comp id="878" class="1005" name="oc_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="0"/>
<pin id="880" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="oc_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="add_ln41_2_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="9" slack="1"/>
<pin id="887" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41_2 "/>
</bind>
</comp>

<comp id="890" class="1005" name="bitcast_ln41_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln41 "/>
</bind>
</comp>

<comp id="895" class="1005" name="trunc_ln1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="62" slack="1"/>
<pin id="897" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="900" class="1005" name="add_ln46_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="63" slack="1"/>
<pin id="902" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="905" class="1005" name="add_ln46_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="63" slack="1"/>
<pin id="907" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="add_ln46_2_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="63" slack="1"/>
<pin id="912" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_2 "/>
</bind>
</comp>

<comp id="915" class="1005" name="add_ln46_3_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="63" slack="1"/>
<pin id="917" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_3 "/>
</bind>
</comp>

<comp id="920" class="1005" name="add_ln46_4_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="63" slack="1"/>
<pin id="922" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_4 "/>
</bind>
</comp>

<comp id="925" class="1005" name="add_ln46_5_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="63" slack="1"/>
<pin id="927" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_5 "/>
</bind>
</comp>

<comp id="930" class="1005" name="add_ln46_6_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="63" slack="1"/>
<pin id="932" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_6 "/>
</bind>
</comp>

<comp id="935" class="1005" name="add_ln46_7_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="63" slack="1"/>
<pin id="937" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_7 "/>
</bind>
</comp>

<comp id="940" class="1005" name="sext_ln85_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="63" slack="1"/>
<pin id="942" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln85 "/>
</bind>
</comp>

<comp id="945" class="1005" name="phi_mul182_load_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="10"/>
<pin id="947" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="phi_mul182_load "/>
</bind>
</comp>

<comp id="950" class="1005" name="oc_3_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="5" slack="7"/>
<pin id="952" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="oc_3 "/>
</bind>
</comp>

<comp id="959" class="1005" name="gmem1_addr_9_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_9 "/>
</bind>
</comp>

<comp id="965" class="1005" name="phi_mul199_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="12" slack="0"/>
<pin id="967" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul199 "/>
</bind>
</comp>

<comp id="972" class="1005" name="o_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="4" slack="0"/>
<pin id="974" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="979" class="1005" name="trunc_ln151_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="62" slack="3"/>
<pin id="981" dir="1" index="1" bw="62" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln151_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="gmem2_addr_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="add_ln89_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="13" slack="1"/>
<pin id="993" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="996" class="1005" name="trunc_ln7_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="62" slack="2"/>
<pin id="998" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="bitcast_ln89_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="1"/>
<pin id="1003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln89 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="trunc_ln3_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="62" slack="11"/>
<pin id="1008" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="sext_ln151_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="63" slack="1"/>
<pin id="1013" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln151 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="phi_mul199_load_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="12" slack="10"/>
<pin id="1018" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="phi_mul199_load "/>
</bind>
</comp>

<comp id="1024" class="1005" name="gmem1_addr_10_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_10 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="sum_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="1"/>
<pin id="1032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="90" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="98" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="152" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="154" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="168" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="170" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="285"><net_src comp="172" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="86" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="312"><net_src comp="116" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="313"><net_src comp="2" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="321"><net_src comp="134" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="332"><net_src comp="146" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="2" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="339"><net_src comp="156" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="349"><net_src comp="164" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="2" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="354"><net_src comp="261" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="70" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="236" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="72" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="74" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="368"><net_src comp="355" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="78" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="80" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="382" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="382" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="84" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="382" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="2" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="397" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="385" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="88" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="78" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="92" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="88" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="94" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="96" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="459"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="442" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="351" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="293" pin=16"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="469" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="72" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="74" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="489"><net_src comp="479" pin="4"/><net_sink comp="293" pin=3"/></net>

<net id="493"><net_src comp="479" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="100" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="494" pin="2"/><net_sink comp="293" pin=4"/></net>

<net id="505"><net_src comp="490" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="102" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="507"><net_src comp="501" pin="2"/><net_sink comp="293" pin=5"/></net>

<net id="512"><net_src comp="490" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="104" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="508" pin="2"/><net_sink comp="293" pin=6"/></net>

<net id="519"><net_src comp="490" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="106" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="515" pin="2"/><net_sink comp="293" pin=7"/></net>

<net id="526"><net_src comp="490" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="108" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="522" pin="2"/><net_sink comp="293" pin=8"/></net>

<net id="533"><net_src comp="490" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="110" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="529" pin="2"/><net_sink comp="293" pin=9"/></net>

<net id="540"><net_src comp="490" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="112" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="536" pin="2"/><net_sink comp="293" pin=10"/></net>

<net id="547"><net_src comp="490" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="114" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="549"><net_src comp="543" pin="2"/><net_sink comp="293" pin=11"/></net>

<net id="554"><net_src comp="126" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="70" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="550" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="72" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="74" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="568"><net_src comp="555" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="128" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="572" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="130" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="572" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="132" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="572" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="2" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="587" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="575" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="136" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="70" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="72" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="74" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="643"><net_src comp="70" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="72" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="645"><net_src comp="74" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="649"><net_src comp="637" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="4" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="76" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="138" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="140" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="78" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="142" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="88" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="683"><net_src comp="673" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="666" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="144" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="710"><net_src comp="70" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="699" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="72" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="74" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="717"><net_src comp="351" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="723"><net_src comp="158" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="70" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="719" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="732"><net_src comp="72" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="733"><net_src comp="74" pin="0"/><net_sink comp="724" pin=3"/></net>

<net id="747"><net_src comp="737" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="160" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="740" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="162" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="740" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="84" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="740" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="761" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="2" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="755" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="743" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="351" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="806"><net_src comp="174" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="813"><net_src comp="178" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="816"><net_src comp="810" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="820"><net_src comp="230" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="825"><net_src comp="236" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="831"><net_src comp="242" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="834"><net_src comp="828" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="838"><net_src comp="248" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="293" pin=15"/></net>

<net id="843"><net_src comp="182" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="340" pin=6"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="849"><net_src comp="365" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="854"><net_src comp="379" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="293" pin=12"/></net>

<net id="859"><net_src comp="382" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="868"><net_src comp="416" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="874"><net_src comp="214" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="881"><net_src comp="218" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="888"><net_src comp="460" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="893"><net_src comp="474" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="293" pin=16"/></net>

<net id="898"><net_src comp="479" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="903"><net_src comp="494" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="908"><net_src comp="501" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="293" pin=5"/></net>

<net id="913"><net_src comp="508" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="293" pin=6"/></net>

<net id="918"><net_src comp="515" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="293" pin=7"/></net>

<net id="923"><net_src comp="522" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="293" pin=8"/></net>

<net id="928"><net_src comp="529" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="293" pin=9"/></net>

<net id="933"><net_src comp="536" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="293" pin=10"/></net>

<net id="938"><net_src comp="543" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="293" pin=11"/></net>

<net id="943"><net_src comp="565" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="948"><net_src comp="569" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="322" pin=3"/></net>

<net id="953"><net_src comp="572" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="962"><net_src comp="606" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="968"><net_src comp="222" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="975"><net_src comp="226" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="982"><net_src comp="627" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="987"><net_src comp="650" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="990"><net_src comp="984" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="994"><net_src comp="690" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="999"><net_src comp="704" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="322" pin=5"/></net>

<net id="1004"><net_src comp="714" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1009"><net_src comp="724" pin="4"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="1014"><net_src comp="734" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1019"><net_src comp="737" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="340" pin=5"/></net>

<net id="1027"><net_src comp="774" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1033"><net_src comp="790" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="340" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {27 42 43 44 45 46 47 }
 - Input state : 
	Port: conv2d : gmem0 | {12 13 }
	Port: conv2d : gmem1 | {3 4 5 6 7 8 9 10 11 12 13 16 17 18 19 20 21 22 23 24 25 26 31 32 33 34 35 36 37 38 39 40 41 }
	Port: conv2d : input_r | {1 }
	Port: conv2d : weights | {1 }
	Port: conv2d : bias | {1 }
	Port: conv2d : output_r | {1 }
  - Chain level:
	State 1
		sext_ln37 : 1
		store_ln37 : 1
		store_ln0 : 1
	State 2
		add_ln37_1 : 1
		icmp_ln37 : 1
		add_ln37 : 1
		br_ln37 : 2
		zext_ln37 : 1
		add_ln41_1 : 2
		sext_ln41 : 3
		gmem1_addr : 4
		store_ln37 : 2
		store_ln37 : 2
		store_ln85 : 1
		store_ln0 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln41_1 : 1
		add_ln41_2 : 2
	State 12
		add_ln41 : 1
		trunc_ln1 : 2
		sext_ln46 : 3
		add_ln46 : 4
		add_ln46_1 : 4
		add_ln46_2 : 4
		add_ln46_3 : 4
		add_ln46_4 : 4
		add_ln46_5 : 4
		add_ln46_6 : 4
		add_ln46_7 : 4
		call_ln43 : 5
	State 13
	State 14
		trunc_ln2 : 1
		sext_ln85 : 2
	State 15
		add_ln85_2 : 1
		icmp_ln85 : 1
		add_ln85_1 : 1
		br_ln85 : 2
		zext_ln85 : 1
		add_ln89_2 : 2
		sext_ln89 : 3
		gmem1_addr_9 : 4
		store_ln85 : 2
		store_ln85 : 2
		trunc_ln151_1 : 1
		sext_ln151_1 : 1
		gmem2_addr : 2
		store_ln151 : 1
		store_ln0 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		zext_ln89 : 1
		add_ln89_3 : 2
		add_ln89 : 3
	State 23
		add_ln89_1 : 1
		trunc_ln7 : 2
	State 24
	State 25
		call_ln89 : 1
	State 26
	State 27
	State 28
	State 29
		trunc_ln3 : 1
	State 30
		add_ln151_3 : 1
		icmp_ln151 : 1
		add_ln151_2 : 1
		br_ln151 : 2
		zext_ln151 : 1
		add_ln153 : 2
		sext_ln153 : 3
		gmem1_addr_10 : 4
		store_ln151 : 2
		store_ln151 : 2
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		call_ln153 : 1
	State 41
	State 42
		bitcast_ln158 : 1
		write_ln158 : 2
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286         |    4    |  19.056 |   478   |   688   |
|          |                  grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                 |    6    | 22.3841 |   2764  |   1590  |
|   call   |       grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315      |    0    |  6.352  |   432   |   676   |
|          | grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322 |    7    |  9.528  |   898   |   1434  |
|          |       grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334      |    0    |  1.588  |   101   |   257   |
|          |                         grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340                        |    5    |  4.764  |   632   |   891   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      add_ln37_1_fu_385                                      |    0    |    0    |    0    |    15   |
|          |                                       add_ln37_fu_397                                       |    0    |    0    |    0    |    13   |
|          |                                      add_ln41_1_fu_407                                      |    0    |    0    |    0    |    69   |
|          |                                      add_ln41_2_fu_460                                      |    0    |    0    |    0    |    14   |
|          |                                       add_ln41_fu_469                                       |    0    |    0    |    0    |    71   |
|          |                                       add_ln46_fu_494                                       |    0    |    0    |    0    |    69   |
|          |                                      add_ln46_1_fu_501                                      |    0    |    0    |    0    |    69   |
|          |                                      add_ln46_2_fu_508                                      |    0    |    0    |    0    |    69   |
|          |                                      add_ln46_3_fu_515                                      |    0    |    0    |    0    |    69   |
|          |                                      add_ln46_4_fu_522                                      |    0    |    0    |    0    |    69   |
|          |                                      add_ln46_5_fu_529                                      |    0    |    0    |    0    |    69   |
|          |                                      add_ln46_6_fu_536                                      |    0    |    0    |    0    |    69   |
|    add   |                                      add_ln46_7_fu_543                                      |    0    |    0    |    0    |    69   |
|          |                                       add_ln85_fu_550                                       |    0    |    0    |    0    |    71   |
|          |                                      add_ln85_2_fu_575                                      |    0    |    0    |    0    |    15   |
|          |                                      add_ln85_1_fu_587                                      |    0    |    0    |    0    |    13   |
|          |                                      add_ln89_2_fu_597                                      |    0    |    0    |    0    |    69   |
|          |                                      add_ln151_1_fu_622                                     |    0    |    0    |    0    |    71   |
|          |                                      add_ln89_3_fu_684                                      |    0    |    0    |    0    |    13   |
|          |                                       add_ln89_fu_690                                       |    0    |    0    |    0    |    13   |
|          |                                      add_ln89_1_fu_699                                      |    0    |    0    |    0    |    71   |
|          |                                       add_ln151_fu_719                                      |    0    |    0    |    0    |    71   |
|          |                                      add_ln151_3_fu_743                                     |    0    |    0    |    0    |    12   |
|          |                                      add_ln151_2_fu_755                                     |    0    |    0    |    0    |    13   |
|          |                                       add_ln153_fu_765                                      |    0    |    0    |    0    |    69   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       icmp_ln37_fu_391                                      |    0    |    0    |    0    |    13   |
|   icmp   |                                       icmp_ln85_fu_581                                      |    0    |    0    |    0    |    13   |
|          |                                      icmp_ln151_fu_749                                      |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  output_r_read_read_fu_230                                  |    0    |    0    |    0    |    0    |
|          |                                    bias_read_read_fu_236                                    |    0    |    0    |    0    |    0    |
|   read   |                                   weights_read_read_fu_242                                  |    0    |    0    |    0    |    0    |
|          |                                   input_r_read_read_fu_248                                  |    0    |    0    |    0    |    0    |
|          |                                       grp_read_fu_261                                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                                      grp_readreq_fu_254                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| writereq |                                    empty_writereq_fu_266                                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                                   write_ln158_write_fu_273                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                                     grp_writeresp_fu_281                                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       trunc_ln_fu_355                                       |    0    |    0    |    0    |    0    |
|          |                                       trunc_ln1_fu_479                                      |    0    |    0    |    0    |    0    |
|          |                                       trunc_ln2_fu_555                                      |    0    |    0    |    0    |    0    |
|partselect|                                     trunc_ln151_1_fu_627                                    |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln151_2_fu_637                                    |    0    |    0    |    0    |    0    |
|          |                                       trunc_ln7_fu_704                                      |    0    |    0    |    0    |    0    |
|          |                                       trunc_ln3_fu_724                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       sext_ln37_fu_365                                      |    0    |    0    |    0    |    0    |
|          |                                       sext_ln41_fu_412                                      |    0    |    0    |    0    |    0    |
|          |                                       sext_ln46_fu_490                                      |    0    |    0    |    0    |    0    |
|   sext   |                                       sext_ln85_fu_565                                      |    0    |    0    |    0    |    0    |
|          |                                       sext_ln89_fu_602                                      |    0    |    0    |    0    |    0    |
|          |                                     sext_ln151_1_fu_646                                     |    0    |    0    |    0    |    0    |
|          |                                      sext_ln151_fu_734                                      |    0    |    0    |    0    |    0    |
|          |                                      sext_ln153_fu_770                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       zext_ln37_fu_403                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln41_1_fu_456                                     |    0    |    0    |    0    |    0    |
|          |                                       zext_ln41_fu_466                                      |    0    |    0    |    0    |    0    |
|   zext   |                                       zext_ln85_fu_593                                      |    0    |    0    |    0    |    0    |
|          |                                       zext_ln89_fu_680                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln89_1_fu_696                                     |    0    |    0    |    0    |    0    |
|          |                                      zext_ln151_fu_761                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        p_shl3_fu_442                                        |    0    |    0    |    0    |    0    |
|bitconcatenate|                                          tmp_fu_449                                         |    0    |    0    |    0    |    0    |
|          |                                         p_shl_fu_666                                        |    0    |    0    |    0    |    0    |
|          |                                         tmp_7_fu_673                                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                             |    22   | 63.6721 |   5305  |   6810  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
| conv1_out |    8   |    0   |    0   |    0   |
|conv1_out_1|    8   |    0   |    0   |    0   |
| conv2_out |    4   |    0   |    0   |    0   |
|conv2_out_1|    4   |    0   |    0   |    0   |
|   fc_in   |    1   |    0   |    0   |    0   |
| pool1_out |    4   |    0   |    0   |    0   |
| pool2_out |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln41_2_reg_885   |    9   |
|   add_ln46_1_reg_905   |   63   |
|   add_ln46_2_reg_910   |   63   |
|   add_ln46_3_reg_915   |   63   |
|   add_ln46_4_reg_920   |   63   |
|   add_ln46_5_reg_925   |   63   |
|   add_ln46_6_reg_930   |   63   |
|   add_ln46_7_reg_935   |   63   |
|    add_ln46_reg_900    |   63   |
|    add_ln89_reg_991    |   13   |
|    bias_read_reg_822   |   64   |
|  bitcast_ln41_reg_890  |   32   |
|  bitcast_ln89_reg_1001 |   32   |
| gmem1_addr_10_reg_1024 |   32   |
|  gmem1_addr_9_reg_959  |   32   |
|   gmem1_addr_reg_865   |   32   |
|   gmem2_addr_reg_984   |   32   |
|  input_r_read_reg_835  |   64   |
|        o_reg_972       |    4   |
|      oc_1_reg_878      |    5   |
|      oc_2_reg_856      |    4   |
|      oc_3_reg_950      |    5   |
|       oc_reg_810       |    4   |
|  output_r_read_reg_817 |   64   |
| phi_mul182_load_reg_945|    8   |
|   phi_mul182_reg_871   |    8   |
|phi_mul199_load_reg_1016|   12   |
|   phi_mul199_reg_965   |   12   |
|  phi_mul_load_reg_851  |    8   |
|     phi_mul_reg_803    |    8   |
|         reg_351        |   32   |
|   sext_ln151_reg_1011  |   63   |
|    sext_ln37_reg_846   |   63   |
|    sext_ln85_reg_940   |   63   |
|   sum_15_loc_reg_840   |   32   |
|      sum_reg_1030      |   32   |
|  trunc_ln151_1_reg_979 |   62   |
|    trunc_ln1_reg_895   |   62   |
|   trunc_ln3_reg_1006   |   62   |
|    trunc_ln7_reg_996   |   62   |
|  weights_read_reg_828  |   64   |
+------------------------+--------+
|          Total         |  1585  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                             Comp                                            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                      grp_readreq_fu_254                                     |  p1  |   3  |  32  |   96   ||    0    ||    14   |
|                                       grp_read_fu_261                                       |  p1  |   3  |  32  |   96   ||    0    ||    14   |
|                  grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                 |  p3  |   2  |  62  |   124  ||    0    ||    9    |
|                  grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                 |  p4  |   2  |  63  |   126  ||    0    ||    9    |
|                  grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                 |  p5  |   2  |  63  |   126  ||    0    ||    9    |
|                  grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                 |  p6  |   2  |  63  |   126  ||    0    ||    9    |
|                  grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                 |  p7  |   2  |  63  |   126  ||    0    ||    9    |
|                  grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                 |  p8  |   2  |  63  |   126  ||    0    ||    9    |
|                  grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                 |  p9  |   2  |  63  |   126  ||    0    ||    9    |
|                  grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                 |  p10 |   2  |  63  |   126  ||    0    ||    9    |
|                  grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                 |  p11 |   2  |  63  |   126  ||    0    ||    9    |
|                  grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293                 |  p16 |   2  |  32  |   64   ||    0    ||    9    |
| grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|                         grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340                        |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                            Total                                            |      |      |      |  1516  || 22.4706 ||    0    ||   136   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   22   |   63   |  5305  |  6810  |    -   |
|   Memory  |   30   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   22   |    0   |   136  |    -   |
|  Register |    -   |    -   |    -   |  1585  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   30   |   22   |   86   |  6890  |  6946  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
