
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.70
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rom_ctrl_pkg.sv jtag_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv ast_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv kmac_pkg.sv kmac_reg_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv keccak_2share.sv keccak_round.sv kmac.sv kmac_app.sv kmac_core.sv kmac_entropy.sv kmac_errchk.sv kmac_msgfifo.sv kmac_reg_top.sv kmac_staterd.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_dom_and_2share.sv prim_double_lfsr.sv prim_edn_req.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lfsr.sv prim_packer.sv prim_packer_fifo.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv sha3.sv sha3pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_fifo_sync.sv tlul_err_resp.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rom_ctrl_pkg.sv jtag_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv ast_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv kmac_pkg.sv kmac_reg_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv keccak_2share.sv keccak_round.sv kmac.sv kmac_app.sv kmac_core.sv kmac_entropy.sv kmac_errchk.sv kmac_msgfifo.sv kmac_reg_top.sv kmac_staterd.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_dom_and_2share.sv prim_double_lfsr.sv prim_edn_req.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lfsr.sv prim_packer.sv prim_packer_fifo.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv sha3.sv sha3pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_fifo_sync.sv tlul_err_resp.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rom_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] rom_ctrl_pkg.sv:8: parameter 'AlertFatal' declared inside package 'rom_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rom_ctrl_pkg.sv:15: parameter 'PWRMGR_DATA_DEFAULT' declared inside package 'rom_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3_pkg.sv'
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:13: parameter 'StateW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:17: parameter 'FnWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:18: parameter 'CsWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:25: parameter 'MaxFnEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:26: parameter 'MaxCsEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:28: parameter 'NSRegisterSizePre' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:31: parameter 'NSRegisterSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:37: parameter 'PrefixSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:40: parameter 'PrefixIndexW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:52: parameter 'MsgWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:53: parameter 'MsgStrbW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:85: parameter 'KeccakRate' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:93: parameter 'MaxBlockSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:95: parameter 'KeccakEntries' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:96: parameter 'KeccakMsgAddrW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:98: parameter 'KeccakCountW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:15: parameter 'NumAlerts' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:16: parameter 'NumIoRails' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:17: parameter 'AsSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:18: parameter 'CgSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:19: parameter 'GdSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:20: parameter 'TsHiSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:21: parameter 'TsLoSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:22: parameter 'FlaSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:23: parameter 'OtpSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:24: parameter 'Ot0Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:25: parameter 'Ot1Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:26: parameter 'Ot2Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:27: parameter 'Ot3Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:28: parameter 'Ot4Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:29: parameter 'Ot5Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:31: parameter 'Lc2HcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:32: parameter 'Hc2LcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:34: parameter 'EntropyStreams' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:35: parameter 'AdcChannels' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:36: parameter 'AdcDataWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:37: parameter 'UsbCalibWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:38: parameter 'Ast2PadOutWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:39: parameter 'Pad2AstInWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:43: parameter 'LfsrWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:46: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:47: parameter 'RndCnstLfsrPermDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:95: parameter 'AST_RST_DEFAULT' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:10: parameter 'NumSaltReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:11: parameter 'NumSwBindingReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:12: parameter 'NumOutReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:13: parameter 'NumKeyVersion' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:14: parameter 'NumAlerts' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:17: parameter 'BlockAw' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:283: parameter 'KEYMGR_INTR_STATE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:284: parameter 'KEYMGR_INTR_ENABLE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:285: parameter 'KEYMGR_INTR_TEST_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:286: parameter 'KEYMGR_ALERT_TEST_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:287: parameter 'KEYMGR_CFG_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:288: parameter 'KEYMGR_START_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:289: parameter 'KEYMGR_CONTROL_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:290: parameter 'KEYMGR_SIDELOAD_CLEAR_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:291: parameter 'KEYMGR_RESEED_INTERVAL_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:292: parameter 'KEYMGR_RESEED_INTERVAL_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:293: parameter 'KEYMGR_SW_BINDING_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:294: parameter 'KEYMGR_SEALING_SW_BINDING_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:295: parameter 'KEYMGR_SEALING_SW_BINDING_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:296: parameter 'KEYMGR_SEALING_SW_BINDING_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:297: parameter 'KEYMGR_SEALING_SW_BINDING_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:298: parameter 'KEYMGR_SEALING_SW_BINDING_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:299: parameter 'KEYMGR_SEALING_SW_BINDING_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:300: parameter 'KEYMGR_SEALING_SW_BINDING_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:301: parameter 'KEYMGR_SEALING_SW_BINDING_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:302: parameter 'KEYMGR_ATTEST_SW_BINDING_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:303: parameter 'KEYMGR_ATTEST_SW_BINDING_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:304: parameter 'KEYMGR_ATTEST_SW_BINDING_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:305: parameter 'KEYMGR_ATTEST_SW_BINDING_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:306: parameter 'KEYMGR_ATTEST_SW_BINDING_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:307: parameter 'KEYMGR_ATTEST_SW_BINDING_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:308: parameter 'KEYMGR_ATTEST_SW_BINDING_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:309: parameter 'KEYMGR_ATTEST_SW_BINDING_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:310: parameter 'KEYMGR_SALT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:311: parameter 'KEYMGR_SALT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:312: parameter 'KEYMGR_SALT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:313: parameter 'KEYMGR_SALT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:314: parameter 'KEYMGR_SALT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:315: parameter 'KEYMGR_SALT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:316: parameter 'KEYMGR_SALT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:317: parameter 'KEYMGR_SALT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:318: parameter 'KEYMGR_KEY_VERSION_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:319: parameter 'KEYMGR_MAX_CREATOR_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:320: parameter 'KEYMGR_MAX_CREATOR_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:321: parameter 'KEYMGR_MAX_OWNER_INT_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:322: parameter 'KEYMGR_MAX_OWNER_INT_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:323: parameter 'KEYMGR_MAX_OWNER_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:324: parameter 'KEYMGR_MAX_OWNER_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:325: parameter 'KEYMGR_SW_SHARE0_OUTPUT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:326: parameter 'KEYMGR_SW_SHARE0_OUTPUT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:327: parameter 'KEYMGR_SW_SHARE0_OUTPUT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:328: parameter 'KEYMGR_SW_SHARE0_OUTPUT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:329: parameter 'KEYMGR_SW_SHARE0_OUTPUT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:330: parameter 'KEYMGR_SW_SHARE0_OUTPUT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:331: parameter 'KEYMGR_SW_SHARE0_OUTPUT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:332: parameter 'KEYMGR_SW_SHARE0_OUTPUT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:333: parameter 'KEYMGR_SW_SHARE1_OUTPUT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:334: parameter 'KEYMGR_SW_SHARE1_OUTPUT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:335: parameter 'KEYMGR_SW_SHARE1_OUTPUT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:336: parameter 'KEYMGR_SW_SHARE1_OUTPUT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:337: parameter 'KEYMGR_SW_SHARE1_OUTPUT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:338: parameter 'KEYMGR_SW_SHARE1_OUTPUT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:339: parameter 'KEYMGR_SW_SHARE1_OUTPUT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:340: parameter 'KEYMGR_SW_SHARE1_OUTPUT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:341: parameter 'KEYMGR_WORKING_STATE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:342: parameter 'KEYMGR_OP_STATUS_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:343: parameter 'KEYMGR_ERR_CODE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:344: parameter 'KEYMGR_FAULT_STATUS_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:347: parameter 'KEYMGR_INTR_TEST_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:348: parameter 'KEYMGR_INTR_TEST_OP_DONE_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:349: parameter 'KEYMGR_ALERT_TEST_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:350: parameter 'KEYMGR_ALERT_TEST_FATAL_FAULT_ERR_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:351: parameter 'KEYMGR_ALERT_TEST_RECOV_OPERATION_ERR_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:352: parameter 'KEYMGR_CFG_REGWEN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:353: parameter 'KEYMGR_CFG_REGWEN_EN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:354: parameter 'KEYMGR_SW_BINDING_REGWEN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:355: parameter 'KEYMGR_SW_BINDING_REGWEN_EN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:424: parameter 'KEYMGR_PERMIT' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:10: parameter 'KeyWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:11: parameter 'CDIs' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:12: parameter 'CdiWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:13: parameter 'OtbnKeyWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:14: parameter 'DigestWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:15: parameter 'KmacDataIfWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:16: parameter 'KeyMgrStages' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:17: parameter 'SwBindingWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:18: parameter 'SaltWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:19: parameter 'Shares' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:20: parameter 'EdnWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:23: parameter 'HealthStateWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:24: parameter 'DevIdWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:25: parameter 'MaxWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:30: parameter 'RndCnstRevisionSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:32: parameter 'RndCnstCreatorIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:34: parameter 'RndCnstOwnerIntIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:36: parameter 'RndCnstOwnerIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:38: parameter 'RndCnstSoftOutputSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:40: parameter 'RndCnstHardOutputSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:45: parameter 'RndCnstNoneSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:47: parameter 'RndCnstAesSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:49: parameter 'RndCnstKmacSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:51: parameter 'RndCnstOtbnSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:57: parameter 'LfsrWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:60: parameter 'RndCnstLfsrSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:61: parameter 'RndCnstLfsrPermDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:67: parameter 'RandWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:69: parameter 'RndCnstRandPermDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:75: parameter 'AdvDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:76: parameter 'IdDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:78: parameter 'GenDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:79: parameter 'StageWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:85: parameter 'KDFMaxWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:224: parameter 'HW_KEY_REQ_DEFAULT' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:229: parameter 'OTBN_KEY_REQ_DEFAULT' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_pkg.sv'
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:8: parameter 'MsgWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:9: parameter 'MsgStrbW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:28: parameter 'RegIntfWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:29: parameter 'RegLatency' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:30: parameter 'Sha3Latency' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:33: parameter 'BufferCycles' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:34: parameter 'BufferSizeBits' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:37: parameter 'MsgFifoDepth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:38: parameter 'MsgFifoDepthW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:40: parameter 'MsgWindowWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:41: parameter 'MsgWindowDepth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:46: parameter 'MaxKeyLen' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:50: parameter 'MaxEncodedKeyLenW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:51: parameter 'MaxEncodedKeyLenByte' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:52: parameter 'MaxEncodedKeyLenSize' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:56: parameter 'MaxEncodedKeyW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:83: parameter 'TimerPrescalerW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:84: parameter 'EdnWaitTimerW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:94: parameter 'EntropyLfsrW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:96: parameter 'RndCnstLfsrPermDefault' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:112: parameter 'NumAppIntf' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:130: parameter 'EncodedStringEmpty' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:131: parameter 'EncodedStringKMAC' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:132: parameter 'NSPrefixW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:150: parameter 'AppCfg' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:191: parameter 'AppDigestW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:192: parameter 'AppKeyW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:214: parameter 'APP_REQ_DEFAULT' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:220: parameter 'APP_RSP_DEFAULT' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:10: parameter 'NumWordsKey' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:11: parameter 'NumWordsPrefix' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:12: parameter 'HashCntW' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:13: parameter 'NumAlerts' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:16: parameter 'BlockAw' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:279: parameter 'KMAC_INTR_STATE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:280: parameter 'KMAC_INTR_ENABLE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:281: parameter 'KMAC_INTR_TEST_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:282: parameter 'KMAC_ALERT_TEST_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:283: parameter 'KMAC_CFG_REGWEN_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:284: parameter 'KMAC_CFG_SHADOWED_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:285: parameter 'KMAC_CMD_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:286: parameter 'KMAC_STATUS_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:287: parameter 'KMAC_ENTROPY_PERIOD_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:288: parameter 'KMAC_ENTROPY_REFRESH_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:289: parameter 'KMAC_ENTROPY_SEED_LOWER_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:290: parameter 'KMAC_ENTROPY_SEED_UPPER_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:291: parameter 'KMAC_KEY_SHARE0_0_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:292: parameter 'KMAC_KEY_SHARE0_1_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:293: parameter 'KMAC_KEY_SHARE0_2_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:294: parameter 'KMAC_KEY_SHARE0_3_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:295: parameter 'KMAC_KEY_SHARE0_4_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:296: parameter 'KMAC_KEY_SHARE0_5_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:297: parameter 'KMAC_KEY_SHARE0_6_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:298: parameter 'KMAC_KEY_SHARE0_7_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:299: parameter 'KMAC_KEY_SHARE0_8_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:300: parameter 'KMAC_KEY_SHARE0_9_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:301: parameter 'KMAC_KEY_SHARE0_10_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:302: parameter 'KMAC_KEY_SHARE0_11_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:303: parameter 'KMAC_KEY_SHARE0_12_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:304: parameter 'KMAC_KEY_SHARE0_13_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:305: parameter 'KMAC_KEY_SHARE0_14_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:306: parameter 'KMAC_KEY_SHARE0_15_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:307: parameter 'KMAC_KEY_SHARE1_0_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:308: parameter 'KMAC_KEY_SHARE1_1_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:309: parameter 'KMAC_KEY_SHARE1_2_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:310: parameter 'KMAC_KEY_SHARE1_3_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:311: parameter 'KMAC_KEY_SHARE1_4_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:312: parameter 'KMAC_KEY_SHARE1_5_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:313: parameter 'KMAC_KEY_SHARE1_6_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:314: parameter 'KMAC_KEY_SHARE1_7_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:315: parameter 'KMAC_KEY_SHARE1_8_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:316: parameter 'KMAC_KEY_SHARE1_9_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:317: parameter 'KMAC_KEY_SHARE1_10_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:318: parameter 'KMAC_KEY_SHARE1_11_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:319: parameter 'KMAC_KEY_SHARE1_12_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:320: parameter 'KMAC_KEY_SHARE1_13_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:321: parameter 'KMAC_KEY_SHARE1_14_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:322: parameter 'KMAC_KEY_SHARE1_15_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:323: parameter 'KMAC_KEY_LEN_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:324: parameter 'KMAC_PREFIX_0_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:325: parameter 'KMAC_PREFIX_1_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:326: parameter 'KMAC_PREFIX_2_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:327: parameter 'KMAC_PREFIX_3_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:328: parameter 'KMAC_PREFIX_4_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:329: parameter 'KMAC_PREFIX_5_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:330: parameter 'KMAC_PREFIX_6_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:331: parameter 'KMAC_PREFIX_7_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:332: parameter 'KMAC_PREFIX_8_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:333: parameter 'KMAC_PREFIX_9_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:334: parameter 'KMAC_PREFIX_10_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:335: parameter 'KMAC_ERR_CODE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:338: parameter 'KMAC_INTR_TEST_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:339: parameter 'KMAC_INTR_TEST_KMAC_DONE_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:340: parameter 'KMAC_INTR_TEST_FIFO_EMPTY_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:341: parameter 'KMAC_INTR_TEST_KMAC_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:342: parameter 'KMAC_ALERT_TEST_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:343: parameter 'KMAC_ALERT_TEST_FATAL_FAULT_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:344: parameter 'KMAC_ALERT_TEST_RECOV_OPERATION_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:345: parameter 'KMAC_CFG_REGWEN_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:346: parameter 'KMAC_CFG_REGWEN_EN_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:347: parameter 'KMAC_CMD_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:348: parameter 'KMAC_STATUS_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:349: parameter 'KMAC_STATUS_SHA3_IDLE_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:350: parameter 'KMAC_STATUS_FIFO_EMPTY_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:351: parameter 'KMAC_STATUS_ALERT_FATAL_FAULT_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:352: parameter 'KMAC_STATUS_ALERT_RECOV_CTRL_UPDATE_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:353: parameter 'KMAC_KEY_SHARE0_0_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:354: parameter 'KMAC_KEY_SHARE0_1_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:355: parameter 'KMAC_KEY_SHARE0_2_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:356: parameter 'KMAC_KEY_SHARE0_3_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:357: parameter 'KMAC_KEY_SHARE0_4_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:358: parameter 'KMAC_KEY_SHARE0_5_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:359: parameter 'KMAC_KEY_SHARE0_6_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:360: parameter 'KMAC_KEY_SHARE0_7_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:361: parameter 'KMAC_KEY_SHARE0_8_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:362: parameter 'KMAC_KEY_SHARE0_9_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:363: parameter 'KMAC_KEY_SHARE0_10_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:364: parameter 'KMAC_KEY_SHARE0_11_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:365: parameter 'KMAC_KEY_SHARE0_12_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:366: parameter 'KMAC_KEY_SHARE0_13_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:367: parameter 'KMAC_KEY_SHARE0_14_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:368: parameter 'KMAC_KEY_SHARE0_15_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:369: parameter 'KMAC_KEY_SHARE1_0_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:370: parameter 'KMAC_KEY_SHARE1_1_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:371: parameter 'KMAC_KEY_SHARE1_2_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:372: parameter 'KMAC_KEY_SHARE1_3_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:373: parameter 'KMAC_KEY_SHARE1_4_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:374: parameter 'KMAC_KEY_SHARE1_5_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:375: parameter 'KMAC_KEY_SHARE1_6_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:376: parameter 'KMAC_KEY_SHARE1_7_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:377: parameter 'KMAC_KEY_SHARE1_8_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:378: parameter 'KMAC_KEY_SHARE1_9_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:379: parameter 'KMAC_KEY_SHARE1_10_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:380: parameter 'KMAC_KEY_SHARE1_11_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:381: parameter 'KMAC_KEY_SHARE1_12_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:382: parameter 'KMAC_KEY_SHARE1_13_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:383: parameter 'KMAC_KEY_SHARE1_14_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:384: parameter 'KMAC_KEY_SHARE1_15_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:387: parameter 'KMAC_STATE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:388: parameter 'KMAC_STATE_SIZE' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:389: parameter 'KMAC_MSG_FIFO_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:390: parameter 'KMAC_MSG_FIFO_SIZE' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:454: parameter 'KMAC_PERMIT' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_state_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:19: parameter 'LcValueWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:21: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:22: parameter 'LcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:23: parameter 'NumLcStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:24: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:26: parameter 'DecLcStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:27: parameter 'ExtDecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:29: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:30: parameter 'LcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:31: parameter 'NumLcCountStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:32: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:37: parameter 'NumLcIdStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:38: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:40: parameter 'DecLcIdStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:41: parameter 'ExtDecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:91: parameter 'A0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:92: parameter 'B0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:94: parameter 'A1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:95: parameter 'B1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:97: parameter 'A2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:98: parameter 'B2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:100: parameter 'A3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:101: parameter 'B3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:103: parameter 'A4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:104: parameter 'B4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:106: parameter 'A5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:107: parameter 'B5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:109: parameter 'A6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:110: parameter 'B6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:112: parameter 'A7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:113: parameter 'B7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:115: parameter 'A8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:116: parameter 'B8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:118: parameter 'A9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:119: parameter 'B9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:121: parameter 'A10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:122: parameter 'B10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:124: parameter 'A11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:125: parameter 'B11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:127: parameter 'A12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:128: parameter 'B12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:130: parameter 'A13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:131: parameter 'B13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:133: parameter 'A14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:134: parameter 'B14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:136: parameter 'A15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:137: parameter 'B15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:139: parameter 'A16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:140: parameter 'B16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:142: parameter 'A17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:143: parameter 'B17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:145: parameter 'A18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:146: parameter 'B18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:148: parameter 'A19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:149: parameter 'B19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:154: parameter 'C0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:155: parameter 'D0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:157: parameter 'C1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:158: parameter 'D1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:160: parameter 'C2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:161: parameter 'D2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:163: parameter 'C3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:164: parameter 'D3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:166: parameter 'C4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:167: parameter 'D4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:169: parameter 'C5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:170: parameter 'D5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:172: parameter 'C6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:173: parameter 'D6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:175: parameter 'C7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:176: parameter 'D7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:178: parameter 'C8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:179: parameter 'D8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:181: parameter 'C9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:182: parameter 'D9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:184: parameter 'C10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:185: parameter 'D10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:187: parameter 'C11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:188: parameter 'D11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:190: parameter 'C12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:191: parameter 'D12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:193: parameter 'C13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:194: parameter 'D13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:196: parameter 'C14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:197: parameter 'D14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:199: parameter 'C15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:200: parameter 'D15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:202: parameter 'C16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:203: parameter 'D16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:205: parameter 'C17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:206: parameter 'D17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:208: parameter 'C18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:209: parameter 'D18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:211: parameter 'C19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:212: parameter 'D19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:214: parameter 'C20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:215: parameter 'D20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:217: parameter 'C21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:218: parameter 'D21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:220: parameter 'C22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:221: parameter 'D22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:223: parameter 'C23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:224: parameter 'D23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:227: parameter 'ZRO' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:335: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:338: parameter 'AllZeroToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:341: parameter 'RndCnstRawUnlockToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:344: parameter 'AllZeroTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:347: parameter 'RndCnstRawUnlockTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:17: parameter 'OtpTestCtrlWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'OtpTestStatusWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:19: parameter 'OtpTestVectWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:22: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:24: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:26: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:29: parameter 'LfsrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:32: parameter 'LfsrUsageThreshold' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:42: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'DeviceIdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'ManufStateWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:60: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:61: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:62: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:63: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:64: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:65: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:66: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:68: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:85: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:86: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:133: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:180: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:181: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:182: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:183: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:184: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:185: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:186: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:187: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:229: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:245: parameter 'SRAM_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2271] flash_ctrl_reg_pkg.sv:23: overflow of 32-bit signed integer 2724870391; using -1570096905 instead
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:10: parameter 'RegNumBanks' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:11: parameter 'RegPagesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:12: parameter 'RegBusPgmResBytes' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:13: parameter 'RegPageWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:14: parameter 'RegBankWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:15: parameter 'NumRegions' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:16: parameter 'NumInfos0' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:17: parameter 'NumInfos1' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:18: parameter 'NumInfos2' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:19: parameter 'WordsPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:20: parameter 'BytesPerWord' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:21: parameter 'BytesPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:22: parameter 'BytesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:23: parameter 'ExecEn' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:24: parameter 'NumAlerts' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:27: parameter 'CoreAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:28: parameter 'PrimAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:29: parameter 'MemAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:776: parameter 'FLASH_CTRL_INTR_STATE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:777: parameter 'FLASH_CTRL_INTR_ENABLE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:778: parameter 'FLASH_CTRL_INTR_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:779: parameter 'FLASH_CTRL_ALERT_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:780: parameter 'FLASH_CTRL_DIS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:781: parameter 'FLASH_CTRL_EXEC_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:782: parameter 'FLASH_CTRL_INIT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:783: parameter 'FLASH_CTRL_CTRL_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:784: parameter 'FLASH_CTRL_CONTROL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:785: parameter 'FLASH_CTRL_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:786: parameter 'FLASH_CTRL_PROG_TYPE_EN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:787: parameter 'FLASH_CTRL_ERASE_SUSPEND_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:788: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:789: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:790: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:791: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:792: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:793: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:794: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:795: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:796: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:797: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:798: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:799: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:800: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:801: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:802: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:803: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:804: parameter 'FLASH_CTRL_DEFAULT_REGION_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:805: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:806: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:807: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:808: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:809: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:810: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:811: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:812: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:813: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:814: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:815: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:816: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:817: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:818: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:819: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:820: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:821: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:822: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:823: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:824: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:825: parameter 'FLASH_CTRL_BANK0_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:826: parameter 'FLASH_CTRL_BANK0_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:827: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:828: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:829: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:830: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:831: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:832: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:833: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:834: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:835: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:836: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:837: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:838: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:839: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:840: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:841: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:842: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:843: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:844: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:845: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:846: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:847: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:848: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:849: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:850: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:851: parameter 'FLASH_CTRL_BANK1_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:852: parameter 'FLASH_CTRL_BANK1_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:853: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:854: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:855: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:856: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:857: parameter 'FLASH_CTRL_BANK_CFG_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:858: parameter 'FLASH_CTRL_MP_BANK_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:859: parameter 'FLASH_CTRL_OP_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:860: parameter 'FLASH_CTRL_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:861: parameter 'FLASH_CTRL_ERR_CODE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:862: parameter 'FLASH_CTRL_FAULT_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:863: parameter 'FLASH_CTRL_ERR_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:864: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_CNT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:865: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:866: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:867: parameter 'FLASH_CTRL_PHY_ALERT_CFG_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:868: parameter 'FLASH_CTRL_PHY_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:869: parameter 'FLASH_CTRL_SCRATCH_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:870: parameter 'FLASH_CTRL_FIFO_LVL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:871: parameter 'FLASH_CTRL_FIFO_RST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:874: parameter 'FLASH_CTRL_INTR_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:875: parameter 'FLASH_CTRL_INTR_TEST_PROG_EMPTY_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:876: parameter 'FLASH_CTRL_INTR_TEST_PROG_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:877: parameter 'FLASH_CTRL_INTR_TEST_RD_FULL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:878: parameter 'FLASH_CTRL_INTR_TEST_RD_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:879: parameter 'FLASH_CTRL_INTR_TEST_OP_DONE_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:880: parameter 'FLASH_CTRL_INTR_TEST_CORR_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:881: parameter 'FLASH_CTRL_ALERT_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:882: parameter 'FLASH_CTRL_ALERT_TEST_RECOV_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:883: parameter 'FLASH_CTRL_ALERT_TEST_FATAL_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:884: parameter 'FLASH_CTRL_CTRL_REGWEN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:885: parameter 'FLASH_CTRL_CTRL_REGWEN_EN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:888: parameter 'FLASH_CTRL_PROG_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:889: parameter 'FLASH_CTRL_PROG_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:890: parameter 'FLASH_CTRL_RD_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:891: parameter 'FLASH_CTRL_RD_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:994: parameter 'FLASH_CTRL_CORE_PERMIT' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:12: parameter 'PagesPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:13: parameter 'BusPgmResBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:16: parameter 'DataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:17: parameter 'MetaDataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:18: parameter 'InfoTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:23: parameter 'InfoTypeSize' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:28: parameter 'InfosPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:33: parameter 'WordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:35: parameter 'MpRegions' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:36: parameter 'FifoDepth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:37: parameter 'InfoTypesWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:40: parameter 'DataByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:41: parameter 'BankW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:42: parameter 'InfoPageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:43: parameter 'PageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:44: parameter 'WordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:45: parameter 'AddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:46: parameter 'BankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:47: parameter 'AllPagesW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:51: parameter 'BusBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:52: parameter 'BusByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:53: parameter 'WidthMultiple' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:55: parameter 'BusPgmRes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:56: parameter 'BusPgmResWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:57: parameter 'BusWordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:58: parameter 'BusWordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:59: parameter 'BusAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:60: parameter 'BusAddrByteW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:61: parameter 'BusBankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:62: parameter 'PhyAddrStart' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:66: parameter 'FifoDepthW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:69: parameter 'DataPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:75: parameter 'InfoPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:87: parameter 'SeedWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:88: parameter 'KeyWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:89: parameter 'EdnWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:95: parameter 'LfsrWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:98: parameter 'RndCnstLfsrSeedDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:99: parameter 'RndCnstLfsrPermDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:207: parameter 'NumSeeds' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:208: parameter 'SeedBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:209: parameter 'SeedInfoSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:210: parameter 'CreatorSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:211: parameter 'OwnerSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:212: parameter 'CreatorInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:213: parameter 'OwnerInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:214: parameter 'IsolatedInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:217: parameter 'SeedInfoPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:230: parameter 'IsolatedPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:236: parameter 'HwInfoRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:237: parameter 'HwDataRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:239: parameter 'CfgAllowRead' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:249: parameter 'CfgAllowReadProgErase' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:259: parameter 'HwInfoPageAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:291: parameter 'HwDataAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:312: parameter 'RndCnstAddrKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:314: parameter 'RndCnstDataKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:334: parameter 'ProgTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:392: parameter 'FLASH_REQ_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:438: parameter 'FLASH_RSP_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:463: parameter 'WipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:464: parameter 'RmaWipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:512: parameter 'KEYMGR_FLASH_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_phy_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:12: parameter 'InfosPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:13: parameter 'PagesPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:14: parameter 'WordsPerPage' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:15: parameter 'BankW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:16: parameter 'PageW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:17: parameter 'WordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:18: parameter 'BankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:19: parameter 'DataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:20: parameter 'EccWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:21: parameter 'MetaDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:22: parameter 'WidthMultiple' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:23: parameter 'NumBuf' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:24: parameter 'RspOrderDepth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:26: parameter 'PlainIntgWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:27: parameter 'PlainDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:29: parameter 'FullDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:30: parameter 'InfoTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:31: parameter 'InfoTypesWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:35: parameter 'BusBankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:36: parameter 'BusWordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:37: parameter 'ProgTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:40: parameter 'AddrBitsRemain' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:44: parameter 'LsbAddrBit' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:45: parameter 'WordSelW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:49: parameter 'KeySize' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:50: parameter 'GfMultCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:52: parameter 'CipherCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:76: parameter 'RspOrderFifoWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keccak_2share.sv'
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:288: parameter 'ThetaIndexX1' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:289: parameter 'ThetaIndexX2' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:373: parameter 'ChiIndexX1' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:374: parameter 'ChiIndexX2' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keccak_round.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_app.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_entropy.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_errchk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_msgfifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_staterd.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_dom_and_2share.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_double_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-WARNING [VERI-1818] prim_lfsr.sv:31: initial value of parameter 'StatePerm' is omitted
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_arb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_shadow.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3pad.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top kmac -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.69

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top kmac

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:57: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] kmac.sv:8: compiling module 'kmac'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b01000)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b01000)'
VERIFIC-INFO [VERI-1018] kmac_core.sv:8: compiling module 'kmac_core(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=5,ResetValue=5'b01100)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=5,ResetValue=5'b01100)'
VERIFIC-INFO [VERI-1018] prim_slicer.sv:9: compiling module 'prim_slicer(InW=552,OutW=64,IndexW=5)'
VERIFIC-INFO [VERI-1018] prim_count.sv:36: compiling module 'prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=5)'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 5 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 5 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=5,ResetValue=5'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=5,ResetValue=5'b0)'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 5 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 5 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] sha3.sv:10: compiling module 'sha3(EnMasking=1'b1,ReuseShare=1'b0)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b101100)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b101100)'
VERIFIC-INFO [VERI-1018] sha3pad.sv:8: compiling module 'sha3pad(EnMasking=1)'
VERIFIC-INFO [VERI-2571] sha3pad.sv:503: extracting RAM for identifier 'funcpad_merged'
VERIFIC-INFO [VERI-1018] prim_slicer.sv:9: compiling module 'prim_slicer(InW=368,OutW=64,IndexW=5)'
VERIFIC-INFO [VERI-1018] keccak_round.sv:9: compiling module 'keccak_round(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b100010)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b100010)'
VERIFIC-INFO [VERI-1018] keccak_2share.sv:8: compiling module 'keccak_2share(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_dom_and_2share.sv:27: compiling module 'prim_dom_and_2share(DW=320)'
VERIFIC-INFO [VERI-1018] prim_count.sv:36: compiling module 'prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg)'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 5 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 5 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] tlul_adapter_sram.sv:13: compiling module 'tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100001,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] kmac_app.sv:8: compiling module 'kmac_app(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_arbiter_fixed.sv:15: compiling module 'prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=10,ResetValue=10'b1011011010)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b1011011010)'
VERIFIC-INFO [VERI-1018] kmac_msgfifo.sv:10: compiling module 'kmac_msgfifo(MsgDepth=10)'
VERIFIC-INFO [VERI-1018] prim_packer.sv:8: compiling module 'prim_packer(InW=64,OutW=64,HintByteData=1)'
VERIFIC-WARNING [VERI-1209] prim_packer.sv:66: expression size 32 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] prim_packer.sv:68: expression size 32 truncated to fit in target size 8
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01001000,Depth=32'b01010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] kmac_staterd.sv:8: compiling module 'kmac_staterd(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] tlul_adapter_sram.sv:13: compiling module 'tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1)'
VERIFIC-INFO [VERI-1018] prim_slicer.sv:9: compiling module 'prim_slicer(InW=1600,OutW=32,IndexW=6)'
VERIFIC-INFO [VERI-1018] kmac_errchk.sv:44: compiling module 'kmac_errchk'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b01101)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b01101)'
VERIFIC-INFO [VERI-1018] prim_edn_req.sv:15: compiling module 'prim_edn_req(OutWidth=64)'
VERIFIC-INFO [VERI-1018] prim_sync_reqack.sv:26: compiling module 'prim_sync_reqack'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:43: compiling module 'prim_packer_fifo(OutW=64)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:96: expression size 3 truncated to fit in target size 2
VERIFIC-INFO [VERI-1018] kmac_entropy.sv:8: compiling module 'kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011)'
VERIFIC-INFO [VERI-1018] prim_double_lfsr.sv:9: compiling module 'prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=32'b010000010)'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:48: actual bit length 130 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:49: actual bit length 130 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_lfsr.sv:28: compiling module 'prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=32'b01000000)'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:78: actual bit length 64 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:79: actual bit length 64 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:48: actual bit length 130 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:49: actual bit length 130 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:78: actual bit length 64 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:79: actual bit length 64 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=10,ResetValue=10'b1101110011)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b1101110011)'
VERIFIC-INFO [VERI-1018] kmac_reg_top.sv:8: compiling module 'kmac_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:35: compiling module 'tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101101,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:6: compiling module 'tlul_err_resp'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=12)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0100)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=1)'
Importing module kmac.
Importing module kmac_app(EnMasking=1'b1).
Importing module kmac_core(EnMasking=1'b1).
Importing module kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011).
Importing module kmac_errchk.
Importing module kmac_msgfifo(MsgDepth=10).
Importing module kmac_reg_top.
Importing module kmac_staterd(EnMasking=1'b1).
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_alert_sender(IsFatal=1).
Importing module prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0).
Importing module prim_buf.
Importing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
Importing module prim_buf(Width=5).
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1).
Importing module prim_buf(Width=32'b01000000).
Importing module prim_buf(Width=32'b010000010).
Importing module prim_edn_req(OutWidth=64).
Importing module prim_fifo_sync(Width=32'b01001000,Depth=32'b01010).
Importing module prim_flop(Width=5,ResetValue=5'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop(Width=5,ResetValue=5'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0).
Importing module prim_packer(InW=64,OutW=64,HintByteData=1).
Importing module prim_packer_fifo(OutW=64).
Importing module prim_slicer(InW=1600,OutW=32,IndexW=6).
Importing module prim_slicer(InW=552,OutW=64,IndexW=5).
Importing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000).
Importing module prim_flop(Width=6,ResetValue=6'b01000).
Importing module prim_generic_flop(Width=6,ResetValue=6'b01000).
Importing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100).
Importing module prim_flop(Width=5,ResetValue=5'b01100).
Importing module prim_generic_flop(Width=5,ResetValue=5'b01100).
Importing module prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011).
Importing module prim_flop(Width=10,ResetValue=10'b1101110011).
Importing module prim_generic_flop(Width=10,ResetValue=10'b1101110011).
Importing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010).
Importing module prim_flop(Width=10,ResetValue=10'b1011011010).
Importing module prim_generic_flop(Width=10,ResetValue=10'b1011011010).
Importing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101).
Importing module prim_flop(Width=6,ResetValue=6'b01101).
Importing module prim_generic_flop(Width=6,ResetValue=6'b01101).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0).
Importing module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext.
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b0100).
Importing module prim_subreg_ext(DW=32'b0101).
Importing module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11).
Importing module prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
Importing module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_sync_reqack.
Importing module prim_flop_2sync(Width=1).
Importing module sha3(EnMasking=1'b1,ReuseShare=1'b0).
Importing module keccak_round(EnMasking=1'b1).
Importing module keccak_2share(EnMasking=1'b1).
Importing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg).
Importing module prim_dom_and_2share(DW=320).
Importing module prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010).
Importing module prim_flop(Width=6,ResetValue=6'b100010).
Importing module prim_generic_flop(Width=6,ResetValue=6'b100010).
Importing module prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100).
Importing module prim_flop(Width=6,ResetValue=6'b101100).
Importing module prim_generic_flop(Width=6,ResetValue=6'b101100).
Importing module sha3pad(EnMasking=1).
Importing module prim_slicer(InW=368,OutW=64,IndexW=5).
Importing module tlul_adapter_reg(RegAw=12).
Importing module tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1).
Importing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Importing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Importing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).

3.4.1. Analyzing design hierarchy..
Top module:  \kmac
Used module:     \prim_alert_sender(IsFatal=1)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_alert_sender(IsFatal=0)
Used module:     \kmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b0100)
Used module:         \prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11)
Used module:             \prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)
Used module:             \prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011)
Used module:         \prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011)
Used module:             \prim_flop(Width=10,ResetValue=10'b1101110011)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1101110011)
Used module:         \prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1)
Used module:             \prim_buf(Width=32'b01000000)
Used module:             \prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0)
Used module:             \prim_buf(Width=32'b010000010)
Used module:     \prim_edn_req(OutWidth=64)
Used module:         \prim_packer_fifo(OutW=64)
Used module:         \prim_sync_reqack
Used module:             \prim_flop_2sync(Width=1)
Used module:     \kmac_errchk
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101)
Used module:             \prim_flop(Width=6,ResetValue=6'b01101)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b01101)
Used module:     \kmac_staterd(EnMasking=1'b1)
Used module:         \prim_slicer(InW=1600,OutW=32,IndexW=6)
Used module:         \tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1)
Used module:             \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \kmac_msgfifo(MsgDepth=10)
Used module:         \prim_fifo_sync(Width=32'b01001000,Depth=32'b01010)
Used module:         \prim_packer(InW=64,OutW=64,HintByteData=1)
Used module:     \kmac_app(EnMasking=1'b1)
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010)
Used module:             \prim_flop(Width=10,ResetValue=10'b1011011010)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1011011010)
Used module:         \prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0)
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:     \sha3(EnMasking=1'b1,ReuseShare=1'b0)
Used module:         \keccak_round(EnMasking=1'b1)
Used module:             \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg)
Used module:                 \prim_flop(Width=5,ResetValue=5'b0)
Used module:                     \prim_generic_flop(Width=5,ResetValue=5'b0)
Used module:                 \prim_buf(Width=5)
Used module:             \keccak_2share(EnMasking=1'b1)
Used module:                 \prim_dom_and_2share(DW=320)
Used module:             \prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010)
Used module:                 \prim_flop(Width=6,ResetValue=6'b100010)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b100010)
Used module:         \sha3pad(EnMasking=1)
Used module:             \prim_slicer(InW=368,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100)
Used module:             \prim_flop(Width=6,ResetValue=6'b101100)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b101100)
Used module:     \kmac_core(EnMasking=1'b1)
Used module:         \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)
Used module:         \prim_slicer(InW=552,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100)
Used module:             \prim_flop(Width=5,ResetValue=5'b01100)
Used module:                 \prim_generic_flop(Width=5,ResetValue=5'b01100)
Used module:     \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000)
Used module:         \prim_flop(Width=6,ResetValue=6'b01000)
Used module:             \prim_generic_flop(Width=6,ResetValue=6'b01000)
Used module:     \prim_intr_hw

3.4.2. Analyzing design hierarchy..
Top module:  \kmac
Used module:     \prim_alert_sender(IsFatal=1)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_alert_sender(IsFatal=0)
Used module:     \kmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b0100)
Used module:         \prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11)
Used module:             \prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)
Used module:             \prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011)
Used module:         \prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011)
Used module:             \prim_flop(Width=10,ResetValue=10'b1101110011)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1101110011)
Used module:         \prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1)
Used module:             \prim_buf(Width=32'b01000000)
Used module:             \prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0)
Used module:             \prim_buf(Width=32'b010000010)
Used module:     \prim_edn_req(OutWidth=64)
Used module:         \prim_packer_fifo(OutW=64)
Used module:         \prim_sync_reqack
Used module:             \prim_flop_2sync(Width=1)
Used module:     \kmac_errchk
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101)
Used module:             \prim_flop(Width=6,ResetValue=6'b01101)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b01101)
Used module:     \kmac_staterd(EnMasking=1'b1)
Used module:         \prim_slicer(InW=1600,OutW=32,IndexW=6)
Used module:         \tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1)
Used module:             \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \kmac_msgfifo(MsgDepth=10)
Used module:         \prim_fifo_sync(Width=32'b01001000,Depth=32'b01010)
Used module:         \prim_packer(InW=64,OutW=64,HintByteData=1)
Used module:     \kmac_app(EnMasking=1'b1)
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010)
Used module:             \prim_flop(Width=10,ResetValue=10'b1011011010)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1011011010)
Used module:         \prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0)
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:     \sha3(EnMasking=1'b1,ReuseShare=1'b0)
Used module:         \keccak_round(EnMasking=1'b1)
Used module:             \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg)
Used module:                 \prim_flop(Width=5,ResetValue=5'b0)
Used module:                     \prim_generic_flop(Width=5,ResetValue=5'b0)
Used module:                 \prim_buf(Width=5)
Used module:             \keccak_2share(EnMasking=1'b1)
Used module:                 \prim_dom_and_2share(DW=320)
Used module:             \prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010)
Used module:                 \prim_flop(Width=6,ResetValue=6'b100010)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b100010)
Used module:         \sha3pad(EnMasking=1)
Used module:             \prim_slicer(InW=368,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100)
Used module:             \prim_flop(Width=6,ResetValue=6'b101100)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b101100)
Used module:     \kmac_core(EnMasking=1'b1)
Used module:         \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)
Used module:         \prim_slicer(InW=552,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100)
Used module:             \prim_flop(Width=5,ResetValue=5'b01100)
Used module:                 \prim_generic_flop(Width=5,ResetValue=5'b01100)
Used module:     \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000)
Used module:         \prim_flop(Width=6,ResetValue=6'b01000)
Used module:             \prim_generic_flop(Width=6,ResetValue=6'b01000)
Used module:     \prim_intr_hw
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~10 debug messages>
Optimizing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~8 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1).
<suppressed ~2 debug messages>
Optimizing module tlul_adapter_reg(RegAw=12).
<suppressed ~11 debug messages>
Optimizing module prim_slicer(InW=368,OutW=64,IndexW=5).
Optimizing module sha3pad(EnMasking=1).
<suppressed ~13 debug messages>
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b101100).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b101100).
Optimizing module prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100).
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b100010).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b100010).
Optimizing module prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010).
Optimizing module prim_dom_and_2share(DW=320).
<suppressed ~3 debug messages>
Optimizing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg).
<suppressed ~4 debug messages>
Optimizing module keccak_2share(EnMasking=1'b1).
Optimizing module keccak_round(EnMasking=1'b1).
<suppressed ~5 debug messages>
Optimizing module sha3(EnMasking=1'b1,ReuseShare=1'b0).
<suppressed ~3 debug messages>
Optimizing module prim_flop_2sync(Width=1).
Optimizing module prim_sync_reqack.
<suppressed ~4 debug messages>
Optimizing module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0101).
Optimizing module prim_subreg_ext(DW=32'b0100).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b01101).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b01101).
Optimizing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101).
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b1011011010).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=10,ResetValue=10'b1011011010).
Optimizing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010).
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b1101110011).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=10,ResetValue=10'b1101110011).
Optimizing module prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011).
Optimizing module prim_generic_flop(Width=5,ResetValue=5'b01100).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=5,ResetValue=5'b01100).
Optimizing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100).
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b01000).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b01000).
Optimizing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000).
Optimizing module prim_slicer(InW=552,OutW=64,IndexW=5).
Optimizing module prim_slicer(InW=1600,OutW=32,IndexW=6).
Optimizing module prim_packer_fifo(OutW=64).
<suppressed ~4 debug messages>
Optimizing module prim_packer(InW=64,OutW=64,HintByteData=1).
<suppressed ~7 debug messages>
Optimizing module prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0).
<suppressed ~3 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_flop(Width=5,ResetValue=5'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_flop(Width=5,ResetValue=5'b0).
Optimizing module prim_fifo_sync(Width=32'b01001000,Depth=32'b01010).
<suppressed ~3 debug messages>
Optimizing module prim_edn_req(OutWidth=64).
Optimizing module prim_buf(Width=32'b010000010).
Optimizing module prim_buf(Width=32'b01000000).
Optimizing module prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1).
<suppressed ~6 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf(Width=5).
Optimizing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
<suppressed ~3 debug messages>
Optimizing module prim_buf.
Optimizing module prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0).
<suppressed ~10 debug messages>
Optimizing module prim_alert_sender(IsFatal=1).
<suppressed ~7 debug messages>
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module kmac_staterd(EnMasking=1'b1).
<suppressed ~4 debug messages>
Optimizing module kmac_reg_top.
<suppressed ~4 debug messages>
Optimizing module kmac_msgfifo(MsgDepth=10).
<suppressed ~2 debug messages>
Optimizing module kmac_errchk.
<suppressed ~11 debug messages>
Optimizing module kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011).
<suppressed ~21 debug messages>
Optimizing module kmac_core(EnMasking=1'b1).
<suppressed ~4 debug messages>
Optimizing module kmac_app(EnMasking=1'b1).
<suppressed ~16 debug messages>
Optimizing module kmac.
<suppressed ~10 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module keccak_2share(EnMasking=1'b1).
Deleting now unused module keccak_round(EnMasking=1'b1).
Deleting now unused module kmac_app(EnMasking=1'b1).
Deleting now unused module kmac_core(EnMasking=1'b1).
Deleting now unused module kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011).
Deleting now unused module kmac_errchk.
Deleting now unused module kmac_msgfifo(MsgDepth=10).
Deleting now unused module kmac_reg_top.
Deleting now unused module kmac_staterd(EnMasking=1'b1).
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module prim_alert_sender(IsFatal=1).
Deleting now unused module prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0).
Deleting now unused module prim_buf.
Deleting now unused module prim_buf(Width=32'b01000000).
Deleting now unused module prim_buf(Width=32'b010000010).
Deleting now unused module prim_buf(Width=5).
Deleting now unused module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg).
Deleting now unused module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_dom_and_2share(DW=320).
Deleting now unused module prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1).
Deleting now unused module prim_edn_req(OutWidth=64).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b01001000,Depth=32'b01010).
Deleting now unused module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Deleting now unused module prim_flop(Width=10,ResetValue=10'b1011011010).
Deleting now unused module prim_flop(Width=10,ResetValue=10'b1101110011).
Deleting now unused module prim_flop(Width=5,ResetValue=5'b0).
Deleting now unused module prim_flop(Width=5,ResetValue=5'b01100).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b01000).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b01101).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b100010).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b101100).
Deleting now unused module prim_flop_2sync(Width=1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b1011011010).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b1101110011).
Deleting now unused module prim_generic_flop(Width=5,ResetValue=5'b0).
Deleting now unused module prim_generic_flop(Width=5,ResetValue=5'b01100).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b01000).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b01101).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b100010).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b101100).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0).
Deleting now unused module prim_packer(InW=64,OutW=64,HintByteData=1).
Deleting now unused module prim_packer_fifo(OutW=64).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_slicer(InW=1600,OutW=32,IndexW=6).
Deleting now unused module prim_slicer(InW=368,OutW=64,IndexW=5).
Deleting now unused module prim_slicer(InW=552,OutW=64,IndexW=5).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0).
Deleting now unused module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b0100).
Deleting now unused module prim_subreg_ext(DW=32'b0101).
Deleting now unused module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_sync_reqack.
Deleting now unused module sha3(EnMasking=1'b1,ReuseShare=1'b0).
Deleting now unused module sha3pad(EnMasking=1).
Deleting now unused module tlul_adapter_reg(RegAw=12).
Deleting now unused module tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1).
Deleting now unused module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~218 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~291 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 518 unused cells and 80448 unused wires.
<suppressed ~6572 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module kmac...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~154 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~201 debug messages>
Removed a total of 67 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i11$prim_sync_reqack.sv:94$46936: \gen_entropy.u_edn_req.u_prim_sync_reqack.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i8$prim_sync_reqack.sv:85$46934: \gen_entropy.u_edn_req.u_prim_sync_reqack.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i21$prim_sync_reqack.sv:124$46945: \gen_entropy.u_edn_req.u_prim_sync_reqack.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i19$prim_sync_reqack.sv:115$46944: \gen_entropy.u_edn_req.u_prim_sync_reqack.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_app_intf.$verific$select_2649$kmac_app.sv:722$28104: { \u_app_intf.mux_err[valid] \u_app_intf.mux_err[code] \u_app_intf.mux_err[info] \u_app_intf.fsm_err[valid] 7'0000000 \u_app_intf.fsm_err[code] [0] 22'0000000000000000000000 \u_app_intf.fsm_err[info] [1:0] 33'000000000000000000000000000000000 } -> { 1'1 \u_app_intf.mux_err[code] \u_app_intf.mux_err[info] \u_app_intf.fsm_err[valid] 7'0000000 \u_app_intf.fsm_err[code] [0] 22'0000000000000000000000 \u_app_intf.fsm_err[info] [1:0] 33'000000000000000000000000000000000 }
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$44213: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$88747: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$88747: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$44320: \gen_alert_tx[1].u_prim_alert_sender.state_q -> 3'000
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$88747: \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$88747: \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88885.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88889.
    dead port 1/2 on $mux $flatten\u_tlul_adapter_msgfifo.$auto$bmuxmap.cc:60:execute$88478.
    dead port 2/2 on $mux $flatten\u_tlul_adapter_msgfifo.$auto$bmuxmap.cc:60:execute$88478.
    dead port 1/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$mux_34$prim_fifo_sync.sv:88$84441.
    dead port 2/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$mux_34$prim_fifo_sync.sv:88$84441.
    dead port 1/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$mux_48$prim_fifo_sync.sv:102$84537.
    dead port 2/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$mux_48$prim_fifo_sync.sv:102$84537.
Removed 8 multiplexer ports.
<suppressed ~291 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_538$kmac_entropy.sv:602$32020: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_542$kmac_entropy.sv:602$32024: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4225$31607 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_544$kmac_entropy.sv:602$32026: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4228$31610 $flatten\gen_entropy.u_entropy.$verific$n4231$31613 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_550$kmac_entropy.sv:602$32032: { $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$select_540$kmac_entropy.sv:602$32022: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 $flatten\gen_entropy.u_entropy.$verific$n4228$31610 $auto$opt_reduce.cc:134:opt_pmux$88968 $flatten\gen_entropy.u_entropy.$verific$n4231$31613 $flatten\gen_entropy.u_entropy.$verific$n4232$31614 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$select_625$kmac_entropy.sv:602$32045: { $flatten\gen_entropy.u_entropy.$verific$n4229$31611 $flatten\gen_entropy.u_entropy.$verific$n4230$31612 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$Select_2408$kmac_app.sv:507$27997: { $flatten\u_app_intf.$verific$n4924$27728 $flatten\u_app_intf.$verific$n4927$27731 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$Select_2525$kmac_app.sv:571$28022: { $flatten\u_app_intf.$verific$n5496$27785 $flatten\u_app_intf.$verific$n5497$27786 $flatten\u_app_intf.$verific$n5498$27787 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2405$kmac_app.sv:507$27994: { $flatten\u_app_intf.$verific$n4919$27723 $flatten\u_app_intf.$verific$n4920$27724 $flatten\u_app_intf.$verific$n4923$27727 $flatten\u_app_intf.$verific$n4924$27728 $flatten\u_app_intf.$verific$n4925$27729 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2406$kmac_app.sv:507$27995: { $flatten\u_app_intf.$verific$n4921$27725 $flatten\u_app_intf.$verific$n4922$27726 $flatten\u_app_intf.$verific$n4925$27729 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2526$kmac_app.sv:571$28023: { $flatten\u_app_intf.$verific$n5496$27785 $flatten\u_app_intf.$verific$n5497$27786 $flatten\u_app_intf.$verific$n5498$27787 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2528$kmac_app.sv:571$28024: { $flatten\u_app_intf.$verific$n5496$27785 $flatten\u_app_intf.$verific$n5497$27786 $flatten\u_app_intf.$verific$n5498$27787 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2595$kmac_app.sv:685$28064: { $auto$opt_reduce.cc:134:opt_pmux$88972 $auto$opt_reduce.cc:134:opt_pmux$88970 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2649$kmac_app.sv:722$28104: { \u_app_intf.mux_err[valid] $flatten\u_app_intf.$verific$n19504$27814 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$Select_30$kmac_errchk.sv:194$32140: { $flatten\u_errchk.$verific$n25$32065 $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n28$32068 $auto$opt_reduce.cc:134:opt_pmux$88974 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_180$kmac_errchk.sv:284$32182: { \u_errchk.err_swsequence $flatten\u_errchk.$verific$n122$32094 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_76$kmac_errchk.sv:239$32170: { $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n27$32067 $flatten\u_errchk.$verific$n28$32068 $flatten\u_errchk.$verific$n29$32069 $flatten\u_errchk.$verific$n30$32070 }
    New ctrl vector for $pmux cell $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$select_5$prim_slicer.sv:26$46048: $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$n2053$46043 [8:0]
    New ctrl vector for $pmux cell $flatten\u_kmac_core.\gen_key_slicer[1].u_key_slicer.$verific$select_5$prim_slicer.sv:26$46048: $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$n2053$46043 [8:0]
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_23$kmac_reg_top.sv:132$34170: { $flatten\u_reg.$verific$n1007$32676 $flatten\u_reg.$verific$n1008$32677 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_957$kmac_reg_top.sv:2665$40540: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n7434$33001 $flatten\u_reg.$verific$n7443$33010 $flatten\u_reg.$verific$n7446$33013 $flatten\u_reg.$verific$n7452$33019 $flatten\u_reg.$verific$n7455$33022 $flatten\u_reg.$verific$n7458$33025 $flatten\u_reg.$verific$n7461$33028 $flatten\u_reg.$verific$n7464$33031 $flatten\u_reg.$verific$n7566$33133 $flatten\u_reg.$verific$n7569$33136 $flatten\u_reg.$verific$n7572$33139 $flatten\u_reg.$verific$n7575$33142 $flatten\u_reg.$verific$n7578$33145 $flatten\u_reg.$verific$n7581$33148 $flatten\u_reg.$verific$n7584$33151 $flatten\u_reg.$verific$n7587$33154 $flatten\u_reg.$verific$n7590$33157 $flatten\u_reg.$verific$n7593$33160 $flatten\u_reg.$verific$n7596$33163 $flatten\u_reg.$verific$n7599$33166 $flatten\u_reg.$verific$n7601$33168 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_118$sha3.sv:365$47098: { $flatten\u_sha3.$verific$n3312$46981 $flatten\u_sha3.$verific$n3313$46982 $flatten\u_sha3.$verific$n3314$46983 $auto$opt_reduce.cc:134:opt_pmux$88976 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_37$sha3_pkg.sv:178$47041: { $flatten\u_sha3.$verific$n3313$46982 $flatten\u_sha3.$verific$n3314$46983 $flatten\u_sha3.$verific$n3235$46976 $flatten\u_sha3.$verific$n3236$46977 $flatten\u_sha3.$verific$n3317$46984 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_64$sha3.sv:284$47072: { $flatten\u_sha3.$verific$n3314$46983 $auto$opt_reduce.cc:134:opt_pmux$88978 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_73$sha3.sv:297$47083: $flatten\u_sha3.$verific$n6538$46986
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_keccak.$verific$Select_35$keccak_round.sv:309$52973: { \u_sha3.u_pad.keccak_ready_i $flatten\u_sha3.\u_keccak.$verific$n91$52692 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.$verific$Select_131$sha3pad.sv:561$83664: { $flatten\u_sha3.\u_pad.$verific$n1464$83023 $flatten\u_sha3.\u_pad.$verific$n1611$83034 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.$verific$select_116$sha3pad.sv:548$83656: { $flatten\u_sha3.\u_pad.$verific$n1464$83023 $flatten\u_sha3.\u_pad.$verific$n1465$83024 $flatten\u_sha3.\u_pad.$verific$n1466$83025 $flatten\u_sha3.\u_pad.$verific$n1467$83026 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.$verific$select_666$sha3pad.sv:666$83753: { $flatten\u_sha3.\u_pad.$verific$n2948$83101 $flatten\u_sha3.\u_pad.$verific$n2949$83102 $flatten\u_sha3.\u_pad.$verific$n2950$83103 $flatten\u_sha3.\u_pad.$verific$n2951$83104 $flatten\u_sha3.\u_pad.$verific$n2952$83105 $flatten\u_sha3.\u_pad.$verific$n2953$83106 $flatten\u_sha3.\u_pad.$verific$n2954$83107 $flatten\u_sha3.\u_pad.$verific$n2955$83108 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$select_5$prim_slicer.sv:26$83761: $flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$n2053$83756 [5:0]
    New ctrl vector for $pmux cell $flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$select_5$prim_slicer.sv:26$46040: $flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$n2053$46035 [49:0]
    New ctrl vector for $pmux cell $flatten\u_staterd.\gen_slicer[1].u_state_slice.$verific$select_5$prim_slicer.sv:26$46040: $flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$n2053$46035 [49:0]
    New ctrl vector for $pmux cell $verific$select_3330$kmac.sv:600$168: { \u_app_intf.error_o.valid $verific$n6176$26 $verific$n6179$29 $verific$n6182$32 }
  Optimizing cells in module \kmac.
Performed a total of 33 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\u_msgfifo.\u_msgfifo.$verific$mux_12$prim_fifo_sync.sv:70$45165 in front of them:
        $flatten\u_msgfifo.\u_msgfifo.$verific$add_11$prim_fifo_sync.sv:70$45164
        $flatten\u_msgfifo.\u_msgfifo.$verific$sub_9$prim_fifo_sync.sv:69$45162


yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($aldff) from module kmac.
Changing const-value async load to async reset on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($aldff) from module kmac.
Changing const-value async load to async reset on $verific$msgfifo_empty_q_reg$kmac.sv:545$281 ($aldff) from module kmac.
Changing const-value async load to async reset on $verific$idle_o_reg$kmac.sv:506$264 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84548 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$44579 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$src_req_q_reg$prim_sync_reqack.sv:139$46954 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$46953 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84548 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$44355 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$44359 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$44358 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.$verific$tlram_rvalid_reg$kmac_staterd.sv:93$40867 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.$verific$tlram_rdata_reg$kmac_staterd.sv:82$40862 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46088 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$83003 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$st_reg$sha3pad.sv:241$83170 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$sent_message_reg$sha3pad.sv:160$83149 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$process_latched_reg$sha3pad.sv:230$83167 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$msg_strb_reg$sha3pad.sv:626$83677 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$msg_buf_reg$sha3pad.sv:626$83676 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$absorbed_o_reg$sha3pad.sv:257$83175 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$46958 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$46959 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$depth_q_reg$prim_packer_fifo.sv:82$46010 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$82964 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$gen_cross_cnt_hardening.down_cnt_reg$prim_count.sv:127$82871 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.$verific$complete_o_reg$keccak_round.sv:407$61153 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.$verific$processing_reg$sha3.sv:170$47031 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.$verific$absorbed_o_reg$sha3.sv:160$47025 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:34$87681 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:34$87680 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:57$87702 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:34$87679 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$86315 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$86316 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$83841 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$83840 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$83839 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$83849 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$83829 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$83850 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$46400 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_seed_lower.$verific$qe_reg$prim_subreg.sv:67$46415 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_refresh_hash_cnt.$verific$q_reg$prim_subreg.sv:72$46324 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$44249 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$44251 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$44250 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.\staged_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46615 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.\staged_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$44579 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46779 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$qe_reg$prim_subreg.sv:67$46285 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$44356 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$44357 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$qe_reg$prim_subreg.sv:67$46285 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\staged_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$44252 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$44248 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46615 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$kmac_reg_top.sv:67$33318 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$stored_mask_reg$prim_packer.sv:148$45964 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$stored_data_reg$prim_packer.sv:148$45963 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$pos_reg$prim_packer.sv:80$45874 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$flush_st_reg$prim_packer.sv:164$45967 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$45185 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$45192 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.$verific$flush_st_reg$kmac_msgfifo.sv:170$32660 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46123 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.$verific$process_latched_reg$kmac_core.sv:263$30276 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_errchk.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46272 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_errchk.$verific$sw_cmd_o_reg$kmac_errchk.sv:201$32146 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46233 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$sha3_mode_o_reg$kmac_app.sv:709$28086 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$kmac_en_o_reg$kmac_app.sv:709$28085 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$keccak_strength_o_reg$kmac_app.sv:709$28087 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$fsm_digest_done_q_reg$kmac_app.sv:337$27936 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$app_id_reg$kmac_app.sv:291$27916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\intr_kmac_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\intr_kmac_done.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\intr_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46178 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$timer_value_reg$kmac_entropy.sv:221$31688 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$timer_expired_reg$kmac_entropy.sv:233$31696 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$threshold_hit_q_reg$kmac_entropy.sv:279$31726 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$storage_idx_reg$kmac_entropy.sv:348$31951 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$rand_valid_o_reg$kmac_entropy.sv:367$31958 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$prescaler_cnt_reg$kmac_entropy.sv:246$31706 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$hash_progress_q_reg$kmac_entropy.sv:259$31709 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$hash_cnt_o_reg$kmac_entropy.sv:271$31719 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($aldff) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 178 unused cells and 444 unused wires.
<suppressed ~269 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~18 debug messages>

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88679.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88679.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88680.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88680.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88681.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88681.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88682.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88682.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88683.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88683.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88684.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88684.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88685.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88685.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88686.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88686.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88687.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88687.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88688.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88688.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88689.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88689.
Removed 22 multiplexer ports.
<suppressed ~287 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($dff) from module kmac (removing D path).
Handling D = Q on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_err_processed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($adff) from module kmac (removing D path).
Setting constant 1-bit at position 0 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 32 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 33 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 34 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 35 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 36 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 37 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 38 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 39 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 40 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 41 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 42 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 43 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 44 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 45 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 46 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 47 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 48 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 49 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 50 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 51 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 52 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 53 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 54 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 55 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 56 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 57 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 58 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 59 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 60 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 61 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 62 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 63 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 32 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 33 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 34 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 35 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 36 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 37 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 38 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 39 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 40 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 41 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 42 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 43 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 44 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 45 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 46 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 47 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 48 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 49 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 50 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 51 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 52 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 53 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 54 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 55 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 56 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 57 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 58 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 59 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 60 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 61 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 62 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 63 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_err_processed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($dlatch) from module kmac.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_sha3.\u_keccak.$verific$complete_o_reg$keccak_round.sv:407$61153 ($adff) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($dlatch) from module kmac.

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~96 debug messages>

yosys> opt_muxtree

3.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~285 debug messages>

yosys> opt_reduce

3.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_538$kmac_entropy.sv:602$32020: { $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_542$kmac_entropy.sv:602$32024: $flatten\gen_entropy.u_entropy.$verific$n4225$31607
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_544$kmac_entropy.sv:602$32026: { $flatten\gen_entropy.u_entropy.$verific$n4228$31610 $auto$opt_reduce.cc:134:opt_pmux$88988 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$select_625$kmac_entropy.sv:602$32045: $flatten\gen_entropy.u_entropy.$verific$n4229$31611
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$Select_2408$kmac_app.sv:507$27997: $flatten\u_app_intf.$verific$n4924$27728
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2595$kmac_app.sv:685$28064: $auto$opt_reduce.cc:134:opt_pmux$88972
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_172$kmac_errchk.sv:351$32216: { $flatten\u_errchk.$verific$n25$32065 $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n27$32067 $flatten\u_errchk.$verific$n28$32068 $auto$opt_reduce.cc:134:opt_pmux$88990 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_180$kmac_errchk.sv:284$32182: \u_errchk.err_swsequence
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_957$kmac_reg_top.sv:2665$40540: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n7443$33010 $flatten\u_reg.$verific$n7452$33019 $flatten\u_reg.$verific$n7458$33025 $flatten\u_reg.$verific$n7599$33166 $flatten\u_reg.$verific$n7601$33168 }
  Optimizing cells in module \kmac.
Performed a total of 9 changes.

yosys> opt_merge

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_share

3.35. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.36. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($adff) from module kmac (removing D path).
Setting constant 1-bit at position 0 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 2 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 3 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 4 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\intr_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($adff) from module kmac.

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 52 unused cells and 180 unused wires.
<suppressed ~115 debug messages>

yosys> opt_expr

3.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~3 debug messages>

yosys> opt_muxtree

3.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~281 debug messages>

yosys> opt_reduce

3.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.42. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.43. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_sha3.$verific$absorbed_o_reg$sha3.sv:160$47025 ($adff) from module kmac.

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~22 debug messages>
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.46. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.46.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking kmac.u_app_intf.app_id as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking kmac.u_app_intf.keccak_strength_o as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register kmac.u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o.
Not marking kmac.u_reg.u_socket.dev_select_outstanding as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o' from module `\kmac'.
  found $adff cell for state register: $flatten\u_errchk.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46272
  root of input selection tree: \u_errchk.st_d
  found reset state: 6'001101 (from async reset)
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$88990
  found ctrl input: $flatten\u_errchk.$verific$n28$32068
  found ctrl input: $flatten\u_errchk.$verific$n27$32067
  found ctrl input: $flatten\u_errchk.$verific$n26$32066
  found ctrl input: $flatten\u_errchk.$verific$n25$32065
  found state code: 6'000000
  found ctrl input: $flatten\u_errchk.$verific$n17$32060
  found ctrl input: $flatten\u_errchk.$verific$n18$32061
  found state code: 6'111100
  found ctrl input: $flatten\u_errchk.$verific$n10$32056
  found state code: 6'010110
  found ctrl input: $flatten\u_errchk.$verific$n226$32103
  found state code: 6'110001
  found ctrl output: $flatten\u_errchk.$verific$n25$32065
  found ctrl output: $flatten\u_errchk.$verific$n26$32066
  found ctrl output: $flatten\u_errchk.$verific$n27$32067
  found ctrl output: $flatten\u_errchk.$verific$n28$32068
  found ctrl output: $flatten\u_errchk.$verific$n29$32069
  ctrl inputs: { $flatten\u_errchk.$verific$n226$32103 $flatten\u_errchk.$verific$n18$32061 $flatten\u_errchk.$verific$n17$32060 $flatten\u_errchk.$verific$n10$32056 $auto$opt_reduce.cc:134:opt_pmux$88990 }
  ctrl outputs: { \u_errchk.st_d $flatten\u_errchk.$verific$n29$32069 $flatten\u_errchk.$verific$n28$32068 $flatten\u_errchk.$verific$n27$32067 $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n25$32065 }
  transition:   6'000000 5'----- ->   6'000000 11'00000000000
  transition:   6'111100 5'----- ->   6'111100 11'11110010000
  transition:   6'010110 5'----- ->   6'010110 11'01011000100
  transition:   6'110001 5'---0- ->   6'110001 11'11000100010
  transition:   6'110001 5'---1- ->   6'010110 11'01011000010
  transition:   6'001101 5'0---- ->   6'001101 11'00110100001
  transition:   6'001101 5'1---- ->   6'110001 11'11000100001

yosys> fsm_opt

3.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88991' from module `\kmac'.
  Removing unused input signal $flatten\u_errchk.$verific$n18$32061.
  Removing unused input signal $flatten\u_errchk.$verific$n17$32060.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$88990.

yosys> opt_clean

3.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 12 unused cells and 28 unused wires.
<suppressed ~17 debug messages>

yosys> fsm_opt

3.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88991' from module `\kmac'.

yosys> fsm_recode -encoding binary

3.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88991' from module `\kmac' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  000000 -> 001
  111100 -> 010
  010110 -> 011
  110001 -> 100
  001101 -> 000

yosys> fsm_info

3.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88991' from module `kmac':
-------------------------------------

  Information on FSM $fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88991 (\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o):

  Number of input signals:    2
  Number of output signals:  11
  Number of state bits:       3

  Input signals:
    0: $flatten\u_errchk.$verific$n10$32056
    1: $flatten\u_errchk.$verific$n226$32103

  Output signals:
    0: $flatten\u_errchk.$verific$n25$32065
    1: $flatten\u_errchk.$verific$n26$32066
    2: $flatten\u_errchk.$verific$n27$32067
    3: $flatten\u_errchk.$verific$n28$32068
    4: $flatten\u_errchk.$verific$n29$32069
    5: \u_errchk.st_d [0]
    6: \u_errchk.st_d [1]
    7: \u_errchk.st_d [2]
    8: \u_errchk.st_d [3]
    9: \u_errchk.st_d [4]
   10: \u_errchk.st_d [5]

  State encoding:
    0:      3'001
    1:      3'010
    2:      3'011
    3:      3'100
    4:      3'000  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'--   ->     0 11'00000000000
      1:     1 2'--   ->     1 11'11110010000
      2:     2 2'--   ->     2 11'01011000100
      3:     3 2'-1   ->     2 11'01011000010
      4:     3 2'-0   ->     3 11'11000100010
      5:     4 2'1-   ->     3 11'11000100001
      6:     4 2'0-   ->     4 11'00110100001

-------------------------------------

yosys> fsm_map

3.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88991' from module `\kmac'.

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~13 debug messages>

yosys> opt_merge -nomux

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/5 on $pmux $flatten\u_errchk.$verific$Select_30$kmac_errchk.sv:194$32140.
    dead port 3/6 on $pmux $flatten\u_errchk.$verific$select_76$kmac_errchk.sv:239$32170.
Removed 2 multiplexer ports.
<suppressed ~270 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New input vector for $reduce_or cell $flatten\u_errchk.$verific$reduce_nor_29$kmac_errchk.sv:194$32138: $auto$fsm_map.cc:194:map_fsm$89000 [4:1]
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2405$kmac_app.sv:507$27994: { $flatten\u_app_intf.$verific$n4919$27723 $flatten\u_app_intf.$verific$n4920$27724 $flatten\u_app_intf.$verific$n4923$27727 $flatten\u_app_intf.$verific$n4925$27729 }
  Optimizing cells in module \kmac.
Performed a total of 2 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [511:480]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [479:448]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [447:416]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [415:384]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [383:352]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [351:320]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [319:288]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [287:256]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [255:224]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [223:192]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [191:160]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [159:128]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [127:96]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [95:64]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [63:32]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [31:0]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [511:480]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [479:448]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [447:416]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [415:384]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [383:352]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [351:320]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [319:288]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [287:256]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [255:224]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [223:192]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [191:160]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [159:128]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [127:96]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [95:64]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [63:32]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [31:0]).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$n50$84490, Q = \u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$n83$84405, Q = \u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($dff) from module kmac (D = { 1'0 \u_staterd.u_tlul_adapter.reqfifo_wdata[op] [0] \u_tlul_adapter_msgfifo.error_internal \tl_i.a_size \tl_i.a_source }, Q = \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$n50$84576, Q = \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$n83$84582, Q = \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84548 ($dff) from module kmac (D = { \tl_i.a_mask 1'0 }, Q = \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$n50$84490, Q = \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$n83$84496, Q = \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($dff) from module kmac (D = { \u_staterd.u_tlul_adapter.rdata_tlword 1'0 }, Q = \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$n50$84399, Q = \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$n83$84405, Q = \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($dff) from module kmac (D = { 1'0 \u_staterd.u_tlul_adapter.reqfifo_wdata[op] [0] \u_staterd.u_tlul_adapter.error_internal \tl_i.a_size \tl_i.a_source }, Q = \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$n50$84576, Q = \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$n83$84582, Q = \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.$verific$tlram_rdata_reg$kmac_staterd.sv:82$40862 ($adff) from module kmac (D = \u_staterd.tlram_rdata_endian, Q = \u_staterd.tlram_rdata).
Adding EN signal on $flatten\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46088 ($adff) from module kmac (D = \kmac_st_d, Q = \u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_sha3.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$83003 ($adff) from module kmac (D = \u_sha3.st_d, Q = \u_sha3.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$sent_message_reg$sha3pad.sv:160$83149 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n44$83114, Q = \u_sha3.u_pad.sent_message).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$process_latched_reg$sha3pad.sv:230$83167 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n89$83015, Q = \u_sha3.u_pad.process_latched).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$msg_strb_reg$sha3pad.sv:626$83677 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n2257$83138, Q = \u_sha3.u_pad.msg_strb).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$msg_buf_reg$sha3pad.sv:626$83676 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n2144$83137, Q = { \u_sha3.u_pad.msg_buf[0] \u_sha3.u_pad.msg_buf[1] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$82964 ($adff) from module kmac (D = \u_sha3.u_keccak.keccak_st_d, Q = \u_sha3.u_keccak.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$gen_cross_cnt_hardening.down_cnt_reg$prim_count.sv:127$82871 ($adff) from module kmac (D = $flatten\u_sha3.\u_keccak.\u_round_count.$verific$n112$82826, Q = \u_sha3.u_keccak.u_round_count.gen_cross_cnt_hardening.down_cnt).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3199:3136] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1599:1536] }, Q = { \u_sha3.u_keccak.storage[0] [1599:1536] \u_sha3.u_keccak.storage[1] [1599:1536] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3135:3072] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1535:1472] }, Q = { \u_sha3.u_keccak.storage[0] [1535:1472] \u_sha3.u_keccak.storage[1] [1535:1472] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3071:3008] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1471:1408] }, Q = { \u_sha3.u_keccak.storage[0] [1471:1408] \u_sha3.u_keccak.storage[1] [1471:1408] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3007:2944] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1407:1344] }, Q = { \u_sha3.u_keccak.storage[0] [1407:1344] \u_sha3.u_keccak.storage[1] [1407:1344] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2943:2880] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1343:1280] }, Q = { \u_sha3.u_keccak.storage[0] [1343:1280] \u_sha3.u_keccak.storage[1] [1343:1280] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2879:2816] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1279:1216] }, Q = { \u_sha3.u_keccak.storage[0] [1279:1216] \u_sha3.u_keccak.storage[1] [1279:1216] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2815:2752] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1215:1152] }, Q = { \u_sha3.u_keccak.storage[0] [1215:1152] \u_sha3.u_keccak.storage[1] [1215:1152] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2751:2688] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1151:1088] }, Q = { \u_sha3.u_keccak.storage[0] [1151:1088] \u_sha3.u_keccak.storage[1] [1151:1088] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2687:2624] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1087:1024] }, Q = { \u_sha3.u_keccak.storage[0] [1087:1024] \u_sha3.u_keccak.storage[1] [1087:1024] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2623:2560] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1023:960] }, Q = { \u_sha3.u_keccak.storage[0] [1023:960] \u_sha3.u_keccak.storage[1] [1023:960] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2559:2496] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [959:896] }, Q = { \u_sha3.u_keccak.storage[0] [959:896] \u_sha3.u_keccak.storage[1] [959:896] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2495:2432] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [895:832] }, Q = { \u_sha3.u_keccak.storage[0] [895:832] \u_sha3.u_keccak.storage[1] [895:832] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2431:2368] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [831:768] }, Q = { \u_sha3.u_keccak.storage[0] [831:768] \u_sha3.u_keccak.storage[1] [831:768] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2367:2304] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [767:704] }, Q = { \u_sha3.u_keccak.storage[0] [767:704] \u_sha3.u_keccak.storage[1] [767:704] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2303:2240] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [703:640] }, Q = { \u_sha3.u_keccak.storage[0] [703:640] \u_sha3.u_keccak.storage[1] [703:640] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2239:2176] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [639:576] }, Q = { \u_sha3.u_keccak.storage[0] [639:576] \u_sha3.u_keccak.storage[1] [639:576] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2175:2112] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [575:512] }, Q = { \u_sha3.u_keccak.storage[0] [575:512] \u_sha3.u_keccak.storage[1] [575:512] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2111:2048] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [511:448] }, Q = { \u_sha3.u_keccak.storage[0] [511:448] \u_sha3.u_keccak.storage[1] [511:448] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2047:1984] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [447:384] }, Q = { \u_sha3.u_keccak.storage[0] [447:384] \u_sha3.u_keccak.storage[1] [447:384] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1983:1920] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [383:320] }, Q = { \u_sha3.u_keccak.storage[0] [383:320] \u_sha3.u_keccak.storage[1] [383:320] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1919:1856] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [319:256] }, Q = { \u_sha3.u_keccak.storage[0] [319:256] \u_sha3.u_keccak.storage[1] [319:256] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1855:1792] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [255:192] }, Q = { \u_sha3.u_keccak.storage[0] [255:192] \u_sha3.u_keccak.storage[1] [255:192] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1791:1728] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [191:128] }, Q = { \u_sha3.u_keccak.storage[0] [191:128] \u_sha3.u_keccak.storage[1] [191:128] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1727:1664] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [127:64] }, Q = { \u_sha3.u_keccak.storage[0] [127:64] \u_sha3.u_keccak.storage[1] [127:64] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1663:1600] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [63:0] }, Q = { \u_sha3.u_keccak.storage[0] [63:0] \u_sha3.u_keccak.storage[1] [63:0] }).
Adding EN signal on $flatten\u_sha3.$verific$processing_reg$sha3.sv:170$47031 ($adff) from module kmac (D = 1'1, Q = \u_sha3.processing).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:34$87681 ($dff) from module kmac (D = \tl_i.a_source, Q = \u_reg.u_socket.err_resp.err_source).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:34$87680 ($adff) from module kmac (D = \tl_i.a_size, Q = \u_reg.u_socket.err_resp.err_size).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:34$87679 ($adff) from module kmac (D = $flatten\u_reg.\u_socket.\err_resp.$verific$n28$87650, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$86315 ($adff) from module kmac (D = $flatten\u_reg.\u_socket.$verific$n267$85935, Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$86316 ($adff) from module kmac (D = \u_reg.reg_steer, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$83841 ($adff) from module kmac (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$83840 ($adff) from module kmac (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$83839 ($adff) from module kmac (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$83849 ($adff) from module kmac (D = $flatten\u_reg.\u_reg_if.$verific$n187$83799, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$83829 ($adff) from module kmac (D = $flatten\u_reg.\u_reg_if.$verific$n80$83779, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$83850 ($adff) from module kmac (D = $flatten\u_reg.\u_reg_if.$verific$n253$83781, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($adff) from module kmac (D = \intr_kmac_err.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_kmac_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($adff) from module kmac (D = \intr_kmac_done.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_kmac_done.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($adff) from module kmac (D = \intr_fifo_empty.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_fifo_empty.q).
Adding EN signal on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$46400 ($adff) from module kmac (D = \hw2reg[err_code][d], Q = \u_reg.u_err_code.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$kmac_reg_top.sv:67$33318 ($adff) from module kmac (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_msgfifo.\u_packer.$verific$stored_mask_reg$prim_packer.sv:148$45964 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713, Q = \u_msgfifo.u_packer.stored_mask).
Adding EN signal on $flatten\u_msgfifo.\u_packer.$verific$stored_data_reg$prim_packer.sv:148$45963 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712, Q = \u_msgfifo.u_packer.stored_data).
Adding EN signal on $flatten\u_msgfifo.\u_packer.$verific$pos_reg$prim_packer.sv:80$45874 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n1259$45628, Q = \u_msgfifo.u_packer.pos).
Adding EN signal on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$45185 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_msgfifo.$verific$n105$45144, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$45192 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_msgfifo.$verific$n165$45150, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_kmac_core.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46123 ($adff) from module kmac (D = \u_kmac_core.st_d, Q = \u_kmac_core.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_kmac_core.$verific$process_latched_reg$kmac_core.sv:263$30276 ($adff) from module kmac (D = $flatten\u_kmac_core.$verific$n638$28126, Q = \u_kmac_core.process_latched).
Adding EN signal on $flatten\u_errchk.$verific$sw_cmd_o_reg$kmac_errchk.sv:201$32146 ($adff) from module kmac (D = \u_errchk.sw_cmd_i, Q = \u_errchk.sw_cmd_o).
Adding EN signal on $flatten\u_app_intf.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46233 ($adff) from module kmac (D = \u_app_intf.st_d, Q = \u_app_intf.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_app_intf.$verific$sha3_mode_o_reg$kmac_app.sv:709$28086 ($adff) from module kmac (D = $flatten\u_app_intf.$verific$n19400$27878, Q = \u_app_intf.sha3_mode_o).
Adding EN signal on $flatten\u_app_intf.$verific$kmac_en_o_reg$kmac_app.sv:709$28085 ($adff) from module kmac (D = $flatten\u_app_intf.$verific$n19399$27806, Q = \u_app_intf.kmac_en_o).
Adding EN signal on $flatten\u_app_intf.$verific$keccak_strength_o_reg$kmac_app.sv:709$28087 ($adff) from module kmac (D = $flatten\u_app_intf.$verific$n19403$27879, Q = \u_app_intf.keccak_strength_o).
Adding EN signal on $flatten\u_app_intf.$verific$app_id_reg$kmac_app.sv:291$27916 ($adff) from module kmac (D = \u_app_intf.arb_idx, Q = \u_app_intf.app_id).
Adding EN signal on $flatten\gen_entropy.u_entropy.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46178 ($adff) from module kmac (D = \gen_entropy.u_entropy.st_d, Q = \gen_entropy.u_entropy.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$timer_value_reg$kmac_entropy.sv:221$31688 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n129$31630, Q = \gen_entropy.u_entropy.timer_value).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$timer_expired_reg$kmac_entropy.sv:233$31696 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n189$31567, Q = \gen_entropy.u_entropy.timer_expired).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$threshold_hit_q_reg$kmac_entropy.sv:279$31726 ($adff) from module kmac (D = 1'0, Q = \gen_entropy.u_entropy.threshold_hit_q).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$storage_idx_reg$kmac_entropy.sv:348$31951 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n2425$31656, Q = \gen_entropy.u_entropy.storage_idx).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$rand_valid_o_reg$kmac_entropy.sv:367$31958 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n4043$31588, Q = \gen_entropy.u_entropy.rand_valid_o).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$prescaler_cnt_reg$kmac_entropy.sv:246$31706 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n273$31637, Q = \gen_entropy.u_entropy.prescaler_cnt).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$hash_cnt_o_reg$kmac_entropy.sv:271$31719 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n368$31641, Q = \gen_entropy.u_entropy.hash_cnt_o).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [63:0]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [127:64]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [191:128]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [255:192]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [319:256]).
Adding EN signal on $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$depth_q_reg$prim_packer_fifo.sv:82$46010 ($adff) from module kmac (D = \gen_entropy.u_edn_req.u_prim_packer_fifo.depth_d, Q = \gen_entropy.u_edn_req.u_prim_packer_fifo.depth_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($adff) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($adff) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$44355 ($adff) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.state_d, Q = \gen_alert_tx[1].u_prim_alert_sender.state_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$44358 ($adff) from module kmac (D = 1'0, Q = \gen_alert_tx[1].u_prim_alert_sender.alert_set_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($adff) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($adff) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$44248 ($adff) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Adding EN signal on $auto$ff.cc:262:slice$88986 ($adff) from module kmac (D = \u_sha3.u_keccak.u_round_count.gen_cross_cnt_hardening.unused_cnt [0], Q = \u_sha3.u_keccak.u_round_count.gen_cnts[0].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Adding EN signal on $auto$ff.cc:262:slice$88985 ($adff) from module kmac (D = \u_kmac_core.u_key_index_count.up_cnt_d[1] [0], Q = \u_kmac_core.u_key_index_count.gen_cnts[1].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Adding EN signal on $auto$ff.cc:262:slice$88984 ($adff) from module kmac (D = \u_kmac_core.u_key_index_count.up_cnt_d[0] [0], Q = \u_kmac_core.u_key_index_count.gen_cnts[0].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89511 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89484 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89466 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89455 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89449 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89442 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89442 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89417 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89417 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89417 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89409 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89409 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89409 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89409 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89409 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89409 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89409 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89409 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89409 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89398 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89398 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89387 ($adffe) from module kmac.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 97 unused cells and 125 unused wires.
<suppressed ~106 debug messages>

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~83 debug messages>

yosys> opt_muxtree

3.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88879.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88879.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88924.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88924.
Removed 4 multiplexer ports.
<suppressed ~232 debug messages>

yosys> opt_reduce

3.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New input vector for $reduce_or cell $flatten\gen_entropy.u_entropy.$verific$reduce_or_10$kmac_entropy.sv:219$31681: \gen_entropy.u_entropy.timer_value [14:0]
  Optimizing cells in module \kmac.
Performed a total of 1 changes.

yosys> opt_merge

3.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

yosys> opt_share

3.59. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.60. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 47 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~232 debug messages>

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.67. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89160 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89161 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89162 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89163 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89164 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89165 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89166 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89167 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89168 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89169 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89170 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89171 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89172 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89173 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89175 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89190 ($adffe) from module kmac.

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~16 debug messages>

yosys> opt_muxtree

3.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/7 on $pmux $verific$select_3289$kmac.sv:724$366.
    dead port 4/7 on $pmux $verific$select_3289$kmac.sv:724$366.
Removed 2 multiplexer ports.
<suppressed ~221 debug messages>

yosys> opt_reduce

3.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New input vector for $reduce_or cell $verific$reduce_nor_3288$kmac.sv:724$364: { $verific$n6320$47 $verific$n6318$45 $verific$n6317$44 }
  Optimizing cells in module \kmac.
Performed a total of 1 changes.

yosys> opt_merge

3.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.73. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.74. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 10 unused cells and 25 unused wires.
<suppressed ~11 debug messages>

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 4

yosys> wreduce -keepdc

3.77. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell kmac.$verific$equal_21$kmac.sv:389$154 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$verific$equal_22$kmac.sv:393$155 ($eq).
Removed top 1 bits (of 4) from port B of cell kmac.$verific$equal_23$kmac.sv:397$156 ($eq).
Removed top 2 bits (of 3) from port B of cell kmac.$verific$equal_33$kmac.sv:419$164 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$verific$equal_35$kmac.sv:420$166 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$verific$equal_3283$kmac.sv:664$358 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$verific$equal_3286$kmac.sv:696$361 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89281 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89344 ($ne).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_tlul_adapter_msgfifo.$verific$equal_9$tlul_adapter_sram.sv:115$84726 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_tlul_adapter_msgfifo.$verific$not_equal_20$tlul_adapter_sram.sv:142$84736 ($ne).
Removed top 1 bits (of 13) from mux cell kmac.$flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$mux_64$prim_fifo_sync.sv:141$84637 ($mux).
Removed top 63 bits (of 64) from port A of cell kmac.$flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$Decoder_4$prim_slicer.sv:26$46039 ($shl).
Removed top 14 bits (of 64) from port Y of cell kmac.$flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$Decoder_4$prim_slicer.sv:26$46039 ($shl).
Removed top 1 bits (of 13) from mux cell kmac.$flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$mux_64$prim_fifo_sync.sv:141$84637 ($mux).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_staterd.\u_tlul_adapter.$verific$not_equal_20$tlul_adapter_sram.sv:142$84067 ($ne).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_staterd.\u_tlul_adapter.$verific$not_equal_20$tlul_adapter_sram.sv:142$84067 ($ne).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_staterd.\u_tlul_adapter.$verific$equal_9$tlul_adapter_sram.sv:115$84057 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_staterd.\u_tlul_adapter.$verific$equal_9$tlul_adapter_sram.sv:115$84057 ($eq).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_sha3.\u_keccak.$verific$inv_3586$keccak_round.sv:260$61150 ($not).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_945$keccak_round.sv:347$53042 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_877$keccak_round.sv:347$53038 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_809$keccak_round.sv:347$53034 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_741$keccak_round.sv:347$53030 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_673$keccak_round.sv:347$53026 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_605$keccak_round.sv:347$53022 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_537$keccak_round.sv:347$53018 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_469$keccak_round.sv:347$53014 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_401$keccak_round.sv:347$53010 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_333$keccak_round.sv:347$53006 ($eq).
Removed top 1 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_29$keccak_round.sv:300$52965 ($eq).
Removed top 2 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_28$keccak_round.sv:284$52964 ($eq).
Removed top 3 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_27$keccak_round.sv:271$52963 ($eq).
Removed top 3 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_265$keccak_round.sv:347$53002 ($eq).
Removed top 1 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_26$keccak_round.sv:263$52962 ($eq).
Removed top 3 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_197$keccak_round.sv:347$52998 ($eq).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_129$keccak_round.sv:347$52994 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_1081$keccak_round.sv:347$53050 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_1013$keccak_round.sv:347$53046 ($eq).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_15$prim_count.sv:92$82843 ($lt).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_32$prim_count.sv:125$82864 ($lt).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
Removed top 5 bits (of 6) from port Y of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866 ($sub).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 48 bits (of 64) from mux cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88678 ($mux).
Removed top 48 bits (of 64) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.$verific$xor_7904$keccak_2share.sv:433$69803 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 8 bits (of 128) from mux cell kmac.$flatten\u_sha3.\u_pad.$verific$select_666$sha3pad.sv:666$83753 ($pmux).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_sha3.\u_pad.$verific$inv_683$sha3pad.sv:437$83741 ($not).
Removed top 1 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_663$sha3pad.sv:656$83748 ($eq).
Removed top 2 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_662$sha3pad.sv:652$83747 ($eq).
Removed top 3 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_661$sha3pad.sv:648$83746 ($eq).
Removed top 4 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_660$sha3pad.sv:644$83745 ($eq).
Removed top 5 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_659$sha3pad.sv:640$83744 ($eq).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_658$sha3pad.sv:636$83743 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_113$sha3pad.sv:543$83651 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_112$sha3pad.sv:542$83650 ($eq).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_111$sha3pad.sv:541$83649 ($eq).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145 ($add).
Removed top 1 bits (of 4) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88651 ($mux).
Removed top 1 bits (of 4) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88650 ($mux).
Removed top 2 bits (of 4) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88649 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88575 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88574 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88573 ($mux).
Removed top 2 bits (of 5) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88482 ($mux).
Removed top 31 bits (of 32) from port A of cell kmac.$flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$Decoder_4$prim_slicer.sv:26$83760 ($shl).
Removed top 26 bits (of 32) from port Y of cell kmac.$flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$Decoder_4$prim_slicer.sv:26$83760 ($shl).
Removed top 2 bits (of 6) from port B of cell kmac.$flatten\u_sha3.$verific$equal_33$sha3_pkg.sv:174$47037 ($eq).
Removed top 1 bits (of 6) from port B of cell kmac.$flatten\u_sha3.$verific$equal_35$sha3_pkg.sv:176$47039 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89260 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89267 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89274 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89225 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89232 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89239 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89246 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89253 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89288 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89337 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89379 ($ne).
Removed top 1 bits (of 5) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89530 ($ne).
Removed top 2 bits (of 5) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89528 ($ne).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89523 ($ne).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89516 ($ne).
Removed top 1 bits (of 5) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89508 ($ne).
Removed top 2 bits (of 5) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89506 ($ne).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89501 ($ne).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89494 ($ne).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$83809 ($eq).
Removed top 8 bits (of 9) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311 ($sub).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$equal_85$tlul_socket_1n.sv:157$86370 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$equal_41$tlul_socket_1n.sv:126$86334 ($eq).
Removed top 8 bits (of 9) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309 ($add).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_reg.\u_socket.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:74$88453 ($eq).
Removed top 1 bits (of 12) from port A of cell kmac.$flatten\u_reg.$verific$LessThan_18$kmac_reg_top.sv:124$34163 ($le).
Removed top 1 bits (of 12) from port B of cell kmac.$flatten\u_reg.$verific$LessThan_19$kmac_reg_top.sv:124$34164 ($le).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_100$kmac_reg_top.sv:2104$39967 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_102$kmac_reg_top.sv:2105$39968 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_104$kmac_reg_top.sv:2106$39969 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_106$kmac_reg_top.sv:2107$39970 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_108$kmac_reg_top.sv:2108$39971 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_110$kmac_reg_top.sv:2109$39972 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_112$kmac_reg_top.sv:2110$39973 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_114$kmac_reg_top.sv:2111$39974 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_116$kmac_reg_top.sv:2112$39975 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_118$kmac_reg_top.sv:2113$39976 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_120$kmac_reg_top.sv:2114$39977 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_122$kmac_reg_top.sv:2115$39978 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_124$kmac_reg_top.sv:2116$39979 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_126$kmac_reg_top.sv:2117$39980 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_128$kmac_reg_top.sv:2118$39981 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_130$kmac_reg_top.sv:2119$39982 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_132$kmac_reg_top.sv:2120$39983 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_134$kmac_reg_top.sv:2121$39984 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_136$kmac_reg_top.sv:2122$39985 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_138$kmac_reg_top.sv:2123$39986 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_140$kmac_reg_top.sv:2124$39987 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_142$kmac_reg_top.sv:2125$39988 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_144$kmac_reg_top.sv:2126$39989 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_146$kmac_reg_top.sv:2127$39990 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_148$kmac_reg_top.sv:2128$39991 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_150$kmac_reg_top.sv:2129$39992 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_152$kmac_reg_top.sv:2130$39993 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_154$kmac_reg_top.sv:2131$39994 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_156$kmac_reg_top.sv:2132$39995 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_158$kmac_reg_top.sv:2133$39996 ($eq).
Removed top 9 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_48$kmac_reg_top.sv:2078$39941 ($eq).
Removed top 8 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_50$kmac_reg_top.sv:2079$39942 ($eq).
Removed top 8 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_52$kmac_reg_top.sv:2080$39943 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_54$kmac_reg_top.sv:2081$39944 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_56$kmac_reg_top.sv:2082$39945 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_58$kmac_reg_top.sv:2083$39946 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_60$kmac_reg_top.sv:2084$39947 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_62$kmac_reg_top.sv:2085$39948 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_64$kmac_reg_top.sv:2086$39949 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_66$kmac_reg_top.sv:2087$39950 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_68$kmac_reg_top.sv:2088$39951 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_70$kmac_reg_top.sv:2089$39952 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_72$kmac_reg_top.sv:2090$39953 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_74$kmac_reg_top.sv:2091$39954 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_76$kmac_reg_top.sv:2092$39955 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_78$kmac_reg_top.sv:2093$39956 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_80$kmac_reg_top.sv:2094$39957 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_82$kmac_reg_top.sv:2095$39958 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_84$kmac_reg_top.sv:2096$39959 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_86$kmac_reg_top.sv:2097$39960 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_88$kmac_reg_top.sv:2098$39961 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_90$kmac_reg_top.sv:2099$39962 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_92$kmac_reg_top.sv:2100$39963 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_94$kmac_reg_top.sv:2101$39964 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_96$kmac_reg_top.sv:2102$39965 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_98$kmac_reg_top.sv:2103$39966 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89330 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89323 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89316 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89309 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89302 ($ne).
Removed top 31 bits (of 32) from port A of cell kmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$85530 ($shl).
Removed top 28 bits (of 32) from port Y of cell kmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$85530 ($shl).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180 ($add).
Removed top 1 bits (of 9) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
Removed top 2 bits (of 9) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
Removed top 64 bits (of 128) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_right_305$prim_packer.sv:100$45946 ($shr).
Removed top 64 bits (of 128) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_right_301$prim_packer.sv:99$45942 ($shr).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_left_306$prim_packer.sv:100$45947 ($shl).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_left_302$prim_packer.sv:99$45943 ($shl).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$or_313$prim_packer.sv:105$45953 ($or).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$or_311$prim_packer.sv:104$45951 ($or).
Removed top 24 bits (of 32) from mux cell kmac.$flatten\u_msgfifo.\u_packer.$verific$mux_157$prim_packer.sv:68$45866 ($mux).
Removed top 24 bits (of 32) from mux cell kmac.$flatten\u_msgfifo.\u_packer.$verific$mux_152$prim_packer.sv:66$45862 ($mux).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_97$prim_packer.sv:54$45810 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_95$prim_packer.sv:54$45808 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_93$prim_packer.sv:54$45806 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_91$prim_packer.sv:54$45804 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_89$prim_packer.sv:54$45802 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_87$prim_packer.sv:54$45800 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_85$prim_packer.sv:54$45798 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_83$prim_packer.sv:54$45796 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_81$prim_packer.sv:54$45794 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_79$prim_packer.sv:54$45792 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_77$prim_packer.sv:54$45790 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_75$prim_packer.sv:54$45788 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_73$prim_packer.sv:54$45786 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_71$prim_packer.sv:54$45784 ($add).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_7$prim_packer.sv:54$45720 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_69$prim_packer.sv:54$45782 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_67$prim_packer.sv:54$45780 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_65$prim_packer.sv:54$45778 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_63$prim_packer.sv:54$45776 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_61$prim_packer.sv:54$45774 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_59$prim_packer.sv:54$45772 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_57$prim_packer.sv:54$45770 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_55$prim_packer.sv:54$45768 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_53$prim_packer.sv:54$45766 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_51$prim_packer.sv:54$45764 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_49$prim_packer.sv:54$45762 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_47$prim_packer.sv:54$45760 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_45$prim_packer.sv:54$45758 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_43$prim_packer.sv:54$45756 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_41$prim_packer.sv:54$45754 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_39$prim_packer.sv:54$45752 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_37$prim_packer.sv:54$45750 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_35$prim_packer.sv:54$45748 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_33$prim_packer.sv:54$45746 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_31$prim_packer.sv:54$45744 ($add).
Removed top 5 bits (of 6) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_29$prim_packer.sv:54$45742 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_22$prim_packer.sv:54$45735 ($add).
Removed top 3 bits (of 4) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_16$prim_packer.sv:54$45729 ($add).
Removed top 1 bits (of 8) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_141$prim_packer.sv:54$45854 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_139$prim_packer.sv:54$45852 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_137$prim_packer.sv:54$45850 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_135$prim_packer.sv:54$45848 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_133$prim_packer.sv:54$45846 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_131$prim_packer.sv:54$45844 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_129$prim_packer.sv:54$45842 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_127$prim_packer.sv:54$45840 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_125$prim_packer.sv:54$45838 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_123$prim_packer.sv:54$45836 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_121$prim_packer.sv:54$45834 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_119$prim_packer.sv:54$45832 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_117$prim_packer.sv:54$45830 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_115$prim_packer.sv:54$45828 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_113$prim_packer.sv:54$45826 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_111$prim_packer.sv:54$45824 ($add).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_11$prim_packer.sv:54$45724 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_109$prim_packer.sv:54$45822 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_107$prim_packer.sv:54$45820 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_105$prim_packer.sv:54$45818 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_103$prim_packer.sv:54$45816 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_101$prim_packer.sv:54$45814 ($add).
Removed top 1 bits (of 8) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$LessThan_479$prim_packer.sv:208$45974 ($le).
Removed top 1 bits (of 8) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$LessThan_155$prim_packer.sv:68$45864 ($le).
Removed top 1 bits (of 8) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860 ($le).
Removed top 1 bits (of 9) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
Removed top 2 bits (of 9) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
Removed top 1 bits (of 9) from port Y of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
Removed top 31 bits (of 32) from port A of cell kmac.$flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$Decoder_4$prim_slicer.sv:26$46047 ($shl).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$Decoder_4$prim_slicer.sv:26$46047 ($shl).
Removed top 23 bits (of 32) from port Y of cell kmac.$flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$Decoder_4$prim_slicer.sv:26$46047 ($shl).
Removed top 4 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_22$prim_count.sv:93$44470 ($mux).
Removed top 4 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_20$prim_count.sv:93$44468 ($mux).
Removed top 4 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_11$prim_count.sv:93$44449 ($mux).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 3 bits (of 5) from port Y of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
Removed top 4 bits (of 5) from port Y of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_6$prim_count.sv:92$44444 ($lt).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_17$prim_count.sv:92$44465 ($lt).
Removed top 2 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88878 ($mux).
Removed top 1 bits (of 4) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88883 ($mux).
Removed top 328 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88893 ($mux).
Removed top 128 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88894 ($mux).
Removed top 128 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88898 ($mux).
Removed top 328 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88903 ($mux).
Removed top 128 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88904 ($mux).
Removed top 128 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88908 ($mux).
Removed top 2 bits (of 16) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88923 ($mux).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.$verific$equal_15$kmac_core.sv:181$30239 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.$verific$equal_16$kmac_core.sv:191$30240 ($eq).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.$verific$equal_3243$kmac_core.sv:417$31554 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89211 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89218 ($ne).
Removed top 3 bits (of 4) from port B of cell kmac.$flatten\u_errchk.$verific$equal_4$kmac_errchk.sv:159$32120 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$flatten\u_errchk.$verific$equal_9$kmac_errchk.sv:166$32123 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89460 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89351 ($ne).
Removed top 1 bits (of 2) from mux cell kmac.$flatten\u_app_intf.\u_appid_arb.$verific$mux_20$prim_arbiter_fixed.sv:106$44392 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$auto$bmuxmap.cc:60:execute$88928 ($mux).
Removed top 3 bits (of 4) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2354$kmac_app.sv:391$27960 ($eq).
Removed top 3 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2394$kmac_app.sv:400$27981 ($eq).
Removed top 3 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2395$kmac_app.sv:417$27982 ($eq).
Removed top 2 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2398$kmac_app.sv:447$27985 ($eq).
Removed top 1 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2399$kmac_app.sv:459$27986 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2523$kmac_app.sv:558$28018 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2581$kmac_app.sv:668$28055 ($eq).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_app_intf.$verific$equal_779$kmac_app.sv:266$27899 ($eq).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2569$kmac_app.sv:649$28047 ($mux).
Removed top 265 bits (of 352) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2582$kmac_app.sv:674$28056 ($mux).
Removed top 257 bits (of 352) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2584$kmac_app.sv:674$28058 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2624$kmac_app.sv:709$28081 ($mux).
Removed top 2 bits (of 3) from port B of cell kmac.$auto$fsm_map.cc:215:map_fsm$89001 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$fsm_map.cc:215:map_fsm$89002 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$fsm_map.cc:215:map_fsm$89003 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_app_intf.$verific$not_equal_2531$kmac_app.sv:578$28027 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89295 ($ne).
Removed top 257 bits (of 352) from mux cell kmac.$flatten\u_app_intf.$verific$select_2595$kmac_app.sv:685$28064 ($mux).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946 ($add).
Removed top 9 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715 ($add).
Removed top 2 bits (of 3) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_161$kmac_entropy.sv:331$31933 ($eq).
Removed top 1 bits (of 3) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_227$kmac_entropy.sv:331$31935 ($eq).
Removed top 1 bits (of 3) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_293$kmac_entropy.sv:331$31937 ($eq).
Removed top 1 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_530$kmac_entropy.sv:501$32010 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_533$kmac_entropy.sv:566$32013 ($eq).
Removed top 3 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_534$kmac_entropy.sv:575$32014 ($eq).
Removed cell kmac.$flatten\gen_entropy.u_entropy.$verific$hash_progress_q_reg$kmac_entropy.sv:259$31709 ($adff).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89372 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89365 ($ne).
Removed top 1 bits (of 16) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_16$kmac_entropy.sv:221$31687 ($mux).
Removed top 1 bits (of 10) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_42$kmac_entropy.sv:246$31705 ($mux).
Removed top 1 bits (of 14) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_596$kmac_entropy.sv:602$32048 ($mux).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89358 ($ne).
Removed top 1 bits (of 16) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
Removed top 15 bits (of 16) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
Removed top 1 bits (of 10) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
Removed top 9 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$mux_22$prim_packer_fifo.sv:96$46022 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$mux_21$prim_packer_fifo.sv:96$46021 ($mux).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020 ($add).
Removed top 1 bits (of 3) from port Y of cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020 ($add).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$44320 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$44213 ($mux).
Removed top 1 bits (of 9) from port Y of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
Removed top 4 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_9$prim_count.sv:93$44447 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$auto$bmuxmap.cc:60:execute$88931 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2621$kmac_app.sv:709$28078 ($mux).
Removed top 1 bits (of 16) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_15$kmac_entropy.sv:221$31686 ($mux).
Removed top 1 bits (of 10) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_41$kmac_entropy.sv:246$31704 ($mux).
Removed top 1 bits (of 2) from port Y of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$auto$bmuxmap.cc:60:execute$88929 ($mux).
Removed top 1 bits (of 16) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_14$kmac_entropy.sv:221$31685 ($mux).
Removed top 1 bits (of 10) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_40$kmac_entropy.sv:246$31703 ($mux).
Removed top 1 bits (of 16) from port Y of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
Removed top 1 bits (of 10) from port Y of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
Removed top 2 bits (of 4) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88805.
Removed top 1 bits (of 2) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88810.
Removed top 1 bits (of 4) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88825.
Removed top 1 bits (of 4) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88835.
Removed top 1 bits (of 3) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$44177.
Removed top 1 bits (of 2) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$88730.
Removed top 1 bits (of 2) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$88735.
Removed top 2 bits (of 4) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88755.
Removed top 1 bits (of 4) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88775.
Removed top 1 bits (of 4) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88785.
Removed top 1 bits (of 3) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$n38$44284.
Removed top 1 bits (of 2) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$88730.
Removed top 1 bits (of 2) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$88735.
Removed top 1 bits (of 3) from wire kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$n353$45998.
Removed top 1 bits (of 16) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n112$31629.
Removed top 1 bits (of 16) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n129$31630.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n229$31633.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n251$31635.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n262$31636.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n273$31637.
Removed top 6 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n4099$31658.
Removed top 8 bits (of 9) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n4161$31662.
Removed top 6 bits (of 8) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n4175$31663.
Removed top 1 bits (of 16) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n61$31626.
Removed top 1 bits (of 16) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n95$31628.
Removed top 1 bits (of 6) from wire kmac.$flatten\u_app_intf.$auto$bmuxmap.cc:58:execute$88927.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_app_intf.$auto$bmuxmap.cc:58:execute$88930.
Removed top 265 bits (of 352) from wire kmac.$flatten\u_app_intf.$verific$n17533$27864.
Removed top 257 bits (of 352) from wire kmac.$flatten\u_app_intf.$verific$n17887$27865.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_app_intf.$verific$n19368$27872.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_app_intf.$verific$n19395$27877.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_app_intf.$verific$n19403$27879.
Removed top 9 bits (of 10) from wire kmac.$flatten\u_app_intf.$verific$n4805$27825.
Removed top 2 bits (of 8) from wire kmac.$flatten\u_app_intf.$verific$n4826$27826.
Removed top 7 bits (of 10) from wire kmac.$flatten\u_app_intf.$verific$n4856$27829.
Removed top 7 bits (of 10) from wire kmac.$flatten\u_app_intf.$verific$n4880$27832.
Removed top 8 bits (of 9) from wire kmac.$flatten\u_app_intf.$verific$n4893$27833.
Removed top 8 bits (of 16) from wire kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:58:execute$88882.
Removed top 4 bits (of 8) from wire kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:58:execute$88887.
Removed top 536 bits (of 2144) from wire kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:58:execute$88892.
Removed top 536 bits (of 2144) from wire kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:58:execute$88902.
Removed top 3 bits (of 6) from wire kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:58:execute$88912.
Removed top 1 bits (of 5) from wire kmac.$flatten\u_kmac_core.$verific$n23$30210.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_kmac_core.$verific$n32$30211.
Removed top 207 bits (of 256) from wire kmac.$flatten\u_msgfifo.\u_packer.$auto$bmuxmap.cc:58:execute$88715.
Removed top 15 bits (of 256) from wire kmac.$flatten\u_msgfifo.\u_packer.$auto$bmuxmap.cc:58:execute$88720.
Removed top 31 bits (of 32) from wire kmac.$flatten\u_msgfifo.\u_packer.$verific$n1116$45619.
Removed top 1 bits (of 9) from wire kmac.$flatten\u_msgfifo.\u_packer.$verific$n1168$45622.
Removed top 31 bits (of 32) from wire kmac.$flatten\u_msgfifo.\u_packer.$verific$n1178$45623.
Removed top 3 bits (of 4) from wire kmac.$flatten\u_reg.$verific$n4591$33176.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_reg.$verific$n4627$33178.
Removed top 1 bits (of 4) from wire kmac.$flatten\u_reg.$verific$n4635$33179.
Removed top 3 bits (of 5) from wire kmac.$flatten\u_sha3.$verific$n3282$47001.
Removed top 5 bits (of 6) from wire kmac.$flatten\u_sha3.$verific$n3298$47003.
Removed top 3 bits (of 4) from wire kmac.$flatten\u_sha3.\u_keccak.$verific$n53$52727.
Removed top 2 bits (of 6) from wire kmac.$flatten\u_sha3.\u_keccak.$verific$n59$52728.
Removed top 1008 bits (of 1024) from wire kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:58:execute$88677.
Removed top 6 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88496.
Removed top 3 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88505.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88510.
Removed top 5 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88515.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88524.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88529.
Removed top 4 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88534.
Removed top 3 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88543.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88548.
Removed top 4 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88553.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88562.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88567.
Removed top 12 bits (of 24) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88572.
Removed top 6 bits (of 12) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88581.
Removed top 3 bits (of 6) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88586.
Removed top 5 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88610.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88619.
Removed top 5 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88629.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88638.
Removed top 12 bits (of 32) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88648.
Removed top 4 bits (of 16) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88657.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_sha3.\u_pad.$verific$n139$83120.
Removed top 14 bits (of 64) from wire kmac.$flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$n2053$46035.
Removed top 1 bits (of 6) from wire kmac.$verific$n6244$96.
Removed top 1 bits (of 3) from wire kmac.app_keccak_strength.
Removed top 5 bits (of 8) from wire kmac.entropy_err[code].
Removed top 9 bits (of 24) from wire kmac.entropy_err[info].
Removed top 4 bits (of 8) from wire kmac.errchecker_err[code].
Removed top 5 bits (of 24) from wire kmac.errchecker_err[info].
Removed top 1 bits (of 3) from wire kmac.key_len.
Removed top 257 bits (of 352) from wire kmac.ns_prefix.
Removed top 63 bits (of 1600) from wire kmac.sha3_rand_data.
Removed top 2 bits (of 3) from wire kmac.tl_win_d2h[0][d_opcode].
Removed top 2 bits (of 3) from wire kmac.tl_win_d2h[1][d_opcode].

yosys> peepopt

3.78. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 96 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.80. Executing BMUXMAP pass.

yosys> demuxmap

3.81. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.82. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module kmac:
  creating $macc model for $auto$opt_share.cc:196:merge_operators$88979 ($neg).
  creating $macc model for $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020 ($add).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946 ($add).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715 ($add).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
  creating $macc model for $flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
  creating $macc model for $flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$add_11$prim_fifo_sync.sv:70$45164 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$sub_10$prim_fifo_sync.sv:70$45163 ($sub).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_101$prim_packer.sv:54$45814 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_103$prim_packer.sv:54$45816 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_105$prim_packer.sv:54$45818 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_107$prim_packer.sv:54$45820 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_109$prim_packer.sv:54$45822 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_11$prim_packer.sv:54$45724 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_111$prim_packer.sv:54$45824 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_113$prim_packer.sv:54$45826 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_115$prim_packer.sv:54$45828 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_117$prim_packer.sv:54$45830 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_119$prim_packer.sv:54$45832 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_121$prim_packer.sv:54$45834 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_123$prim_packer.sv:54$45836 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_125$prim_packer.sv:54$45838 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_127$prim_packer.sv:54$45840 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_129$prim_packer.sv:54$45842 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_131$prim_packer.sv:54$45844 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_133$prim_packer.sv:54$45846 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_135$prim_packer.sv:54$45848 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_137$prim_packer.sv:54$45850 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_139$prim_packer.sv:54$45852 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_141$prim_packer.sv:54$45854 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_16$prim_packer.sv:54$45729 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_22$prim_packer.sv:54$45735 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_29$prim_packer.sv:54$45742 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_31$prim_packer.sv:54$45744 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_33$prim_packer.sv:54$45746 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_35$prim_packer.sv:54$45748 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_37$prim_packer.sv:54$45750 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_39$prim_packer.sv:54$45752 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_4$prim_packer.sv:54$45717 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_41$prim_packer.sv:54$45754 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_43$prim_packer.sv:54$45756 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_45$prim_packer.sv:54$45758 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_47$prim_packer.sv:54$45760 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_49$prim_packer.sv:54$45762 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_51$prim_packer.sv:54$45764 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_53$prim_packer.sv:54$45766 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_55$prim_packer.sv:54$45768 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_57$prim_packer.sv:54$45770 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_59$prim_packer.sv:54$45772 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_61$prim_packer.sv:54$45774 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_63$prim_packer.sv:54$45776 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_65$prim_packer.sv:54$45778 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_67$prim_packer.sv:54$45780 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_69$prim_packer.sv:54$45782 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_7$prim_packer.sv:54$45720 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_71$prim_packer.sv:54$45784 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_73$prim_packer.sv:54$45786 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_75$prim_packer.sv:54$45788 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_77$prim_packer.sv:54$45790 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_79$prim_packer.sv:54$45792 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_81$prim_packer.sv:54$45794 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_83$prim_packer.sv:54$45796 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_85$prim_packer.sv:54$45798 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_87$prim_packer.sv:54$45800 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_89$prim_packer.sv:54$45802 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_91$prim_packer.sv:54$45804 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_93$prim_packer.sv:54$45806 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_95$prim_packer.sv:54$45808 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_97$prim_packer.sv:54$45810 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311 ($sub).
  creating $macc model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
  creating $macc model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872 ($add).
  creating $macc model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866 ($sub).
  creating $macc model for $flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145 ($add).
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_97$prim_packer.sv:54$45810 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_95$prim_packer.sv:54$45808 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_93$prim_packer.sv:54$45806 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_91$prim_packer.sv:54$45804 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_89$prim_packer.sv:54$45802 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_87$prim_packer.sv:54$45800 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_85$prim_packer.sv:54$45798 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_83$prim_packer.sv:54$45796 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_81$prim_packer.sv:54$45794 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_79$prim_packer.sv:54$45792 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_77$prim_packer.sv:54$45790 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_75$prim_packer.sv:54$45788 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_73$prim_packer.sv:54$45786 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_71$prim_packer.sv:54$45784 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_69$prim_packer.sv:54$45782 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_67$prim_packer.sv:54$45780 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_65$prim_packer.sv:54$45778 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_63$prim_packer.sv:54$45776 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_61$prim_packer.sv:54$45774 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_59$prim_packer.sv:54$45772 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_57$prim_packer.sv:54$45770 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_55$prim_packer.sv:54$45768 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_53$prim_packer.sv:54$45766 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_51$prim_packer.sv:54$45764 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_49$prim_packer.sv:54$45762 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_47$prim_packer.sv:54$45760 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_45$prim_packer.sv:54$45758 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_43$prim_packer.sv:54$45756 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_41$prim_packer.sv:54$45754 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_39$prim_packer.sv:54$45752 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_37$prim_packer.sv:54$45750 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_35$prim_packer.sv:54$45748 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_33$prim_packer.sv:54$45746 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_31$prim_packer.sv:54$45744 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_29$prim_packer.sv:54$45742 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_22$prim_packer.sv:54$45735 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_16$prim_packer.sv:54$45729 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_11$prim_packer.sv:54$45724 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_7$prim_packer.sv:54$45720 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_4$prim_packer.sv:54$45717 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_141$prim_packer.sv:54$45854 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_139$prim_packer.sv:54$45852 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_137$prim_packer.sv:54$45850 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_135$prim_packer.sv:54$45848 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_133$prim_packer.sv:54$45846 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_131$prim_packer.sv:54$45844 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_129$prim_packer.sv:54$45842 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_127$prim_packer.sv:54$45840 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_125$prim_packer.sv:54$45838 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_123$prim_packer.sv:54$45836 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_121$prim_packer.sv:54$45834 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_119$prim_packer.sv:54$45832 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_117$prim_packer.sv:54$45830 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_115$prim_packer.sv:54$45828 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_113$prim_packer.sv:54$45826 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_111$prim_packer.sv:54$45824 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_109$prim_packer.sv:54$45822 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_107$prim_packer.sv:54$45820 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_105$prim_packer.sv:54$45818 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_103$prim_packer.sv:54$45816 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_101$prim_packer.sv:54$45814 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856 into $flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858.
  creating $alu model for $macc $flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145.
  creating $alu model for $macc $flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861.
  creating $alu model for $macc $flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311.
  creating $alu model for $macc $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845.
  creating $alu model for $macc $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872.
  creating $alu model for $macc $flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866.
  creating $alu model for $macc $flatten\u_msgfifo.\u_msgfifo.$verific$sub_10$prim_fifo_sync.sv:70$45163.
  creating $alu model for $macc $flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188.
  creating $alu model for $macc $flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180.
  creating $alu model for $macc $flatten\u_msgfifo.\u_msgfifo.$verific$add_11$prim_fifo_sync.sv:70$45164.
  creating $alu model for $macc $flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446.
  creating $alu model for $macc $flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946.
  creating $alu model for $macc $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020.
  creating $alu model for $macc $auto$opt_share.cc:196:merge_operators$88979.
  creating $macc cell for $flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858: $auto$alumacc.cc:365:replace_macc$89658
  creating $alu model for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_17$prim_count.sv:92$44465 ($lt): new $alu
  creating $alu model for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_6$prim_count.sv:92$44444 ($lt): new $alu
  creating $alu model for $flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860 ($le): new $alu
  creating $alu model for $flatten\u_msgfifo.\u_packer.$verific$LessThan_155$prim_packer.sv:68$45864 ($le): new $alu
  creating $alu model for $flatten\u_msgfifo.\u_packer.$verific$LessThan_479$prim_packer.sv:208$45974 ($le): merged with $flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860.
  creating $alu model for $flatten\u_reg.$verific$LessThan_18$kmac_reg_top.sv:124$34163 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_19$kmac_reg_top.sv:124$34164 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_21$kmac_reg_top.sv:127$34166 ($le): new $alu
  creating $alu model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_15$prim_count.sv:92$82843 ($lt): new $alu
  creating $alu model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_32$prim_count.sv:125$82864 ($lt): new $alu
  creating $alu model for $flatten\u_sha3.\u_pad.$verific$LessThan_16$sha3pad.sv:167$83152 ($lt): new $alu
  creating $alu model for $flatten\u_sha3.\u_pad.$verific$equal_22$sha3pad.sv:196$83157 ($eq): merged with $flatten\u_sha3.\u_pad.$verific$LessThan_16$sha3pad.sv:167$83152.
  creating $alu cell for $flatten\u_sha3.\u_pad.$verific$LessThan_16$sha3pad.sv:167$83152, $flatten\u_sha3.\u_pad.$verific$equal_22$sha3pad.sv:196$83157: $auto$alumacc.cc:485:replace_alu$89669
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_32$prim_count.sv:125$82864: $auto$alumacc.cc:485:replace_alu$89676
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_15$prim_count.sv:92$82843: $auto$alumacc.cc:485:replace_alu$89681
  creating $alu cell for $flatten\u_reg.$verific$LessThan_21$kmac_reg_top.sv:127$34166: $auto$alumacc.cc:485:replace_alu$89686
  creating $alu cell for $flatten\u_reg.$verific$LessThan_19$kmac_reg_top.sv:124$34164: $auto$alumacc.cc:485:replace_alu$89699
  creating $alu cell for $flatten\u_reg.$verific$LessThan_18$kmac_reg_top.sv:124$34163: $auto$alumacc.cc:485:replace_alu$89712
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$LessThan_155$prim_packer.sv:68$45864: $auto$alumacc.cc:485:replace_alu$89721
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860, $flatten\u_msgfifo.\u_packer.$verific$LessThan_479$prim_packer.sv:208$45974: $auto$alumacc.cc:485:replace_alu$89734
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_6$prim_count.sv:92$44444: $auto$alumacc.cc:485:replace_alu$89749
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_17$prim_count.sv:92$44465: $auto$alumacc.cc:485:replace_alu$89754
  creating $alu cell for $auto$opt_share.cc:196:merge_operators$88979: $auto$alumacc.cc:485:replace_alu$89759
  creating $alu cell for $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020: $auto$alumacc.cc:485:replace_alu$89762
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946: $auto$alumacc.cc:485:replace_alu$89765
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715: $auto$alumacc.cc:485:replace_alu$89768
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683: $auto$alumacc.cc:485:replace_alu$89771
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701: $auto$alumacc.cc:485:replace_alu$89774
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467: $auto$alumacc.cc:485:replace_alu$89777
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446: $auto$alumacc.cc:485:replace_alu$89780
  creating $alu cell for $flatten\u_msgfifo.\u_msgfifo.$verific$add_11$prim_fifo_sync.sv:70$45164: $auto$alumacc.cc:485:replace_alu$89783
  creating $alu cell for $flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180: $auto$alumacc.cc:485:replace_alu$89786
  creating $alu cell for $flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188: $auto$alumacc.cc:485:replace_alu$89789
  creating $alu cell for $flatten\u_msgfifo.\u_msgfifo.$verific$sub_10$prim_fifo_sync.sv:70$45163: $auto$alumacc.cc:485:replace_alu$89792
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866: $auto$alumacc.cc:485:replace_alu$89795
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872: $auto$alumacc.cc:485:replace_alu$89798
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845: $auto$alumacc.cc:485:replace_alu$89801
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311: $auto$alumacc.cc:485:replace_alu$89804
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309: $auto$alumacc.cc:485:replace_alu$89807
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865: $auto$alumacc.cc:485:replace_alu$89810
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861: $auto$alumacc.cc:485:replace_alu$89813
  creating $alu cell for $flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145: $auto$alumacc.cc:485:replace_alu$89816
  created 30 $alu and 1 $macc cells.

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~17 debug messages>

yosys> opt_merge -nomux

3.84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88895.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88895.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88899.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88899.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88905.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88905.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88909.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88909.
Removed 8 multiplexer ports.
<suppressed ~220 debug messages>

yosys> opt_reduce

3.86. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New input vector for $reduce_or cell $flatten\u_reg.$verific$reduce_nor_22$kmac_reg_top.sv:132$34168: { $auto$rtlil.cc:2369:Not$89696 $auto$rtlil.cc:2372:ReduceAnd$89692 $flatten\u_reg.$verific$n1006$32675 }
    New ctrl vector for $pmux cell $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$select_5$prim_slicer.sv:26$46048: $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$n2053$46043 [6:0]
    New ctrl vector for $pmux cell $flatten\u_kmac_core.\gen_key_slicer[1].u_key_slicer.$verific$select_5$prim_slicer.sv:26$46048: $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$n2053$46043 [6:0]
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$select_5$prim_slicer.sv:26$83761: $flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$n2053$83756 [1:0]
  Optimizing cells in module \kmac.
Performed a total of 4 changes.

yosys> opt_merge

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.88. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$88982 in front of them:
        $auto$alumacc.cc:485:replace_alu$89792
        $auto$alumacc.cc:485:replace_alu$89759


yosys> opt_dff -nosdff -nodffe

3.89. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 65 unused cells and 104 unused wires.
<suppressed ~67 debug messages>

yosys> opt_expr

3.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~221 debug messages>

yosys> opt_reduce

3.93. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.95. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.96. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 2

yosys> stat

3.99. Printing statistics.

=== kmac ===

   Number of wires:               6996
   Number of wire bits:         237266
   Number of public wires:        5176
   Number of public wire bits:  209904
   Number of memories:               1
   Number of memory bits:          720
   Number of processes:              0
   Number of cells:               2576
     $adff                          52
     $adffe                        136
     $alu                           28
     $and                          292
     $dffe                           5
     $eq                           181
     $logic_not                     16
     $macc                           1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                          560
     $ne                            46
     $not                          153
     $or                           199
     $pmux                          33
     $reduce_and                    81
     $reduce_bool                   20
     $reduce_or                     43
     $reduce_xor                    30
     $shl                            6
     $shr                            2
     $xor                          690


yosys> memory -nomap

3.100. Executing MEMORY pass.

yosys> opt_mem

3.100.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.100.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.100.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing kmac.u_msgfifo.u_msgfifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.100.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.100.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_msgfifo.u_msgfifo.gen_normal_fifo.storage'[0] in module `\kmac': no output FF found.
Checking read port address `\u_msgfifo.u_msgfifo.gen_normal_fifo.storage'[0] in module `\kmac': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.100.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> memory_share

3.100.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.100.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.100.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> memory_collect

3.100.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.101. Printing statistics.

=== kmac ===

   Number of wires:               6996
   Number of wire bits:         237266
   Number of public wires:        5176
   Number of public wire bits:  209904
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2575
     $adff                          52
     $adffe                        136
     $alu                           28
     $and                          292
     $dffe                           5
     $eq                           181
     $logic_not                     16
     $macc                           1
     $mem_v2                         1
     $mux                          560
     $ne                            46
     $not                          153
     $or                           199
     $pmux                          33
     $reduce_and                    81
     $reduce_bool                   20
     $reduce_or                     43
     $reduce_xor                    30
     $shl                            6
     $shr                            2
     $xor                          690


yosys> muxpack

3.102. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting kmac.$flatten\u_reg.\u_socket.$verific$i71$tlul_socket_1n.sv:146$86360 ... kmac.$flatten\u_reg.\u_socket.$verific$i77$tlul_socket_1n.sv:146$86364 to a pmux with 3 cases.
Converting kmac.$flatten\u_reg.\u_socket.$verific$mux_84$tlul_socket_1n.sv:157$86369 ... kmac.$flatten\u_reg.\u_socket.$verific$mux_90$tlul_socket_1n.sv:157$86375 to a pmux with 3 cases.
Converted 6 (p)mux cells into 2 pmux cells.
<suppressed ~475 debug messages>

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> pmuxtree

3.104. Executing PMUXTREE pass.

yosys> muxpack

3.105. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90572 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90574 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90266 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90268 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90244 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90246 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90202 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90204 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90162 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90164 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90032 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90034 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89946 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89948 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89928 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89930 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89924 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89926 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89916 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89918 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89856 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89858 to a pmux with 2 cases.
Converted 22 (p)mux cells into 11 pmux cells.
<suppressed ~689 debug messages>

yosys> memory_map

3.106. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \u_msgfifo.u_msgfifo.gen_normal_fifo.storage in module \kmac:
  created 10 $dff cells and 0 static cells of width 72.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 10 write mux blocks.

yosys> stat

3.107. Printing statistics.

=== kmac ===

   Number of wires:               7471
   Number of wire bits:         248831
   Number of public wires:        5186
   Number of public wire bits:  210624
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2978
     $adff                          52
     $adffe                        136
     $alu                           28
     $and                          319
     $dff                           10
     $dffe                           5
     $eq                           189
     $logic_not                     16
     $macc                           1
     $mux                          795
     $ne                            46
     $not                          188
     $or                           234
     $pmux                          11
     $reduce_and                    81
     $reduce_bool                   20
     $reduce_or                    119
     $reduce_xor                    30
     $shl                            6
     $shr                            2
     $xor                          690


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.108. Executing TECHMAP pass (map to technology primitives).

3.108.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.108.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.108.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$cf6842707c68ab3c5a9f670ba678eb5c2451ae4c\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:8e7c20eb5119b6f3fca5671cdfedf5dc9b0827b6$paramod$37a01b4445bc2c7e032615a504ad4fc34cccbec9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88$112482_Y
    new assignment: { } = { }.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$5e23d2e0f07f5403e3d2c5b606bab0c16e4174c1\_90_alu for cells of type $alu.
Using template $paramod$78fbde73bca7bde944ff0e8753ccda25922d4d2a\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:c95b9286473844224769a8544d9151adaff5ed69$paramod$4127cf4962086c601332874d41dec31c3bc9a526\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
Using template $paramod$befd47b1c77b68561d11d0cb61a0fae29b79f34c\_90_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using template $paramod$bfd8bd45a9c0c072107dc68434451a8835814ae0\_90_alu for cells of type $alu.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$constmap:43785fb457d3bdbde4fc09e152c4b91267db59eb$paramod$c4d7b04e5a91dff980ad451b5f1170958db4ddf8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2711c9ec584cebb50b34ff302a9da740f3187828$paramod$8a318d55b42b0b1e22ab135d915de7d85fa1d46b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper maccmap for cells of type $macc.
  add { \u_msgfifo.u_packer.pos [7:3] 3'000 } (8 bits, unsigned)
  add bits { \u_app_intf.kmac_mask_o [1] \u_app_intf.kmac_mask_o [2] \u_app_intf.kmac_mask_o [3] \u_app_intf.kmac_mask_o [4] \u_app_intf.kmac_mask_o [5] \u_app_intf.kmac_mask_o [6] \u_app_intf.kmac_mask_o [7] \u_app_intf.kmac_mask_o [8] \u_app_intf.kmac_mask_o [9] \u_app_intf.kmac_mask_o [10] \u_app_intf.kmac_mask_o [11] \u_app_intf.kmac_mask_o [12] \u_app_intf.kmac_mask_o [13] \u_app_intf.kmac_mask_o [14] \u_app_intf.kmac_mask_o [15] \u_app_intf.kmac_mask_o [16] \u_app_intf.kmac_mask_o [17] \u_app_intf.kmac_mask_o [18] \u_app_intf.kmac_mask_o [19] \u_app_intf.kmac_mask_o [20] \u_app_intf.kmac_mask_o [21] \u_app_intf.kmac_mask_o [22] \u_app_intf.kmac_mask_o [23] \u_app_intf.kmac_mask_o [24] \u_app_intf.kmac_mask_o [25] \u_app_intf.kmac_mask_o [26] \u_app_intf.kmac_mask_o [27] \u_app_intf.kmac_mask_o [28] \u_app_intf.kmac_mask_o [29] \u_app_intf.kmac_mask_o [30] \u_app_intf.kmac_mask_o [31] \u_app_intf.kmac_mask_o [32] \u_app_intf.kmac_mask_o [33] \u_app_intf.kmac_mask_o [34] \u_app_intf.kmac_mask_o [35] \u_app_intf.kmac_mask_o [36] \u_app_intf.kmac_mask_o [37] \u_app_intf.kmac_mask_o [38] \u_app_intf.kmac_mask_o [39] \u_app_intf.kmac_mask_o [40] \u_app_intf.kmac_mask_o [41] \u_app_intf.kmac_mask_o [42] \u_app_intf.kmac_mask_o [43] \u_app_intf.kmac_mask_o [44] \u_app_intf.kmac_mask_o [45] \u_app_intf.kmac_mask_o [46] \u_app_intf.kmac_mask_o [47] \u_app_intf.kmac_mask_o [48] \u_app_intf.kmac_mask_o [49] \u_app_intf.kmac_mask_o [50] \u_app_intf.kmac_mask_o [51] \u_app_intf.kmac_mask_o [52] \u_app_intf.kmac_mask_o [53] \u_app_intf.kmac_mask_o [54] \u_app_intf.kmac_mask_o [55] \u_app_intf.kmac_mask_o [56] \u_app_intf.kmac_mask_o [57] \u_app_intf.kmac_mask_o [58] \u_app_intf.kmac_mask_o [59] \u_app_intf.kmac_mask_o [60] \u_app_intf.kmac_mask_o [61] \u_app_intf.kmac_mask_o [62] \u_app_intf.kmac_mask_o [63] \u_app_intf.kmac_mask_o [0] } (64 bits)
  packed 31 (31) bits / 31 words into adder tree
Using template $paramod$constmap:fd4280a99bc64007a4c235ef2c5f12cf5c62b29a$paramod$27c2d3c6acfc4df3eb38f2aef850b42e2931b9d3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000101 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~13098 debug messages>

yosys> stat

3.109. Printing statistics.

=== kmac ===

   Number of wires:              11747
   Number of wire bits:         315040
   Number of public wires:        5186
   Number of public wire bits:  210624
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              92348
     $_AND_                       8526
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                 7982
     $_DFFE_PN1P_                   27
     $_DFFE_PP_                     68
     $_DFF_PN0_                     51
     $_DFF_PN1_                     16
     $_DFF_P_                      720
     $_MUX_                      47913
     $_NOT_                       2199
     $_OR_                        2979
     $_XOR_                      21863


yosys> opt_expr

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~24393 debug messages>

yosys> opt_merge -nomux

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~7575 debug messages>
Removed a total of 2525 cells.

yosys> opt_muxtree

3.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.113. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.115. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.116. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 2429 unused cells and 4241 unused wires.
<suppressed ~2442 debug messages>

yosys> opt_expr

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~72 debug messages>

yosys> opt_muxtree

3.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.122. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.123. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 47 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_muxtree

3.126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.127. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.129. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.130. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~14052 debug messages>

yosys> techmap -map +/techmap.v

3.134. Executing TECHMAP pass (map to technology primitives).

3.134.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.134.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_merge -nomux

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_muxtree

3.137. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.138. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.140. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$185707 ($_DFFE_PN0P_) from module kmac.
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$95007 ($_DFFE_PN1P_) from module kmac.

yosys> opt_clean

3.141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 7 unused cells and 116 unused wires.
<suppressed ~8 debug messages>

yosys> opt_expr

3.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~12909 debug messages>

yosys> opt_muxtree

3.143. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.144. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~750 debug messages>
Removed a total of 250 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.146. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$94552 ($_DFFE_PN0P_) from module kmac.

yosys> opt_clean

3.147. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 51800 unused cells and 2010 unused wires.
<suppressed ~52749 debug messages>

yosys> opt_expr

3.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~13 debug messages>

yosys> opt_muxtree

3.149. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.150. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.152. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$161451 ($_DFF_PN0_) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$162367 ($_DFF_PN0_) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$94184 ($_DFFE_PP_) from module kmac.

yosys> opt_clean

3.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 10 unused cells and 2 unused wires.
<suppressed ~11 debug messages>

yosys> opt_expr

3.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~8 debug messages>

yosys> opt_muxtree

3.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.158. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 3 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_muxtree

3.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.164. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 5

yosys> abc -dff

3.167. Executing ABC pass (technology mapping using ABC).

3.167.1. Summary of detected clock domains:
  7 cells in clk=\clk_i, en=\u_kmac_core.process_o, arst=!\rst_ni, srst={ }
  83 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89467, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89179, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  42 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89176, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  86 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89524, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89531, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89517, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89502, arst=!\rst_ni, srst={ }
  58 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89509, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89495, arst=!\rst_ni, srst={ }
  67 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89453, arst=!\rst_ni, srst={ }
  108 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89450, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89461, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89464, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89488, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89437, arst=!\rst_ni, srst={ }
  61 cells in clk=\clk_i, en=\u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  96 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89447, arst=!\rst_ni, srst={ }
  168 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89434, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89430, arst=!\rst_ni, srst={ }
  65 cells in clk=\clk_i, en=!\u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=\u_kmac_core.u_key_index_count.en_i, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89421, arst=!\rst_ni, srst={ }
  334 cells in clk=\clk_i, en=\intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89427, arst=!\rst_ni, srst={ }
  107 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89424, arst=!\rst_ni, srst={ }
  879 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89412, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=\u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  278 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89395, arst=!\rst_ni, srst={ }
  103 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89403, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=\intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  579 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  98 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  47 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89182, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89384, arst={ }, srst={ }
  61 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89194, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_sha3.keccak_process, arst=!\rst_ni, srst={ }
  338 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.167.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 7 gates and 15 wires to a netlist network with 6 inputs and 4 outputs.

3.167.2.1. Executing ABC.

3.167.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89467, asynchronously reset by !\rst_ni
Extracted 83 gates and 87 wires to a netlist network with 3 inputs and 3 outputs.

3.167.3.1. Executing ABC.

3.167.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89179, asynchronously reset by !\rst_ni
Extracted 31 gates and 35 wires to a netlist network with 2 inputs and 7 outputs.

3.167.4.1. Executing ABC.

3.167.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 5 inputs and 7 outputs.

3.167.5.1. Executing ABC.

3.167.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89176, asynchronously reset by !\rst_ni
Extracted 42 gates and 48 wires to a netlist network with 4 inputs and 2 outputs.

3.167.6.1. Executing ABC.

3.167.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 16 wires to a netlist network with 5 inputs and 3 outputs.

3.167.7.1. Executing ABC.

3.167.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 86 gates and 119 wires to a netlist network with 31 inputs and 22 outputs.

3.167.8.1. Executing ABC.

3.167.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.167.9.1. Executing ABC.

3.167.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.167.10.1. Executing ABC.

3.167.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.167.11.1. Executing ABC.

3.167.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 44 gates and 68 wires to a netlist network with 24 inputs and 19 outputs.

3.167.12.1. Executing ABC.

3.167.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.167.13.1. Executing ABC.

3.167.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.167.14.1. Executing ABC.

3.167.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 6 outputs.

3.167.15.1. Executing ABC.

3.167.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 3 inputs and 3 outputs.

3.167.16.1. Executing ABC.

3.167.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 5 outputs.

3.167.17.1. Executing ABC.

3.167.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89524, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.167.18.1. Executing ABC.

3.167.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89531, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.167.19.1. Executing ABC.

3.167.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89517, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.167.20.1. Executing ABC.

3.167.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89502, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.167.21.1. Executing ABC.

3.167.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89509, asynchronously reset by !\rst_ni
Extracted 58 gates and 65 wires to a netlist network with 5 inputs and 5 outputs.

3.167.22.1. Executing ABC.

3.167.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 8 gates and 11 wires to a netlist network with 2 inputs and 2 outputs.

3.167.23.1. Executing ABC.

3.167.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89495, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.167.24.1. Executing ABC.

3.167.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89453, asynchronously reset by !\rst_ni
Extracted 67 gates and 106 wires to a netlist network with 38 inputs and 22 outputs.

3.167.25.1. Executing ABC.

3.167.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89450, asynchronously reset by !\rst_ni
Extracted 108 gates and 143 wires to a netlist network with 34 inputs and 57 outputs.

3.167.26.1. Executing ABC.

3.167.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89461, asynchronously reset by !\rst_ni
Extracted 22 gates and 30 wires to a netlist network with 7 inputs and 4 outputs.

3.167.27.1. Executing ABC.

3.167.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89464, asynchronously reset by !\rst_ni
Extracted 22 gates and 42 wires to a netlist network with 18 inputs and 9 outputs.

3.167.28.1. Executing ABC.

3.167.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89488, asynchronously reset by !\rst_ni
Extracted 10 gates and 12 wires to a netlist network with 2 inputs and 2 outputs.

3.167.29.1. Executing ABC.

3.167.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89437, asynchronously reset by !\rst_ni
Extracted 29 gates and 43 wires to a netlist network with 12 inputs and 14 outputs.

3.167.30.1. Executing ABC.

3.167.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 61 gates and 110 wires to a netlist network with 47 inputs and 34 outputs.

3.167.31.1. Executing ABC.

3.167.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89447, asynchronously reset by !\rst_ni
Extracted 96 gates and 116 wires to a netlist network with 18 inputs and 30 outputs.

3.167.32.1. Executing ABC.

3.167.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89434, asynchronously reset by !\rst_ni
Extracted 168 gates and 192 wires to a netlist network with 22 inputs and 47 outputs.

3.167.33.1. Executing ABC.

3.167.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 5 outputs.

3.167.34.1. Executing ABC.

3.167.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89430, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 2 outputs.

3.167.35.1. Executing ABC.

3.167.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !\u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 65 gates and 98 wires to a netlist network with 32 inputs and 32 outputs.

3.167.36.1. Executing ABC.

3.167.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_kmac_core.u_key_index_count.en_i, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 7 inputs and 7 outputs.

3.167.37.1. Executing ABC.

3.167.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89421, asynchronously reset by !\rst_ni
Extracted 62 gates and 75 wires to a netlist network with 13 inputs and 21 outputs.

3.167.38.1. Executing ABC.

3.167.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 334 gates and 465 wires to a netlist network with 130 inputs and 45 outputs.

3.167.39.1. Executing ABC.

3.167.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89427, asynchronously reset by !\rst_ni
Extracted 41 gates and 48 wires to a netlist network with 6 inputs and 6 outputs.

3.167.40.1. Executing ABC.

3.167.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89424, asynchronously reset by !\rst_ni
Extracted 107 gates and 189 wires to a netlist network with 81 inputs and 26 outputs.

3.167.41.1. Executing ABC.

3.167.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89412, asynchronously reset by !\rst_ni
Extracted 879 gates and 992 wires to a netlist network with 112 inputs and 94 outputs.

3.167.42.1. Executing ABC.

3.167.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 7 outputs.

3.167.43.1. Executing ABC.

3.167.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89395, asynchronously reset by !\rst_ni
Extracted 278 gates and 347 wires to a netlist network with 68 inputs and 51 outputs.

3.167.44.1. Executing ABC.

3.167.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 103 gates and 126 wires to a netlist network with 21 inputs and 18 outputs.

3.167.45.1. Executing ABC.

3.167.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.167.46.1. Executing ABC.

3.167.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89403, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.167.47.1. Executing ABC.

3.167.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 24 wires to a netlist network with 10 inputs and 8 outputs.

3.167.48.1. Executing ABC.

3.167.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 15 gates and 30 wires to a netlist network with 14 inputs and 8 outputs.

3.167.49.1. Executing ABC.

3.167.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 579 gates and 699 wires to a netlist network with 118 inputs and 87 outputs.

3.167.50.1. Executing ABC.

3.167.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.167.51.1. Executing ABC.

3.167.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 98 gates and 182 wires to a netlist network with 84 inputs and 80 outputs.

3.167.52.1. Executing ABC.

3.167.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89182, asynchronously reset by !\rst_ni
Extracted 47 gates and 60 wires to a netlist network with 12 inputs and 10 outputs.

3.167.53.1. Executing ABC.

3.167.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 37 gates and 39 wires to a netlist network with 2 inputs and 7 outputs.

3.167.54.1. Executing ABC.

3.167.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89384
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.167.55.1. Executing ABC.

3.167.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89194, asynchronously reset by !\rst_ni
Extracted 61 gates and 73 wires to a netlist network with 10 inputs and 14 outputs.

3.167.56.1. Executing ABC.

3.167.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_sha3.keccak_process, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.167.57.1. Executing ABC.

3.167.58. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 338 gates and 464 wires to a netlist network with 124 inputs and 97 outputs.

3.167.58.1. Executing ABC.

yosys> abc -dff

3.168. Executing ABC pass (technology mapping using ABC).

3.168.1. Summary of detected clock domains:
  7 cells in clk=\clk_i, en=$abc$191679$u_kmac_core.process_o, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$192696$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  215 cells in clk=\clk_i, en=$abc$193906$u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$194214$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  94 cells in clk=\clk_i, en=$abc$193107$auto$opt_dff.cc:194:make_patterns_logic$89424, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$192052$auto$opt_dff.cc:219:make_patterns_logic$89517, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$191895$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$191976$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$191889$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$194273$intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$194260$intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$194253$auto$opt_dff.cc:194:make_patterns_logic$89403, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$191746$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  30 cells in clk=\clk_i, en=$abc$193076$auto$opt_dff.cc:194:make_patterns_logic$89427, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$191995$auto$opt_dff.cc:219:make_patterns_logic$89524, arst=!\rst_ni, srst={ }
  147 cells in clk=\clk_i, en=$abc$192548$auto$opt_dff.cc:194:make_patterns_logic$89434, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$192373$auto$opt_dff.cc:194:make_patterns_logic$89437, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$191729$auto$opt_dff.cc:194:make_patterns_logic$89179, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$191958$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$195277$u_sha3.keccak_process, arst=!\rst_ni, srst={ }
  310 cells in clk=\clk_i, en=$abc$194289$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$194247$intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$191758$auto$opt_dff.cc:194:make_patterns_logic$89176, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=$abc$195220$auto$opt_dff.cc:194:make_patterns_logic$89194, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$195169$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$195134$auto$opt_dff.cc:194:make_patterns_logic$89182, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$194664$u_reg.intg_err, arst=!\rst_ni, srst={ }
  89 cells in clk=\clk_i, en=$abc$192456$auto$opt_dff.cc:194:make_patterns_logic$89447, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$192397$u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  115 cells in clk=\clk_i, en=$abc$193921$auto$opt_dff.cc:219:make_patterns_logic$89395, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$191690$auto$opt_dff.cc:194:make_patterns_logic$89467, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$192009$auto$opt_dff.cc:219:make_patterns_logic$89531, arst=!\rst_ni, srst={ }
  48 cells in clk=\clk_i, en=$abc$192787$auto$opt_dff.cc:194:make_patterns_logic$89421, arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en=!$abc$192713$u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$192707$auto$opt_dff.cc:194:make_patterns_logic$89430, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  31 cells in clk=\clk_i, en=$abc$192089$auto$opt_dff.cc:219:make_patterns_logic$89509, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$192365$auto$opt_dff.cc:194:make_patterns_logic$89488, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$192344$auto$opt_dff.cc:194:make_patterns_logic$89464, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89453, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$191779$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  57 cells in clk=\clk_i, en=$abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$191966$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$191984$u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$192075$auto$opt_dff.cc:219:make_patterns_logic$89502, arst=!\rst_ni, srst={ }
  156 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$192139$auto$opt_dff.cc:219:make_patterns_logic$89495, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en=$abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89450, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$192326$auto$opt_dff.cc:219:make_patterns_logic$89461, arst=!\rst_ni, srst={ }
  651 cells in clk=\clk_i, en=$abc$193297$auto$opt_dff.cc:194:make_patterns_logic$89412, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$195194$auto$opt_dff.cc:219:make_patterns_logic$89384, arst={ }, srst={ }
  270 cells in clk=\clk_i, en=$abc$192845$intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  333 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.168.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191679$u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.168.2.1. Executing ABC.

3.168.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192696$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 5 outputs.

3.168.3.1. Executing ABC.

3.168.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193906$u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 215 gates and 252 wires to a netlist network with 37 inputs and 41 outputs.

3.168.4.1. Executing ABC.

3.168.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194214$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 21 gates and 33 wires to a netlist network with 12 inputs and 8 outputs.

3.168.5.1. Executing ABC.

3.168.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193107$auto$opt_dff.cc:194:make_patterns_logic$89424, asynchronously reset by !\rst_ni
Extracted 94 gates and 158 wires to a netlist network with 64 inputs and 46 outputs.

3.168.6.1. Executing ABC.

3.168.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192052$auto$opt_dff.cc:219:make_patterns_logic$89517, asynchronously reset by !\rst_ni
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.168.7.1. Executing ABC.

3.168.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191895$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.168.8.1. Executing ABC.

3.168.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191976$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 2 outputs.

3.168.9.1. Executing ABC.

3.168.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191889$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

3.168.10.1. Executing ABC.

3.168.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194273$intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.168.11.1. Executing ABC.

3.168.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194260$intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 6 outputs.

3.168.12.1. Executing ABC.

3.168.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194253$auto$opt_dff.cc:194:make_patterns_logic$89403, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.168.13.1. Executing ABC.

3.168.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191746$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 5 outputs.

3.168.14.1. Executing ABC.

3.168.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 70 gates and 104 wires to a netlist network with 34 inputs and 27 outputs.

3.168.15.1. Executing ABC.

3.168.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193076$auto$opt_dff.cc:194:make_patterns_logic$89427, asynchronously reset by !\rst_ni
Extracted 30 gates and 36 wires to a netlist network with 6 inputs and 6 outputs.

3.168.16.1. Executing ABC.

3.168.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191995$auto$opt_dff.cc:219:make_patterns_logic$89524, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 3 outputs.

3.168.17.1. Executing ABC.

3.168.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192548$auto$opt_dff.cc:194:make_patterns_logic$89434, asynchronously reset by !\rst_ni
Extracted 147 gates and 168 wires to a netlist network with 21 inputs and 39 outputs.

3.168.18.1. Executing ABC.

3.168.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192373$auto$opt_dff.cc:194:make_patterns_logic$89437, asynchronously reset by !\rst_ni
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 15 outputs.

3.168.19.1. Executing ABC.

3.168.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191729$auto$opt_dff.cc:194:make_patterns_logic$89179, asynchronously reset by !\rst_ni
Extracted 14 gates and 16 wires to a netlist network with 2 inputs and 6 outputs.

3.168.20.1. Executing ABC.

3.168.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196023$abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.168.21.1. Executing ABC.

3.168.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191958$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

3.168.22.1. Executing ABC.

3.168.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195277$u_sha3.keccak_process, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.168.23.1. Executing ABC.

3.168.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194289$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 310 gates and 454 wires to a netlist network with 144 inputs and 71 outputs.

3.168.24.1. Executing ABC.

3.168.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194247$intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 7 outputs.

3.168.25.1. Executing ABC.

3.168.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191758$auto$opt_dff.cc:194:make_patterns_logic$89176, asynchronously reset by !\rst_ni
Extracted 21 gates and 24 wires to a netlist network with 3 inputs and 3 outputs.

3.168.26.1. Executing ABC.

3.168.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195220$auto$opt_dff.cc:194:make_patterns_logic$89194, asynchronously reset by !\rst_ni
Extracted 56 gates and 64 wires to a netlist network with 8 inputs and 11 outputs.

3.168.27.1. Executing ABC.

3.168.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195169$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 7 outputs.

3.168.28.1. Executing ABC.

3.168.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195134$auto$opt_dff.cc:194:make_patterns_logic$89182, asynchronously reset by !\rst_ni
Extracted 39 gates and 56 wires to a netlist network with 17 inputs and 12 outputs.

3.168.29.1. Executing ABC.

3.168.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194664$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.168.30.1. Executing ABC.

3.168.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192456$auto$opt_dff.cc:194:make_patterns_logic$89447, asynchronously reset by !\rst_ni
Extracted 89 gates and 105 wires to a netlist network with 16 inputs and 22 outputs.

3.168.31.1. Executing ABC.

3.168.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196290$abc$192397$u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 38 gates and 71 wires to a netlist network with 33 inputs and 28 outputs.

3.168.32.1. Executing ABC.

3.168.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193921$auto$opt_dff.cc:219:make_patterns_logic$89395, asynchronously reset by !\rst_ni
Extracted 115 gates and 162 wires to a netlist network with 47 inputs and 22 outputs.

3.168.33.1. Executing ABC.

3.168.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191690$auto$opt_dff.cc:194:make_patterns_logic$89467, asynchronously reset by !\rst_ni
Extracted 39 gates and 42 wires to a netlist network with 3 inputs and 4 outputs.

3.168.34.1. Executing ABC.

3.168.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192009$auto$opt_dff.cc:219:make_patterns_logic$89531, asynchronously reset by !\rst_ni
Extracted 38 gates and 45 wires to a netlist network with 7 inputs and 8 outputs.

3.168.35.1. Executing ABC.

3.168.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192787$auto$opt_dff.cc:194:make_patterns_logic$89421, asynchronously reset by !\rst_ni
Extracted 48 gates and 64 wires to a netlist network with 16 inputs and 26 outputs.

3.168.36.1. Executing ABC.

3.168.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$192713$u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 50 gates and 76 wires to a netlist network with 26 inputs and 27 outputs.

3.168.37.1. Executing ABC.

3.168.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192707$auto$opt_dff.cc:194:make_patterns_logic$89430, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.168.38.1. Executing ABC.

3.168.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 2 outputs.

3.168.39.1. Executing ABC.

3.168.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192089$auto$opt_dff.cc:219:make_patterns_logic$89509, asynchronously reset by !\rst_ni
Extracted 31 gates and 38 wires to a netlist network with 7 inputs and 10 outputs.

3.168.40.1. Executing ABC.

3.168.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192365$auto$opt_dff.cc:194:make_patterns_logic$89488, asynchronously reset by !\rst_ni
Extracted 6 gates and 8 wires to a netlist network with 2 inputs and 2 outputs.

3.168.41.1. Executing ABC.

3.168.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192344$auto$opt_dff.cc:194:make_patterns_logic$89464, asynchronously reset by !\rst_ni
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 8 outputs.

3.168.42.1. Executing ABC.

3.168.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89453, asynchronously reset by !\rst_ni
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 19 outputs.

3.168.43.1. Executing ABC.

3.168.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191779$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 5 outputs.

3.168.44.1. Executing ABC.

3.168.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 57 gates and 91 wires to a netlist network with 34 inputs and 22 outputs.

3.168.45.1. Executing ABC.

3.168.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191966$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 5 outputs.

3.168.46.1. Executing ABC.

3.168.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197594$abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.168.47.1. Executing ABC.

3.168.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191984$u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 6 outputs.

3.168.48.1. Executing ABC.

3.168.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192075$auto$opt_dff.cc:219:make_patterns_logic$89502, asynchronously reset by !\rst_ni
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 3 outputs.

3.168.49.1. Executing ABC.

3.168.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 156 gates and 226 wires to a netlist network with 70 inputs and 98 outputs.

3.168.50.1. Executing ABC.

3.168.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192139$auto$opt_dff.cc:219:make_patterns_logic$89495, asynchronously reset by !\rst_ni
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.168.51.1. Executing ABC.

3.168.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89450, asynchronously reset by !\rst_ni
Extracted 123 gates and 156 wires to a netlist network with 33 inputs and 52 outputs.

3.168.52.1. Executing ABC.

3.168.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192326$auto$opt_dff.cc:219:make_patterns_logic$89461, asynchronously reset by !\rst_ni
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 2 outputs.

3.168.53.1. Executing ABC.

3.168.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193297$auto$opt_dff.cc:194:make_patterns_logic$89412, asynchronously reset by !\rst_ni
Extracted 651 gates and 795 wires to a netlist network with 144 inputs and 82 outputs.

3.168.54.1. Executing ABC.

3.168.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195194$auto$opt_dff.cc:219:make_patterns_logic$89384
Extracted 9 gates and 19 wires to a netlist network with 9 inputs and 9 outputs.

3.168.55.1. Executing ABC.

3.168.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192845$intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 270 gates and 390 wires to a netlist network with 119 inputs and 73 outputs.

3.168.56.1. Executing ABC.

3.168.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 333 gates and 469 wires to a netlist network with 135 inputs and 102 outputs.

3.168.57.1. Executing ABC.

yosys> abc -dff

3.169. Executing ABC pass (technology mapping using ABC).

3.169.1. Summary of detected clock domains:
  10 cells in clk=\clk_i, en=$abc$197594$abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$197467$abc$192707$auto$opt_dff.cc:194:make_patterns_logic$89430, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$195616$abc$191679$u_kmac_core.process_o, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$197583$abc$191779$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$197677$abc$191984$u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$195625$abc$192696$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  47 cells in clk=\clk_i, en=$abc$197544$abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89453, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$197966$abc$192139$auto$opt_dff.cc:219:make_patterns_logic$89495, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=1'0, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=1'0, arst=!\rst_ni, srst={ }
  200 cells in clk=\clk_i, en=$abc$195832$abc$194214$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$195951$abc$192052$auto$opt_dff.cc:219:make_patterns_logic$89517, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$195969$abc$191895$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$195975$abc$191976$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$198096$abc$192326$auto$opt_dff.cc:219:make_patterns_logic$89461, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$abc$197365$abc$192787$auto$opt_dff.cc:194:make_patterns_logic$89421, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$197525$abc$192344$auto$opt_dff.cc:194:make_patterns_logic$89464, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$195983$abc$191889$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$195989$abc$194273$intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$195995$abc$194260$intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$196006$abc$194253$auto$opt_dff.cc:194:make_patterns_logic$89403, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$197517$abc$192365$auto$opt_dff.cc:194:make_patterns_logic$89488, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$196013$abc$191746$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$196756$abc$195169$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=$abc$197485$abc$192089$auto$opt_dff.cc:219:make_patterns_logic$89509, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$196103$abc$193076$auto$opt_dff.cc:194:make_patterns_logic$89427, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$196134$abc$191995$auto$opt_dff.cc:219:make_patterns_logic$89524, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$196290$abc$192373$auto$opt_dff.cc:194:make_patterns_logic$89437, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$196319$abc$191729$auto$opt_dff.cc:194:make_patterns_logic$89179, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$196023$abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$196338$abc$191958$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$197663$abc$191966$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$196818$abc$194664$u_reg.intg_err, arst=!\rst_ni, srst={ }
  82 cells in clk=\clk_i, en=$abc$195853$abc$193107$auto$opt_dff.cc:194:make_patterns_logic$89424, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=!$abc$197416$abc$192713$u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$196345$abc$195277$u_sha3.keccak_process, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_i, en=$abc$197044$abc$192456$auto$opt_dff.cc:194:make_patterns_logic$89447, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$197289$abc$191690$auto$opt_dff.cc:194:make_patterns_logic$89467, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$197690$abc$192075$auto$opt_dff.cc:219:make_patterns_logic$89502, arst=!\rst_ni, srst={ }
  261 cells in clk=\clk_i, en=$abc$198770$abc$192845$intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=$abc$196023$abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$196669$abc$194247$intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  117 cells in clk=\clk_i, en=$abc$197171$abc$193921$auto$opt_dff.cc:219:make_patterns_logic$89395, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=$abc$196702$abc$195220$auto$opt_dff.cc:194:make_patterns_logic$89194, arst=!\rst_ni, srst={ }
  132 cells in clk=\clk_i, en=$abc$196149$abc$192548$auto$opt_dff.cc:194:make_patterns_logic$89434, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$196290$abc$192397$u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  607 cells in clk=\clk_i, en=$abc$198112$abc$193297$auto$opt_dff.cc:194:make_patterns_logic$89412, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$196683$abc$191758$auto$opt_dff.cc:194:make_patterns_logic$89176, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$196781$abc$195134$auto$opt_dff.cc:194:make_patterns_logic$89182, arst=!\rst_ni, srst={ }
  75 cells in clk=\clk_i, en=$abc$197594$abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$197984$abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89450, arst=!\rst_ni, srst={ }
  187 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  35 cells in clk=\clk_i, en=$abc$197329$abc$192009$auto$opt_dff.cc:219:make_patterns_logic$89531, arst=!\rst_ni, srst={ }
  313 cells in clk=\clk_i, en=$abc$196352$abc$194289$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  331 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.169.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197594$abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.169.2.1. Executing ABC.

3.169.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197467$abc$192707$auto$opt_dff.cc:194:make_patterns_logic$89430, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.169.3.1. Executing ABC.

3.169.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195616$abc$191679$u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.169.4.1. Executing ABC.

3.169.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197583$abc$191779$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 3 outputs.

3.169.5.1. Executing ABC.

3.169.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197677$abc$191984$u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 5 outputs.

3.169.6.1. Executing ABC.

3.169.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195625$abc$192696$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 6 outputs.

3.169.7.1. Executing ABC.

3.169.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197544$abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89453, asynchronously reset by !\rst_ni
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 22 outputs.

3.169.8.1. Executing ABC.

3.169.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197966$abc$192139$auto$opt_dff.cc:219:make_patterns_logic$89495, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.169.9.1. Executing ABC.

3.169.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 8 outputs.

3.169.10.1. Executing ABC.

3.169.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs.

3.169.11.1. Executing ABC.

3.169.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195832$abc$194214$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 200 gates and 243 wires to a netlist network with 43 inputs and 43 outputs.

3.169.12.1. Executing ABC.

3.169.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195951$abc$192052$auto$opt_dff.cc:219:make_patterns_logic$89517, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.169.13.1. Executing ABC.

3.169.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195969$abc$191895$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.169.14.1. Executing ABC.

3.169.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195975$abc$191976$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 2 outputs.

3.169.15.1. Executing ABC.

3.169.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$198096$abc$192326$auto$opt_dff.cc:219:make_patterns_logic$89461, asynchronously reset by !\rst_ni
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 3 outputs.

3.169.16.1. Executing ABC.

3.169.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197365$abc$192787$auto$opt_dff.cc:194:make_patterns_logic$89421, asynchronously reset by !\rst_ni
Extracted 46 gates and 57 wires to a netlist network with 11 inputs and 24 outputs.

3.169.17.1. Executing ABC.

3.169.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197525$abc$192344$auto$opt_dff.cc:194:make_patterns_logic$89464, asynchronously reset by !\rst_ni
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 6 outputs.

3.169.18.1. Executing ABC.

3.169.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195983$abc$191889$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

3.169.19.1. Executing ABC.

3.169.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195989$abc$194273$intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.169.20.1. Executing ABC.

3.169.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195995$abc$194260$intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 6 outputs.

3.169.21.1. Executing ABC.

3.169.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196006$abc$194253$auto$opt_dff.cc:194:make_patterns_logic$89403, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.169.22.1. Executing ABC.

3.169.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197517$abc$192365$auto$opt_dff.cc:194:make_patterns_logic$89488, asynchronously reset by !\rst_ni
Extracted 6 gates and 8 wires to a netlist network with 2 inputs and 2 outputs.

3.169.23.1. Executing ABC.

3.169.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196013$abc$191746$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 6 outputs.

3.169.24.1. Executing ABC.

3.169.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 2 outputs.

3.169.25.1. Executing ABC.

3.169.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196756$abc$195169$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 7 outputs.

3.169.26.1. Executing ABC.

3.169.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197485$abc$192089$auto$opt_dff.cc:219:make_patterns_logic$89509, asynchronously reset by !\rst_ni
Extracted 32 gates and 42 wires to a netlist network with 10 inputs and 9 outputs.

3.169.27.1. Executing ABC.

3.169.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196103$abc$193076$auto$opt_dff.cc:194:make_patterns_logic$89427, asynchronously reset by !\rst_ni
Extracted 30 gates and 35 wires to a netlist network with 5 inputs and 6 outputs.

3.169.28.1. Executing ABC.

3.169.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196134$abc$191995$auto$opt_dff.cc:219:make_patterns_logic$89524, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 5 outputs.

3.169.29.1. Executing ABC.

3.169.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196290$abc$192373$auto$opt_dff.cc:194:make_patterns_logic$89437, asynchronously reset by !\rst_ni
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 9 outputs.

3.169.30.1. Executing ABC.

3.169.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196319$abc$191729$auto$opt_dff.cc:194:make_patterns_logic$89179, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 9 outputs.

3.169.31.1. Executing ABC.

3.169.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196023$abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.169.32.1. Executing ABC.

3.169.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196338$abc$191958$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.169.33.1. Executing ABC.

3.169.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197663$abc$191966$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 5 outputs.

3.169.34.1. Executing ABC.

3.169.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196818$abc$194664$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.169.35.1. Executing ABC.

3.169.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$195853$abc$193107$auto$opt_dff.cc:194:make_patterns_logic$89424, asynchronously reset by !\rst_ni
Extracted 82 gates and 143 wires to a netlist network with 61 inputs and 46 outputs.

3.169.36.1. Executing ABC.

3.169.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$197416$abc$192713$u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 44 gates and 69 wires to a netlist network with 25 inputs and 24 outputs.

3.169.37.1. Executing ABC.

3.169.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196345$abc$195277$u_sha3.keccak_process, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 4 outputs.

3.169.38.1. Executing ABC.

3.169.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197044$abc$192456$auto$opt_dff.cc:194:make_patterns_logic$89447, asynchronously reset by !\rst_ni
Extracted 88 gates and 103 wires to a netlist network with 15 inputs and 23 outputs.

3.169.39.1. Executing ABC.

3.169.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197289$abc$191690$auto$opt_dff.cc:194:make_patterns_logic$89467, asynchronously reset by !\rst_ni
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 4 outputs.

3.169.40.1. Executing ABC.

3.169.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197690$abc$192075$auto$opt_dff.cc:219:make_patterns_logic$89502, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 5 outputs.

3.169.41.1. Executing ABC.

3.169.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$198770$abc$192845$intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 261 gates and 372 wires to a netlist network with 110 inputs and 74 outputs.

3.169.42.1. Executing ABC.

3.169.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196023$abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 44 gates and 72 wires to a netlist network with 28 inputs and 21 outputs.

3.169.43.1. Executing ABC.

3.169.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196669$abc$194247$intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.169.44.1. Executing ABC.

3.169.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197171$abc$193921$auto$opt_dff.cc:219:make_patterns_logic$89395, asynchronously reset by !\rst_ni
Extracted 117 gates and 164 wires to a netlist network with 47 inputs and 22 outputs.

3.169.45.1. Executing ABC.

3.169.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196702$abc$195220$auto$opt_dff.cc:194:make_patterns_logic$89194, asynchronously reset by !\rst_ni
Extracted 56 gates and 62 wires to a netlist network with 6 inputs and 10 outputs.

3.169.46.1. Executing ABC.

3.169.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196149$abc$192548$auto$opt_dff.cc:194:make_patterns_logic$89434, asynchronously reset by !\rst_ni
Extracted 132 gates and 154 wires to a netlist network with 22 inputs and 35 outputs.

3.169.47.1. Executing ABC.

3.169.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196290$abc$192397$u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 39 gates and 72 wires to a netlist network with 33 inputs and 30 outputs.

3.169.48.1. Executing ABC.

3.169.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$198112$abc$193297$auto$opt_dff.cc:194:make_patterns_logic$89412, asynchronously reset by !\rst_ni
Extracted 607 gates and 743 wires to a netlist network with 136 inputs and 61 outputs.

3.169.49.1. Executing ABC.

3.169.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196683$abc$191758$auto$opt_dff.cc:194:make_patterns_logic$89176, asynchronously reset by !\rst_ni
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 1 outputs.

3.169.50.1. Executing ABC.

3.169.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196781$abc$195134$auto$opt_dff.cc:194:make_patterns_logic$89182, asynchronously reset by !\rst_ni
Extracted 33 gates and 49 wires to a netlist network with 16 inputs and 11 outputs.

3.169.51.1. Executing ABC.

3.169.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199381$abc$197594$abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 75 gates and 99 wires to a netlist network with 24 inputs and 18 outputs.

3.169.52.1. Executing ABC.

3.169.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197984$abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89450, asynchronously reset by !\rst_ni
Extracted 99 gates and 124 wires to a netlist network with 25 inputs and 42 outputs.

3.169.53.1. Executing ABC.

3.169.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 187 gates and 241 wires to a netlist network with 54 inputs and 95 outputs.

3.169.54.1. Executing ABC.

3.169.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197329$abc$192009$auto$opt_dff.cc:219:make_patterns_logic$89531, asynchronously reset by !\rst_ni
Extracted 35 gates and 45 wires to a netlist network with 10 inputs and 8 outputs.

3.169.55.1. Executing ABC.

3.169.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$196352$abc$194289$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 313 gates and 455 wires to a netlist network with 141 inputs and 76 outputs.

3.169.56.1. Executing ABC.

3.169.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 331 gates and 464 wires to a netlist network with 132 inputs and 101 outputs.

3.169.57.1. Executing ABC.

yosys> abc -dff

3.170. Executing ABC pass (technology mapping using ABC).

3.170.1. Summary of detected clock domains:
  12 cells in clk=\clk_i, en=$abc$199381$abc$197594$abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$199392$abc$197467$abc$192707$auto$opt_dff.cc:194:make_patterns_logic$89430, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$199399$abc$195616$abc$191679$u_kmac_core.process_o, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$199408$abc$197583$abc$191779$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$199418$abc$197677$abc$191984$u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$199428$abc$195625$abc$192696$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$199440$abc$197544$abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89453, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$199492$abc$197966$abc$192139$auto$opt_dff.cc:219:make_patterns_logic$89495, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=1'0, arst=!\rst_ni, srst={ }
  208 cells in clk=\clk_i, en=$abc$199539$abc$195832$abc$194214$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$199739$abc$195951$abc$192052$auto$opt_dff.cc:219:make_patterns_logic$89517, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$199754$abc$195969$abc$191895$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$199760$abc$195975$abc$191976$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$199768$abc$198096$abc$192326$auto$opt_dff.cc:219:make_patterns_logic$89461, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$199834$abc$197525$abc$192344$auto$opt_dff.cc:194:make_patterns_logic$89464, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$199851$abc$195983$abc$191889$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$199857$abc$195989$abc$194273$intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$199863$abc$195995$abc$194260$intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$199874$abc$196006$abc$194253$auto$opt_dff.cc:194:make_patterns_logic$89403, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$199881$abc$197517$abc$192365$auto$opt_dff.cc:194:make_patterns_logic$89488, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$199889$abc$196013$abc$191746$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$199936$abc$197485$abc$192089$auto$opt_dff.cc:219:make_patterns_logic$89509, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$199970$abc$196103$abc$193076$auto$opt_dff.cc:194:make_patterns_logic$89427, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$199997$abc$196134$abc$191995$auto$opt_dff.cc:219:make_patterns_logic$89524, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$200010$abc$196290$abc$192373$auto$opt_dff.cc:194:make_patterns_logic$89437, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=1'1, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$200828$abc$196023$abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$200050$abc$196338$abc$191958$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=1'0, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$200057$abc$197663$abc$191966$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$200066$abc$196818$abc$194664$u_reg.intg_err, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$abc$199784$abc$197365$abc$192787$auto$opt_dff.cc:194:make_patterns_logic$89421, arst=!\rst_ni, srst={ }
  82 cells in clk=\clk_i, en=$abc$200296$abc$195853$abc$193107$auto$opt_dff.cc:194:make_patterns_logic$89424, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=!$abc$200383$abc$197416$abc$192713$u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$199911$abc$196756$abc$195169$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$201857$abc$196683$abc$191758$auto$opt_dff.cc:194:make_patterns_logic$89176, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$200427$abc$196345$abc$195277$u_sha3.keccak_process, arst=!\rst_ni, srst={ }
  132 cells in clk=\clk_i, en=$abc$201981$abc$197984$abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89450, arst=!\rst_ni, srst={ }
  85 cells in clk=\clk_i, en=$abc$200435$abc$197044$abc$192456$auto$opt_dff.cc:194:make_patterns_logic$89447, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$200521$abc$197289$abc$191690$auto$opt_dff.cc:194:make_patterns_logic$89467, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$202343$abc$197329$abc$192009$auto$opt_dff.cc:219:make_patterns_logic$89531, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$200562$abc$197690$abc$192075$auto$opt_dff.cc:219:make_patterns_logic$89502, arst=!\rst_ni, srst={ }
  48 cells in clk=\clk_i, en=$abc$199381$abc$197594$abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  252 cells in clk=\clk_i, en=$abc$200575$abc$198770$abc$192845$intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=$abc$200828$abc$196023$abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$200883$abc$196669$abc$194247$intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  113 cells in clk=\clk_i, en=$abc$200895$abc$197171$abc$193921$auto$opt_dff.cc:219:make_patterns_logic$89395, arst=!\rst_ni, srst={ }
  51 cells in clk=\clk_i, en=$abc$201013$abc$196702$abc$195220$auto$opt_dff.cc:194:make_patterns_logic$89194, arst=!\rst_ni, srst={ }
  133 cells in clk=\clk_i, en=$abc$201064$abc$196149$abc$192548$auto$opt_dff.cc:194:make_patterns_logic$89434, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$abc$201195$abc$196290$abc$192397$u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$abc$201874$abc$196781$abc$195134$auto$opt_dff.cc:194:make_patterns_logic$89182, arst=!\rst_ni, srst={ }
  625 cells in clk=\clk_i, en=$abc$201234$abc$198112$abc$193297$auto$opt_dff.cc:194:make_patterns_logic$89412, arst=!\rst_ni, srst={ }
  179 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  288 cells in clk=\clk_i, en=$abc$202378$abc$196352$abc$194289$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  325 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.170.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199381$abc$197594$abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 7 outputs.

3.170.2.1. Executing ABC.

3.170.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199392$abc$197467$abc$192707$auto$opt_dff.cc:194:make_patterns_logic$89430, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.170.3.1. Executing ABC.

3.170.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199399$abc$195616$abc$191679$u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.170.4.1. Executing ABC.

3.170.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199408$abc$197583$abc$191779$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 3 outputs.

3.170.5.1. Executing ABC.

3.170.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199418$abc$197677$abc$191984$u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.170.6.1. Executing ABC.

3.170.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199428$abc$195625$abc$192696$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 5 outputs.

3.170.7.1. Executing ABC.

3.170.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199440$abc$197544$abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89453, asynchronously reset by !\rst_ni
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 9 outputs.

3.170.8.1. Executing ABC.

3.170.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199492$abc$197966$abc$192139$auto$opt_dff.cc:219:make_patterns_logic$89495, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.170.9.1. Executing ABC.

3.170.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs.

3.170.10.1. Executing ABC.

3.170.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199539$abc$195832$abc$194214$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 208 gates and 247 wires to a netlist network with 39 inputs and 42 outputs.

3.170.11.1. Executing ABC.

3.170.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199739$abc$195951$abc$192052$auto$opt_dff.cc:219:make_patterns_logic$89517, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.170.12.1. Executing ABC.

3.170.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199754$abc$195969$abc$191895$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.170.13.1. Executing ABC.

3.170.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199760$abc$195975$abc$191976$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 2 outputs.

3.170.14.1. Executing ABC.

3.170.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199768$abc$198096$abc$192326$auto$opt_dff.cc:219:make_patterns_logic$89461, asynchronously reset by !\rst_ni
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 4 outputs.

3.170.15.1. Executing ABC.

3.170.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199834$abc$197525$abc$192344$auto$opt_dff.cc:194:make_patterns_logic$89464, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 4 outputs.

3.170.16.1. Executing ABC.

3.170.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199851$abc$195983$abc$191889$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

3.170.17.1. Executing ABC.

3.170.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199857$abc$195989$abc$194273$intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.170.18.1. Executing ABC.

3.170.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199863$abc$195995$abc$194260$intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.170.19.1. Executing ABC.

3.170.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199874$abc$196006$abc$194253$auto$opt_dff.cc:194:make_patterns_logic$89403, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.170.20.1. Executing ABC.

3.170.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199881$abc$197517$abc$192365$auto$opt_dff.cc:194:make_patterns_logic$89488, asynchronously reset by !\rst_ni
Extracted 6 gates and 8 wires to a netlist network with 2 inputs and 2 outputs.

3.170.21.1. Executing ABC.

3.170.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199889$abc$196013$abc$191746$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 6 outputs.

3.170.22.1. Executing ABC.

3.170.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 2 outputs.

3.170.23.1. Executing ABC.

3.170.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199936$abc$197485$abc$192089$auto$opt_dff.cc:219:make_patterns_logic$89509, asynchronously reset by !\rst_ni
Extracted 33 gates and 45 wires to a netlist network with 12 inputs and 9 outputs.

3.170.24.1. Executing ABC.

3.170.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199970$abc$196103$abc$193076$auto$opt_dff.cc:194:make_patterns_logic$89427, asynchronously reset by !\rst_ni
Extracted 28 gates and 31 wires to a netlist network with 3 inputs and 4 outputs.

3.170.25.1. Executing ABC.

3.170.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199997$abc$196134$abc$191995$auto$opt_dff.cc:219:make_patterns_logic$89524, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 5 outputs.

3.170.26.1. Executing ABC.

3.170.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200010$abc$196290$abc$192373$auto$opt_dff.cc:194:make_patterns_logic$89437, asynchronously reset by !\rst_ni
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 9 outputs.

3.170.27.1. Executing ABC.

3.170.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'1, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.170.28.1. Executing ABC.

3.170.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200828$abc$196023$abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.170.29.1. Executing ABC.

3.170.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200050$abc$196338$abc$191958$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.170.30.1. Executing ABC.

3.170.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 8 outputs.

3.170.31.1. Executing ABC.

3.170.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200057$abc$197663$abc$191966$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 5 outputs.

3.170.32.1. Executing ABC.

3.170.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200066$abc$196818$abc$194664$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.170.33.1. Executing ABC.

3.170.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199784$abc$197365$abc$192787$auto$opt_dff.cc:194:make_patterns_logic$89421, asynchronously reset by !\rst_ni
Extracted 46 gates and 58 wires to a netlist network with 12 inputs and 25 outputs.

3.170.34.1. Executing ABC.

3.170.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200296$abc$195853$abc$193107$auto$opt_dff.cc:194:make_patterns_logic$89424, asynchronously reset by !\rst_ni
Extracted 82 gates and 144 wires to a netlist network with 62 inputs and 46 outputs.

3.170.35.1. Executing ABC.

3.170.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$200383$abc$197416$abc$192713$u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 44 gates and 68 wires to a netlist network with 24 inputs and 24 outputs.

3.170.36.1. Executing ABC.

3.170.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199911$abc$196756$abc$195169$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 7 outputs.

3.170.37.1. Executing ABC.

3.170.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201857$abc$196683$abc$191758$auto$opt_dff.cc:194:make_patterns_logic$89176, asynchronously reset by !\rst_ni
Extracted 21 gates and 28 wires to a netlist network with 7 inputs and 5 outputs.

3.170.38.1. Executing ABC.

3.170.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200427$abc$196345$abc$195277$u_sha3.keccak_process, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.170.39.1. Executing ABC.

3.170.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201981$abc$197984$abc$192162$auto$opt_dff.cc:194:make_patterns_logic$89450, asynchronously reset by !\rst_ni
Extracted 132 gates and 146 wires to a netlist network with 14 inputs and 22 outputs.

3.170.40.1. Executing ABC.

3.170.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200435$abc$197044$abc$192456$auto$opt_dff.cc:194:make_patterns_logic$89447, asynchronously reset by !\rst_ni
Extracted 85 gates and 99 wires to a netlist network with 14 inputs and 23 outputs.

3.170.41.1. Executing ABC.

3.170.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200521$abc$197289$abc$191690$auto$opt_dff.cc:194:make_patterns_logic$89467, asynchronously reset by !\rst_ni
Extracted 39 gates and 42 wires to a netlist network with 3 inputs and 3 outputs.

3.170.42.1. Executing ABC.

3.170.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202343$abc$197329$abc$192009$auto$opt_dff.cc:219:make_patterns_logic$89531, asynchronously reset by !\rst_ni
Extracted 30 gates and 36 wires to a netlist network with 6 inputs and 7 outputs.

3.170.43.1. Executing ABC.

3.170.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200562$abc$197690$abc$192075$auto$opt_dff.cc:219:make_patterns_logic$89502, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 5 outputs.

3.170.44.1. Executing ABC.

3.170.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$203041$abc$199381$abc$197594$abc$191788$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 48 gates and 73 wires to a netlist network with 25 inputs and 16 outputs.

3.170.45.1. Executing ABC.

3.170.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200575$abc$198770$abc$192845$intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 252 gates and 354 wires to a netlist network with 102 inputs and 77 outputs.

3.170.46.1. Executing ABC.

3.170.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200828$abc$196023$abc$191901$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 52 gates and 83 wires to a netlist network with 31 inputs and 22 outputs.

3.170.47.1. Executing ABC.

3.170.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200883$abc$196669$abc$194247$intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 6 outputs.

3.170.48.1. Executing ABC.

3.170.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200895$abc$197171$abc$193921$auto$opt_dff.cc:219:make_patterns_logic$89395, asynchronously reset by !\rst_ni
Extracted 113 gates and 156 wires to a netlist network with 43 inputs and 20 outputs.

3.170.49.1. Executing ABC.

3.170.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201013$abc$196702$abc$195220$auto$opt_dff.cc:194:make_patterns_logic$89194, asynchronously reset by !\rst_ni
Extracted 51 gates and 57 wires to a netlist network with 6 inputs and 10 outputs.

3.170.50.1. Executing ABC.

3.170.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201064$abc$196149$abc$192548$auto$opt_dff.cc:194:make_patterns_logic$89434, asynchronously reset by !\rst_ni
Extracted 133 gates and 154 wires to a netlist network with 21 inputs and 36 outputs.

3.170.51.1. Executing ABC.

3.170.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201195$abc$196290$abc$192397$u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 35 gates and 68 wires to a netlist network with 33 inputs and 27 outputs.

3.170.52.1. Executing ABC.

3.170.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201874$abc$196781$abc$195134$auto$opt_dff.cc:194:make_patterns_logic$89182, asynchronously reset by !\rst_ni
Extracted 36 gates and 53 wires to a netlist network with 17 inputs and 10 outputs.

3.170.53.1. Executing ABC.

3.170.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201234$abc$198112$abc$193297$auto$opt_dff.cc:194:make_patterns_logic$89412, asynchronously reset by !\rst_ni
Extracted 625 gates and 770 wires to a netlist network with 145 inputs and 72 outputs.

3.170.54.1. Executing ABC.

3.170.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 179 gates and 247 wires to a netlist network with 68 inputs and 104 outputs.

3.170.55.1. Executing ABC.

3.170.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202378$abc$196352$abc$194289$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 288 gates and 427 wires to a netlist network with 139 inputs and 67 outputs.

3.170.56.1. Executing ABC.

3.170.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 325 gates and 468 wires to a netlist network with 142 inputs and 104 outputs.

3.170.57.1. Executing ABC.

yosys> opt_ffinv

3.171. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~70 debug messages>

yosys> opt_merge -nomux

3.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

yosys> opt_muxtree

3.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.177. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.178. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205736 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo05, Q = $abc$205699$lo36).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205749 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo00, Q = $abc$205699$lo49).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205735 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo00, Q = $abc$205699$lo35).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205747 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo00, Q = $abc$205699$lo47).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205745 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo08, Q = $abc$205699$lo45).
Handling never-active EN on $abc$203565$auto$blifparse.cc:362:parse_blif$203570 ($_DFFE_PP_) from module kmac (removing D path).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205775 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo08, Q = $abc$205699$lo75).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205768 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo17, Q = $abc$205699$lo68).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205772 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo05, Q = $abc$205699$lo72).
Handling never-active EN on $abc$203565$auto$blifparse.cc:362:parse_blif$203573 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$203129$auto$blifparse.cc:362:parse_blif$203131 ($_DFFE_PN0P_) from module kmac (removing D path).
Handling never-active EN on $abc$203565$auto$blifparse.cc:362:parse_blif$203572 ($_DFFE_PP_) from module kmac (removing D path).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205766 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo15, Q = $abc$205699$lo66).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205777 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo16, Q = $abc$205699$lo77).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205744 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo01, Q = $abc$205699$lo44).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205767 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo08, Q = $abc$205699$lo67).
Handling never-active EN on $abc$203565$auto$blifparse.cc:362:parse_blif$203571 ($_DFFE_PP_) from module kmac (removing D path).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205746 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo05, Q = $abc$205699$lo46).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205763 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo00, Q = $abc$205699$lo63).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205764 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo15, Q = $abc$205699$lo64).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205728 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo05, Q = $abc$205699$lo28).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205758 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo16, Q = $abc$205699$lo58).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205726 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo00, Q = $abc$205699$lo26).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205725 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo01, Q = $abc$205699$lo25).
Handling never-active EN on $abc$203129$auto$blifparse.cc:362:parse_blif$203130 ($_DFFE_PN0P_) from module kmac (removing D path).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205742 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo05, Q = $abc$205699$lo42).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205765 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo05, Q = $abc$205699$lo65).
Handling never-active EN on $abc$203565$auto$blifparse.cc:362:parse_blif$203569 ($_DFFE_PP_) from module kmac (removing D path).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205751 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo08, Q = $abc$205699$lo51).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205761 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo16, Q = $abc$205699$lo61).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205716 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo00, Q = $abc$205699$lo16).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205713 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo01, Q = $abc$205699$lo13).
Removing always-active EN on $abc$203500$auto$blifparse.cc:362:parse_blif$203501 ($_DFFE_PN0P_) from module kmac.
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205741 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo05, Q = $abc$205699$lo41).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205770 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo15, Q = $abc$205699$lo70).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205712 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo00, Q = $abc$205699$lo12).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205771 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo01, Q = $abc$205699$lo71).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205779 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo01, Q = $abc$205699$lo79).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205774 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo15, Q = $abc$205699$lo74).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205760 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo01, Q = $abc$205699$lo60).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205773 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo17, Q = $abc$205699$lo73).
Removing always-active EN on $abc$203542$auto$blifparse.cc:362:parse_blif$203543 ($_DFFE_PN0P_) from module kmac.
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205710 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo00, Q = $abc$205699$lo10).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205754 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo08, Q = $abc$205699$lo54).
Handling never-active EN on $abc$203565$auto$blifparse.cc:362:parse_blif$203566 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$203565$auto$blifparse.cc:362:parse_blif$203568 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$203565$auto$blifparse.cc:362:parse_blif$203567 ($_DFFE_PP_) from module kmac (removing D path).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205752 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo01, Q = $abc$205699$lo52).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205762 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo01, Q = $abc$205699$lo62).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205776 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo00, Q = $abc$205699$lo76).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205743 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo08, Q = $abc$205699$lo43).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205778 ($_DFF_P_) from module kmac (D = $abc$205699$abc$205070$lo17, Q = $abc$205699$lo78).
Setting constant 0-bit at position 0 on $abc$203129$auto$blifparse.cc:362:parse_blif$203130 ($_DLATCH_N_) from module kmac.
Setting constant 0-bit at position 0 on $abc$203129$auto$blifparse.cc:362:parse_blif$203131 ($_DLATCH_N_) from module kmac.

yosys> opt_clean

3.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 56 unused cells and 19119 unused wires.
<suppressed ~489 debug messages>

yosys> opt_expr

3.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.181. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.182. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.184. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.185. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205769 ($_DFF_P_) from module kmac (D = $abc$205070$lo19, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[6] [4]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205759 ($_DFF_P_) from module kmac (D = $abc$205070$lo19, Q = $abc$197705$lo55).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205757 ($_DFF_P_) from module kmac (D = $abc$205070$lo19, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[7] [4]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205756 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [7], Q = $abc$194891$lo79).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205755 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [1], Q = $abc$202077$lo20).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205753 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [1], Q = $abc$202077$lo55).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205750 ($_DFF_P_) from module kmac (D = $abc$205070$lo19, Q = $abc$202077$lo50).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205748 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = $abc$202077$lo71).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205740 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [7], Q = $abc$197705$lo56).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205739 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [1], Q = $abc$197705$lo76).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205738 ($_DFF_P_) from module kmac (D = $abc$205070$lo19, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[5] [4]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205737 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [1], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[5] [1]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205734 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [7], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205733 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [7], Q = $abc$197705$lo62).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205732 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[4] [5]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205731 ($_DFF_P_) from module kmac (D = $abc$205070$lo19, Q = $abc$202077$lo78).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205730 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [1], Q = $abc$202077$lo46).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205729 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[5] [5]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205727 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = $abc$202077$lo67).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205724 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [1], Q = $abc$202077$lo65).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205723 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [6], Q = $abc$202077$lo52).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205722 ($_DFF_P_) from module kmac (D = $abc$205070$lo19, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[4] [4]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205721 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [6], Q = $abc$202077$lo45).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205720 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [7], Q = $abc$202077$lo79).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205719 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = $abc$202077$lo61).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205718 ($_DFF_P_) from module kmac (D = $abc$205070$lo19, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[9] [4]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205717 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [0], Q = $abc$194891$lo72).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205715 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [0], Q = $abc$202077$lo19).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205714 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [0], Q = $abc$202077$lo29).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205711 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [6], Q = $abc$202077$lo04).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205709 ($_DFF_P_) from module kmac (D = $abc$205070$lo19, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[8] [4]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205708 ($_DFF_P_) from module kmac (D = $abc$205070$lo19, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[2] [4]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205707 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [2], Q = $abc$202077$lo66).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205706 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [1], Q = $abc$202077$lo70).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205705 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [2], Q = $abc$202077$lo63).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205704 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [7], Q = $abc$197705$lo22).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205703 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [6], Q = $abc$202077$lo47).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205702 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = $abc$194891$lo77).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205701 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[6] [5]).
Adding EN signal on $abc$205699$auto$blifparse.cc:362:parse_blif$205700 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [3], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[2] [3]).

yosys> opt_clean

3.186. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 40 unused cells and 41 unused wires.
<suppressed ~41 debug messages>

yosys> opt_expr

3.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_muxtree

3.188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.189. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.190. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.191. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.192. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.193. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 3

yosys> bmuxmap

3.195. Executing BMUXMAP pass.

yosys> demuxmap

3.196. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_afgVgZ/abc_tmp_1.scr

3.197. Executing ABC pass (technology mapping using ABC).

3.197.1. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Extracted 2797 gates and 3288 wires to a netlist network with 488 inputs and 347 outputs.

3.197.1.1. Executing ABC.
DE:   #PIs = 488  #Luts =   940  Max Lvl =  28  Avg Lvl =  10.92  [   0.18 sec. at Pass 0]
DE:   #PIs = 488  #Luts =   711  Max Lvl =  20  Avg Lvl =   7.97  [   7.04 sec. at Pass 1]
DE:   #PIs = 488  #Luts =   691  Max Lvl =  19  Avg Lvl =   7.49  [   1.05 sec. at Pass 2]
DE:   #PIs = 488  #Luts =   686  Max Lvl =  21  Avg Lvl =   7.90  [   2.30 sec. at Pass 3]
DE:   #PIs = 488  #Luts =   679  Max Lvl =  20  Avg Lvl =   7.71  [   1.55 sec. at Pass 4]
DE:   #PIs = 488  #Luts =   672  Max Lvl =  21  Avg Lvl =   8.34  [   2.36 sec. at Pass 5]
DE:   #PIs = 488  #Luts =   672  Max Lvl =  21  Avg Lvl =   8.34  [   1.59 sec. at Pass 6]
DE:   #PIs = 488  #Luts =   672  Max Lvl =  21  Avg Lvl =   8.34  [   2.27 sec. at Pass 7]
DE:   #PIs = 488  #Luts =   672  Max Lvl =  21  Avg Lvl =   8.34  [   2.19 sec. at Pass 8]
DE:   #PIs = 488  #Luts =   670  Max Lvl =  22  Avg Lvl =   8.43  [   0.65 sec. at Pass 9]

yosys> opt_expr

3.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_merge -nomux

3.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.200. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.201. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.203. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.204. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$203088$auto$blifparse.cc:362:parse_blif$203089 ($_DFFE_PN0P_) from module kmac (removing D path).
Setting constant 0-bit at position 0 on $abc$203088$auto$blifparse.cc:362:parse_blif$203089 ($_DLATCH_N_) from module kmac.

yosys> opt_clean

3.205. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 1 unused cells and 3209 unused wires.
<suppressed ~118 debug messages>

yosys> opt_expr

3.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_muxtree

3.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.210. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.211. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 2

yosys> opt_ffinv

3.214. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.215. Printing statistics.

=== kmac ===

   Number of wires:               4588
   Number of wire bits:         102402
   Number of public wires:        3678
   Number of public wire bits:  101492
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1035
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  205
     $_DFFE_PN_                     32
     $_DFFE_PP_                     72
     $_DFF_PN0_                     54
     $_DFF_PN1_                      3
     $lut                          665


yosys> shregmap -minlen 8 -maxlen 20

3.216. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.217. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.218. Printing statistics.

=== kmac ===

   Number of wires:               4588
   Number of wire bits:         102402
   Number of public wires:        3678
   Number of public wire bits:  101492
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1035
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  205
     $_DFFE_PP0N_                   32
     $_DFFE_PP0P_                   72
     $_DFF_PN0_                     54
     $_DFF_PN1_                      3
     $lut                          665


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.219. Executing TECHMAP pass (map to technology primitives).

3.219.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.219.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.219.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1311 debug messages>

yosys> opt_expr -mux_undef

3.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~14664 debug messages>

yosys> simplemap

3.221. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_merge

3.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~7491 debug messages>
Removed a total of 2497 cells.

yosys> opt_dff -nodffe -nosdff

3.224. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.225. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 3125 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~209 debug messages>

yosys> opt_merge -nomux

3.227. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.228. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.229. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.230. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.231. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.232. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.233. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 39 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_afgVgZ/abc_tmp_2.scr

3.235. Executing ABC pass (technology mapping using ABC).

3.235.1. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Extracted 2923 gates and 3409 wires to a netlist network with 484 inputs and 342 outputs.

3.235.1.1. Executing ABC.
DE:   #PIs = 484  #Luts =   672  Max Lvl =  23  Avg Lvl =   8.98  [   0.18 sec. at Pass 0]
DE:   #PIs = 484  #Luts =   672  Max Lvl =  23  Avg Lvl =   8.98  [   6.65 sec. at Pass 1]
DE:   #PIs = 484  #Luts =   672  Max Lvl =  21  Avg Lvl =   8.22  [   1.41 sec. at Pass 2]
DE:   #PIs = 484  #Luts =   669  Max Lvl =  22  Avg Lvl =   8.51  [   2.86 sec. at Pass 3]
DE:   #PIs = 484  #Luts =   664  Max Lvl =  19  Avg Lvl =   7.30  [   1.90 sec. at Pass 4]
DE:   #PIs = 484  #Luts =   662  Max Lvl =  20  Avg Lvl =   7.79  [   2.97 sec. at Pass 5]
DE:   #PIs = 484  #Luts =   660  Max Lvl =  20  Avg Lvl =   7.96  [   2.16 sec. at Pass 6]
DE:   #PIs = 484  #Luts =   659  Max Lvl =  20  Avg Lvl =   7.10  [   3.39 sec. at Pass 7]
DE:   #PIs = 484  #Luts =   659  Max Lvl =  20  Avg Lvl =   7.10  [   2.23 sec. at Pass 8]
DE:   #PIs = 484  #Luts =   659  Max Lvl =  20  Avg Lvl =   7.10  [   2.74 sec. at Pass 9]
DE:   #PIs = 484  #Luts =   654  Max Lvl =  20  Avg Lvl =   7.40  [   2.05 sec. at Pass 10]
DE:   #PIs = 484  #Luts =   653  Max Lvl =  24  Avg Lvl =   8.92  [   2.69 sec. at Pass 11]
DE:   #PIs = 484  #Luts =   653  Max Lvl =  24  Avg Lvl =   8.92  [   1.89 sec. at Pass 12]
DE:   #PIs = 484  #Luts =   653  Max Lvl =  24  Avg Lvl =   8.92  [   2.63 sec. at Pass 13]
DE:   #PIs = 484  #Luts =   653  Max Lvl =  24  Avg Lvl =   8.92  [   1.33 sec. at Pass 14]
DE:   #PIs = 484  #Luts =   653  Max Lvl =  24  Avg Lvl =   8.92  [   0.26 sec. at Pass 15]

yosys> opt_expr

3.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_merge -nomux

3.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.238. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.239. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.240. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.241. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.242. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.243. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 2800 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.244. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.245. Executing HIERARCHY pass (managing design hierarchy).

3.245.1. Analyzing design hierarchy..
Top module:  \kmac

3.245.2. Analyzing design hierarchy..
Top module:  \kmac
Removed 0 unused modules.

yosys> stat

3.246. Printing statistics.

=== kmac ===

   Number of wires:               4574
   Number of wire bits:         102388
   Number of public wires:        3678
   Number of public wire bits:  101492
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1023
     $lut                          653
     dffsre                        370


yosys> opt_clean -purge

3.247. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 3555 unused wires.
<suppressed ~3555 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.248. Executing Verilog backend.
Dumping module `\kmac'.

Warnings: 1122 unique messages, 1131 total
End of script. Logfile hash: cd9b4ff36c, CPU: user 527.41s system 6.85s, MEM: 561.68 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 45% 6x abc (430 sec), 34% 36x opt_dff (330 sec), ...
real 660.27
user 901.11
sys 47.07
