#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe6d5921cc0 .scope module, "MyTest" "MyTest" 2 1;
 .timescale 0 0;
L_0x7fe6d5873008 .functor BUFT 1, C4<10100>, C4<0>, C4<0>, C4<0>;
v0x6000003f0120_0 .net "s1", 4 0, L_0x7fe6d5873008;  1 drivers
v0x6000003f2130_0 .var "y", 1 0;
S_0x7fe6d5923970 .scope module, "TestBench" "TestBench" 3 3;
 .timescale 0 0;
P_0x6000024e6bc0 .param/l "num_cycles" 0 3 10, +C4<00000000000000000000000001000000>;
v0x6000003fb0f0_0 .var "Clk", 0 0;
v0x6000003fb180_0 .var "Reset", 0 0;
v0x6000003fb210_0 .var "Start", 0 0;
v0x6000003fb2a0_0 .var/i "counter", 31 0;
v0x6000003fb330_0 .var/i "flush", 31 0;
v0x6000003fb3c0_0 .var/i "i", 31 0;
v0x6000003fb450_0 .var/i "outfile", 31 0;
v0x6000003fb4e0_0 .var/i "stall", 31 0;
S_0x7fe6d590dd50 .scope module, "CPU" "CPU" 3 14, 4 1 0, S_0x7fe6d5923970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
L_0x600001afa220 .functor BUFZ 32, v0x6000003f5950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001afa290 .functor BUFZ 32, v0x6000003f5d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001afa300 .functor AND 1, L_0x6000000f1a40, v0x6000003f2be0_0, C4<1>, C4<1>;
v0x6000003f87e0_0 .net "ALUCtrl", 2 0, v0x6000003f2490_0;  1 drivers
v0x6000003f8870_0 .net "ALUOp", 1 0, v0x6000003f4870_0;  1 drivers
v0x6000003f8900_0 .net "ALUSrc", 0 0, v0x6000003f4990_0;  1 drivers
v0x6000003f8990_0 .net "ALUrslt", 31 0, v0x6000003f2400_0;  1 drivers
v0x6000003f8a20_0 .net "EX_MemRead", 0 0, v0x6000003f4e10_0;  1 drivers
v0x6000003f8ab0_0 .net "EX_MemWrite", 0 0, v0x6000003f4f30_0;  1 drivers
v0x6000003f8b40_0 .net "EX_MemtoReg", 0 0, v0x6000003f5050_0;  1 drivers
v0x6000003f8bd0_0 .net "EX_RegWrite", 0 0, v0x6000003f5170_0;  1 drivers
v0x6000003f8c60_0 .net "EX_data1", 31 0, v0x6000003f5320_0;  1 drivers
v0x6000003f8cf0_0 .net "EX_data2", 31 0, v0x6000003f5440_0;  1 drivers
v0x6000003f8d80_0 .net "EX_func73", 9 0, v0x6000003f5560_0;  1 drivers
v0x6000003f8e10_0 .net "EX_imm", 31 0, v0x6000003f5680_0;  1 drivers
v0x6000003f8ea0_0 .net "EX_rd_addr", 4 0, v0x6000003f4ab0_0;  1 drivers
v0x6000003f8f30_0 .net "EX_rs1_addr", 4 0, v0x6000003f4bd0_0;  1 drivers
v0x6000003f8fc0_0 .net "EX_rs2_addr", 4 0, v0x6000003f4cf0_0;  1 drivers
v0x6000003f9050_0 .net "ForwardA", 1 0, v0x6000003f4090_0;  1 drivers
v0x6000003f90e0_0 .net "ForwardB", 1 0, v0x6000003f4120_0;  1 drivers
v0x6000003f9170_0 .net "IDPC", 31 0, v0x6000003f5a70_0;  1 drivers
v0x6000003f9200_0 .net "ID_ALUOp", 1 0, v0x6000003f2880_0;  1 drivers
v0x6000003f9290_0 .net "ID_ALUSrc", 0 0, v0x6000003f2910_0;  1 drivers
v0x6000003f9320_0 .net "ID_MemRead", 0 0, v0x6000003f29a0_0;  1 drivers
v0x6000003f93b0_0 .net "ID_MemWrite", 0 0, v0x6000003f2a30_0;  1 drivers
v0x6000003f9440_0 .net "ID_MemtoReg", 0 0, v0x6000003f2ac0_0;  1 drivers
v0x6000003f94d0_0 .net "ID_RegWrite", 0 0, v0x6000003f2b50_0;  1 drivers
v0x6000003f9560_0 .net "ID_func73", 9 0, L_0x6000000f15e0;  1 drivers
v0x6000003f95f0_0 .net "ID_imm_i", 31 0, L_0x600001afa220;  1 drivers
v0x6000003f9680_0 .net "ID_imm_o", 31 0, v0x6000003f5d40_0;  1 drivers
v0x6000003f9710_0 .net "IDinst", 31 0, v0x6000003f5950_0;  1 drivers
v0x6000003f97a0_0 .net "IFinst", 31 0, L_0x600001afa370;  1 drivers
v0x6000003f9830_0 .net "MEM_ALUrslt", 31 0, v0x6000003f3690_0;  1 drivers
v0x6000003f98c0_0 .net "MEM_MemRead", 0 0, v0x6000003f38d0_0;  1 drivers
v0x6000003f9950_0 .net "MEM_MemWrite", 0 0, v0x6000003f39f0_0;  1 drivers
v0x6000003f99e0_0 .net "MEM_MemtoReg", 0 0, v0x6000003f3b10_0;  1 drivers
v0x6000003f9a70_0 .net "MEM_ReadData", 31 0, L_0x6000000f2800;  1 drivers
v0x6000003f9b00_0 .net "MEM_RegWrite", 0 0, v0x6000003f3c30_0;  1 drivers
v0x6000003f9b90_0 .net "MEM_WriteData", 31 0, v0x6000003f3d50_0;  1 drivers
v0x6000003f9c20_0 .net "MEM_rd_addr", 4 0, v0x6000003f37b0_0;  1 drivers
v0x6000003f9cb0_0 .net "MUX_o", 31 0, v0x6000003f6b50_0;  1 drivers
v0x6000003f9d40_0 .net "PCWrite", 0 0, v0x6000003f45a0_0;  1 drivers
L_0x7fe6d5873050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000003f9dd0_0 .net "PCstep", 31 0, L_0x7fe6d5873050;  1 drivers
v0x6000003f9e60_0 .net "RS1", 31 0, L_0x6000000f1fe0;  1 drivers
v0x6000003f9ef0_0 .net "RS2", 31 0, L_0x6000000f2260;  1 drivers
v0x6000003f9f80_0 .net "WB_ALUrslt", 31 0, v0x6000003f6490_0;  1 drivers
v0x6000003fa010_0 .net "WB_MemtoReg", 0 0, v0x6000003f66d0_0;  1 drivers
v0x6000003fa0a0_0 .net "WB_ReadData", 31 0, v0x6000003f67f0_0;  1 drivers
v0x6000003fa130_0 .net "WB_RegWrite", 0 0, v0x6000003f6910_0;  1 drivers
v0x6000003fa1c0_0 .net "WB_o", 31 0, v0x6000003f7e70_0;  1 drivers
v0x6000003fa250_0 .net "WB_rd_addr", 4 0, v0x6000003f65b0_0;  1 drivers
v0x6000003fa2e0_0 .net *"_ivl_13", 6 0, L_0x6000000f1720;  1 drivers
v0x6000003fa370_0 .net *"_ivl_15", 2 0, L_0x6000000f0640;  1 drivers
v0x6000003fa400_0 .net *"_ivl_20", 0 0, L_0x6000000f1a40;  1 drivers
v0x6000003fa490_0 .net *"_ivl_23", 0 0, L_0x600001afa300;  1 drivers
L_0x7fe6d5873098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000003fa520_0 .net/2s *"_ivl_24", 1 0, L_0x7fe6d5873098;  1 drivers
L_0x7fe6d58730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000003fa5b0_0 .net/2s *"_ivl_26", 1 0, L_0x7fe6d58730e0;  1 drivers
v0x6000003fa640_0 .net *"_ivl_28", 1 0, L_0x6000000f1ae0;  1 drivers
v0x6000003fa6d0_0 .net "branch", 0 0, v0x6000003f2be0_0;  1 drivers
v0x6000003fa760_0 .net "branch_pc", 31 0, v0x6000003f6370_0;  1 drivers
v0x6000003fa7f0_0 .net "clk_i", 0 0, v0x6000003fb0f0_0;  1 drivers
v0x6000003fa880_0 .net "currentPC", 31 0, v0x6000003f6eb0_0;  1 drivers
v0x6000003fa910_0 .net "jump", 0 0, L_0x6000000f1b80;  1 drivers
v0x6000003fa9a0_0 .net "jumpimm", 31 0, L_0x600001afa290;  1 drivers
v0x6000003faa30_0 .net "mux1_o", 31 0, v0x6000003f82d0_0;  1 drivers
v0x6000003faac0_0 .net "mux2_o", 31 0, v0x6000003f86c0_0;  1 drivers
v0x6000003fab50_0 .net "nextPC", 31 0, v0x6000003f27f0_0;  1 drivers
v0x6000003fabe0_0 .net "noop", 0 0, v0x6000003f46c0_0;  1 drivers
v0x6000003fac70_0 .net "opcode", 6 0, L_0x6000000f0500;  1 drivers
v0x6000003fad00_0 .net "pc_in", 31 0, v0x6000003f7180_0;  1 drivers
v0x6000003fad90_0 .net "rd_addr", 4 0, L_0x6000000f0460;  1 drivers
v0x6000003fae20_0 .net "rs1_addr", 4 0, L_0x6000000f19a0;  1 drivers
v0x6000003faeb0_0 .net "rs2_addr", 4 0, L_0x6000000f06e0;  1 drivers
v0x6000003faf40_0 .net "rst_i", 0 0, v0x6000003fb180_0;  1 drivers
v0x6000003fafd0_0 .net "stall", 0 0, v0x6000003f4750_0;  1 drivers
v0x6000003fb060_0 .net "start_i", 0 0, v0x6000003fb210_0;  1 drivers
L_0x6000000f19a0 .part v0x6000003f5950_0, 15, 5;
L_0x6000000f06e0 .part v0x6000003f5950_0, 20, 5;
L_0x6000000f0460 .part v0x6000003f5950_0, 7, 5;
L_0x6000000f0500 .part v0x6000003f5950_0, 0, 7;
L_0x6000000f1720 .part v0x6000003f5950_0, 25, 7;
L_0x6000000f0640 .part v0x6000003f5950_0, 12, 3;
L_0x6000000f15e0 .concat [ 3 7 0 0], L_0x6000000f0640, L_0x6000000f1720;
L_0x6000000f1a40 .cmp/eq 32, L_0x6000000f1fe0, L_0x6000000f2260;
L_0x6000000f1ae0 .functor MUXZ 2, L_0x7fe6d58730e0, L_0x7fe6d5873098, L_0x600001afa300, C4<>;
L_0x6000000f1b80 .part L_0x6000000f1ae0, 0, 1;
S_0x7fe6d590dec0 .scope module, "ALU" "ALU" 4 257, 5 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x6000003f21c0_0 .net "ALUCtrl_i", 2 0, v0x6000003f2490_0;  alias, 1 drivers
v0x6000003f2250_0 .var "Zero_o", 0 0;
v0x6000003f22e0_0 .net "data1_i", 31 0, v0x6000003f82d0_0;  alias, 1 drivers
v0x6000003f2370_0 .net "data2_i", 31 0, v0x6000003f6b50_0;  alias, 1 drivers
v0x6000003f2400_0 .var "data_o", 31 0;
E_0x600003fd5ef0 .event edge, v0x6000003f21c0_0, v0x6000003f22e0_0, v0x6000003f2370_0, v0x6000003f2400_0;
S_0x7fe6d590d390 .scope module, "ALU_Control" "ALU_Control" 4 251, 6 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "func73_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x6000003f2490_0 .var "ALUCtrl_o", 2 0;
v0x6000003f2520_0 .net "ALUOp_i", 1 0, v0x6000003f4870_0;  alias, 1 drivers
v0x6000003f25b0_0 .net "func73_i", 9 0, v0x6000003f5560_0;  alias, 1 drivers
v0x6000003f2640_0 .net "op", 11 0, L_0x6000000f2580;  1 drivers
E_0x600003fd7690 .event edge, v0x6000003f2520_0, v0x6000003f25b0_0;
L_0x6000000f2580 .concat [ 10 2 0 0], v0x6000003f5560_0, v0x6000003f4870_0;
S_0x7fe6d590d500 .scope module, "Add_PC" "Adder" 4 102, 7 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x6000003f26d0_0 .net "data1_in", 31 0, v0x6000003f6eb0_0;  alias, 1 drivers
v0x6000003f2760_0 .net "data2_in", 31 0, L_0x7fe6d5873050;  alias, 1 drivers
v0x6000003f27f0_0 .var "data_o", 31 0;
E_0x600003fd5350 .event edge, v0x6000003f2760_0, v0x6000003f26d0_0;
S_0x7fe6d590c910 .scope module, "Control" "Control" 4 174, 8 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "noop";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /OUTPUT 2 "ALUOp_o";
    .port_info 4 /OUTPUT 1 "ALUSrc_o";
    .port_info 5 /OUTPUT 1 "branch_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
v0x6000003f2880_0 .var "ALUOp_o", 1 0;
v0x6000003f2910_0 .var "ALUSrc_o", 0 0;
v0x6000003f29a0_0 .var "MemRead_o", 0 0;
v0x6000003f2a30_0 .var "MemWrite_o", 0 0;
v0x6000003f2ac0_0 .var "MemtoReg_o", 0 0;
v0x6000003f2b50_0 .var "RegWrite_o", 0 0;
v0x6000003f2be0_0 .var "branch_o", 0 0;
v0x6000003f2c70_0 .net "noop", 0 0, v0x6000003f46c0_0;  alias, 1 drivers
v0x6000003f2d00_0 .net "opcode", 6 0, L_0x6000000f0500;  alias, 1 drivers
v0x6000003f2d90_0 .net "reduced", 2 0, L_0x6000000f2300;  1 drivers
v0x6000003f2e20_0 .net "rst_i", 0 0, v0x6000003fb180_0;  alias, 1 drivers
E_0x600003fd6fa0/0 .event edge, v0x6000003f2c70_0, v0x6000003f2d00_0;
E_0x600003fd6fa0/1 .event posedge, v0x6000003f2e20_0;
E_0x600003fd6fa0 .event/or E_0x600003fd6fa0/0, E_0x600003fd6fa0/1;
L_0x6000000f2300 .part L_0x6000000f0500, 4, 3;
S_0x7fe6d590ca80 .scope module, "Data_Memory" "Data_Memory" 4 302, 9 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x6000003f2f40_0 .net "MemRead_i", 0 0, v0x6000003f38d0_0;  alias, 1 drivers
v0x6000003f2fd0_0 .net "MemWrite_i", 0 0, v0x6000003f39f0_0;  alias, 1 drivers
v0x6000003f3060_0 .net *"_ivl_0", 31 0, L_0x6000000f2620;  1 drivers
v0x6000003f30f0_0 .net *"_ivl_2", 31 0, L_0x6000000f2760;  1 drivers
v0x6000003f3180_0 .net *"_ivl_4", 29 0, L_0x6000000f26c0;  1 drivers
L_0x7fe6d5873200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000003f3210_0 .net *"_ivl_6", 1 0, L_0x7fe6d5873200;  1 drivers
L_0x7fe6d5873248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000003f32a0_0 .net/2s *"_ivl_8", 31 0, L_0x7fe6d5873248;  1 drivers
v0x6000003f3330_0 .net "addr_i", 31 0, v0x6000003f3690_0;  alias, 1 drivers
v0x6000003f33c0_0 .net "clk_i", 0 0, v0x6000003fb0f0_0;  alias, 1 drivers
v0x6000003f3450_0 .net "data_i", 31 0, v0x6000003f3d50_0;  alias, 1 drivers
v0x6000003f34e0_0 .net "data_o", 31 0, L_0x6000000f2800;  alias, 1 drivers
v0x6000003f3570 .array/s "memory", 1023 0, 31 0;
E_0x600003fd4a80 .event posedge, v0x6000003f33c0_0;
L_0x6000000f2620 .array/port v0x6000003f3570, L_0x6000000f2760;
L_0x6000000f26c0 .part v0x6000003f3690_0, 2, 30;
L_0x6000000f2760 .concat [ 30 2 0 0], L_0x6000000f26c0, L_0x7fe6d5873200;
L_0x6000000f2800 .functor MUXZ 32, L_0x7fe6d5873248, L_0x6000000f2620, v0x6000003f38d0_0, C4<>;
S_0x7fe6d590d870 .scope module, "EX_MEM" "EX_MEM" 4 281, 10 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALU_rslt_i";
    .port_info 7 /INPUT 32 "WriteData_i";
    .port_info 8 /INPUT 5 "EX_MEM_Rd_i";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
    .port_info 11 /OUTPUT 1 "MemRead_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 32 "ALU_rslt_o";
    .port_info 14 /OUTPUT 32 "WriteData_o";
    .port_info 15 /OUTPUT 5 "EX_MEM_Rd_o";
    .port_info 16 /NODIR 0 "";
v0x6000003f3600_0 .net "ALU_rslt_i", 31 0, v0x6000003f2400_0;  alias, 1 drivers
v0x6000003f3690_0 .var "ALU_rslt_o", 31 0;
v0x6000003f3720_0 .net "EX_MEM_Rd_i", 4 0, v0x6000003f4ab0_0;  alias, 1 drivers
v0x6000003f37b0_0 .var "EX_MEM_Rd_o", 4 0;
v0x6000003f3840_0 .net "MemRead_i", 0 0, v0x6000003f4e10_0;  alias, 1 drivers
v0x6000003f38d0_0 .var "MemRead_o", 0 0;
v0x6000003f3960_0 .net "MemWrite_i", 0 0, v0x6000003f4f30_0;  alias, 1 drivers
v0x6000003f39f0_0 .var "MemWrite_o", 0 0;
v0x6000003f3a80_0 .net "MemtoReg_i", 0 0, v0x6000003f5050_0;  alias, 1 drivers
v0x6000003f3b10_0 .var "MemtoReg_o", 0 0;
v0x6000003f3ba0_0 .net "RegWrite_i", 0 0, v0x6000003f5170_0;  alias, 1 drivers
v0x6000003f3c30_0 .var "RegWrite_o", 0 0;
v0x6000003f3cc0_0 .net "WriteData_i", 31 0, v0x6000003f86c0_0;  alias, 1 drivers
v0x6000003f3d50_0 .var "WriteData_o", 31 0;
v0x6000003f3de0_0 .net "clk_i", 0 0, v0x6000003fb0f0_0;  alias, 1 drivers
v0x6000003f3e70_0 .net "rst_i", 0 0, v0x6000003fb180_0;  alias, 1 drivers
E_0x600003fd5740 .event posedge, v0x6000003f2e20_0;
S_0x7fe6d590d9e0 .scope module, "FU" "FU" 4 266, 11 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 1 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 2 /INPUT 5 "EX_MEME_Rd";
    .port_info 3 /INPUT 5 "MEM_WB_Rd";
    .port_info 4 /INPUT 5 "ID_EX_Rs1";
    .port_info 5 /INPUT 5 "ID_EX_Rs2";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v0x6000003f3f00_0 .net "EX_MEME_Rd", 4 0, v0x6000003f37b0_0;  alias, 1 drivers
v0x6000003f4000_0 .net "EX_MEM_RegWrite", 0 0, v0x6000003f3c30_0;  alias, 1 drivers
v0x6000003f4090_0 .var "ForwardA", 1 0;
v0x6000003f4120_0 .var "ForwardB", 1 0;
v0x6000003f41b0_0 .net "ID_EX_Rs1", 4 0, v0x6000003f4bd0_0;  alias, 1 drivers
v0x6000003f4240_0 .net "ID_EX_Rs2", 4 0, v0x6000003f4cf0_0;  alias, 1 drivers
v0x6000003f42d0_0 .net "MEM_WB_Rd", 4 0, v0x6000003f65b0_0;  alias, 1 drivers
v0x6000003f4360_0 .net "MEM_WB_RegWrite", 0 0, v0x6000003f6910_0;  alias, 1 drivers
E_0x600003fd6e50/0 .event edge, v0x6000003f3c30_0, v0x6000003f37b0_0, v0x6000003f41b0_0, v0x6000003f4240_0;
E_0x600003fd6e50/1 .event edge, v0x6000003f4360_0, v0x6000003f42d0_0;
E_0x600003fd6e50 .event/or E_0x600003fd6e50/0, E_0x600003fd6e50/1;
S_0x7fe6d590bf50 .scope module, "HDU" "HDU" 4 139, 12 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "isMemRead";
    .port_info 1 /INPUT 5 "EX_Rd_addr";
    .port_info 2 /INPUT 5 "ID_Rs1_addr";
    .port_info 3 /INPUT 5 "ID_Rs2_addr";
    .port_info 4 /OUTPUT 1 "noop";
    .port_info 5 /OUTPUT 1 "stall";
    .port_info 6 /OUTPUT 1 "PCWrite";
v0x6000003f43f0_0 .net "EX_Rd_addr", 4 0, v0x6000003f4ab0_0;  alias, 1 drivers
v0x6000003f4480_0 .net "ID_Rs1_addr", 4 0, L_0x6000000f19a0;  alias, 1 drivers
v0x6000003f4510_0 .net "ID_Rs2_addr", 4 0, L_0x6000000f06e0;  alias, 1 drivers
v0x6000003f45a0_0 .var "PCWrite", 0 0;
v0x6000003f4630_0 .net "isMemRead", 0 0, v0x6000003f4e10_0;  alias, 1 drivers
v0x6000003f46c0_0 .var "noop", 0 0;
v0x6000003f4750_0 .var "stall", 0 0;
E_0x600003fd49c0 .event edge, v0x6000003f3840_0, v0x6000003f3720_0, v0x6000003f4480_0, v0x6000003f4510_0;
S_0x7fe6d590c0c0 .scope module, "ID_EX" "ID_EX" 4 193, 13 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 2 "ALUOp_i";
    .port_info 7 /INPUT 1 "ALUSrc_i";
    .port_info 8 /INPUT 32 "data1_i";
    .port_info 9 /INPUT 32 "data2_i";
    .port_info 10 /INPUT 32 "imm_i";
    .port_info 11 /INPUT 10 "func73_i";
    .port_info 12 /INPUT 5 "EX_rs1_i";
    .port_info 13 /INPUT 5 "EX_rs2_i";
    .port_info 14 /INPUT 5 "EX_rd_i";
    .port_info 15 /OUTPUT 1 "RegWrite_o";
    .port_info 16 /OUTPUT 1 "MemtoReg_o";
    .port_info 17 /OUTPUT 1 "MemRead_o";
    .port_info 18 /OUTPUT 1 "MemWrite_o";
    .port_info 19 /OUTPUT 2 "ALUOp_o";
    .port_info 20 /OUTPUT 1 "ALUSrc_o";
    .port_info 21 /OUTPUT 32 "data1_o";
    .port_info 22 /OUTPUT 32 "data2_o";
    .port_info 23 /OUTPUT 32 "imm_o";
    .port_info 24 /OUTPUT 10 "func73_o";
    .port_info 25 /OUTPUT 5 "EX_rs1_o";
    .port_info 26 /OUTPUT 5 "EX_rs2_o";
    .port_info 27 /OUTPUT 5 "EX_rd_o";
    .port_info 28 /NODIR 0 "";
v0x6000003f47e0_0 .net "ALUOp_i", 1 0, v0x6000003f2880_0;  alias, 1 drivers
v0x6000003f4870_0 .var "ALUOp_o", 1 0;
v0x6000003f4900_0 .net "ALUSrc_i", 0 0, v0x6000003f2910_0;  alias, 1 drivers
v0x6000003f4990_0 .var "ALUSrc_o", 0 0;
v0x6000003f4a20_0 .net "EX_rd_i", 4 0, L_0x6000000f0460;  alias, 1 drivers
v0x6000003f4ab0_0 .var "EX_rd_o", 4 0;
v0x6000003f4b40_0 .net "EX_rs1_i", 4 0, L_0x6000000f19a0;  alias, 1 drivers
v0x6000003f4bd0_0 .var "EX_rs1_o", 4 0;
v0x6000003f4c60_0 .net "EX_rs2_i", 4 0, L_0x6000000f06e0;  alias, 1 drivers
v0x6000003f4cf0_0 .var "EX_rs2_o", 4 0;
v0x6000003f4d80_0 .net "MemRead_i", 0 0, v0x6000003f29a0_0;  alias, 1 drivers
v0x6000003f4e10_0 .var "MemRead_o", 0 0;
v0x6000003f4ea0_0 .net "MemWrite_i", 0 0, v0x6000003f2a30_0;  alias, 1 drivers
v0x6000003f4f30_0 .var "MemWrite_o", 0 0;
v0x6000003f4fc0_0 .net "MemtoReg_i", 0 0, v0x6000003f2ac0_0;  alias, 1 drivers
v0x6000003f5050_0 .var "MemtoReg_o", 0 0;
v0x6000003f50e0_0 .net "RegWrite_i", 0 0, v0x6000003f2b50_0;  alias, 1 drivers
v0x6000003f5170_0 .var "RegWrite_o", 0 0;
v0x6000003f5200_0 .net "clk_i", 0 0, v0x6000003fb0f0_0;  alias, 1 drivers
v0x6000003f5290_0 .net "data1_i", 31 0, L_0x6000000f1fe0;  alias, 1 drivers
v0x6000003f5320_0 .var "data1_o", 31 0;
v0x6000003f53b0_0 .net "data2_i", 31 0, L_0x6000000f2260;  alias, 1 drivers
v0x6000003f5440_0 .var "data2_o", 31 0;
v0x6000003f54d0_0 .net "func73_i", 9 0, L_0x6000000f15e0;  alias, 1 drivers
v0x6000003f5560_0 .var "func73_o", 9 0;
v0x6000003f55f0_0 .net "imm_i", 31 0, v0x6000003f5d40_0;  alias, 1 drivers
v0x6000003f5680_0 .var "imm_o", 31 0;
v0x6000003f5710_0 .net "rst_i", 0 0, v0x6000003fb180_0;  alias, 1 drivers
E_0x600003fd49f0 .event posedge, v0x6000003f2e20_0, v0x6000003f33c0_0;
S_0x7fe6d590a090 .scope module, "IF_ID" "IF_ID" 4 151, 14 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "stall_i";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 1 "flush_i";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /OUTPUT 32 "instr_o";
    .port_info 7 /NODIR 0 "";
v0x6000003f57a0_0 .net "clk_i", 0 0, v0x6000003fb0f0_0;  alias, 1 drivers
v0x6000003f5830_0 .net "flush_i", 0 0, L_0x6000000f1b80;  alias, 1 drivers
v0x6000003f58c0_0 .net "instr_i", 31 0, L_0x600001afa370;  alias, 1 drivers
v0x6000003f5950_0 .var "instr_o", 31 0;
v0x6000003f59e0_0 .net "pc_i", 31 0, v0x6000003f6eb0_0;  alias, 1 drivers
v0x6000003f5a70_0 .var "pc_o", 31 0;
v0x6000003f5b00_0 .net "stall_i", 0 0, v0x6000003f4750_0;  alias, 1 drivers
S_0x7fe6d590a200 .scope module, "ImmGen" "ImmGen" 4 187, 15 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x6000003f5b90_0 .net *"_ivl_1", 2 0, L_0x6000000f23a0;  1 drivers
v0x6000003f5c20_0 .net *"_ivl_3", 6 0, L_0x6000000f2440;  1 drivers
v0x6000003f5cb0_0 .net "data_i", 31 0, L_0x600001afa220;  alias, 1 drivers
v0x6000003f5d40_0 .var "data_o", 31 0;
v0x6000003f5dd0_0 .net "signal", 9 0, L_0x6000000f24e0;  1 drivers
E_0x600003fd4930 .event edge, v0x6000003f5cb0_0;
L_0x6000000f23a0 .part L_0x600001afa220, 12, 3;
L_0x6000000f2440 .part L_0x600001afa220, 0, 7;
L_0x6000000f24e0 .concat [ 7 3 0 0], L_0x6000000f2440, L_0x6000000f23a0;
S_0x7fe6d59097f0 .scope module, "Instruction_Memory" "Instruction_Memory" 4 133, 16 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x600001afa370 .functor BUFZ 32, L_0x6000000f1c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000003f5e60_0 .net *"_ivl_0", 31 0, L_0x6000000f1c20;  1 drivers
v0x6000003f5ef0_0 .net *"_ivl_2", 31 0, L_0x6000000f1d60;  1 drivers
v0x6000003f5f80_0 .net *"_ivl_4", 29 0, L_0x6000000f1cc0;  1 drivers
L_0x7fe6d5873128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000003f6010_0 .net *"_ivl_6", 1 0, L_0x7fe6d5873128;  1 drivers
v0x6000003f60a0_0 .net "addr_i", 31 0, v0x6000003f6eb0_0;  alias, 1 drivers
v0x6000003f6130_0 .net "instr_o", 31 0, L_0x600001afa370;  alias, 1 drivers
v0x6000003f61c0 .array "memory", 255 0, 31 0;
L_0x6000000f1c20 .array/port v0x6000003f61c0, L_0x6000000f1d60;
L_0x6000000f1cc0 .part v0x6000003f6eb0_0, 2, 30;
L_0x6000000f1d60 .concat [ 30 2 0 0], L_0x6000000f1cc0, L_0x7fe6d5873128;
S_0x7fe6d5909960 .scope module, "JumpAdder" "Adder" 4 110, 7 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x6000003f6250_0 .net "data1_in", 31 0, v0x6000003f5a70_0;  alias, 1 drivers
v0x6000003f62e0_0 .net "data2_in", 31 0, L_0x600001afa290;  alias, 1 drivers
v0x6000003f6370_0 .var "data_o", 31 0;
E_0x600003fd48d0 .event edge, v0x6000003f62e0_0, v0x6000003f5a70_0;
S_0x7fe6d5909130 .scope module, "MEM_WB" "MEM_WB" 4 312, 17 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALU_rslt_i";
    .port_info 4 /INPUT 32 "ReadData_i";
    .port_info 5 /INPUT 5 "MEM_WB_Rd_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 32 "ALU_rslt_o";
    .port_info 9 /OUTPUT 32 "ReadData_o";
    .port_info 10 /OUTPUT 5 "MEM_WB_Rd_o";
v0x6000003f6400_0 .net "ALU_rslt_i", 31 0, v0x6000003f3690_0;  alias, 1 drivers
v0x6000003f6490_0 .var "ALU_rslt_o", 31 0;
v0x6000003f6520_0 .net "MEM_WB_Rd_i", 4 0, v0x6000003f37b0_0;  alias, 1 drivers
v0x6000003f65b0_0 .var "MEM_WB_Rd_o", 4 0;
v0x6000003f6640_0 .net "MemtoReg_i", 0 0, v0x6000003f3b10_0;  alias, 1 drivers
v0x6000003f66d0_0 .var "MemtoReg_o", 0 0;
v0x6000003f6760_0 .net "ReadData_i", 31 0, L_0x6000000f2800;  alias, 1 drivers
v0x6000003f67f0_0 .var "ReadData_o", 31 0;
v0x6000003f6880_0 .net "RegWrite_i", 0 0, v0x6000003f3c30_0;  alias, 1 drivers
v0x6000003f6910_0 .var "RegWrite_o", 0 0;
v0x6000003f69a0_0 .net "clk_i", 0 0, v0x6000003fb0f0_0;  alias, 1 drivers
S_0x7fe6d59092a0 .scope module, "MUX" "MUX2to1" 4 243, 18 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x6000003f6a30_0 .net "data0_i", 31 0, v0x6000003f86c0_0;  alias, 1 drivers
v0x6000003f6ac0_0 .net "data1_i", 31 0, v0x6000003f5680_0;  alias, 1 drivers
v0x6000003f6b50_0 .var "data_o", 31 0;
v0x6000003f6be0_0 .net "select_i", 0 0, v0x6000003f4990_0;  alias, 1 drivers
E_0x600003fd4840 .event edge, v0x6000003f5680_0, v0x6000003f3cc0_0, v0x6000003f4990_0;
S_0x7fe6d59084d0 .scope module, "PC" "PC" 4 124, 19 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x6000003f6d00_0 .net "PCWrite_i", 0 0, v0x6000003f45a0_0;  alias, 1 drivers
v0x6000003f6d90_0 .net "clk_i", 0 0, v0x6000003fb0f0_0;  alias, 1 drivers
v0x6000003f6e20_0 .net "pc_i", 31 0, v0x6000003f7180_0;  alias, 1 drivers
v0x6000003f6eb0_0 .var "pc_o", 31 0;
v0x6000003f6f40_0 .net "rst_i", 0 0, v0x6000003fb180_0;  alias, 1 drivers
v0x6000003f6fd0_0 .net "start_i", 0 0, v0x6000003fb210_0;  alias, 1 drivers
S_0x7fe6d5908640 .scope module, "PCmux" "MUX2to1" 4 116, 18 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x6000003f7060_0 .net "data0_i", 31 0, v0x6000003f27f0_0;  alias, 1 drivers
v0x6000003f70f0_0 .net "data1_i", 31 0, v0x6000003f6370_0;  alias, 1 drivers
v0x6000003f7180_0 .var "data_o", 31 0;
v0x6000003f7210_0 .net "select_i", 0 0, L_0x6000000f1b80;  alias, 1 drivers
E_0x600003fd4cf0 .event edge, v0x6000003f6370_0, v0x6000003f27f0_0, v0x6000003f5830_0;
S_0x7fe6d5907c30 .scope module, "Registers" "Registers" 4 162, 20 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x600001afa3e0 .functor AND 1, L_0x6000000f1e00, v0x6000003f6910_0, C4<1>, C4<1>;
L_0x600001afa450 .functor AND 1, L_0x6000000f2080, v0x6000003f6910_0, C4<1>, C4<1>;
v0x6000003f72a0_0 .net "RDaddr_i", 4 0, v0x6000003f65b0_0;  alias, 1 drivers
v0x6000003f7330_0 .net "RDdata_i", 31 0, v0x6000003f7e70_0;  alias, 1 drivers
v0x6000003f73c0_0 .net "RS1addr_i", 4 0, L_0x6000000f19a0;  alias, 1 drivers
v0x6000003f7450_0 .net "RS1data_o", 31 0, L_0x6000000f1fe0;  alias, 1 drivers
v0x6000003f74e0_0 .net "RS2addr_i", 4 0, L_0x6000000f06e0;  alias, 1 drivers
v0x6000003f7570_0 .net "RS2data_o", 31 0, L_0x6000000f2260;  alias, 1 drivers
v0x6000003f7600_0 .net "RegWrite_i", 0 0, v0x6000003f6910_0;  alias, 1 drivers
v0x6000003f7690_0 .net *"_ivl_0", 0 0, L_0x6000000f1e00;  1 drivers
v0x6000003f7720_0 .net *"_ivl_12", 0 0, L_0x6000000f2080;  1 drivers
v0x6000003f77b0_0 .net *"_ivl_15", 0 0, L_0x600001afa450;  1 drivers
v0x6000003f7840_0 .net *"_ivl_16", 31 0, L_0x6000000f2120;  1 drivers
v0x6000003f78d0_0 .net *"_ivl_18", 6 0, L_0x6000000f21c0;  1 drivers
L_0x7fe6d58731b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000003f7960_0 .net *"_ivl_21", 1 0, L_0x7fe6d58731b8;  1 drivers
v0x6000003f79f0_0 .net *"_ivl_3", 0 0, L_0x600001afa3e0;  1 drivers
v0x6000003f7a80_0 .net *"_ivl_4", 31 0, L_0x6000000f1ea0;  1 drivers
v0x6000003f7b10_0 .net *"_ivl_6", 6 0, L_0x6000000f1f40;  1 drivers
L_0x7fe6d5873170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000003f7ba0_0 .net *"_ivl_9", 1 0, L_0x7fe6d5873170;  1 drivers
v0x6000003f7c30_0 .net "clk_i", 0 0, v0x6000003fb0f0_0;  alias, 1 drivers
v0x6000003f7cc0 .array/s "register", 31 0, 31 0;
L_0x6000000f1e00 .cmp/eq 5, L_0x6000000f19a0, v0x6000003f65b0_0;
L_0x6000000f1ea0 .array/port v0x6000003f7cc0, L_0x6000000f1f40;
L_0x6000000f1f40 .concat [ 5 2 0 0], L_0x6000000f19a0, L_0x7fe6d5873170;
L_0x6000000f1fe0 .functor MUXZ 32, L_0x6000000f1ea0, v0x6000003f7e70_0, L_0x600001afa3e0, C4<>;
L_0x6000000f2080 .cmp/eq 5, L_0x6000000f06e0, v0x6000003f65b0_0;
L_0x6000000f2120 .array/port v0x6000003f7cc0, L_0x6000000f21c0;
L_0x6000000f21c0 .concat [ 5 2 0 0], L_0x6000000f06e0, L_0x7fe6d58731b8;
L_0x6000000f2260 .functor MUXZ 32, L_0x6000000f2120, v0x6000003f7e70_0, L_0x600001afa450, C4<>;
S_0x7fe6d5907da0 .scope module, "WB_MUX" "MUX2to1" 4 328, 18 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x6000003f7d50_0 .net "data0_i", 31 0, v0x6000003f6490_0;  alias, 1 drivers
v0x6000003f7de0_0 .net "data1_i", 31 0, v0x6000003f67f0_0;  alias, 1 drivers
v0x6000003f7e70_0 .var "data_o", 31 0;
v0x6000003f7f00_0 .net "select_i", 0 0, v0x6000003f66d0_0;  alias, 1 drivers
E_0x600003fd4c60 .event edge, v0x6000003f67f0_0, v0x6000003f6490_0, v0x6000003f66d0_0;
S_0x7fe6d5907570 .scope module, "mux1" "MUX4to1" 4 225, 21 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i";
    .port_info 1 /INPUT 32 "data01_i";
    .port_info 2 /INPUT 32 "data10_i";
    .port_info 3 /INPUT 32 "data11_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x6000003f8090_0 .net "data00_i", 31 0, v0x6000003f5320_0;  alias, 1 drivers
v0x6000003f8120_0 .net "data01_i", 31 0, v0x6000003f7e70_0;  alias, 1 drivers
v0x6000003f81b0_0 .net "data10_i", 31 0, v0x6000003f3690_0;  alias, 1 drivers
o0x7fe6d5844b28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000003f8240_0 .net "data11_i", 31 0, o0x7fe6d5844b28;  0 drivers
v0x6000003f82d0_0 .var "data_o", 31 0;
v0x6000003f8360_0 .net "select_i", 1 0, v0x6000003f4090_0;  alias, 1 drivers
E_0x600003fd4b10/0 .event edge, v0x6000003f8240_0, v0x6000003f3330_0, v0x6000003f7330_0, v0x6000003f5320_0;
E_0x600003fd4b10/1 .event edge, v0x6000003f4090_0;
E_0x600003fd4b10 .event/or E_0x600003fd4b10/0, E_0x600003fd4b10/1;
S_0x7fe6d59076e0 .scope module, "mux2" "MUX4to1" 4 234, 21 1 0, S_0x7fe6d590dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i";
    .port_info 1 /INPUT 32 "data01_i";
    .port_info 2 /INPUT 32 "data10_i";
    .port_info 3 /INPUT 32 "data11_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x6000003f8480_0 .net "data00_i", 31 0, v0x6000003f5440_0;  alias, 1 drivers
v0x6000003f8510_0 .net "data01_i", 31 0, v0x6000003f7e70_0;  alias, 1 drivers
v0x6000003f85a0_0 .net "data10_i", 31 0, v0x6000003f3690_0;  alias, 1 drivers
o0x7fe6d5844c78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000003f8630_0 .net "data11_i", 31 0, o0x7fe6d5844c78;  0 drivers
v0x6000003f86c0_0 .var "data_o", 31 0;
v0x6000003f8750_0 .net "select_i", 1 0, v0x6000003f4120_0;  alias, 1 drivers
E_0x600003fd4780/0 .event edge, v0x6000003f8630_0, v0x6000003f3330_0, v0x6000003f7330_0, v0x6000003f5440_0;
E_0x600003fd4780/1 .event edge, v0x6000003f4120_0;
E_0x600003fd4780 .event/or E_0x600003fd4780/0, E_0x600003fd4780/1;
    .scope S_0x7fe6d5921cc0;
T_0 ;
    %load/vec4 v0x6000003f0120_0;
    %dup/vec4;
    %pushi/vec4 16, 14, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000003f2130_0, 0, 2;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000003f2130_0, 0, 2;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %vpi_call 2 16 "$display", "%b", v0x6000003f2130_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fe6d590d500;
T_1 ;
    %wait E_0x600003fd5350;
    %load/vec4 v0x6000003f26d0_0;
    %load/vec4 v0x6000003f2760_0;
    %add;
    %store/vec4 v0x6000003f27f0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fe6d5909960;
T_2 ;
    %wait E_0x600003fd48d0;
    %load/vec4 v0x6000003f6250_0;
    %load/vec4 v0x6000003f62e0_0;
    %add;
    %store/vec4 v0x6000003f6370_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fe6d5908640;
T_3 ;
    %wait E_0x600003fd4cf0;
    %load/vec4 v0x6000003f7210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x6000003f7060_0;
    %assign/vec4 v0x6000003f7180_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000003f70f0_0;
    %assign/vec4 v0x6000003f7180_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fe6d59084d0;
T_4 ;
    %wait E_0x600003fd49f0;
    %load/vec4 v0x6000003f6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000003f6eb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000003f6d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x6000003f6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x6000003f6e20_0;
    %assign/vec4 v0x6000003f6eb0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x6000003f6eb0_0;
    %assign/vec4 v0x6000003f6eb0_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe6d590bf50;
T_5 ;
    %wait E_0x600003fd49c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003f46c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003f4750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003f45a0_0, 0, 1;
    %load/vec4 v0x6000003f4630_0;
    %load/vec4 v0x6000003f43f0_0;
    %load/vec4 v0x6000003f4480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000003f43f0_0;
    %load/vec4 v0x6000003f4510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x6000003f43f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003f46c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003f4750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003f45a0_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe6d590a090;
T_6 ;
    %wait E_0x600003fd4a80;
    %load/vec4 v0x6000003f5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x6000003f5a70_0;
    %assign/vec4 v0x6000003f5a70_0, 0;
    %load/vec4 v0x6000003f5950_0;
    %assign/vec4 v0x6000003f5950_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000003f5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000003f5a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000003f5950_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x6000003f59e0_0;
    %assign/vec4 v0x6000003f5a70_0, 0;
    %load/vec4 v0x6000003f58c0_0;
    %assign/vec4 v0x6000003f5950_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fe6d5907c30;
T_7 ;
    %wait E_0x600003fd4a80;
    %load/vec4 v0x6000003f7600_0;
    %load/vec4 v0x6000003f72a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x6000003f7330_0;
    %load/vec4 v0x6000003f72a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000003f7cc0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fe6d590c910;
T_8 ;
    %wait E_0x600003fd6fa0;
    %load/vec4 v0x6000003f2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000003f2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f29a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2ac0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000003f2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000003f2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f29a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2ac0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x6000003f2d90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000003f2880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f29a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2ac0_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000003f2880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f29a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f2b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f2ac0_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000003f2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f29a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2ac0_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000003f2880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f29a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f2a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2ac0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000003f2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f2be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f29a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2ac0_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fe6d590a200;
T_9 ;
    %wait E_0x600003fd4930;
    %load/vec4 v0x6000003f5dd0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 10;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 259, 0, 10;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 659, 0, 10;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 291, 0, 10;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 10;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000003f5d40_0, 0;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000003f5d40_0, 0;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000003f5d40_0, 0;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000003f5d40_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000003f5d40_0, 0;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000003f5cb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f5d40_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fe6d590c0c0;
T_10 ;
    %wait E_0x600003fd49f0;
    %load/vec4 v0x6000003f5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f5170_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000003f50e0_0;
    %assign/vec4 v0x6000003f5170_0, 0;
    %load/vec4 v0x6000003f4fc0_0;
    %assign/vec4 v0x6000003f5050_0, 0;
    %load/vec4 v0x6000003f4d80_0;
    %assign/vec4 v0x6000003f4e10_0, 0;
    %load/vec4 v0x6000003f4ea0_0;
    %assign/vec4 v0x6000003f4f30_0, 0;
    %load/vec4 v0x6000003f47e0_0;
    %assign/vec4 v0x6000003f4870_0, 0;
    %load/vec4 v0x6000003f4900_0;
    %assign/vec4 v0x6000003f4990_0, 0;
    %load/vec4 v0x6000003f5290_0;
    %assign/vec4 v0x6000003f5320_0, 0;
    %load/vec4 v0x6000003f53b0_0;
    %assign/vec4 v0x6000003f5440_0, 0;
    %load/vec4 v0x6000003f55f0_0;
    %assign/vec4 v0x6000003f5680_0, 0;
    %load/vec4 v0x6000003f54d0_0;
    %assign/vec4 v0x6000003f5560_0, 0;
    %load/vec4 v0x6000003f4b40_0;
    %assign/vec4 v0x6000003f4bd0_0, 0;
    %load/vec4 v0x6000003f4c60_0;
    %assign/vec4 v0x6000003f4cf0_0, 0;
    %load/vec4 v0x6000003f4a20_0;
    %assign/vec4 v0x6000003f4ab0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fe6d5907570;
T_11 ;
    %wait E_0x600003fd4b10;
    %load/vec4 v0x6000003f8360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x6000003f8090_0;
    %assign/vec4 v0x6000003f82d0_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x6000003f8120_0;
    %assign/vec4 v0x6000003f82d0_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x6000003f81b0_0;
    %assign/vec4 v0x6000003f82d0_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x6000003f8240_0;
    %assign/vec4 v0x6000003f82d0_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fe6d59076e0;
T_12 ;
    %wait E_0x600003fd4780;
    %load/vec4 v0x6000003f8750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x6000003f8480_0;
    %assign/vec4 v0x6000003f86c0_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x6000003f8510_0;
    %assign/vec4 v0x6000003f86c0_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x6000003f85a0_0;
    %assign/vec4 v0x6000003f86c0_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x6000003f8630_0;
    %assign/vec4 v0x6000003f86c0_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fe6d59092a0;
T_13 ;
    %wait E_0x600003fd4840;
    %load/vec4 v0x6000003f6be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x6000003f6a30_0;
    %assign/vec4 v0x6000003f6b50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000003f6ac0_0;
    %assign/vec4 v0x6000003f6b50_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fe6d590d390;
T_14 ;
    %wait E_0x600003fd7690;
    %load/vec4 v0x6000003f2520_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000003f2490_0, 0, 3;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x6000003f25b0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.11;
T_14.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000003f2490_0, 0;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000003f2490_0, 0;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000003f2490_0, 0;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000003f2490_0, 0;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000003f2490_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000003f2490_0, 0;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x6000003f25b0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %jmp T_14.14;
T_14.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000003f2490_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000003f2490_0, 0;
    %jmp T_14.14;
T_14.14 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000003f2490_0, 0, 3;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fe6d590dec0;
T_15 ;
    %wait E_0x600003fd5ef0;
    %load/vec4 v0x6000003f21c0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v0x6000003f22e0_0;
    %load/vec4 v0x6000003f2370_0;
    %and;
    %assign/vec4 v0x6000003f2400_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v0x6000003f22e0_0;
    %load/vec4 v0x6000003f2370_0;
    %xor;
    %assign/vec4 v0x6000003f2400_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x6000003f22e0_0;
    %load/vec4 v0x6000003f2370_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x6000003f2400_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0x6000003f22e0_0;
    %load/vec4 v0x6000003f2370_0;
    %add;
    %assign/vec4 v0x6000003f2400_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x6000003f22e0_0;
    %load/vec4 v0x6000003f2370_0;
    %sub;
    %assign/vec4 v0x6000003f2400_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x6000003f22e0_0;
    %load/vec4 v0x6000003f2370_0;
    %mul;
    %assign/vec4 v0x6000003f2400_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000003f22e0_0;
    %load/vec4 v0x6000003f2370_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x6000003f2400_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %load/vec4 v0x6000003f2400_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000003f2250_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f2250_0, 0;
T_15.9 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fe6d590d9e0;
T_16 ;
    %wait E_0x600003fd6e50;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000003f4090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000003f4120_0, 0, 2;
    %load/vec4 v0x6000003f4000_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000003f3f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000003f3f00_0;
    %load/vec4 v0x6000003f41b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000003f4090_0, 0, 2;
T_16.0 ;
    %load/vec4 v0x6000003f4000_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000003f3f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000003f3f00_0;
    %load/vec4 v0x6000003f4240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000003f4120_0, 0, 2;
T_16.2 ;
    %load/vec4 v0x6000003f4360_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000003f42d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000003f42d0_0;
    %load/vec4 v0x6000003f41b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000003f4000_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000003f3f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000003f3f00_0;
    %load/vec4 v0x6000003f41b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000003f4090_0, 0, 2;
T_16.4 ;
    %load/vec4 v0x6000003f4360_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000003f42d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000003f42d0_0;
    %load/vec4 v0x6000003f4240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000003f4000_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000003f3f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000003f3f00_0;
    %load/vec4 v0x6000003f4240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000003f4120_0, 0, 2;
T_16.6 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fe6d590d870;
T_17 ;
    %wait E_0x600003fd5740;
    %load/vec4 v0x6000003f3e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000003f3c30_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fe6d590d870;
T_18 ;
    %wait E_0x600003fd4a80;
    %load/vec4 v0x6000003f3ba0_0;
    %assign/vec4 v0x6000003f3c30_0, 0;
    %load/vec4 v0x6000003f3a80_0;
    %assign/vec4 v0x6000003f3b10_0, 0;
    %load/vec4 v0x6000003f3840_0;
    %assign/vec4 v0x6000003f38d0_0, 0;
    %load/vec4 v0x6000003f3960_0;
    %assign/vec4 v0x6000003f39f0_0, 0;
    %load/vec4 v0x6000003f3600_0;
    %assign/vec4 v0x6000003f3690_0, 0;
    %load/vec4 v0x6000003f3cc0_0;
    %assign/vec4 v0x6000003f3d50_0, 0;
    %load/vec4 v0x6000003f3720_0;
    %assign/vec4 v0x6000003f37b0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fe6d590ca80;
T_19 ;
    %wait E_0x600003fd4a80;
    %load/vec4 v0x6000003f2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x6000003f3450_0;
    %load/vec4 v0x6000003f3330_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000003f3570, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fe6d5909130;
T_20 ;
    %wait E_0x600003fd4a80;
    %load/vec4 v0x6000003f6880_0;
    %assign/vec4 v0x6000003f6910_0, 0;
    %load/vec4 v0x6000003f6640_0;
    %assign/vec4 v0x6000003f66d0_0, 0;
    %load/vec4 v0x6000003f6400_0;
    %assign/vec4 v0x6000003f6490_0, 0;
    %load/vec4 v0x6000003f6760_0;
    %assign/vec4 v0x6000003f67f0_0, 0;
    %load/vec4 v0x6000003f6520_0;
    %assign/vec4 v0x6000003f65b0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fe6d5907da0;
T_21 ;
    %wait E_0x600003fd4c60;
    %load/vec4 v0x6000003f7f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x6000003f7d50_0;
    %assign/vec4 v0x6000003f7e70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000003f7de0_0;
    %assign/vec4 v0x6000003f7e70_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fe6d5923970;
T_22 ;
    %delay 25, 0;
    %load/vec4 v0x6000003fb0f0_0;
    %inv;
    %store/vec4 v0x6000003fb0f0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fe6d5923970;
T_23 ;
    %vpi_call 3 21 "$dumpfile", "CPU_true.vcd" {0 0 0};
    %vpi_call 3 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000003fb2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000003fb4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000003fb330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000003fb3c0_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x6000003fb3c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000003fb3c0_0;
    %store/vec4a v0x6000003f61c0, 4, 0;
    %load/vec4 v0x6000003fb3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000003fb3c0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000003fb3c0_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x6000003fb3c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000003fb3c0_0;
    %store/vec4a v0x6000003f3570, 4, 0;
    %load/vec4 v0x6000003fb3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000003fb3c0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f3570, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f3570, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f3570, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f3570, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f3570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000003fb3c0_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x6000003fb3c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000003fb3c0_0;
    %store/vec4a v0x6000003f7cc0, 4, 0;
    %load/vec4 v0x6000003fb3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000003fb3c0_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f7cc0, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f7cc0, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f7cc0, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f7cc0, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f7cc0, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f7cc0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f7cc0, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000003f7cc0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003f45a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003f46c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003f4750_0, 0, 1;
    %vpi_call 3 66 "$readmemb", "instruction_4.txt", v0x6000003f61c0 {0 0 0};
    %vpi_func 3 71 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x6000003fb450_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003fb0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003fb180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003fb210_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003fb180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003fb210_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x7fe6d5923970;
T_24 ;
    %wait E_0x600003fd4a80;
    %load/vec4 v0x6000003fb2a0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %vpi_call 3 85 "$finish" {0 0 0};
T_24.0 ;
    %load/vec4 v0x6000003f4750_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000003f2be0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x6000003fb4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000003fb4e0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000003fa910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x6000003fb330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000003fb330_0, 0, 32;
T_24.4 ;
    %vpi_call 3 94 "$fdisplay", v0x6000003fb450_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x6000003fb2a0_0, v0x6000003fb210_0, v0x6000003fb4e0_0, v0x6000003fb330_0, v0x6000003f6eb0_0 {0 0 0};
    %vpi_call 3 98 "$fdisplay", v0x6000003fb450_0, "Registers" {0 0 0};
    %vpi_call 3 100 "$fdisplay", v0x6000003fb450_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x6000003f7cc0, 0>, &A<v0x6000003f7cc0, 8>, &A<v0x6000003f7cc0, 16>, &A<v0x6000003f7cc0, 24> {0 0 0};
    %vpi_call 3 101 "$fdisplay", v0x6000003fb450_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x6000003f7cc0, 1>, &A<v0x6000003f7cc0, 9>, &A<v0x6000003f7cc0, 17>, &A<v0x6000003f7cc0, 25> {0 0 0};
    %vpi_call 3 102 "$fdisplay", v0x6000003fb450_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x6000003f7cc0, 2>, &A<v0x6000003f7cc0, 10>, &A<v0x6000003f7cc0, 18>, &A<v0x6000003f7cc0, 26> {0 0 0};
    %vpi_call 3 103 "$fdisplay", v0x6000003fb450_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x6000003f7cc0, 3>, &A<v0x6000003f7cc0, 11>, &A<v0x6000003f7cc0, 19>, &A<v0x6000003f7cc0, 27> {0 0 0};
    %vpi_call 3 104 "$fdisplay", v0x6000003fb450_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x6000003f7cc0, 4>, &A<v0x6000003f7cc0, 12>, &A<v0x6000003f7cc0, 20>, &A<v0x6000003f7cc0, 28> {0 0 0};
    %vpi_call 3 105 "$fdisplay", v0x6000003fb450_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x6000003f7cc0, 5>, &A<v0x6000003f7cc0, 13>, &A<v0x6000003f7cc0, 21>, &A<v0x6000003f7cc0, 29> {0 0 0};
    %vpi_call 3 106 "$fdisplay", v0x6000003fb450_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x6000003f7cc0, 6>, &A<v0x6000003f7cc0, 14>, &A<v0x6000003f7cc0, 22>, &A<v0x6000003f7cc0, 30> {0 0 0};
    %vpi_call 3 107 "$fdisplay", v0x6000003fb450_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x6000003f7cc0, 7>, &A<v0x6000003f7cc0, 15>, &A<v0x6000003f7cc0, 23>, &A<v0x6000003f7cc0, 31> {0 0 0};
    %vpi_call 3 111 "$fdisplay", v0x6000003fb450_0, "Data Memory: 0x00 = %10d", &A<v0x6000003f3570, 0> {0 0 0};
    %vpi_call 3 112 "$fdisplay", v0x6000003fb450_0, "Data Memory: 0x04 = %10d", &A<v0x6000003f3570, 1> {0 0 0};
    %vpi_call 3 113 "$fdisplay", v0x6000003fb450_0, "Data Memory: 0x08 = %10d", &A<v0x6000003f3570, 2> {0 0 0};
    %vpi_call 3 114 "$fdisplay", v0x6000003fb450_0, "Data Memory: 0x0C = %10d", &A<v0x6000003f3570, 3> {0 0 0};
    %vpi_call 3 115 "$fdisplay", v0x6000003fb450_0, "Data Memory: 0x10 = %10d", &A<v0x6000003f3570, 4> {0 0 0};
    %vpi_call 3 116 "$fdisplay", v0x6000003fb450_0, "Data Memory: 0x14 = %10d", &A<v0x6000003f3570, 5> {0 0 0};
    %vpi_call 3 117 "$fdisplay", v0x6000003fb450_0, "Data Memory: 0x18 = %10d", &A<v0x6000003f3570, 6> {0 0 0};
    %vpi_call 3 118 "$fdisplay", v0x6000003fb450_0, "Data Memory: 0x1C = %10d", &A<v0x6000003f3570, 7> {0 0 0};
    %vpi_call 3 120 "$fdisplay", v0x6000003fb450_0, "\012" {0 0 0};
    %load/vec4 v0x6000003fb2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000003fb2a0_0, 0, 32;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "test.v";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "FU.v";
    "HDU.v";
    "ID_EX.v";
    "IF_ID.v";
    "ImmGen.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX2to1.v";
    "PC.v";
    "Registers.v";
    "MUX4to1.v";
