<?xml version="1.0" encoding="ISO-8859-1"?>
<!-- wv test.vim to save -->
<!-- rv test.vim to load -->
<!-- q = add comment -->
<!-- e = multi-bit -->
<!-- r = single bit -->
<!-- t = addr copy -->
<!-- y = 4 table -->
<!-- u = 8 table -->
<!-- g = capitalize id -->

<node id="TOP">
    <node id="LPGBT">


        <node id="RWF" address="0x0" description="Read/Write/Fuse">
            <!-- CHIPID -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#x000-chipid0 -->
            <node id="CHIPID" address="0x0" description="LpGBT Chip ID">
                <node id="CHIPID0" address="0x0" permission="rw"
                    description="Stores bits 31:24 of the CHIPID"
                    mask="0xff" />
                <node id="CHIPID1" address="0x1" permission="rw"
                    description="Stores bits 23:16 of the CHIPID"
                    mask="0xff" />
                <node id="CHIPID2" address="0x2" permission="rw"
                    description="Stores bits 15:8 of the CHIPID"
                    mask="0xff" />
                <node id="CHIPID3" address="0x3" permission="rw"
                    description="Stores bits 7:0 of the CHIPID"
                    mask="0xff" />
                <node id="USERID0" address="0x4" permission="rw"
                    description="Stores bits 31:24 of the USERID"
                    mask="0xff" />
                <node id="USERID1" address="0x5" permission="rw"
                    description="Stores bits 23:16 of the USERID"
                    mask="0xff" />
                <node id="USERID2" address="0x6" permission="rw"
                    description="Stores bits 15:8 of the USERID"
                    mask="0xff" />
                <node id="USERID3" address="0x7" permission="rw"
                    description="Stores bits 7:0 of the USERID"
                    mask="0xff" />
            </node> <!--CHIPID-->


            <!-- this node is partial!! -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#calibration-data -->
            <node id="CALIBRATION" address="0x8" description="Calibration Data">
                <!-- left out many tbd calibration registers-->

                <!--[0x01f] EPRXLOCKFILTER-->
                <node id="EPRXLOCKTHRESHOLD" address="0x17" permission="rw"
                    description="Sets the lock threshold value of the instant lock low pass filter for ePortRx DLL's (default: 5)"
                    mask="0xf0" />
                <node id="EPRXRELOCKTHRESHOLD" address="0x17" permission="rw"
                    description="Sets the relock threshold value of the instant lock low pass filter for ePortRx DLL's (default: 5)"
                    mask="0x0f" />

                <!--[0x020] CLKGConfig0 -->
                <node id="CLKGBIASGENCONFIG" address="0x18" permission="rw"
                    description="Bias DAC for the charge pumps [0 : 8 : 120] uA; default: 8"
                    mask="0x0f" />
                <node id="CLKGCALIBRATIONENDOFCOUNT" address="0x18" permission="rw"
                    description="Selects the VCO calibration race goal in number of clock cycles between refClk (refClkCounter) and vco_40MHz (vcoClkCounter) (2^(CLKGCalibrationEndOfCount[3:0]+1)); default: 12"
                    mask="0xf0" />

                <!--[0x021] CLKGConfig1 -->
                <node id="CLKGVCODAC" address="0x19" permission="rw"
                    description="Current DAC for the VCO [0: 0.470 : 7.1] mA; default: 8"
                    mask="0x0f" />
                <node id="CLKGVCORAILMODE" address="0x19" permission="rw"
                    description="VCO rail mode; [0: voltage mode, fixed to VDDRX; 1: current mode, value selectable using CLKGVcoDAC (default)]"
                    mask="0x10" />
                <node id="CLKGCDRRES" address="0x19" permission="rw"
                    description="CDR's filter resistance; default: 1 when in RX/TRX mode, 0 when in TX mode"
                    mask="0x20" />
                <node id="CLKGDISABLEFRAMEALIGNERLOCKCONTROL" address="0x19" permission="rw"
                    description="Disables the use of the frame aligner's lock status; default: 0"
                    mask="0x40" />
                <node id="CDRCONTROLOVERRIDEENABLE" address="0x19" permission="rw"
                    description="Enables the control override of the state machine; default: 0"
                    mask="0x80" />



                <!-- [0x022] CLKGPllRes -->
                <node id="CLKGPLLRESWHENLOCKED" address="0x1a" permission="rw"
                    description="PLL's filter resistance when PLL is locked [R = 1/2 * 79.8k / CONFIG] Ohm; default: 4; set to 0 if RX or TRX mode"
                    mask="0xf0" />

                <node id="CLKGPLLRES" address="0x1a" permission="rw"
                    description="PLL's filter resistance when PLL is locking [R = 1/2 * 79.8k / CONFIG] Ohm; default: 4; set to 0 if RX or TRX mode"
                    mask="0x0f" />

                <!-- [0x023] CLKGPLLIntCur -->
                <node id="CLKGPLLINTCURWHENLOCKED" address="0x1b" permission="rw"
                    description="PLL's integral current path when in locked state [0 : 1.1 : 8] uA; default: 5"
                    mask="0xf0" />

                <node id="CLKGPLLINTCUR" address="0x1b" permission="rw"
                    description="PLL's integral current path when in locking state [0 : 1.1 : 8] uA; default: 5"
                    mask="0x0f" />

                <!-- [0x024] CLKGPLLPropCur -->
                <node id="CLKGPLLPROPCURWHENLOCKED" address="0x1c" permission="rw"
                    description="PLL's proportional current path when in locked state [0 : 5.46 : 82] uA; default: 5"
                    mask="0xf0" />

                <node id="CLKGPLLPROPCUR" address="0x1c" permission="rw"
                    description="PLL's proportional current path when in locking state [0 : 5.46 : 82] uA; default: 5"
                    mask="0x0f" />

                <!-- [0x025] CLKGCDRPropCur -->
                <node id="CLKGCDRPROPCURWHENLOCKED" address="0x1d" permission="rw"
                    description="CDR's Alexander phase detector proportional current path when in locked state [0 : 5.46 : 82] uA; default: 5"
                    mask="0xf0" />

                <node id="CLKGCDRPROPCUR" address="0x1d" permission="rw"
                    description="CDR's Alexander phase detector proportional current path when in locking state [0 : 5.46 : 82] uA; default: 5"
                    mask="0x0f" />

                <!-- [0x026] CLKGCDRIntCur -->
                <node id="CLKGCDRINTCURWHENLOCKED" address="0x1e" permission="rw"
                    description="CDR's Alexander phase detector integral current path when in locked state [0 : 5.46 : 82] uA; default: 5"
                    mask="0xf0" />

                <node id="CLKGCDRINTCUR" address="0x1e" permission="rw"
                    description="CDR's Alexander phase detector integral integral current path when in locking state [0 : 5.46 : 82] uA; default: 5"
                    mask="0x0f" />

                <!-- [0x027] CLKGCDRFFPropCur -->
                <node id="CLKGCDRFEEDFORWARDPROPCURWHENLOCKED" address="0x1f" permission="rw"
                    description="CDR's proportional feed forward current path when in locked state [0 : 5.46 : 82] uA; default: 5"
                    mask="0xf0" />

                <node id="CLKGCDRFEEDFORWARDPROPCUR" address="0x1f" permission="rw"
                    description="CDR's proportional feed forward current path when in locking state [0 : 5.46 : 82] uA; default: 5"
                    mask="0x0f" />

                <!-- [0x028] CLKGFLLIntCur -->
                <node id="CLKGFLLINTCURWHENLOCKED" address="0x20" permission="rw"
                    description="CDR's frequency detector charge pump when in locked state [0 : 5.46 : 82] uA; default: 0"
                    mask="0xf0" />

                <node id="CLKGFLLINTCUR" address="0x20" permission="rw"
                    description="CDR's frequency detector charge pump when in locking state [0 : 5.46 : 82] uA; default: 5"
                    mask="0x0f" />

                <!-- [0x029] CLKGFFCAP -->
                <node id="CDRCOCONNECTCDR" address="0x21" permission="rw"
                    description="Enables the connectCDR switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x80" />

                <node id="CLKGCAPBANKOVERRIDEENABLE" address="0x21" permission="rw"
                    description="Enables the override of the capacitor search during VCO calibration  disable, 1 - enable]; default: 0"
                    mask="0x40" />

                <node id="CLKGFEEDFORWARDCAPWHENLOCKED" address="0x21" permission="rw"
                    description="CDR's feed forward filter's capacitance when in locked state [0: 44 : 308] fF; default: 3"
                    mask="0x38" />

                <node id="CLKGFEEDFORWARDCAP" address="0x21" permission="rw"
                    description="CDR's feed forward filter's capacitance when in locking state [0: 44 : 308] fF; default: 3"
                    mask="0x07" />

                <!-- [0x02a] CLKGCntOverride -->
                <node id="CLKGCOOVERRIDEVC" address="0x22" permission="rw"
                    description="Forces the VCO's control voltage to be in mid range  disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x80" />

                <node id="CDRCOREFCLKSEL" address="0x22" permission="rw"
                    description="Forces the reference clock selection for the VCO calibration  data/4, 1 - external refClk] (only when CDRControlOverrideEnable is 1)"
                    mask="0x40" />

                <node id="CDRCOENABLEPLL" address="0x22" permission="rw"
                    description="Enables the enablePLL switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x20" />

                <node id="CDRCOENABLEFD" address="0x22" permission="rw"
                    description="Enables the frequency detector [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x10" />

                <node id="CDRCOENABLECDR" address="0x22" permission="rw"
                    description="Enables  the enableCDR switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x8" />

                <node id="CDRCODISDATACOUNTERREF" address="0x22" permission="rw"
                    description="Enables  the data/4 ripple counter [0 - disable, 0 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x4" />

                <node id="CDRCODISDESVBIASGEN" address="0x22" permission="rw"
                    description="Enables the vbias for the CDR [0 - disable, 0 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x2" />

                <node id="CDRCOCONNECTPLL" address="0x22" permission="rw"
                    description="Enables the connectPLL switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x1" />

                <!-- [0x02b] CLKGOverrideCapBank -->
                <node id="CLKGCAPBANKSELECT_7TO0" address="0x23" permission="rw"
                    description="Selects the capacitor bank value for the VCO [check attached table] (only when CLKGCapBankOverrideEnable is 1); default: n/a"
                    mask="0xff" />

                <!-- [0x02c] CLKGWaitTime -->
                <node id="CLKGWAITCDRTIME" address="0x24" permission="rw"
                    description="ljCDR state machine waiting for lock, RX/TRX mode, (16'h0001 shl waitCDRTime); (only when CLKGDisableFrameAlignerLockControl == 1); default: 8"
                    mask="0xf0" />

                <node id="CLKGWAITPLLTIME" address="0x24" permission="rw"
                    description="ljCDR state machine waiting for lock, TX mode, (16'h0001 shl waitPLLTime); (only when lfEnable == 0); default: 8"
                    mask="0x0f" />

                <!-- [0x02d] CLKGLFConfig0 -->
                <node id="CLKGLOCKFILTERENABLE" address="0x25" permission="rw"
                    description="Enables the lock filter on the instant lock signal; only in TX mode  disable, 1 enable]; default: 1"
                    mask="0x80" />

                <node id="CLKGCAPBANKSELECT_8" address="0x25" permission="rw"
                    description="Selects the capacitor bank value for the VCO [check attached table] (only when CLKGCapBankOverrideEnable is 1); default: n/a"
                    mask="0x10" />

                <node id="CLKGLOCKFILTERLOCKTHRCOUNTER" address="0x25" permission="rw"
                    description="Sets the lock threshold value of the instant lock low pass filter (16'h0001 shl lfLockThrCounter); only in TX mode; default: after SEU"
                    mask="0x0f" />

                <!-- [0x02e] CLKGLFConfig1 -->
                <node id="CLKGLOCKFILTERRELOCKTHRCOUNTER" address="0x26" permission="rw"
                    description="Sets the relock threshold value of the instant lock low pass filter (16'h0001 shl lfReLockThrCounter); only in TX mode; default: after SEU"
                    mask="0xf0" />

                <node id="CLKGLOCKFILTERUNLOCKTHRCOUNTER" address="0x26" permission="rw"
                    description="Sets the unlock threshold value of the instant lock low pass filter (16'h0001 shl lfUnLockThrCounter); only in TX mode; default: after SEU"
                    mask="0x0f" />

                <!-- [0x02f] FAMaxHeaderFoundCount¶ -->
                <!-- Frame aligner configuration register. -->

                <node id="FAMAXHEADERFOUNDCOUNT" address="0x27" permission="rw"
                    description="The number of consecutive valid frame headers that have to be detected before frame lock is assumed."
                    mask="0xff" />

                <!-- [0x030] FAMaxHeaderFoundCountAfterNF -->
                <!-- Frame aligner configuration register. -->

                <node id="FAMAXHEADERFOUNDCOUNTAFTERNF" address="0x28" permission="rw"
                    description="The number of consecutive detected valid headers to be found to clear the invalid frame count. The reset can happen only if the number of detected invalid headers does not exceed the FAMaxHeaderNotFoundCount[7:0]."
                    mask="0xff" />

                <!-- [0x031] FAMaxHeaderNotFoundCount -->
                <!-- Frame aligner configuration register. -->

                <node id="FAMAXHEADERNOTFOUNDCOUNT" address="0x29" permission="rw"
                    description="The maximum number of invalid headers (consecutive or not) that can be received before the frame is considered misaligned."
                    mask="0xff" />

                <!-- [0x032] FAFAMaxSkipCycleCountAfterNF -->
                <!-- Frame aligner configuration register. -->

                <node id="FAMAXSKIPCYCLECOUNTAFTERNF" address="0x2a" permission="rw"
                    description=""
                    mask="0xff" />

                <!-- [0x033] PSDllConfig -->
                <node id="EPRXUNLOCKTHRESHOLD" address="0x2b" permission="rw"
                    description=" 7:4 -  Sets the unlock threshold value of the instant lock low pass filter for ePortRx DLL's (default: 5)"
                    mask="0xf0" />


                <node id="PSDLLCONFIRMCOUNT" address="0x2b" permission="rw"
                    description="Number of clock cycles (in the 40 MHz clock domain) to confirm locked state. 2d0=1, 2d1=4, 2d2=16, 2d3=31"
                    mask="0x0c" />

                <node id="PSDLLCURRENTSEL" address="0x2b" permission="rw"
                    description="Current for the DLL charge pump. 2d0=1 uA, 2d1=2 uA, 2d2=4 uA, 2d3=8 uA"
                    mask="0x03" />

                <!-- [0x034] EPRXDllConfig -->
                <!-- DLL configuration register -->

                <node id="EPRXDLLCURRENT" address="0x2c" permission="rw"
                    description="Current for the DLL charge pump. 2d0=1 uA, 2d1=2 uA, 2d2=4 uA, 2d3=8 uA"
                    mask="0xc0" />

                <node id="EPRXDLLCONFIRMCOUNT" address="0x2c" permission="rw"
                    description="Number of clock cycles (in the 40 MHz clock domain) to confirm locked state. 2d0=1, 2d1=4, 2d2=16, 2d3=31"
                    mask="0x30" />

                <node id="EPRXDLLFSMCLKALWAYSON" address="0x2c" permission="rw"
                    description="Force clock of ePortRx DLL state machine to be always enabled (disables clock gating)."
                    mask="0x8" />

                <node id="EPRXDLLCOARSELOCKDETECTION" address="0x2c" permission="rw"
                    description="Use coarse detector for the DLL lock condition."
                    mask="0x4" />

                <node id="EPRXENABLEREINIT" address="0x2c" permission="rw"
                    description="Allow re-initialization in ePortRxGroup when the tuning is out of range."
                    mask="0x2" />

                <node id="EPRXDATAGATINGENABLE" address="0x2c" permission="rw"
                    description="Enable data gating."
                    mask="0x1" />


                <!-- [0x035] FORCEEnable -->
                <!-- Enables user to enable specific sub-circuits regardless of the operation mode -->

                <node id="FORCETXENABLE" address="0x2d" permission="rw"
                    description="Enable the TX logic regardless of the operation mode"
                    mask="0x80" />

                <node id="FORCERXENABLE" address="0x2d" permission="rw"
                    description="Enable the RX logic regardless of the operation mode"
                    mask="0x40" />

                <node id="LDFORCEENABLE" address="0x2d" permission="rw"
                    description="Enables the Line Driver, regardless of the operation mode, when one of the loop-backs is selected."
                    mask="0x20" />

                <node id="TESTCLKFORCEENABLE" address="0x2d" permission="rw"
                    description="Enable the test clock input pad regardless of the operation mode."
                    mask="0x10" />

                <node id="I2CMCLKALWAYSENABLE" address="0x2d" permission="rw"
                    description="I2C masters clock always enable (disable clock gating)."
                    mask="0x08" />

                <node id="PSFSMCLKALWAYSON" address="0x2d" permission="rw"
                    description="Forces an initialization state machine clock to be always active (disables clock gating)"
                    mask="0x04" />
            </node> <!--CALIBRATION-->

            <!-- CHIP Config -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#chip-config -->
            <node id="CHIPCONFIG" address="0x36" description="LpGBT Chip Config">
                <!-- [0x036] ChipConfig -->
                <node id="HIGHSPEEDDATAOUTINVERT" address="0x0" permission="rw"
                    description="Inverts high speed data output lines (equivalent to swapping HSOUTP and HSOUTN on the PCB)"
                    mask="0x80" />

                <node id="HIGHSPEEDDATAININVERT" address="0x0" permission="rw"
                    description="Inverts high speed data input lines (equivalent to swapping HSINP and HSINN on the PCB)"
                    mask="0x40" />

                <node id="CHIPADDRESSBAR" address="0x0" permission="rw"
                    description="Sets most significant bits of the chip address (see Section 3.3)."
                    mask="0x7" />
            </node>

            <node id="EQUALIZER" address="0x37" description="LpGBT Equalizer">
                <!-- [0x037] EQConfig -->
                <!-- Main equalizer configuration register -->

                <node id="EQATTENUATION" address="0x0" permission="rw"
                    description="4:3 -  Attenuation of the equalizer. Gain [V/V] 2d0 = 1/3, 2d1 = 2/3, 2d2 = 2/3, 2d3 = 1/1"
                    mask="0x18" />

                <node id="EQCAP" address="0x0" permission="rw"
                    description="1:0 -  Capacitance select for the equalizer. Capacitance [fF]: 2d0 = 0, 2d1 = 70, 2d2 = 70, 2d3 = 140"
                    mask="0x3" />

                <!-- [0x038] EQRes -->
                <!-- Resistance configuration for the equalizer -->

                <node id="EQRES3" address="0x1" permission="rw"
                    description="Resistance to be used in the fourth stage of the data input equalizer. Resistance [kOhm]: 2d0=0, 2d1=3.0, 2d2=4.9, 2d3=7.1"
                    mask="0xc0" />
                <node id="EQRES2" address="0x1" permission="rw"
                    description="Resistance to be used in the third stage of the data input equalizer. EQRes2[1:0] Resistance [kOhm] 2d0=0, 2d1=3.0, 2d2=4.9, 2d3=7.1"
                    mask="0x30" />
                <node id="EQRES1" address="0x1" permission="rw"
                    description="Resistance to be used in the second stage of the data input equalizer. EQRes1[1:0] Resistance [kOhm] 2d0=0, 2d1=3.0, 2d2=4.9, 2d3=7.1"
                    mask="0x0c" />
                <node id="EQRES0" address="0x1" permission="rw"
                    description="Resistance to be used in the first stage of the data input equalizer. EQRes0[1:0] Resistance [kOhm] 2d0=0, 2d1=3.0, 2d2=4.9, 2d3=7.1"
                    mask="0x03" />
            </node>

            <!-- Line Driver -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#line-driver -->
            <node id="LINE_DRIVER" address="0x39" description="LpGBT Line Driver">
                <!-- [0x039] LDConfigH -->
                <!-- Line driver configuration register -->

                <node id="LDEMPHASISENABLE" address="0x0" permission="rw"
                    description="Enable pre-emphasis in the line driver. The amplitude of the pre-emphasis is controlled by LDEmphasisAmp[6:0] and the duration by LDEmphasisShort."
                    mask="0x80" />

                <node id="LDMODULATIONCURRENT" address="0x0" permission="rw"
                    description="Sets high-speed line driver modulation current: Im = 137 uA * LDModulationCurrent[6:0]"
                    mask="0x7f" />

                <!-- 0x03a] LDConfigL -->
                <!-- Line driver configuration register -->

                <node id="LDEMPHASISSHORT" address="0x1" permission="rw"
                    description="Sets the duration of the pre-emphasis pulse. Please not that pre-emphasis has to be enabled (LDEmphasisEnable) for this field to have any impact."
                    mask="0x8" />

                <node id="LDEMPHASISAMP" address="0x1" permission="rw"
                    description="Sets high-speed line driver pre-emphasis current: Ipre = 137 uA * LDEmphasisAmp[6:0]. Please note that pre-emphasis has to be enabled (LDEmphasisEnable) for these registers bits to be active."
                    mask="0x7f" />

                <!-- [0x03b] REFCLK -->
                <!-- Configuration for the reference clock pad -->

                <node id="TESTCLKSETCM" address="0x2" permission="rw"
                    description="Enable common mode generation for TSTCLKN/P input pads."
                    mask="0x10" />

                <node id="REFCLKFORCEENABLE" address="0x2" permission="rw"
                    description="Enable the reference clock pad regardless of the operation mode."
                    mask="0x4" />

                <node id="REFCLKACBIAS" address="0x2" permission="rw"
                    description="Enables the common mode generation for the REFCLK."
                    mask="0x2" />

                <node id="REFCLKTERM" address="0x2" permission="rw"
                    description="Enables the 100 Ohm termination for the REFCLK input."
                    mask="0x1" />

                <!-- [0x03c] SCCONFIG -->
                <!-- Serial interface (IC/EC) configuration register. -->

                <node id="SCPARITYCHECKDISABLE" address="0x3" permission="rw"
                    description="Disable parity check for incoming frames. If asserted, the data will be copied to registers regardless of parity check."
                    mask="0x1" />
            </node>

            <!-- Reset  -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#reset -->
            <node id="RESET" address="0x3d" description="">
            </node>

            <!-- Power Good  -->
            <node id="POWER_GOOD" address="0x3e" description="">

                <!-- [0x03e] PGConfig -->
                <!-- Power Good configuration. -->

                <node id="PGENABLE" address="0x0" permission="rw"
                    description="7 -- Enable Power Good feature. For more details see Power-up state machine."
                    mask="0x80" />

                <node id="PGDELAY" address="0x0" permission="rw"
                    description="PGLevel Enable Power Good feature. For more details see Power-up state machine. Voltage level [V]: 0=0.70, 1=0.75, 2=0.80, 3=0.85, 4=0.90, 5=0.95, 6=1.00, 7=1.05"
                    mask="0x70" />

                <node id="PGDELAY" address="0x0" permission="rw"
                    description="PGDelay Wait time. Wait time: 0 =disabled, 1 =1 us, 2 =5 us, 3 =10 us, 4 =50 us, 5 =100 us, 6 =500 us, 7 =1 ms, 8 =5 ms, 9 =10 ms, 10=20 ms, 11=50 ms, 12=100 ms, 13=200 ms, 14=500 ms, 15=1 s"
                    mask="0x0f" />

            </node>

            <!-- Masters  -->
            <node id="I2C_MASTERS" address="0x3f" description="">
            </node>

            <!-- Parallel IO  -->
            <node id="PIO" address="0x52" description="">

                <!-- [0x052] PIODirH -->
                <!-- Direction control for Parallel IO port -->

                <node id="PIODIRH" address="0x0" permission="rw"
                    description="1'b0=Pin configured as an input, 1'b1=Pin configured as an output"
                    mask="0xff" />

                <!-- [0x053] PIODirL -->
                <!-- Direction control for Parallel IO port -->

                <node id="PIODIRL" address="0x1" permission="rw"
                    description="1'b0=Pin configured as an input, 1'b1=Pin configured as an output"
                    mask="0xff" />


                <!-- [0x054] PIOOutH -->
                <!-- Output control for Parallel IO port -->

                <node id="PIOOUTH" address="0x2" permission="rw"
                    description=""
                    mask="0xff" />

                <!-- [0x055] PIOOutL -->
                <!-- Output control for Parallel IO port -->

                <node id="PIOOUTL" address="0x3" permission="rw"
                    description=""
                    mask="0xff" />

                <!-- [0x056] PIOPullEnaH -->
                <!-- Pull-up/pull-down control for Parallel IO port -->

                <node id="PIOPULLENABLEH" address="0x3" permission="rw"
                    description=""
                    mask="0xff" />

                <!-- [0x057] PIOPullEnaL -->
                <!-- Pull-up/pull-down control for Parallel IO port -->

                <node id="PIOPULLENABLEL" address="0x4" permission="rw"
                    description=""
                    mask="0xff" />

                <!-- [0x058] PIOUpDownH -->
                <!-- Selects pull up or pull down for Parallel IO port -->

                <node id="PIOUPDOWNH" address="0x5" permission="rw"
                    description=""
                    mask="0xff" />

                <!-- [0x059] PIOUpDownL -->
                <!-- Selects pull up or pull down for Parallel IO port -->

                <node id="PIOUPDOWNL" address="0x6" permission="rw"
                    description=""
                    mask="0xff" />

                <!-- [0x05a] PIODriveStrengthH -->
                <!-- Selects driving strength for Parallel IO port when configured as an output -->

                <node id="PIODRIVESTRENGTHH" address="0x7" permission="rw"
                    description=""
                    mask="0xff" />

                <!-- [0x05b] PIODriveStrengthL -->
                <!-- Selects driving strength for Parallel IO port when configured as an output -->

                <node id="PIODRIVESTRENGTHL" address="0x8" permission="rw"
                    description=""
                    mask="0xff" />

            </node>

            <!-- Phase Shifter  -->
            <node id="PHASE_SHIFTER" address="0x5C" description=""
                generate="true"
                generate_size="4"
                generate_address_step="0x3"
                generate_idx_var="PSCLK_IDX">
                <!-- [0x05c] PS0Config -->
                <!-- Main configuration of the phase-shifter clock 0 -->

                <node id="PS${PSCLK_IDX}DELAY_8" address="0x0" permission="rw"
                    description="MSB of the delay select for clock ${PSCLK_IDX}. For more information check [0x05d] ${PSCLK_IDX}Delay register."
                    mask="0x80" />

                <node id="PS${PSCLK_IDX}ENABLEFINETUNE" address="0x0" permission="rw"
                    description="Enable fine deskewing for clock ${PSCLK_IDX}."
                    mask="0x40" />

                <node id="PS${PSCLK_IDX}DRIVESTRENGTH" address="0x0" permission="rw"
                    description="Sets the driving strength for clock ${PSCLK_IDX} output. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x18" />

                <node id="PS${PSCLK_IDX}FREQ" address="0x0" permission="rw"
                    description="Sets the frequency for clock ${PSCLK_IDX} output. Frequency [MHz]: 0=disabled, 1=40, 2=80, 3=160, 4=320, 5=640, 6=1280, 7="
                    mask="0x7" />

                <!-- [0x05d] ${PSCLK_IDX}Delay -->
                <!-- Delay of the phase-shifter clock ${PSCLK_IDX} -->

                <node id="PS${PSCLK_IDX}DELAY_7TO0" address="0x1" permission="rw"
                    description="Delay select for clock ${PSCLK_IDX}. Please note that that most significant bit of the ${PSCLK_IDX}Delay field is stored in the [0x05c] PS0Config register."
                    mask="0xff" />

                <!-- [0x05e] ${PSCLK_IDX}OutDriver -->
                <!-- Output driver configuration for the phase-shifter clock ${PSCLK_IDX} -->

                <node id="PS${PSCLK_IDX}PREEMPHASISSTRENGTH" address="0x2" permission="rw"
                    description="Sets the pre-emphasis strength for phase-shifter clock ${PSCLK_IDX} output. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0xc0" />

                <node id="PS${PSCLK_IDX}PREEMPHASISMODE" address="0x2" permission="rw"
                    description="Sets the pre-emphasis mode for clock ${PSCLK_IDX}. Mode: 0=disabled, 1=disabled, 2=Self timed, 3=Clock timed"
                    mask="0x18" />

                <node id="PS${PSCLK_IDX}PREEMPHASISWIDTH" address="0x2" permission="rw"
                    description="Sets the width of pre-emphasis pulse for clock ${PSCLK_IDX} output in self timed mode. Pulse length [ps]: 0=0, 1=0, 2=0, 3=0, 4=0, 5=0, 6=0, 7=0"
                    mask="0x7" />

            </node>

            <!-- Voltage DAC  -->
            <node id="VOLTAGE_DAC" address="0x68" description="">
            </node>

            <!-- Current DAC  -->
            <node id="CUR_DAC" address="0x6A" description="">
            </node>

            <!-- EPort Clock -->
            <node id="EPORTCLK" address="0x6C" description=""
                generate="true"
                generate_size="29"
                generate_address_step="0x2"
                generate_idx_var="CLOCK_OUT_IDX">

                <!-- [0x06c] EPCLK0ChnCntrH -->

                <node id="EPCLK${CLOCK_OUT_IDX}INVERT" address="0x0" permission="rw"
                    description="Inverts ${CLOCK_OUT_IDX} clock output."
                    mask="0x40" />
                <node id="EPCLK${CLOCK_OUT_IDX}DRIVESTRENGTH" address="0x0" permission="rw"
                    description="Sets the driving strength for ${CLOCK_OUT_IDX} clock output. Strength [mA]: 3d0=0, 3d1=1.0, 3d2=1.5, 3d3=2.0, 3d4=2.5, 3d5=3.0, 3d6=3.5, 3d7=4.0"
                    mask="0x38" />
                <node id="EPCLK${CLOCK_OUT_IDX}FREQ" address="0x0" permission="rw"
                    description="Sets the frequency for ${CLOCK_OUT_IDX} clock output. Frequency [MHz]: 3d0=disabled, 3d1=40, 3d2=80, 3d3=160, 3d4=320, 3d5=640, 3d6=1280, 3d7=ePortRxDataIn[0]"
                    mask="0x7" />

                <!-- [0x06d] EPCLK0ChnCntrL -->
                <node id="EPCLK${CLOCK_OUT_IDX}PREEMPHASISSTRENGTH" address="0x1" permission="rw"
                    description="Sets the pre-emphasis strength for ${CLOCK_OUT_IDX} clock output. Strength [mA]: 3d0 = 0, 3d1 = 1.0, 3d2 = 1.5, 3d3 = 2.0, 3d4 = 2.5, 3d5 = 3.0, 3d6 = 3.5, 3d7 = 4.0"
                    mask="0xe0" />
                <node id="EPCLK${CLOCK_OUT_IDX}PREEMPHASISMODE" address="0x1" permission="rw"
                    description="Sets the pre-emphasis mode for clock output ${CLOCK_OUT_IDX}. Mode: 0 = disabled, 1 = disabled, 2 = Self timed, 3 = Clock timed"
                    mask="0x18" />
                <node id="EPCLK${CLOCK_OUT_IDX}PREEMPHASISWIDTH" address="0x1" permission="rw"
                    description="Sets the width of pre-emphasis pulse for ${CLOCK_OUT_IDX} clock output in self timed mode. Pulse length [ps]: 3d0=120, 3d1=240, 3d2=360, 3d3=480, 3d4=600, 3d5=720, 3d6=840, 3d7=960"
                    mask="0x7" />
            </node>

            <!-- ePortTx -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#eporttx -->
            <node id="EPORTTX" address="0xA7" description="">
                <!-- [0x0a7] EPTXDataRate -->
                <!-- Data rate control for ePortTx -->

                <node id="EPTX3DATARATE" address="0x0" permission="rw"
                    description="DataRate Data rate for ePortTx group 3. 0=disabled, 1=80Mbps, 2=160Mbps, 3=320Mbps"
                    mask="0xc0" />
                <node id="EPTX2DATARATE" address="0x0" permission="rw"
                    description="Data rate for ePortTx group 2. 0=disabled, 1=80Mbps, 2=160Mbps, 3=320Mbps"
                    mask="0x3" />
                <node id="EPTX1DATARATE" address="0x0" permission="rw"
                    description="Data rate for ePortTx group 1. 0=disabled, 1=80Mbps, 2=160Mbps, 3=320Mbps"
                    mask="0x0c" />
                <node id="EPTX0DATARATE" address="0x0" permission="rw"
                    description="Data rate for ePortTx group 0. 0=disabled, 1=80Mbps, 2=160Mbps, 3=320Mbps"
                    mask="0x03" />

                <!-- 0x0a8] EPTXControl -->
                <!-- EportTx configuration register. -->

                <node id="EPTXECPREEMPHASISWIDTH" address="0x1" permission="rw"
                    description="Sets the width of pre-emphasis pulse for EC channel output. Pulse length [ps]: 0=120, 1=360, 2=600, 3=840"
                    mask="0xc0" />

                <node id="EPTXECINVERT" address="0x1" permission="rw"
                    description="Invert data for EC channel output"
                    mask="0x20" />

                <node id="EPTXECENABLE" address="0x1" permission="rw"
                    description="Enable EC channel output"
                    mask="0x10" />

                <node id="EPTX3MIRRORENABLE" address="0x1" permission="rw"
                    description="Enables mirror feature for group 3"
                    mask="0x08" />

                <node id="EPTX2MIRRORENABLE" address="0x1" permission="rw"
                    description="Enables mirror feature for group 2"
                    mask="0x04" />

                <node id="EPTX1MIRRORENABLE" address="0x1" permission="rw"
                    description="Enables mirror feature for group 1"
                    mask="0x02" />

                <node id="EPTX0MIRRORENABLE" address="0x1" permission="rw"
                    description="Enables mirror feature for group 0"
                    mask="0x01" />

                <!-- [0x0a9] EPTX10Enable -->
                <!-- Channel enable control for EPTX0 and EPTX1. -->

                <node id="EPTX13ENABLE" address="0x2" permission="rw"
                    description="Enable channel 3 in group 1"
                    mask="0x80" />

                <node id="EPTX12ENABLE" address="0x2" permission="rw"
                    description="Enable channel 2 in group 1"
                    mask="0x40" />

                <node id="EPTX11ENABLE" address="0x2" permission="rw"
                    description="Enable channel 1 in group 1"
                    mask="0x20" />

                <node id="EPTX10ENABLE" address="0x2" permission="rw"
                    description="Enable channel 0 in group 1"
                    mask="0x10" />

                <node id="EPTX03ENABLE" address="0x2" permission="rw"
                    description="Enable channel 3 in group 0"
                    mask="0x08" />

                <node id="EPTX02ENABLE" address="0x2" permission="rw"
                    description="Enable channel 2 in group 0"
                    mask="0x04" />

                <node id="EPTX01ENABLE" address="0x2" permission="rw"
                    description="Enable channel 1 in group 0"
                    mask="0x02" />

                <node id="EPTX00ENABLE" address="0x2" permission="rw"
                    description="Enable channel 0 in group 0"
                    mask="0x01" />

                <!-- [0x0aa] EPTX32Enable -->
                <!-- Channel enable control for EPTX2 and EPTX3. -->

                <node id="EPTX33ENABLE" address="0x3" permission="rw"
                    description="Enable channel 3 in group 3"
                    mask="0x80" />

                <node id="EPTX32ENABLE" address="0x3" permission="rw"
                    description="Enable channel 2 in group 3"
                    mask="0x40" />

                <node id="EPTX31ENABLE" address="0x3" permission="rw"
                    description="Enable channel 1 in group 3"
                    mask="0x20" />

                <node id="EPTX30ENABLE" address="0x3" permission="rw"
                    description="Enable channel 0 in group 3"
                    mask="0x10" />

                <node id="EPTX23ENABLE" address="0x3" permission="rw"
                    description="Enable channel 3 in group 2"
                    mask="0x08" />

                <node id="EPTX22ENABLE" address="0x3" permission="rw"
                    description="Enable channel 2 in group 2"
                    mask="0x04" />

                <node id="EPTX21ENABLE" address="0x3" permission="rw"
                    description="Enable channel 1 in group 2"
                    mask="0x02" />

                <node id="EPTX20ENABLE" address="0x3" permission="rw"
                    description="Enable channel 0 in group 2"
                    mask="0x01" />


                <!-- [0x0ab] EPTXEcChnCntr -->
                <!-- EC channel driver configuration. -->

                <node id="EPTXECPREEMPHASISSTRENGTH" address="0x4" permission="rw"
                    description="7:5 -  Sets the pre-emphasis strength for the EC channel. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0xe0" />
                <node id="EPTXECPREEMPHASISMODE" address="0x4" permission="rw"
                    description="4:3 -  Sets the pre-emphasis mode for the EC channel. Mode: 0=disabled, 1=disabled, 2=Self timed, 3=Clock timed"
                    mask="0x18" />
                <node id="EPTXECDRIVESTRENGTH" address="0x4" permission="rw"
                    description="2:0 -  Sets the pre-emphasis strength for the EC channel. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x7" />

                <node id="EPTX_CHN_CONTROL"  address="0x5"
                    description=""
                    generate="true" generate_size="16" generate_address_step="0x1" generate_idx_var="TX_CHN_IDX">

                    <!-- [0x0ac - 0x0bb ] EPTX00ChnCntr -->
                    <!-- Control register for output driver of channel 0 in group 0 -->
                    <node id="EPTX${TX_CHN_IDX}PREEMPHASISSTRENGTH" address="0x0" permission="rw"
                        description="Sets the pre-emphasis strength for channel ${TX_CHN_IDX}.Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                        mask="0xe0" />
                    <node id="EPTX${TX_CHN_IDX}PREEMPHASISMODE" address="0x0" permission="rw"
                        description="Selects the pre-emphasis mode for channel ${TX_CHN_IDX}. Mode: 0=disabled, 1=disabled, 2=Self timed, 3=Clock timed"
                        mask="0x18"/>
                    <node id="EPTX${TX_CHN_IDX}DRIVESTRENGTH" address="0x0" permission="rw"
                        description="Sets the driving strength for channel ${TX_CHN_IDX}. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                        mask="0x7" />

                </node>

                <!-- [0x0bc- 0x0c3] EPTX01_00ChnCntr -->
                <!-- Output driver settings for ePortTx group 0 -->

                <node id="EPTX01INVERT" address="0x15" permission="rw"
                    description="Invert data for channel 1 in ePortTx Group 0"
                    mask="0x80" />
                <node id="EPTX01PREEMPHASISWIDTH" address="0x15" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 0. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x70" />
                <node id="EPTX00INVERT" address="0x15" permission="rw"
                    description="Invert data for channel 0 in ePortTx Group 0"
                    mask="0x08" />
                <node id="EPTX00PREEMPHASISWIDTH" address="0x15" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 0. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x07" />

                <node id="EPTX03INVERT" address="0x16" permission="rw"
                    description="Invert data for channel 3 in ePortTx Group 0"
                    mask="0x80" />
                <node id="EPTX03PREEMPHASISWIDTH" address="0x16" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 0. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x70" />
                <node id="EPTX02INVERT" address="0x16" permission="rw"
                    description="Invert data for channel 2 in ePortTx Group 0"
                    mask="0x08" />
                <node id="EPTX02PREEMPHASISWIDTH" address="0x16" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 0. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x07" />

                <node id="EPTX11INVERT" address="0x17" permission="rw"
                    description="Invert data for channel 1 in ePortTx Group 1"
                    mask="0x80" />
                <node id="EPTX11PREEMPHASISWIDTH" address="0x17" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 1. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x70" />
                <node id="EPTX10INVERT" address="0x17" permission="rw"
                    description="Invert data for channel 0 in ePortTx Group 1"
                    mask="0x08" />
                <node id="EPTX10PREEMPHASISWIDTH" address="0x17" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 1. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x07" />

                <node id="EPTX13INVERT" address="0x18" permission="rw"
                    description="Invert data for channel 3 in ePortTx Group 1"
                    mask="0x80" />
                <node id="EPTX13PREEMPHASISWIDTH" address="0x18" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 1. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x70" />
                <node id="EPTX12INVERT" address="0x18" permission="rw"
                    description="Invert data for channel 2 in ePortTx Group 1"
                    mask="0x08" />
                <node id="EPTX12PREEMPHASISWIDTH" address="0x18" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 1. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x07" />

                <node id="EPTX21INVERT" address="0x19" permission="rw"
                    description="Invert data for channel 1 in ePortTx Group 2"
                    mask="0x80" />
                <node id="EPTX21PREEMPHASISWIDTH" address="0x19" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 2. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x70" />
                <node id="EPTX20INVERT" address="0x19" permission="rw"
                    description="Invert data for channel 0 in ePortTx Group 2"
                    mask="0x08" />
                <node id="EPTX20PREEMPHASISWIDTH" address="0x19" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 2. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x07" />

                <node id="EPTX23INVERT" address="0x1a" permission="rw"
                    description="Invert data for channel 3 in ePortTx Group 2"
                    mask="0x80" />
                <node id="EPTX23PREEMPHASISWIDTH" address="0x1a" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 2. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x70" />
                <node id="EPTX22INVERT" address="0x1a" permission="rw"
                    description="Invert data for channel 2 in ePortTx Group 2"
                    mask="0x08" />
                <node id="EPTX22PREEMPHASISWIDTH" address="0x1a" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 2. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x07" />

                <node id="EPTX31INVERT" address="0x1b" permission="rw"
                    description="Invert data for channel 1 in ePortTx Group 3"
                    mask="0x80" />
                <node id="EPTX31PREEMPHASISWIDTH" address="0x1b" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 3. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x70" />
                <node id="EPTX30INVERT" address="0x1b" permission="rw"
                    description="Invert data for channel 0 in ePortTx Group 3"
                    mask="0x08" />
                <node id="EPTX30PREEMPHASISWIDTH" address="0x1b" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 3. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x07" />

                <node id="EPTX33INVERT" address="0x1c" permission="rw"
                    description="Invert data for channel 3 in ePortTx Group 3"
                    mask="0x80" />
                <node id="EPTX33PREEMPHASISWIDTH" address="0x1c" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 3. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x70" />
                <node id="EPTX32INVERT" address="0x1c" permission="rw"
                    description="Invert data for channel 2 in ePortTx Group 3"
                    mask="0x08" />
                <node id="EPTX32PREEMPHASISWIDTH" address="0x1c" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 3. Strength [mA]: 0=0, 1=1.0, 2=1.5, 3=2.0, 4=2.5, 5=3.0, 6=3.5, 7=4.0"
                    mask="0x07" />

            </node>

            <!-- ePortRx -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#eportrx -->
            <node id="EPORTRX" address="0xC4" description="">
                <!-- [0x0c4] EPRX0Control -->
                <!-- Configuration of ePortRx Group 0 -->
                <node id="EPRX03ENABLE" address="0x0" permission="rw"
                    description="Enables channel 3 in group 0."
                    mask="0x80" />
                <node id="EPRX02ENABLE" address="0x0" permission="rw"
                    description="Enables channel 2 in group 0."
                    mask="0x40" />
                <node id="EPRX01ENABLE" address="0x0" permission="rw"
                    description="Enables channel 1 in group 0."
                    mask="0x20" />
                <node id="EPRX00ENABLE" address="0x0" permission="rw"
                    description="Enables channel 0 in group 0."
                    mask="0x10" />
                <node id="EPRX0DATARATE" address="0x0" permission="rw"
                    description="Sets the data rate for group 0. 5 Gbps: 0=disabled, 1=160Mbps, 2=320Mbps, 3=640Mbps.  10 Gbps: 0=disabled, 1=320 Mbps, 2=640 Mbps, 3=1280 Mbps."
                    mask="0xc" />
                <node id="EPRX0TRACKMODE" address="0x0" permission="rw"
                    description="Sets the phase tracking mode for group 0. Mode: 0=Fixed phase, 1=Initial training, 2=Continuous phase tracking, 3=Continuous phase tracking with initial phase."
                    mask="0x3" />

                <!-- [0x0c5] EPRX1Control -->
                <!-- Configuration of ePortRx Group 1 -->

                <node id="EPRX13ENABLE" address="0x1" permission="rw"
                    description="Enables channel 3 in group 1."
                    mask="0x80" />
                <node id="EPRX12ENABLE" address="0x1" permission="rw"
                    description="Enables channel 2 in group 1."
                    mask="0x40" />
                <node id="EPRX11ENABLE" address="0x1" permission="rw"
                    description="Enables channel 1 in group 1."
                    mask="0x20" />
                <node id="EPRX10ENABLE" address="0x1" permission="rw"
                    description="Enables channel 0 in group 1."
                    mask="0x10" />
                <node id="EPRX1DATARATE" address="0x1" permission="rw"
                    description="Sets the data rate for group 1. 5 Gbps: 0=disabled, 1=160Mbps, 2=320Mbps, 3=640Mbps.  10 Gbps: 0=disabled, 1=320 Mbps, 2=640 Mbps, 3=1280 Mbps."
                    mask="0xc" />
                <node id="EPRX1TRACKMODE" address="0x1" permission="rw"
                    description="Sets the phase tracking mode for group 1. Mode: 0=Fixed phase, 1=Initial training, 2=Continuous phase tracking, 3=Continuous phase tracking with initial phase."
                    mask="0x3" />

                <!-- [0x0c6] EPRX2Control -->
                <!-- Configuration of ePortRx Group 2 -->

                <node id="EPRX23ENABLE" address="0x2" permission="rw"
                    description="Enables channel 3 in group 2."
                    mask="0x80" />
                <node id="EPRX22ENABLE" address="0x2" permission="rw"
                    description="Enables channel 2 in group 2."
                    mask="0x40" />
                <node id="EPRX21ENABLE" address="0x2" permission="rw"
                    description="Enables channel 1 in group 2."
                    mask="0x20" />
                <node id="EPRX20ENABLE" address="0x2" permission="rw"
                    description="Enables channel 0 in group 2."
                    mask="0x10" />
                <node id="EPRX2DATARATE" address="0x2" permission="rw"
                    description="Sets the data rate for group 2. 5 Gbps: 0=disabled, 1=160Mbps, 2=320Mbps, 3=640Mbps.  10 Gbps: 0=disabled, 1=320 Mbps, 2=640 Mbps, 3=1280 Mbps."
                    mask="0xc" />
                <node id="EPRX2TRACKMODE" address="0x2" permission="rw"
                    description="Sets the phase tracking mode for group 2. Mode: 0=Fixed phase, 1=Initial training, 2=Continuous phase tracking, 3=Continuous phase tracking with initial phase."
                    mask="0x3" />

                <!-- [0x0c7] EPRX3Control -->
                <!-- Configuration of ePortRx Group 3 -->

                <node id="EPRX33ENABLE" address="0x3" permission="rw"
                    description="Enables channel 3 in group 3."
                    mask="0x80" />
                <node id="EPRX32ENABLE" address="0x3" permission="rw"
                    description="Enables channel 2 in group 3."
                    mask="0x40" />
                <node id="EPRX31ENABLE" address="0x3" permission="rw"
                    description="Enables channel 1 in group 3."
                    mask="0x20" />
                <node id="EPRX30ENABLE" address="0x3" permission="rw"
                    description="Enables channel 0 in group 3."
                    mask="0x10" />
                <node id="EPRX3DATARATE" address="0x3" permission="rw"
                    description="Sets the data rate for group 3. 5 Gbps: 0=disabled, 1=160Mbps, 2=320Mbps, 3=640Mbps.  10 Gbps: 0=disabled, 1=320 Mbps, 2=640 Mbps, 3=1280 Mbps."
                    mask="0xc" />
                <node id="EPRX3TRACKMODE" address="0x3" permission="rw"
                    description="Sets the phase tracking mode for group 3. Mode: 0=Fixed phase, 1=Initial training, 2=Continuous phase tracking, 3=Continuous phase tracking with initial phase."
                    mask="0x3" />

                <!-- [0x0c8] EPRX4Control -->
                <!-- Configuration of ePortRx Group 4 -->

                <node id="EPRX43ENABLE" address="0x4" permission="rw"
                    description="Enables channel 3 in group 4."
                    mask="0x80" />
                <node id="EPRX42ENABLE" address="0x4" permission="rw"
                    description="Enables channel 2 in group 4."
                    mask="0x40" />
                <node id="EPRX41ENABLE" address="0x4" permission="rw"
                    description="Enables channel 1 in group 4."
                    mask="0x20" />
                <node id="EPRX40ENABLE" address="0x4" permission="rw"
                    description="Enables channel 0 in group 4."
                    mask="0x10" />
                <node id="EPRX4DATARATE" address="0x4" permission="rw"
                    description="Sets the data rate for group 4. 5 Gbps: 0=disabled, 1=160Mbps, 2=320Mbps, 3=640Mbps.  10 Gbps: 0=disabled, 1=320 Mbps, 2=640 Mbps, 3=1280 Mbps."
                    mask="0xc" />
                <node id="EPRX4TRACKMODE" address="0x4" permission="rw"
                    description="Sets the phase tracking mode for group 4. Mode: 0=Fixed phase, 1=Initial training, 2=Continuous phase tracking, 3=Continuous phase tracking with initial phase."
                    mask="0x3" />

                <!-- [0x0c9] EPRX5Control -->
                <!-- Configuration of ePortRx Group 5 -->

                <node id="EPRX53ENABLE" address="0x5" permission="rw"
                    description="Enables channel 3 in group 5."
                    mask="0x80" />
                <node id="EPRX52ENABLE" address="0x5" permission="rw"
                    description="Enables channel 2 in group 5."
                    mask="0x40" />
                <node id="EPRX51ENABLE" address="0x5" permission="rw"
                    description="Enables channel 1 in group 5."
                    mask="0x20" />
                <node id="EPRX50ENABLE" address="0x5" permission="rw"
                    description="Enables channel 0 in group 5."
                    mask="0x10" />
                <node id="EPRX5DATARATE" address="0x5" permission="rw"
                    description="Sets the data rate for group 5. 5 Gbps: 0=disabled, 1=160Mbps, 2=320Mbps, 3=640Mbps.  10 Gbps: 0=disabled, 1=320 Mbps, 2=640 Mbps, 3=1280 Mbps."
                    mask="0xc" />
                <node id="EPRX5TRACKMODE" address="0x5" permission="rw"
                    description="Sets the phase tracking mode for group 5. Mode: 0=Fixed phase, 1=Initial training, 2=Continuous phase tracking, 3=Continuous phase tracking with initial phase."
                    mask="0x3" />

                <!-- [0x0ca] EPRX6Control -->
                <!-- Configuration of ePortRx Group 6 -->

                <node id="EPRX63ENABLE" address="0x6" permission="rw"
                    description="Enables channel 3 in group 6."
                    mask="0x80" />
                <node id="EPRX62ENABLE" address="0x6" permission="rw"
                    description="Enables channel 2 in group 6."
                    mask="0x40" />
                <node id="EPRX61ENABLE" address="0x6" permission="rw"
                    description="Enables channel 1 in group 6."
                    mask="0x20" />
                <node id="EPRX60ENABLE" address="0x6" permission="rw"
                    description="Enables channel 0 in group 6."
                    mask="0x10" />
                <node id="EPRX6DATARATE" address="0x6" permission="rw"
                    description="Sets the data rate for group 6. 5 Gbps: 0=disabled, 1=160Mbps, 2=320Mbps, 3=640Mbps.  10 Gbps: 0=disabled, 1=320 Mbps, 2=640 Mbps, 3=1280 Mbps."
                    mask="0xc" />
                <node id="EPRX6TRACKMODE" address="0x6" permission="rw"
                    description="Sets the phase tracking mode for group 6. Mode: 0=Fixed phase, 1=Initial training, 2=Continuous phase tracking, 3=Continuous phase tracking with initial phase."
                    mask="0x3" />

                <!-- [0x0cb] EPRXEcControl -->
                <!-- Configuration of ePortRx EC channel -->

                <node id="EPRXECTRACKMODE" address="0x7" permission="rw"
                    description="1:0 -  Sets the phase tracking mode for EC channel. Mode: 0=Fixed phase, 1=Initial training, 2=Continuous phase tracking, 3=Continuous phase tracking with initial phase."
                    mask="0x3" />

                <!-- [0x0cc + n] EPRXnChnCntr -->

                <node id="EPRX_CHN_CONTROL"  address="0x8"
                    description=""
                    generate="true" generate_size="28" generate_address_step="0x1" generate_idx_var="RX_CHN_IDX">

                    <node id="EPRX${RX_CHN_IDX}PHASESELECT" address="0x0" permission="rw"
                        description="Selects the phase for ${RX_CHN_IDX}."
                        mask="0xf0" />

                    <node id="EPRX${RX_CHN_IDX}INVERT" address="0x0" permission="rw"
                        description="Inverts the ${RX_CHN_IDX}."
                        mask="0x8" />

                    <node id="EPRX${RX_CHN_IDX}ACBIAS" address="0x0" permission="rw"
                        description="Enables the common mode generation for ${RX_CHN_IDX}."
                        mask="0x4" />

                    <node id="EPRX${RX_CHN_IDX}TERM" address="0x0" permission="rw"
                        description="Enables the 1${RX_CHN_IDX} Ohm termination for ${RX_CHN_IDX}."
                        mask="0x2" />

                    <node id="EPRX${RX_CHN_IDX}EQ1" address="0x0" permission="rw"
                        description="Equalization control for ${RX_CHN_IDX}."
                        mask="0x1" />

                </node>

                <!-- [0x0e8] EPRXEcChnCntr -->
                <!-- Configuration of the EC channel in ePortRx -->

                <node id="EPRXECPHASESELECT" address="0x24" permission="rw"
                    description="Static phase for the EC channel."
                    mask="0xf0" />

                <node id="EPRXECINVERT" address="0x24" permission="rw"
                    description="Inverts the EC channel data input."
                    mask="0x08" />

                <node id="EPRXECACBIAS" address="0x24" permission="rw"
                    description="Enables the common mode generation for the EC channel."
                    mask="0x04" />

                <node id="EPRXECTERM" address="0x24" permission="rw"
                    description="Enables the 100 Ohm termination for EC channel."
                    mask="0x02" />

                <node id="EPRXECENABLE" address="0x24" permission="rw"
                    description="Enables the EC channel."
                    mask="0x01" />

                <!-- TODO -->
                <!-- [0x0e9] EPRXEq10Control -->
                <!-- [0x0ea] EPRXEq32Control -->
                <!-- [0x0eb] EPRXEq54Control -->
                <!-- [0x0ec] EPRXEq6Control -->


                <!-- Controls behavior of the power up state machine -->
                <!-- (for more details refer to Power-up state machine) -->
                <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#power-up-state-machine -->
            </node>

            <node id="POWERUP" address="0xED" description="">

                <!-- [0x0ed] POWERUP0 -->
                <node id="PUSMPLLWDOGDISABLE" address="0x0" permission="rw"
                    description="Disables watch dog monitoring PLL locked signal"
                    mask="0x40" />
                <node id="PUSMDLLWDOGDISABLE" address="0x0" permission="rw"
                    description="Disables watch dog monitoring DLL locked signal"
                    mask="0x20" />
                <node id="PUSMREADYWHENCHNSLOCKED" address="0x0" permission="rw"
                    description="When selected, ready signal is reported only after all enabled channels in all ePortRx groups are locked"
                    mask="0x10" />
                <node id="PUSMPLLTIMEOUTCONFIG" address="0x0" permission="rw"
                    description="Determines the timeout duration in the WAIT_PLL_LOCK state in the power up state machine. For more details see Power-up state machine."
                    mask="0xf" />

                <!-- [0x0ee] POWERUP1 -->
                <node id="PUSMDLLTIMEOUTCONFIG" address="0x1" permission="rw"
                    description="Determines the timeout duration in the WAIT_DLL_LOCK state in the power up state machine. For more details see Power-up state machine"
                    mask="0xf0" />
                <node id="PUSMCHANNELSTIMEOUTCONFIG" address="0x1" permission="rw"
                    description="Determines the timeout duration in the WAIT_CHNS_LOCKED state in the power up state machine. For more details see Power-up state machine."
                    mask="0x0f" />

                <!-- [0x0ef] POWERUP2 -->
                <node id="DLLCONFIGDONE" address="0x2" permission="rw"
                    description="When asserted, the power up state machine is allowed to proceed to PLL initialization. Please refer Configuration for more details."
                    mask="0x4" />
                <node id="PLLCONFIGDONE" address="0x2" permission="rw"
                    description="When asserted, the power up state machine is allowed to proceed to initialization of components containing DLLs (ePortRx, phase-shifter). Please refer Configuration for more details."
                    mask="0x2" />
                <node id="UPDATEENABLE" address="0x2" permission="rw"
                    description="When asserted, the power up state machine copies the values from fuses to configuration registers during power. Please refer Configuration for more details."
                    mask="0x1" />
            </node>
        </node> <!--/RWF-->

        <node id="RW" address="0x0f0" description="Read/Write" fw_is_module="false">

            <!-- I2C Masters -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#rw-i2cmasters -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#rw-eportrx -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#e-fuses -->

            <node id="ADC" address="0x111-0x0f0" description="">
                <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#adc -->
                <!-- ADC configuration register -->
                <!-- See also: [0x112] ADCMon, [0x111] ADCSelect -->

                <!-- [0x111] ADCSelect -->
                <!-- ADC MUXes control. -->

                <node id="ADCINPSELECT" address="0x0" permission="rw"
                    description="ADCInPSelect Controls MUX for ADC Positive Input"
                    mask="0xf0" />
                <node id="ADCINNSELECT" address="0x0" permission="rw"
                    description="Controls MUX for ADC Negative Input"
                    mask="0x0f" />

                <!-- 0x112] ADCMon -->
                <!-- Control ADC's internal signals -->

                <node id="TEMPSENSRESET" address="0x1" permission="rw"
                    description="Resets temperature sensor."
                    mask="0x20" />

                <node id="VDDMONENA" address="0x1" permission="rw"
                    description="Enable resistive divider for VDD probing."
                    mask="0x10" />

                <node id="VDDTXMONENA" address="0x1" permission="rw"
                    description="Enable resistive divider for VDDTX probing."
                    mask="0x08" />

                <node id="VDDRXMONENA" address="0x1" permission="rw"
                    description="Enable resistive divider for VDDRX probing."
                    mask="0x4" />

                <node id="VDDPSTMONENA" address="0x1" permission="rw"
                    description="Enable resistive divider for VDDPST probing."
                    mask="0x2" />

                <node id="VDDANMONENA" address="0x1" permission="rw"
                    description="Enable resistive divider for VDDAB probing."
                    mask="0x1" />



                <!-- [0x113] ADCConfig -->

                <node id="ADCCONVERT" address="0x2" permission="rw"
                    description="Start ADC conversion."
                    mask="0x80" />


                <node id="ADCENABLE" address="0x2" permission="rw"
                    description="Enables ADC core and differential amplifier."
                    mask="0x4" />


                <node id="ADCGAINSELECT" address="0x2" permission="rw"
                    description="Selects gain for the differential amplifier. Gain: 0=x2, 1=x8, 2=x16, 3=x32,"
                    mask="0x3" />

            </node>



            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#eye-opening-monitor -->
            <!-- 15.2.5. Eye Opening Monitor -->
            <node id="EOM" address="0x114-0x0f0" description="">

                <!-- [0x114] EOMConfigH -->
                <node id="EOMENDOFCOUNTSEL" address="0x0" permission="rw"
                    description="Amount of refClk clock cycles (40 MHz cycles) the EOM counter is gated (2^(selEndOfCount+1))"
                    mask="0xf0" />

                <node id="EOMBYPASSPHASEINTERPOLATOR" address="0x0" permission="rw"
                    description="Bypass the VCO 5.12 GHz clock (uses the refClk as the phase interpolated clock; the phase interpolation has to be done off-chip) [0 - vco, 1 - refClk]"
                    mask="0x4" />

                <node id="EOMSTART" address="0x0" permission="rw"
                    description="Starts EOM acquisition"
                    mask="0x2" />

                <node id="EOMENABLE" address="0x0" permission="rw"
                    description="Enables the EOM; wait few ms for all bias voltages to stabilize before starting EOM measurement"
                    mask="0x1" />

                <!-- [0x115] EOMConfigL -->
                <node id="EOMPHASESEL" address="0x1" permission="rw"
                    description="Selects the sampling phase from the phase interpolation block; steps [0:1/(fvco*64):63/(fvco*64)] s -->"
                    mask="0x1f" />

                <!-- [0x116] EOMvofSel -->
                <node id="EOMVOFSEL" address="0x2" permission="rw"
                    description="Selects the comparison voltage; the comparator is differential; steps [-VDDRX/2:VDDRX/30:VDDRX/2] V; value 5'd32 is invalid"
                    mask="0x1f" />
            </node>


            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#process-monitor -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#testing -->

            <!-- 15.2.8. Reset Manager -->
            <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#reset-manager -->
            <!-- [0x12c] RST0 -->
            <!-- Reset related register. Enables resetting several components. -->

            <node id="RESET" address="0x12C-0x0f0" description="">

                <node id="RSTPLLDIGITAL" address="0x0" permission="rw"
                    description="Resets the PLL control logic."
                    mask="0x80" />

                <node id="RSTFUSES" address="0x0" permission="rw"
                    description="Resets the e-fuses control logic."
                    mask="0x40" />

                <node id="RSTCONFIG" address="0x0" permission="rw"
                    description="Resets the configuration block."
                    mask="0x20" />

                <node id="RSTRXLOGIC" address="0x0" permission="rw"
                    description="Resets the RXphy of serial configuration interface."
                    mask="0x10" />

                <node id="RSTTXLOGIC" address="0x0" permission="rw"
                    description="Resets the TXphy of serial configuration interface."
                    mask="0x08" />

                <node id="RSTI2CM0" address="0x0" permission="rw"
                    description="Resets channel 0 I2C master. One should generate a pulse on this bit (0->1->0)."
                    mask="0x4" />

                <node id="RSTI2CM1" address="0x0" permission="rw"
                    description="Resets channel 1 I2C master. One should generate a pulse on this bit (0->1->0)."
                    mask="0x2" />

                <node id="RSTI2CM2" address="0x0" permission="rw"
                    description="Resets channel 2 I2C master. One should generate a pulse on this bit (0->1->0)."
                    mask="0x1" />

                <!-- [0x12d] RST1 -->
                <!-- Reset related register. Enables resetting several components. -->

                <node id="RSTFRAMEALIGNER" address="0x1" permission="rw"
                    description="Resets the frame aligner."
                    mask="0x80" />

                <node id="RSTEPRX6DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 6."
                    mask="0x40" />

                <node id="RSTEPRX5DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 5."
                    mask="0x20" />

                <node id="RSTEPRX4DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 4."
                    mask="0x10" />

                <node id="RSTEPRX3DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 3."
                    mask="0x8" />

                <node id="RSTEPRX2DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 2."
                    mask="0x4" />

                <node id="RSTEPRX1DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 1."
                    mask="0x2" />

                <node id="RSTEPRX0DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 0."
                    mask="0x1" />

                <!-- [0x12e] RST2 -->
                <!-- Reset related register. Enables resetting several components. -->

                <node id="SKIPFORCE" address="0x2" permission="rw"
                    description="7 --"
                    mask="0x8" />

                <node id="RESETOUTFORCEACTIVE" address="0x2" permission="rw"
                    description="As long as this bit is set low, the resetOut signal is active (low level)."
                    mask="0x4" />

                <node id="RSTPS3DLL" address="0x2" permission="rw"
                    description="Resets DLL in 3 phase aligner channel."
                    mask="0x8" />

                <node id="RSTPS2DLL" address="0x2" permission="rw"
                    description="Resets DLL in 2 phase aligner channel."
                    mask="0x4" />

                <node id="RSTPS1DLL" address="0x2" permission="rw"
                    description="Resets DLL in 1 phase aligner channel."
                    mask="0x2" />

                <node id="RSTPS0DLL" address="0x2" permission="rw"
                    description="Resets DLL in 0 phase aligner channel."
                    mask="0x1" />
            </node>


            <node id="POWERUP" address="0x3F" description="">
                <!-- https://lpgbt.web.cern.ch/lpgbt/manual/registermap.html#power-up -->

                <!-- [0x12f] POWERUP3 -->
                <node id="PUSMFORCESTATE" address="0x0" permission="rw"
                    description="Allows to override the state of power up state machine. To enable this feature, register PUSMForceMagic has to be set to 0xA3 (magic number)"
                    mask="0x80" />
                <node id="PUSMSTATEFORCED" address="0x0" permission="rw"
                    description="Selects state of the power up state machine when STATEOVRD pin is asserted or PUSMForceState bit is asserted. For more details refer to Power-up state machine and STATEOVRD)"
                    mask="0x1f" />

                <!-- [0x130] POWERUP4 -->
                <node id="PUSMFORCEMAGIC" address="0x1" permission="rw"
                    description="PUSMForceMagic Has to be set to 0xA3 (magic number) in order to enable PUSMForceState feature."
                    mask="0xff" />

            </node>
        </node> <!-- /rw -->

        <node id="RO" address="0x140" description="Read Only" fw_is_module="false">

            <node id="LPGBTSETTINGS" address="0x0" description="">
                <!-- [0x140] ConfigPins -->
                <!-- Status of the lpGBT external configuration pins -->

                <node id="LPGBTMODE" address="0x0" permission="r"
                    description="State of MODE pins. The function of the pin is described in MODE3, MODE2, MODE1, MODE0."
                    mask="0xf0" />

                <node id="CONFIGSELECT" address="0x0" permission="r"
                    description="State of SC_I2C pin. The function of the pin is described in SC_I2C."
                    mask="0x8" />

                <node id="VCOBYPASS" address="0x0" permission="r"
                    description="State of the VCOBYPASS pin. The function of the pin is described in VCOBYPASS."
                    mask="0x4" />

                <node id="LOCKMODE" address="0x0" permission="r"
                    description="State of the LOCKMODE pin. The function of the pin is described in LOCKMODE."
                    mask="0x2" />

                <node id="STATEOVERRIDE" address="0x0" permission="r"
                    description="State of the STATEOVRD. The function of the pin is described in STATEOVRD."
                    mask="0x1" />


            </node>


            <node id="PUSM" address="0x1c7-0x140" description="">

                <!-- 15.3.14. Power Up State Machine -->
                <!-- [0x1c7] PUSMStatus -->
                <!-- Status of power up state machine -->

                <node id="PUSMSTATE" address="0x0" permission="rw"
                    description="Current state of the power up state machine"
                    mask="0x1f" />

                <!-- [0x1c8] PUSMActions -->
                <!-- Status of power up state machine actions -->

                <node id="PUSMPLLTIMEOUTACTION" address="0x1" permission="rw"
                    description="This flag is set if the PLL timeout action has be executed since the last chip reset."
                    mask="0x6" />

                <node id="PUSMDLLTIMEOUTACTION" address="0x1" permission="rw"
                    description="This flag is set if the DLL timeout action has be executed since the last chip reset."
                    mask="0x5" />

                <node id="PUSMCHANNELSTIMEOUTACTION" address="0x1" permission="rw"
                    description="This flag is set if the wait for channels locked timeout action has be executed since the last chip reset."
                    mask="0x4" />

                <node id="PUSMBROWNOUTACTION" address="0x1" permission="rw"
                    description="This flag is set if the brownout action has be executed since the last chip reset."
                    mask="0x3" />

                <node id="PUSMPLLWATCHDOGACTION" address="0x1" permission="rw"
                    description="This flag is set if the PLL watchdog action has be executed since the last chip reset."
                    mask="0x2" />

                <node id="PUSMDLLWATCHDOGACTION" address="0x1" permission="rw"
                    description="This flag is set if the DLL watchdog action has be executed since the last chip reset."
                    mask="0x1" />

                <!-- 15.3.15. Debug -->
                <!-- [0x1c9] TOValue -->
                <!-- Test output read back -->

                <node id="TOVAL" address="0x2" permission="rw"
                    description="Current value of all test outputs"
                    mask="0x1f" />

                <!-- [0x1ca] SCStatus -->
                <!-- Serial interface (IC/EC) status register. -->

                <node id="SCPARITYVALID" address="0x3" permission="rw"
                    description="The last parity bit check result."
                    mask="0x1" />

                <!-- [0x1cb] FAState -->
                <!-- State of the frame aligner state machine -->

                <node id="FASTATE" address="0x4" permission="rw"
                    description="State of the frame aligner state machine. TODO add the description."
                    mask="0xf" />

                <!-- [0x1cc] FACounter -->
                <!-- Value of the counter in frame aligner. -->

                <node id="FACOUNTER" address="0x5" permission="rw"
                    description="Interpretation of this field depends on the current state."
                    mask="0xff" />

                <!-- [0x1cd] ConfigErrorCounterH -->
                <!-- Counter of SEU events in configuration memory. -->

                <node id="CONFIGERRORCOUNTER_MSBS" address="0x6" permission="rw"
                    description="Bits 15:8 of the configuration memory SEU counter."
                    mask="0xff" />

                <!-- See also: [0x1ce] ConfigErrorCounterL -->

                <!-- [0x1ce] ConfigErrorCounterL -->
                <!-- Counter of SEU events in configuration memory. -->

                <node id="CONFIGERRORCOUNTER_LSBS" address="0x7" permission="rw"
                    description="Bits 7:0 of the configuration memory SEU counter."
                    mask="0xff" />

            </node>


            <node id="CLKG" address="0x1ac-0x140" description="">
                <!-- 5.3.7. Clock Generator -->
                <!-- [0x1ac] CLKGStatus0 -->
                <node id="CLKG_PLL_R_CONFIG" address="0x0" permission="rw"
                    description="Selected PLL's filter resistance value [min:step:max] Ohm"
                    mask="0xf0" />

                <node id="CLKG_CONFIG_I_PLL" address="0x0" permission="rw"
                    description="Selected PLL's integral current [min:step:max] uA"
                    mask="0x0f" />

                <!-- [0x1ad] CLKGStatus1 -->
                <node id="CLKG_CONFIG_I_FLL" address="0x1" permission="rw"
                    description="Selected CDR's FLL current [min:step:max] uA"
                    mask="0xf0" />

                <node id="CLKG_CONFIG_I_CDR" address="0x1" permission="rw"
                    description="Selected CDR's integral current [min:step:max] uA"
                    mask="0x0f" />

                <!-- [0x1ae] CLKGStatus2 -->
                <node id="CLKG_CONFIG_P_FF_CDR" address="0x2" permission="rw"
                    description="Selected CDR's proportional feedforward current [min:step:max] uA"
                    mask="0xf0" />

                <node id="CLKG_CONFIG_P_CDR" address="0x2" permission="rw"
                    description="Selected CDR's phase detector proportional current [min:step:max] uA"
                    mask="0x0f" />

                <!-- [0x1af] CLKGStatus3 -->
                <node id="CLKG_LFLOSSOFLOCKCOUNT" address="0x3" permission="rw"
                    description="Lock filter loss of lock (increases when lock filter's state goes lfConfirmUnlockState -> lfUnlfLockedState); only in TX mode"
                    mask="0xff" />

                <!-- [0x1b0] CLKGStatus4 -->
                <node id="CLKG_CONFIG_P_PLL" address="0x4" permission="rw"
                    description="Selected PLL's proportional current [min:step:max] uA"
                    mask="0xf0" />

                <node id="CLKG_BIASGEN_CONFIG" address="0x4" permission="rw"
                    description="Selected bias DAC for the charge pumps [min:step:max] uA"
                    mask="0x0f" />

                <!-- [0x1b1] CLKGStatus5 -->
                <node id="CLKG_VCOCAPSELECTH" address="0x5" permission="rw"
                    description="Bits [8:1] Selected vco capacitor bank (thermistor value)"
                    mask="0xff" />

                <!-- [0x1b2] CLKGStatus6 -->
                <node id="CLKG_VCOCAPSELECTL" address="0x6" permission="rw"
                    description="Bits [0] Selected vco capacitor bank (thermistor value)"
                    mask="0x80" />

                <node id="CLKG_DATAMUXCFG" address="0x6" permission="rw"
                    description="Selected data MUX loopback (test only). 2'd0=invalid state, 2'd1=Equalizer output data loopback, 2'd2=Data resampled by CDR loopback, 2'd3=disabled,"
                    mask="0x6" />

                <node id="CLKG_VCODAC" address="0x6" permission="rw"
                    description="Selected current DAC for the VCO [min:step:max] uA"
                    mask="0x0f" />

                <!-- [0x1b3] CLKGStatus7 -->
                <node id="CLKG_CONNECTCDR" address="0x7" permission="rw"
                    description="0: CDR loop is disconnected from VCO; 1: CDR loop is connected to VCO;"
                    mask="0x80" />

                <node id="CLKG_CONNECTPLL" address="0x7" permission="rw"
                    description="0: PLL loop is disconnected from VCO; 1: PLL loop is connected to VCO;"
                    mask="0x40" />

                <node id="CLKG_DISDATACOUNTERREF" address="0x7" permission="rw"
                    description="0: data/4 ripple counter is enabled; 1: disabled"
                    mask="0x20" />

                <node id="CLKG_ENABLECDR" address="0x7" permission="rw"
                    description="0: Alexander PD UP/DOWN buffers + Alexander PD are disabled; 1: enabled"
                    mask="0x10" />

                <node id="CLKG_ENABLEFD" address="0x7" permission="rw"
                    description="0: PLL's FD + FD up/down signals are disabled; 1: enabled"
                    mask="0x08" />

                <node id="CLKG_ENABLEPLL" address="0x7" permission="rw"
                    description="0: PLL's PFD up/down signals are disabled; 1: enabled"
                    mask="0x04" />

                <node id="CLKG_OVERRIDEVC" address="0x7" permission="rw"
                    description="0: The VCO's control voltage override is disabled; 1: enabled vcoControlVoltage is mid range"
                    mask="0x02" />

                <node id="CLKG_REFCLKSEL" address="0x7" permission="rw"
                    description="0: clkRef-> data counter; 1: clkRef->40MHz ref"
                    mask="0x01" />

                <!-- [0x1b4] CLKGStatus8 -->
                <node id="CLKG_VCORAILMODE" address="0x8" permission="rw"
                    description="0: voltage mode, 1: current mode"
                    mask="0x80" />

                <node id="CLKG_ENABLE_CDR_R" address="0x8" permission="rw"
                    description="0: CDR's resistor is disconnected; 1: connected"
                    mask="0x40" />

                <node id="CLKG_SMLOCKED" address="0x8" permission="rw"
                    description="ljCDR state machine locked flag"
                    mask="0x20" />

                <node id="CLKG_LFINSTLOCK" address="0x8" permission="rw"
                    description="lock filter instant lock signal (only in TX mode)"
                    mask="0x10" />

                <node id="CLKG_LFLOCKED" address="0x8" permission="rw"
                    description="lock filter locked signal (only in TX mode)"
                    mask="0x08" />

                <node id="CLKG_CONFIG_FF_CAP" address="0x8" permission="rw"
                    description="CDR's feed forward filter's capacitance"
                    mask="0x07" />

                <!-- [0x1b5] CLKGStatus9 -->
                <node id="CLKG_LFSTATE" address="0x9" permission="rw"
                    description="ljCDR's lock filter state machine"
                    mask="0x30" />

                <node id="CLKG_SMSTATE" address="0x9" permission="rw"
                    description="ljCDR's state machine"
                    mask="0x0f" />

            </node>


            <!-- 15.3.12. ROM -->
            <!-- [0x1c5] ROM -->
            <!-- Register with fixed (non zero value). Can be used for testing purposes. -->

            <node id="ROMREG" address="0x1c5-0x140" permission="r"
                description="All read requests for this register should yield value 0xA5."
                mask="0xFF" />


            <!-- 15.3.4. ECLK -->
            <!-- [0x19e] PSStatus -->
            <!-- Status of phase-shifter DLL initialization state machines -->

            <node id="PSSTATUS" address="0x19e-0x140">
                <node id="PS3DllInitState" address="0x0" permission="r"
                    description="Status of the DLL initialization state machine for phase-shifter channel 3"
                    mask="0xc0" />

                <node id="PS2DllInitState" address="0x0" permission="r"
                    description="Status of the DLL initialization state machine for phase-shifter channel 2"
                    mask="0x30" />

                <node id="PS1DllInitState" address="0x0" permission="r"
                    description="Status of the DLL initialization state machine for phase-shifter channel 1"
                    mask="0xc" />

                <node id="PS0DllInitState" address="0x0" permission="r"
                    description="Status of the DLL initialization state machine for phase-shifter channel 0"
                    mask="0x3" />
            </node>


            <!-- 15.3.8. FEC -->

            <node id="FEC" address="0x1b6-0x140">

                <!-- [0x1b6] DLDPFecCorrectionCountH -->
                <!-- Number of error reported by the FEC decoder in the downlink data path. -->

                <node id="DLDPFECCORRECTIONCOUNT_H" address="0x0" permission="r"
                    description="Bits 15:8 of the FEC correction counter."
                    mask="0xff" />

                <!-- [0x1b7] DLDPFecCorrectionCountL -->
                <!-- Number of error reported by the FEC decoder in the downlink data path. -->

                <node id="DLDPFECCORRECTIONCOUNT_L" address="0x1" permission="r"
                    description="Bits 7:0 of the FEC correction counter."
                    mask="0xff" />

            </node>


            <!-- 15.3.10. Eye Opening Monitor -->
            <node id="EOM" address="0x1ba-0x140">
                <!-- [0x1ba] EOMStatus -->
                <node id="EOMSMSTATE" address="0x0" permission="r"
                    description="EOM state machine"
                    mask="0xc" />

                <node id="EOMBUSY" address="0x0" permission="r"
                    description="Its hold high by the state machine when the ripple counter is in use"
                    mask="0x2" />


                <node id="EOMEND" address="0x0" permission="r"
                    description="Its hold high when the counting is done. It is kept high until (EOMStart | EOMEnable) goes low"
                    mask="0x1" />


                <!-- [0x1bb] EOMCouterValueH -->
                <node id="EOMCOUNTERVALUE" address="0x1" permission="r"
                    description="MSB word of EOM ripple counter (bigger the value, more the eye is open in this (x,y) position)"
                    mask="0xff" />

                <!-- [0x1bc] EOMCouterValueL -->
                <node id="EOMCOUNTERVALUE" address="0x2" permission="r"
                    description="LSB word of EOM ripple counter (bigger the value, more the eye is open in this (x,y) position)"
                    mask="0xff" />

                <!-- [0x1bd] EOMCounter40MH -->
                <node id="EOMCOUNTER40MH" address="0x3" permission="r"
                    description="MSB word of EOM gating counter (toggles at 40 MHz); used to estimate number of data transitions"
                    mask="0xff" />

                <!-- [0x1be] EOMCounter40ML -->
                <node id="EOMCOUNTER40ML" address="0x4" permission="r"
                    description="LSB word of EOM gating counter (toggles at 40 MHz); used to estimate number of data transitions"
                    mask="0xff" />
            </node> <!-- /ro -->


        </node> <!-- /ro -->

    </node> <!--LPGBT-->
</node> <!--LPGBT-->
