$date
	Sun Sep 22 21:42:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! f [3:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$scope module m1 $end
$var wire 2 $ a [1:0] $end
$var wire 2 % b [1:0] $end
$var wire 4 & f [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 #
b1 %
#20
b10 #
b10 %
#30
b11 #
b11 %
#40
b0 #
b0 %
b1 "
b1 $
#50
b1 #
b1 %
#60
b10 #
b10 %
#70
b1 !
b1 &
b11 #
b11 %
#80
b0 !
b0 &
b0 #
b0 %
b10 "
b10 $
#90
b1 #
b1 %
#100
b100 !
b100 &
b10 #
b10 %
#110
b11 #
b11 %
#120
b0 !
b0 &
b0 #
b0 %
b11 "
b11 $
#130
b11 !
b11 &
b1 #
b1 %
#140
b110 !
b110 &
b10 #
b10 %
#150
b1000 !
b1000 &
b11 #
b11 %
#160
