// Seed: 503897752
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    input tri id_4,
    input wand id_5,
    input tri1 id_6
);
  logic [7:0] id_8, id_9, id_10, id_11, id_12;
  assign id_10[1] = id_5;
  uwire id_13 = 1;
  wire  id_14 = id_6;
  assign id_10 = id_11;
  id_15(
      .id_0(1)
  );
  wire id_16;
endmodule
module module_1 (
    output uwire id_0
    , id_4,
    input  wand  id_1,
    input  uwire id_2
);
  assign id_4 = 1 <-> id_4;
  module_0(
      id_2, id_2, id_1, id_2, id_2, id_1, id_2
  );
endmodule
