# MIPS - ACE

Implementation of a MIPS Processor developed during the course of [Processor Architecture] 2015 at UPC.

## Features

- [ ] Fully Pipelined
- [ ] Virtual Memory Support
- [ ] Branch Prediction
- [ ] Hazard Control
- [ ] Out-of-Order

[Processor Architecture]: http://www.fib.upc.edu/en/masters/miri/syllabus.html?assig=PA-MIRI
