# do FSM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/igna/Documents/U/Semestre\ 6/Taller\ Digital/Taller-de-Dise-oDigital/Lab4 {/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/mux_tiempos.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:28 on Oct 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4" /home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/mux_tiempos.sv 
# -- Compiling module mux_tiempos
# 
# Top level modules:
# 	mux_tiempos
# End time: 17:19:28 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/igna/Documents/U/Semestre\ 6/Taller\ Digital/Taller-de-Dise-oDigital/Lab4 {/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:28 on Oct 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4" /home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 17:19:28 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/igna/Documents/U/Semestre\ 6/Taller\ Digital/Taller-de-Dise-oDigital/Lab4 {/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/slow_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:28 on Oct 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4" /home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/slow_counter.sv 
# -- Compiling module slow_counter
# 
# Top level modules:
# 	slow_counter
# End time: 17:19:28 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/igna/Documents/U/Semestre\ 6/Taller\ Digital/Taller-de-Dise-oDigital/Lab4 {/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/FSM_Preparadora.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:28 on Oct 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4" /home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/FSM_Preparadora.sv 
# -- Compiling module FSM_Preparadora
# 
# Top level modules:
# 	FSM_Preparadora
# End time: 17:19:28 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/igna/Documents/U/Semestre\ 6/Taller\ Digital/Taller-de-Dise-oDigital/Lab4 {/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/Registro_bebida.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:28 on Oct 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4" /home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/Registro_bebida.sv 
# -- Compiling module Registro_bebida
# 
# Top level modules:
# 	Registro_bebida
# End time: 17:19:28 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/igna/Documents/U/Semestre\ 6/Taller\ Digital/Taller-de-Dise-oDigital/Lab4 {/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/control_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:28 on Oct 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4" /home/igna/Documents/U/Semestre 6/Taller Digital/Taller-de-Dise-oDigital/Lab4/control_tb.sv 
# -- Compiling module control_tb
# 
# Top level modules:
# 	control_tb
# End time: 17:19:28 on Oct 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_tb 
# Start time: 17:19:28 on Oct 13,2021
# Loading sv_std.std
# Loading work.control_tb
# Loading work.control
# Loading work.Registro_bebida
# Loading work.mux_tiempos
# Loading work.slow_counter
# Loading work.FSM_Preparadora
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 sec
# End time: 17:19:41 on Oct 13,2021, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
