

T Flip-Flop Verilog Module

This Verilog module implements a T flip-flop. The T flip-flop toggles its output (q) based on the T input whenever the clock input (clk) transitions from low to high. It also provides a reset input (rst) to initialize the output.
