-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    move_type_2 : IN STD_LOGIC_VECTOR (1 downto 0);
    colt : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln165 : IN STD_LOGIC_VECTOR (14 downto 0);
    mul_ln161 : IN STD_LOGIC_VECTOR (14 downto 0);
    mul_ln162 : IN STD_LOGIC_VECTOR (14 downto 0);
    M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_0_ce0 : OUT STD_LOGIC;
    M_e_0_we0 : OUT STD_LOGIC;
    M_e_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_1_ce0 : OUT STD_LOGIC;
    M_e_1_we0 : OUT STD_LOGIC;
    M_e_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_2_ce0 : OUT STD_LOGIC;
    M_e_2_we0 : OUT STD_LOGIC;
    M_e_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_3_ce0 : OUT STD_LOGIC;
    M_e_3_we0 : OUT STD_LOGIC;
    M_e_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln163_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal cmp80_i_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp80_i_reg_362 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln163_reg_367 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln163_fu_240_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln163_reg_371 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln163_fu_246_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln163_reg_376 : STD_LOGIC_VECTOR (1 downto 0);
    signal M_e_0_addr_reg_382 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln168_fu_274_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln168_reg_387 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln170_fu_280_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln170_reg_392 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_1_addr_reg_397 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_2_addr_reg_402 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_addr_reg_407 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_0_addr_4_reg_412 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal M_e_0_addr_5_reg_417 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_1_addr_4_reg_422 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_1_addr_5_reg_427 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_2_addr_4_reg_432 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_2_addr_5_reg_437 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_addr_4_reg_442 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_addr_5_reg_447 : STD_LOGIC_VECTOR (14 downto 0);
    signal v_fu_300_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_reg_452 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln166_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln166_reg_460 : STD_LOGIC_VECTOR (0 downto 0);
    signal v2_1_fu_335_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal v2_1_reg_464 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln165_fu_266_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_fu_286_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_fu_293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c_2_fu_70 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_c : STD_LOGIC_VECTOR (30 downto 0);
    signal M_e_0_ce0_local : STD_LOGIC;
    signal M_e_0_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_0_we0_local : STD_LOGIC;
    signal M_e_0_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal M_e_1_ce0_local : STD_LOGIC;
    signal M_e_1_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_1_we0_local : STD_LOGIC;
    signal M_e_1_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_2_ce0_local : STD_LOGIC;
    signal M_e_2_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_2_we0_local : STD_LOGIC;
    signal M_e_2_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_3_ce0_local : STD_LOGIC;
    signal M_e_3_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_we0_local : STD_LOGIC;
    signal M_e_3_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln163_fu_230_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln5_fu_250_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln165_fu_260_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal v_fu_300_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal v2_fu_329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_334 : BOOLEAN;
    signal ap_condition_337 : BOOLEAN;
    signal v_fu_300_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_fu_300_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_fu_300_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_fu_300_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_sparsemux_9_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_32_1_1_U78 : component fmm_reduce_kernel_sparsemux_9_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        CASE3 => "11",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => M_e_0_q0,
        din1 => M_e_1_q0,
        din2 => M_e_2_q0,
        din3 => M_e_3_q0,
        def => v_fu_300_p9,
        sel => trunc_ln163_reg_376,
        dout => v_fu_300_p11);

    flow_control_loop_pipe_sequential_init_U : component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    c_2_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                c_2_fu_70 <= ap_const_lv31_0;
            elsif (((icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c_2_fu_70 <= add_ln163_reg_371;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                M_e_0_addr_4_reg_412 <= zext_ln168_fu_286_p1(15 - 1 downto 0);
                M_e_0_addr_5_reg_417 <= zext_ln170_fu_293_p1(15 - 1 downto 0);
                M_e_1_addr_4_reg_422 <= zext_ln168_fu_286_p1(15 - 1 downto 0);
                M_e_1_addr_5_reg_427 <= zext_ln170_fu_293_p1(15 - 1 downto 0);
                M_e_2_addr_4_reg_432 <= zext_ln168_fu_286_p1(15 - 1 downto 0);
                M_e_2_addr_5_reg_437 <= zext_ln170_fu_293_p1(15 - 1 downto 0);
                M_e_3_addr_4_reg_442 <= zext_ln168_fu_286_p1(15 - 1 downto 0);
                M_e_3_addr_5_reg_447 <= zext_ln170_fu_293_p1(15 - 1 downto 0);
                icmp_ln166_reg_460 <= icmp_ln166_fu_323_p2;
                v2_1_reg_464 <= v2_1_fu_335_p3;
                v_reg_452 <= v_fu_300_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                M_e_0_addr_reg_382 <= zext_ln165_fu_266_p1(15 - 1 downto 0);
                M_e_1_addr_reg_397 <= zext_ln165_fu_266_p1(15 - 1 downto 0);
                M_e_2_addr_reg_402 <= zext_ln165_fu_266_p1(15 - 1 downto 0);
                M_e_3_addr_reg_407 <= zext_ln165_fu_266_p1(15 - 1 downto 0);
                add_ln163_reg_371 <= add_ln163_fu_240_p2;
                add_ln168_reg_387 <= add_ln168_fu_274_p2;
                add_ln170_reg_392 <= add_ln170_fu_280_p2;
                cmp80_i_reg_362 <= cmp80_i_fu_216_p2;
                icmp_ln163_reg_367 <= icmp_ln163_fu_234_p2;
                trunc_ln163_reg_376 <= trunc_ln163_fu_246_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln163_fu_234_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln163_fu_234_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    M_e_0_address0 <= M_e_0_address0_local;

    M_e_0_address0_local_assign_proc : process(ap_CS_fsm_state1, icmp_ln163_fu_234_p2, ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, M_e_0_addr_reg_382, M_e_0_addr_4_reg_412, ap_CS_fsm_state2, M_e_0_addr_5_reg_417, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, zext_ln165_fu_266_p1, ap_CS_fsm_state3)
    begin
        if (((trunc_ln163_reg_376 = ap_const_lv2_0) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0))) then 
            M_e_0_address0_local <= M_e_0_addr_5_reg_417;
        elsif (((trunc_ln163_reg_376 = ap_const_lv2_0) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0))) then 
            M_e_0_address0_local <= M_e_0_addr_4_reg_412;
        elsif (((trunc_ln163_reg_376 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0))) then 
            M_e_0_address0_local <= M_e_0_addr_reg_382;
        elsif (((icmp_ln163_fu_234_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            M_e_0_address0_local <= zext_ln165_fu_266_p1(15 - 1 downto 0);
        else 
            M_e_0_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_0_ce0 <= M_e_0_ce0_local;

    M_e_0_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln163_fu_234_p2, ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, ap_CS_fsm_state2, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, ap_CS_fsm_state3)
    begin
        if ((((trunc_ln163_reg_376 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_0) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_0) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((icmp_ln163_fu_234_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            M_e_0_ce0_local <= ap_const_logic_1;
        else 
            M_e_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_0_d0 <= M_e_0_d0_local;

    M_e_0_d0_local_assign_proc : process(trunc_ln163_reg_376, ap_CS_fsm_state2, v_reg_452, icmp_ln166_fu_323_p2, v2_1_reg_464, ap_condition_334, ap_condition_337)
    begin
        if ((trunc_ln163_reg_376 = ap_const_lv2_0)) then
            if ((ap_const_boolean_1 = ap_condition_337)) then 
                M_e_0_d0_local <= v2_1_reg_464;
            elsif ((ap_const_boolean_1 = ap_condition_334)) then 
                M_e_0_d0_local <= v_reg_452;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0))) then 
                M_e_0_d0_local <= ap_const_lv32_0;
            else 
                M_e_0_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            M_e_0_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_0_we0 <= M_e_0_we0_local;

    M_e_0_we0_local_assign_proc : process(ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, ap_CS_fsm_state2, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, ap_CS_fsm_state3)
    begin
        if ((((trunc_ln163_reg_376 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_0) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_0) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0)))) then 
            M_e_0_we0_local <= ap_const_logic_1;
        else 
            M_e_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_1_address0 <= M_e_1_address0_local;

    M_e_1_address0_local_assign_proc : process(ap_CS_fsm_state1, icmp_ln163_fu_234_p2, ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, M_e_1_addr_reg_397, ap_CS_fsm_state2, M_e_1_addr_4_reg_422, M_e_1_addr_5_reg_427, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, zext_ln165_fu_266_p1, ap_CS_fsm_state3)
    begin
        if (((trunc_ln163_reg_376 = ap_const_lv2_1) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0))) then 
            M_e_1_address0_local <= M_e_1_addr_5_reg_427;
        elsif (((trunc_ln163_reg_376 = ap_const_lv2_1) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0))) then 
            M_e_1_address0_local <= M_e_1_addr_4_reg_422;
        elsif (((trunc_ln163_reg_376 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0))) then 
            M_e_1_address0_local <= M_e_1_addr_reg_397;
        elsif (((icmp_ln163_fu_234_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            M_e_1_address0_local <= zext_ln165_fu_266_p1(15 - 1 downto 0);
        else 
            M_e_1_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_1_ce0 <= M_e_1_ce0_local;

    M_e_1_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln163_fu_234_p2, ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, ap_CS_fsm_state2, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, ap_CS_fsm_state3)
    begin
        if ((((trunc_ln163_reg_376 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_1) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_1) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((icmp_ln163_fu_234_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            M_e_1_ce0_local <= ap_const_logic_1;
        else 
            M_e_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_1_d0 <= M_e_1_d0_local;

    M_e_1_d0_local_assign_proc : process(trunc_ln163_reg_376, ap_CS_fsm_state2, v_reg_452, icmp_ln166_fu_323_p2, v2_1_reg_464, ap_condition_334, ap_condition_337)
    begin
        if ((trunc_ln163_reg_376 = ap_const_lv2_1)) then
            if ((ap_const_boolean_1 = ap_condition_337)) then 
                M_e_1_d0_local <= v2_1_reg_464;
            elsif ((ap_const_boolean_1 = ap_condition_334)) then 
                M_e_1_d0_local <= v_reg_452;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0))) then 
                M_e_1_d0_local <= ap_const_lv32_0;
            else 
                M_e_1_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            M_e_1_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_1_we0 <= M_e_1_we0_local;

    M_e_1_we0_local_assign_proc : process(ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, ap_CS_fsm_state2, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, ap_CS_fsm_state3)
    begin
        if ((((trunc_ln163_reg_376 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_1) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_1) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0)))) then 
            M_e_1_we0_local <= ap_const_logic_1;
        else 
            M_e_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_2_address0 <= M_e_2_address0_local;

    M_e_2_address0_local_assign_proc : process(ap_CS_fsm_state1, icmp_ln163_fu_234_p2, ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, M_e_2_addr_reg_402, ap_CS_fsm_state2, M_e_2_addr_4_reg_432, M_e_2_addr_5_reg_437, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, zext_ln165_fu_266_p1, ap_CS_fsm_state3)
    begin
        if (((trunc_ln163_reg_376 = ap_const_lv2_2) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0))) then 
            M_e_2_address0_local <= M_e_2_addr_5_reg_437;
        elsif (((trunc_ln163_reg_376 = ap_const_lv2_2) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0))) then 
            M_e_2_address0_local <= M_e_2_addr_4_reg_432;
        elsif (((trunc_ln163_reg_376 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0))) then 
            M_e_2_address0_local <= M_e_2_addr_reg_402;
        elsif (((icmp_ln163_fu_234_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            M_e_2_address0_local <= zext_ln165_fu_266_p1(15 - 1 downto 0);
        else 
            M_e_2_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_2_ce0 <= M_e_2_ce0_local;

    M_e_2_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln163_fu_234_p2, ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, ap_CS_fsm_state2, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, ap_CS_fsm_state3)
    begin
        if ((((trunc_ln163_reg_376 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_2) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_2) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((icmp_ln163_fu_234_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            M_e_2_ce0_local <= ap_const_logic_1;
        else 
            M_e_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_2_d0 <= M_e_2_d0_local;

    M_e_2_d0_local_assign_proc : process(trunc_ln163_reg_376, ap_CS_fsm_state2, v_reg_452, icmp_ln166_fu_323_p2, v2_1_reg_464, ap_condition_334, ap_condition_337)
    begin
        if ((trunc_ln163_reg_376 = ap_const_lv2_2)) then
            if ((ap_const_boolean_1 = ap_condition_337)) then 
                M_e_2_d0_local <= v2_1_reg_464;
            elsif ((ap_const_boolean_1 = ap_condition_334)) then 
                M_e_2_d0_local <= v_reg_452;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0))) then 
                M_e_2_d0_local <= ap_const_lv32_0;
            else 
                M_e_2_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            M_e_2_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_2_we0 <= M_e_2_we0_local;

    M_e_2_we0_local_assign_proc : process(ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, ap_CS_fsm_state2, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, ap_CS_fsm_state3)
    begin
        if ((((trunc_ln163_reg_376 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_2) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_2) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0)))) then 
            M_e_2_we0_local <= ap_const_logic_1;
        else 
            M_e_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_3_address0 <= M_e_3_address0_local;

    M_e_3_address0_local_assign_proc : process(ap_CS_fsm_state1, icmp_ln163_fu_234_p2, ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, M_e_3_addr_reg_407, ap_CS_fsm_state2, M_e_3_addr_4_reg_442, M_e_3_addr_5_reg_447, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, zext_ln165_fu_266_p1, ap_CS_fsm_state3)
    begin
        if (((trunc_ln163_reg_376 = ap_const_lv2_3) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0))) then 
            M_e_3_address0_local <= M_e_3_addr_5_reg_447;
        elsif (((trunc_ln163_reg_376 = ap_const_lv2_3) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0))) then 
            M_e_3_address0_local <= M_e_3_addr_4_reg_442;
        elsif (((trunc_ln163_reg_376 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0))) then 
            M_e_3_address0_local <= M_e_3_addr_reg_407;
        elsif (((icmp_ln163_fu_234_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            M_e_3_address0_local <= zext_ln165_fu_266_p1(15 - 1 downto 0);
        else 
            M_e_3_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_3_ce0 <= M_e_3_ce0_local;

    M_e_3_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln163_fu_234_p2, ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, ap_CS_fsm_state2, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, ap_CS_fsm_state3)
    begin
        if ((((trunc_ln163_reg_376 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_3) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_3) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((icmp_ln163_fu_234_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            M_e_3_ce0_local <= ap_const_logic_1;
        else 
            M_e_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_3_d0 <= M_e_3_d0_local;

    M_e_3_d0_local_assign_proc : process(trunc_ln163_reg_376, ap_CS_fsm_state2, v_reg_452, icmp_ln166_fu_323_p2, v2_1_reg_464, ap_condition_334, ap_condition_337)
    begin
        if ((trunc_ln163_reg_376 = ap_const_lv2_3)) then
            if ((ap_const_boolean_1 = ap_condition_337)) then 
                M_e_3_d0_local <= v2_1_reg_464;
            elsif ((ap_const_boolean_1 = ap_condition_334)) then 
                M_e_3_d0_local <= v_reg_452;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0))) then 
                M_e_3_d0_local <= ap_const_lv32_0;
            else 
                M_e_3_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            M_e_3_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_3_we0 <= M_e_3_we0_local;

    M_e_3_we0_local_assign_proc : process(ap_CS_fsm_state4, icmp_ln163_reg_367, trunc_ln163_reg_376, ap_CS_fsm_state2, icmp_ln166_fu_323_p2, icmp_ln166_reg_460, ap_CS_fsm_state3)
    begin
        if ((((trunc_ln163_reg_376 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln166_fu_323_p2 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_3) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0)) or ((trunc_ln163_reg_376 = ap_const_lv2_3) and (icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0)))) then 
            M_e_3_we0_local <= ap_const_logic_1;
        else 
            M_e_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln163_fu_240_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_c) + unsigned(ap_const_lv31_1));
    add_ln165_fu_260_p2 <= std_logic_vector(unsigned(mul_ln165) + unsigned(lshr_ln5_fu_250_p4));
    add_ln168_fu_274_p2 <= std_logic_vector(unsigned(mul_ln161) + unsigned(lshr_ln5_fu_250_p4));
    add_ln170_fu_280_p2 <= std_logic_vector(unsigned(mul_ln162) + unsigned(lshr_ln5_fu_250_p4));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_334_assign_proc : process(icmp_ln163_reg_367, icmp_ln166_reg_460, ap_CS_fsm_state3)
    begin
                ap_condition_334 <= ((icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln166_reg_460 = ap_const_lv1_0));
    end process;


    ap_condition_337_assign_proc : process(ap_CS_fsm_state4, icmp_ln163_reg_367, icmp_ln166_reg_460)
    begin
                ap_condition_337 <= ((icmp_ln163_reg_367 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln166_reg_460 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln163_fu_234_p2)
    begin
        if (((icmp_ln163_fu_234_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c_assign_proc : process(ap_CS_fsm_state1, c_2_fu_70, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_c <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_c <= c_2_fu_70;
        end if; 
    end process;

    cmp80_i_fu_216_p2 <= "1" when (move_type_2 = ap_const_lv2_1) else "0";
    icmp_ln163_fu_234_p2 <= "1" when (signed(zext_ln163_fu_230_p1) < signed(colt)) else "0";
    icmp_ln166_fu_323_p2 <= "1" when (v_fu_300_p11 = ap_const_lv32_0) else "0";
    lshr_ln5_fu_250_p4 <= ap_sig_allocacmp_c(16 downto 2);
    trunc_ln163_fu_246_p1 <= ap_sig_allocacmp_c(2 - 1 downto 0);
    v2_1_fu_335_p3 <= 
        v_fu_300_p11 when (cmp80_i_reg_362(0) = '1') else 
        v2_fu_329_p2;
    v2_fu_329_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(v_fu_300_p11));
    v_fu_300_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    zext_ln163_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_c),32));
    zext_ln165_fu_266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_fu_260_p2),64));
    zext_ln168_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln168_reg_387),64));
    zext_ln170_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln170_reg_392),64));
end behav;
