<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ultrasonc Radar: Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Ultrasonc Radar
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32g030xx_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32g030xx.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32g030xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef STM32G030xx_H</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define STM32G030xx_H</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga2b7180ed347a0e902c5765deb46e650e">   49</a></span><span class="preprocessor">#define __CM0PLUS_REV             0U </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   50</a></span><span class="preprocessor">#define __MPU_PRESENT             1U </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gaddbae1a1b57539f398eb5546a17de8f6">   51</a></span><span class="preprocessor">#define __VTOR_PRESENT            1U </span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   52</a></span><span class="preprocessor">#define __NVIC_PRIO_BITS          2U </span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   53</a></span><span class="preprocessor">#define __Vendor_SysTickConfig    0U </span></div>
<div class="foldopen" id="foldopen00069" data-start="{" data-end="};">
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   69</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>{</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/******  Cortex-M0+ Processor Exceptions Numbers ***************************************************************/</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   72</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   73</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   74</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   75</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   76</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/******  STM32G0xxxx specific Interrupt Numbers ****************************************************************/</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   78</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb9304ebbf89eacbf6481e8388605ee0">   79</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb9304ebbf89eacbf6481e8388605ee0">RTC_TAMP_IRQn</a>               = 2,      </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   80</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 3,      </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">   81</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 4,      </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">   82</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a>                = 5,      </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">   83</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a>                = 6,      </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">   84</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a>               = 7,      </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">   85</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 9,      </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">   86</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a>        = 10,     </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2121a3f5f5845f265d44f40ef1e8aae">   87</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2121a3f5f5845f265d44f40ef1e8aae">DMA1_Ch4_5_DMAMUX1_OVR_IRQn</a> = 11,     </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">   88</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                   = 12,     </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">   89</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a>    = 13,     </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">   90</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 14,     </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">   91</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 16,     </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">   92</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a>                  = 19,     </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">   93</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a>                  = 21,     </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">   94</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a>                  = 22,     </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">   95</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                   = 23,     </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">   96</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>                   = 24,     </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">   97</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 25,     </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">   98</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 26,     </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">   99</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 27,     </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  100</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 28,     </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>} <a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#include &quot;<a class="code" href="core__cm0plus_8h.html">core_cm0plus.h</a>&quot;</span>               <span class="comment">/* Cortex-M0+ processor and core peripherals */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#include &quot;<a class="code" href="system__stm32g0xx_8h.html">system_stm32g0xx.h</a>&quot;</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="foldopen" id="foldopen00118" data-start="{" data-end="};">
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  118</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>{</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  120</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;          </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  121</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;          </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  122</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">  123</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>;        </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  124</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;        </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">  125</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">SMPR</a>;         </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  126</a></span>       uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;    </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  127</a></span>       uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;    </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad139fa9e5542db020f0ce814de2c1b1c">  128</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ad139fa9e5542db020f0ce814de2c1b1c">AWD1TR</a>;       </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad83ed5678d6c82b7e5568ce5cc709dab">  129</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ad83ed5678d6c82b7e5568ce5cc709dab">AWD2TR</a>;       </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">  130</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>;       </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a44ec8f93c3fb4a0580844b2a55ad0166">  131</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a44ec8f93c3fb4a0580844b2a55ad0166">AWD3TR</a>;       </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a5a306d53debbd9976b95c1c90aff9b2a">  132</a></span>       uint32_t RESERVED3[4]; </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  133</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;           </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad5cd16d95b750a62beb4a696925cbee4">  134</a></span>       uint32_t RESERVED4[23];</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aee443a628cc2914005393b723b836c2a">  135</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#aee443a628cc2914005393b723b836c2a">AWD2CR</a>;       </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab06ef5ee40897c98320733b78b837768">  136</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab06ef5ee40897c98320733b78b837768">AWD3CR</a>;       </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a483243a2e8c2c0cd24ae76385a9eb318">  137</a></span>       uint32_t RESERVED5[3]; </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">  138</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">CALFACT</a>;      </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>} <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="foldopen" id="foldopen00141" data-start="{" data-end="};">
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html">  141</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>{</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  143</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;          </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>} <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/* Legacy registers naming */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga58d72c3add7d201db1fabe5e09f37a87">  147</a></span><span class="preprocessor">#define TR1     AWD1TR</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga5acb2ded4f7783b7d2c92cb40f98df04">  148</a></span><span class="preprocessor">#define TR2     AWD2TR</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga44536a826c4c4b040c11fc94d2839577">  149</a></span><span class="preprocessor">#define TR3     AWD3TR</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="foldopen" id="foldopen00157" data-start="{" data-end="};">
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  157</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>{</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  159</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;             </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">  160</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;            </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  161</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;             </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  162</a></span>       uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;      </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">  163</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">INIT</a>;           </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89">  164</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89">POL</a>;            </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>} <a class="code hl_struct" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="foldopen" id="foldopen00171" data-start="{" data-end="};">
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="struct_d_b_g___type_def.html">  171</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="struct_d_b_g___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">  173</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">IDCODE</a>;      </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="struct_d_b_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  174</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="struct_d_b_g___type_def.html#a2089cf326ba112b24ab3d49e481ade19">  175</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g___type_def.html#a2089cf326ba112b24ab3d49e481ade19">APBFZ1</a>;      </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="struct_d_b_g___type_def.html#a92d1ff22a51d7e9f0753b46ffb8c892c">  176</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g___type_def.html#a92d1ff22a51d7e9f0753b46ffb8c892c">APBFZ2</a>;      </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>} <a class="code hl_struct" href="struct_d_b_g___type_def.html">DBG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="foldopen" id="foldopen00182" data-start="{" data-end="};">
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html">  182</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>{</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  184</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;         </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">  185</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">CNDTR</a>;       </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">  186</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">CPAR</a>;        </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">  187</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">CMAR</a>;        </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>} <a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="foldopen" id="foldopen00190" data-start="{" data-end="};">
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html">  190</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>{</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  192</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">  193</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>;        </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>} <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="foldopen" id="foldopen00199" data-start="{" data-end="};">
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___channel___type_def.html">  199</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>{</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  201</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;       </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>}<a class="code hl_struct" href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="foldopen" id="foldopen00204" data-start="{" data-end="};">
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___channel_status___type_def.html">  204</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>{</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___channel_status___type_def.html#a876dd0a8546697065f406b7543e27af2">  206</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___channel_status___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;       </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">  207</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;       </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>}<a class="code hl_struct" href="struct_d_m_a_m_u_x___channel_status___type_def.html">DMAMUX_ChannelStatus_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="foldopen" id="foldopen00210" data-start="{" data-end="};">
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___request_gen___type_def.html">  210</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>{</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">  212</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">RGCR</a>;        </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>}<a class="code hl_struct" href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="foldopen" id="foldopen00215" data-start="{" data-end="};">
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html">  215</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>{</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#acd15854a6b0590daecbc44dd3e4e0bff">  217</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#acd15854a6b0590daecbc44dd3e4e0bff">RGSR</a>;        </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">  218</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   <a class="code hl_variable" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">RGCFR</a>;       </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>}<a class="code hl_struct" href="struct_d_m_a_m_u_x___request_gen_status___type_def.html">DMAMUX_RequestGenStatus_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="foldopen" id="foldopen00224" data-start="{" data-end="};">
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html">  224</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>{</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a9977ed8528793541e579a317b264e657">  226</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a9977ed8528793541e579a317b264e657">RTSR1</a>;          </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#af19a6271cc16f9052ca5b8933fdedec2">  227</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#af19a6271cc16f9052ca5b8933fdedec2">FTSR1</a>;          </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a1505a648822329eafa565c3fd5589b6c">  228</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a1505a648822329eafa565c3fd5589b6c">SWIER1</a>;         </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a1eb631cba78cb1fd8e5ec3dcb7973650">  229</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a1eb631cba78cb1fd8e5ec3dcb7973650">RPR1</a>;           </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a4a8f8dd71bbf5746ce38d7c02e3dd974">  230</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a4a8f8dd71bbf5746ce38d7c02e3dd974">FPR1</a>;           </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a3fbace6e037136ce066518ee2fade33d">  231</a></span>       uint32_t RESERVED1[3];   </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a8b8603b7573b23b95e0c28befdeb5617">  232</a></span>       uint32_t RESERVED2[5];   </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#ae1f33f18c990a746caf5279546feab17">  233</a></span>       uint32_t RESERVED3[11];  </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a52f7bf8003ba69d66a4e86dea6eeab65">  234</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];      </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a352d7134e44ad898333c77f8f7c6ca58">  235</a></span>       uint32_t RESERVED4[4];   </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a86124759eb82b2816e3b8e19e578ae23">  236</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a86124759eb82b2816e3b8e19e578ae23">IMR1</a>;           </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a35cb1cf342522c35163ca68d129225bb">  237</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a35cb1cf342522c35163ca68d129225bb">EMR1</a>;           </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>} <a class="code hl_struct" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="foldopen" id="foldopen00243" data-start="{" data-end="};">
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html">  243</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>{</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">  245</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a>;          </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  246</a></span>       uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;    </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">  247</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</a>;         </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">  248</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">OPTKEYR</a>;      </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  249</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;           </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  250</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#abe203f827d2e33c7f162e4170b6dfdb3">  251</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#abe203f827d2e33c7f162e4170b6dfdb3">ECCR</a>;         </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  252</a></span>       uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;    </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14">  253</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14">OPTR</a>;         </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ab6f0f833dbe064708de75d95c68c32fd">  254</a></span>       uint32_t RESERVED3[2]; </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a503024fb8ce3251295cb464cb2fc296a">  255</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a503024fb8ce3251295cb464cb2fc296a">WRP1AR</a>;       </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a6c4436204616aa7b8494c93cc3a58cee">  256</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a6c4436204616aa7b8494c93cc3a58cee">WRP1BR</a>;       </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a26a809438fc4550cec0c219bffed0f3a">  257</a></span>       uint32_t RESERVED4[2]; </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>} <a class="code hl_struct" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="foldopen" id="foldopen00263" data-start="{" data-end="};">
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html">  263</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>{</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">  265</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">MODER</a>;       </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">  266</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">OTYPER</a>;      </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">  267</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">OSPEEDR</a>;     </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">  268</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">PUPDR</a>;       </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">  269</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;         </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">  270</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">ODR</a>;         </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">  271</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">BSRR</a>;        </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">  272</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a>;        </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ab67c1158c04450d19ad483dcd2192e43">  273</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];      </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">  274</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;         </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>} <a class="code hl_struct" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="foldopen" id="foldopen00281" data-start="{" data-end="};">
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html">  281</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>{</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">  283</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">  284</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">  285</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">OAR1</a>;        </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">  286</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">OAR2</a>;        </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">  287</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">TIMINGR</a>;     </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">  288</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">TIMEOUTR</a>;    </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  289</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  290</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;         </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">  291</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">PECR</a>;        </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">  292</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">RXDR</a>;        </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">  293</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a>;        </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>} <a class="code hl_struct" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="foldopen" id="foldopen00299" data-start="{" data-end="};">
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html">  299</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>{</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">  301</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">KR</a>;          </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">  302</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;          </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">  303</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">RLR</a>;         </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  304</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">  305</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">WINR</a>;        </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>} <a class="code hl_struct" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="foldopen" id="foldopen00313" data-start="{" data-end="};">
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html">  313</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>{</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ab0ec7102960640751d44e92ddac994f0">  315</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;          </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  316</a></span>       uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;    </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">  317</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a>;          </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#aad73b4746976ca75f784db4062482f07">  318</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#aad73b4746976ca75f784db4062482f07">CR4</a>;          </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">  319</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">SR1</a>;          </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a89623ee198737b29dc0a803310605a83">  320</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a89623ee198737b29dc0a803310605a83">SR2</a>;          </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a64a95891ad3e904dd5548112539c1c98">  321</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;          </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  322</a></span>       uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;    </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#aeead890c47f378dffcb852b99d303ee6">  323</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#aeead890c47f378dffcb852b99d303ee6">PUCRA</a>;        </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a2676bf9a592b8a6befd85ae98ea597b0">  324</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a2676bf9a592b8a6befd85ae98ea597b0">PDCRA</a>;        </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ab72f8959a6bd611677cd4afbe9cf07d9">  325</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#ab72f8959a6bd611677cd4afbe9cf07d9">PUCRB</a>;        </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0">  326</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0">PDCRB</a>;        </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a5c4eba2c90ea7bf1ceb653301a77e8bf">  327</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a5c4eba2c90ea7bf1ceb653301a77e8bf">PUCRC</a>;        </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a8b419b22309c807ea4e6f1121c1afc12">  328</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a8b419b22309c807ea4e6f1121c1afc12">PDCRC</a>;        </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a99ccf6e37f84fddafa77b8f7e10f5b85">  329</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a99ccf6e37f84fddafa77b8f7e10f5b85">PUCRD</a>;        </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a0c82c09f5896fc28b5455f2ae5fcb1b1">  330</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a0c82c09f5896fc28b5455f2ae5fcb1b1">PDCRD</a>;        </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  331</a></span>       uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;    </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#af2b40c5e36a5e861490988275499e158">  332</a></span>       uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;    </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a6e7e6d82ae35200fb60f9b235d9774a1">  333</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a6e7e6d82ae35200fb60f9b235d9774a1">PUCRF</a>;        </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ac0307ace68686dbf855a02f79b593a95">  334</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#ac0307ace68686dbf855a02f79b593a95">PDCRF</a>;        </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>} <a class="code hl_struct" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="foldopen" id="foldopen00340" data-start="{" data-end="};">
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html">  340</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>{</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  342</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">  343</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">ICSCR</a>;       </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  344</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;        </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">  345</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</a>;     </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab08951d2511e8867d6f97c25bde8848b">  346</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ab08951d2511e8867d6f97c25bde8848b">RESERVED0</a>;   </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a4ef165756193844225b702fa0db10196">  347</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a4ef165756193844225b702fa0db10196">RESERVED1</a>;   </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">  348</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">CIER</a>;        </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">  349</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">CIFR</a>;        </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">  350</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">CICR</a>;        </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7b00c145cb4055a4f2a6d6a5c9d16032">  351</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a7b00c145cb4055a4f2a6d6a5c9d16032">IOPRSTR</a>;     </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">  352</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">AHBRSTR</a>;     </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a2a225d7deb284d61869e781f0e4b9bf0">  353</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a2a225d7deb284d61869e781f0e4b9bf0">APBRSTR1</a>;    </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a1fff31666b6c91ee92b955d8bae25159">  354</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a1fff31666b6c91ee92b955d8bae25159">APBRSTR2</a>;    </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#affd28dc6ddec7885e7b0f2e2631388b1">  355</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#affd28dc6ddec7885e7b0f2e2631388b1">IOPENR</a>;      </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">  356</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">AHBENR</a>;      </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a8a6d19c6a48b5e8e441d30d3776f3861">  357</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a8a6d19c6a48b5e8e441d30d3776f3861">APBENR1</a>;     </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a764beb86862f4347abf4ce90f27aa977">  358</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a764beb86862f4347abf4ce90f27aa977">APBENR2</a>;     </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a02ffd74ece967afd9be85342469e65b9">  359</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a02ffd74ece967afd9be85342469e65b9">IOPSMENR</a>;    </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a33476477ea4cf2eb950970d6c82ded52">  360</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a33476477ea4cf2eb950970d6c82ded52">AHBSMENR</a>;    </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aa9a31511acac26ad2064703c21f37a31">  361</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#aa9a31511acac26ad2064703c21f37a31">APBSMENR1</a>;   </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a3be663a82f5e76d3c67562c1f9856429">  362</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a3be663a82f5e76d3c67562c1f9856429">APBSMENR2</a>;   </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a04dc454e176d50a3a5918b2095880924">  363</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a04dc454e176d50a3a5918b2095880924">CCIPR</a>;       </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ad01f74049d54369c31f8d545194d87a3">  364</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ad01f74049d54369c31f8d545194d87a3">RESERVED2</a>;   </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">  365</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">BDCR</a>;        </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">  366</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;         </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>} <a class="code hl_struct" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="foldopen" id="foldopen00372" data-start="{" data-end="};">
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html">  372</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>{</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">  374</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>;          </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  375</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;          </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">  376</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a>;         </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8fec9e122b923822e7f951cd48cf1d47">  377</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a8fec9e122b923822e7f951cd48cf1d47">ICSR</a>;        </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">  378</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a>;        </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">  379</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">WUTR</a>;        </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  380</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  381</a></span>       uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;   </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  382</a></span>       uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;   </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">  383</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">WPR</a>;         </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">  384</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">CALR</a>;        </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">  385</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a>;      </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">  386</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">TSTR</a>;        </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">  387</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a>;        </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">  388</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a>;       </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  389</a></span>       uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;   </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">  390</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a>;      </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">  391</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">ALRMASSR</a>;    </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">  392</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a>;      </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">  393</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a>;    </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  394</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a524e134cec519206cb41d0545e382978">  395</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a524e134cec519206cb41d0545e382978">MISR</a>;        </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af2b40c5e36a5e861490988275499e158">  396</a></span>       uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;   </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a64a95891ad3e904dd5548112539c1c98">  397</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;         </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">  398</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a>;          </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>} <a class="code hl_struct" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="foldopen" id="foldopen00404" data-start="{" data-end="};">
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html">  404</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>{</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#ab0ec7102960640751d44e92ddac994f0">  406</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;            </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#afdfa307571967afb1d97943e982b6586">  407</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;            </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  408</a></span>       uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;      </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a7b9a396bf60fe92f8ea0713862d9679e">  409</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a7b9a396bf60fe92f8ea0713862d9679e">FLTCR</a>;          </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a3e736a9dfe42dcb10217f5f9e2e3a0f6">  410</a></span>       uint32_t RESERVED1[7];   </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  411</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;            </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  412</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;             </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a524e134cec519206cb41d0545e382978">  413</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a524e134cec519206cb41d0545e382978">MISR</a>;           </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  414</a></span>       uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;      </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a64a95891ad3e904dd5548112539c1c98">  415</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;            </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#ac3f759bc798a1981667326450462e710">  416</a></span>       uint32_t RESERVED3[48];  </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">  417</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a>;          </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#af85290529fb82acef7c9fcea3718346c">  418</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#af85290529fb82acef7c9fcea3718346c">BKP1R</a>;          </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">  419</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a>;          </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">  420</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a>;          </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="struct_t_a_m_p___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">  421</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_a_m_p___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a>;          </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>} <a class="code hl_struct" href="struct_t_a_m_p___type_def.html">TAMP_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="foldopen" id="foldopen00427" data-start="{" data-end="};">
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html">  427</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>{</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">  429</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;      </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">  430</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;      </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  431</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  432</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;       </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">  433</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">CRCPR</a>;    </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">  434</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">RXCRCR</a>;   </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">  435</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">TXCRCR</a>;   </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">  436</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">I2SCFGR</a>;  </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">  437</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">I2SPR</a>;    </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>} <a class="code hl_struct" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="foldopen" id="foldopen00443" data-start="{" data-end="};">
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html">  443</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>{</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">  445</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>;          </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a92bdd34d0bb3e2d14a3ce60040036510">  446</a></span>       uint32_t RESERVED0[5];   </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  447</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;          </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a4a24d43a2341a46dad0527df5f6eac94">  448</a></span>       uint32_t RESERVED1[25];  </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a31a2eaa95011919096818a2282612830">  449</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IT_LINE_SR[32]; </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>} <a class="code hl_struct" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="foldopen" id="foldopen00455" data-start="{" data-end="};">
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html">  455</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>{</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">  457</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">  458</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">  459</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>;        </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">  460</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>;        </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  461</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">  462</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>;         </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">  463</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>;       </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">  464</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">CCMR2</a>;       </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">  465</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>;        </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">  466</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;         </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">  467</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>;         </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">  468</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;         </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">  469</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>;         </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">  470</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>;        </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">  471</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>;        </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">  472</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>;        </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">  473</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>;        </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">  474</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>;        </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">  475</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>;         </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">  476</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</a>;        </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9b85c0208edae4594cbdfcf215573182">  477</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a9b85c0208edae4594cbdfcf215573182">OR1</a>;         </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aeae3f2752306d96164bb0b895aec60da">  478</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#aeae3f2752306d96164bb0b895aec60da">CCMR3</a>;       </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a34474d97b298c0bf671b72203ae43713">  479</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a34474d97b298c0bf671b72203ae43713">CCR5</a>;        </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a522126f56497797646c95acb049bfa9c">  480</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a522126f56497797646c95acb049bfa9c">CCR6</a>;        </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aaa8b893e1390434a07a70d17ea058223">  481</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#aaa8b893e1390434a07a70d17ea058223">AF1</a>;         </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a3d712f76141c5f21d16d3c55ec7d89a0">  482</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a3d712f76141c5f21d16d3c55ec7d89a0">AF2</a>;         </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a23d4cf627c278273f0b20f88592ae96a">  483</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a23d4cf627c278273f0b20f88592ae96a">TISEL</a>;       </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>} <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="foldopen" id="foldopen00489" data-start="{" data-end="};">
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html">  489</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>{</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">  491</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">  492</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">  493</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a>;         </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">  494</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;         </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">  495</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">GTPR</a>;        </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">  496</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">RTOR</a>;        </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">  497</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">RQR</a>;         </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  498</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  499</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;         </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a8aa81f5cac584bdef4235fcc7e8fa745">  500</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a8aa81f5cac584bdef4235fcc7e8fa745">RDR</a>;         </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a40540a209bca9f0e2045a5748e1803da">  501</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a40540a209bca9f0e2045a5748e1803da">TDR</a>;         </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af455f54206b36a7cfd7441501adf7535">  502</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#af455f54206b36a7cfd7441501adf7535">PRESC</a>;       </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>} <a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="foldopen" id="foldopen00509" data-start="{" data-end="};">
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html">  509</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>{</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  511</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">  512</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;         </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  513</a></span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>} <a class="code hl_struct" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  524</a></span><span class="preprocessor">#define FLASH_BASE            (0x08000000UL)  </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  525</a></span><span class="preprocessor">#define SRAM_BASE             (0x20000000UL)  </span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  526</a></span><span class="preprocessor">#define PERIPH_BASE           (0x40000000UL)  </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga86674438f184aee4c85b6f47d3125e19">  527</a></span><span class="preprocessor">#define IOPORT_BASE           (0x50000000UL)  </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf90eb87ccfb6d49db632198f1c99d69e">  528</a></span><span class="preprocessor">#define SRAM_SIZE_MAX         (0x00002000UL)  </span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">#define FLASH_SIZE            (((*((uint32_t *)FLASHSIZE_BASE)) &amp; (0x007FU)) &lt;&lt; 10U)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">  533</a></span><span class="preprocessor">#define APBPERIPH_BASE        (PERIPH_BASE)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">  538</a></span><span class="preprocessor">#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">  539</a></span><span class="preprocessor">#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000UL)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">  540</a></span><span class="preprocessor">#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">  541</a></span><span class="preprocessor">#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">  542</a></span><span class="preprocessor">#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">  543</a></span><span class="preprocessor">#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">  544</a></span><span class="preprocessor">#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">  545</a></span><span class="preprocessor">#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">  546</a></span><span class="preprocessor">#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">  547</a></span><span class="preprocessor">#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab6c536f4e63f5f710948483a0ed95e0d">  548</a></span><span class="preprocessor">#define TAMP_BASE             (APBPERIPH_BASE + 0x0000B000UL)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">  549</a></span><span class="preprocessor">#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">  550</a></span><span class="preprocessor">#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1ef44c8e4398bd3b3fbb0c981657f3d0">  551</a></span><span class="preprocessor">#define ADC1_COMMON_BASE      (APBPERIPH_BASE + 0x00012708UL)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">  552</a></span><span class="preprocessor">#define ADC_BASE              (ADC1_COMMON_BASE) </span><span class="comment">/* Kept for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">  553</a></span><span class="preprocessor">#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00UL)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">  554</a></span><span class="preprocessor">#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">  555</a></span><span class="preprocessor">#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">  556</a></span><span class="preprocessor">#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400UL)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">  557</a></span><span class="preprocessor">#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800UL)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">#define DBG_BASE              (APBPERIPH_BASE + 0x00015800UL)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span> </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">  562</a></span><span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga67fc40a974f5bf83c2817d921ad95efd">  563</a></span><span class="preprocessor">#define DMAMUX1_BASE          (AHBPERIPH_BASE + 0x00000800UL)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">  564</a></span><span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">  565</a></span><span class="preprocessor">#define EXTI_BASE             (AHBPERIPH_BASE + 0x00001800UL)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  566</a></span><span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">  567</a></span><span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">  570</a></span><span class="preprocessor">#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">  571</a></span><span class="preprocessor">#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">  572</a></span><span class="preprocessor">#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">  573</a></span><span class="preprocessor">#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">  574</a></span><span class="preprocessor">#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaccfb10abd55a74b368b4c96c230808f5">  576</a></span><span class="preprocessor">#define DMAMUX1_Channel0_BASE    (DMAMUX1_BASE)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaea698d2efb0595ed32e748f28eba3f3a">  577</a></span><span class="preprocessor">#define DMAMUX1_Channel1_BASE    (DMAMUX1_BASE + 0x00000004UL)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4656629781ee3e6dd45c96e960ee2107">  578</a></span><span class="preprocessor">#define DMAMUX1_Channel2_BASE    (DMAMUX1_BASE + 0x00000008UL)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad1af2c5629d0bdd1bbb3c13724c4a299">  579</a></span><span class="preprocessor">#define DMAMUX1_Channel3_BASE    (DMAMUX1_BASE + 0x0000000CUL)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1d951becb3cfb504959d4044a7b9d058">  580</a></span><span class="preprocessor">#define DMAMUX1_Channel4_BASE    (DMAMUX1_BASE + 0x00000010UL)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4a6cd371ee5ca30425ba4670566910f7">  582</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator0_BASE  (DMAMUX1_BASE + 0x00000100UL)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gae504e59cfd5eaf11893a1e70a8c99447">  583</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator1_BASE  (DMAMUX1_BASE + 0x00000104UL)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac7a406e4df5814aebf7a241f2f8695c0">  584</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator2_BASE  (DMAMUX1_BASE + 0x00000108UL)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf6bfb649f38140a0b8b845a57b7ff867">  585</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator3_BASE  (DMAMUX1_BASE + 0x0000010CUL)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1c159f60f321afdf7871dbe5a13a33c6">  587</a></span><span class="preprocessor">#define DMAMUX1_ChannelStatus_BASE      (DMAMUX1_BASE + 0x00000080UL)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define DMAMUX1_RequestGenStatus_BASE   (DMAMUX1_BASE + 0x00000140UL)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">  591</a></span><span class="preprocessor">#define GPIOA_BASE            (IOPORT_BASE + 0x00000000UL)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">  592</a></span><span class="preprocessor">#define GPIOB_BASE            (IOPORT_BASE + 0x00000400UL)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">  593</a></span><span class="preprocessor">#define GPIOC_BASE            (IOPORT_BASE + 0x00000800UL)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">  594</a></span><span class="preprocessor">#define GPIOD_BASE            (IOPORT_BASE + 0x00000C00UL)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define GPIOF_BASE            (IOPORT_BASE + 0x00001400UL)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096">  598</a></span><span class="preprocessor">#define PACKAGE_BASE          (0x1FFF7500UL)        </span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  599</a></span><span class="preprocessor">#define UID_BASE              (0x1FFF7590UL)        </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  600</a></span><span class="preprocessor">#define FLASHSIZE_BASE        (0x1FFF75E0UL)        </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">  609</a></span><span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">  610</a></span><span class="preprocessor">#define TIM14               ((TIM_TypeDef *) TIM14_BASE)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">  611</a></span><span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad3c4110792684d6735dab4cd8d25d5e6">  612</a></span><span class="preprocessor">#define TAMP                ((TAMP_TypeDef *) TAMP_BASE)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">  613</a></span><span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">  614</a></span><span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">  615</a></span><span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">  616</a></span><span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">  617</a></span><span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">  618</a></span><span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">  619</a></span><span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">  620</a></span><span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">  621</a></span><span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">  622</a></span><span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">  623</a></span><span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">  624</a></span><span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">  625</a></span><span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d">  626</a></span><span class="preprocessor">#define TIM16               ((TIM_TypeDef *) TIM16_BASE)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab">  627</a></span><span class="preprocessor">#define TIM17               ((TIM_TypeDef *) TIM17_BASE)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">  628</a></span><span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">  629</a></span><span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">  630</a></span><span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">  631</a></span><span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">  632</a></span><span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">  633</a></span><span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">  634</a></span><span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">  635</a></span><span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">  636</a></span><span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">  637</a></span><span class="preprocessor">#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">  638</a></span><span class="preprocessor">#define ADC                 (ADC1_COMMON) </span><span class="comment">/* Kept for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">  642</a></span><span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">  643</a></span><span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">  644</a></span><span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">  645</a></span><span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">  646</a></span><span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacdd9451393b5f43783b46b8e5ca54a22">  647</a></span><span class="preprocessor">#define DMAMUX1                ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7672f776007b4a365bd34f2432142ab4">  648</a></span><span class="preprocessor">#define DMAMUX1_Channel0       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gadadd8a5c0cf583d6416a3932b3445c08">  649</a></span><span class="preprocessor">#define DMAMUX1_Channel1       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacff7c36abeb207a583b7941a83d3c5c6">  650</a></span><span class="preprocessor">#define DMAMUX1_Channel2       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaad984a052e01de77e5f34675c432eeaa">  651</a></span><span class="preprocessor">#define DMAMUX1_Channel3       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa61ad2c7671da23901e0e608a2afe602">  652</a></span><span class="preprocessor">#define DMAMUX1_Channel4       ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7f2de783aee1e5411ae43f2e59dc49d6">  654</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator0  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga83e88aa28c950544c6ebf1abb20c373d">  655</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator1  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga1450a8de2768f65e97bf6df9d4cecb4a">  656</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator2  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga8a66bf5b6f1c6303f622ab091dcce796">  657</a></span><span class="preprocessor">#define DMAMUX1_RequestGenerator3  ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa3bf9725a03595373c83946d3666174a">  659</a></span><span class="preprocessor">#define DMAMUX1_ChannelStatus      ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga6c9a2e5335db4ae71ef7c2536fcf97b3">  660</a></span><span class="preprocessor">#define DMAMUX1_RequestGenStatus   ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga49606be7356624568932ec81c0d429f4">  662</a></span><span class="preprocessor">#define DBG              ((DBG_TypeDef *) DBG_BASE)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7">  675</a></span><span class="preprocessor">#define LSI_STARTUP_TIME 130U </span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">/*                         Peripheral Registers Bits Definition               */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/********************  Bit definition for ADC_ISR register  *******************/</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19c4fef6f7378b0add98d47391bb9cd">  695</a></span><span class="preprocessor">#define ADC_ISR_ADRDY_Pos              (0U)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">  696</a></span><span class="preprocessor">#define ADC_ISR_ADRDY_Msk              (0x1UL &lt;&lt; ADC_ISR_ADRDY_Pos)            </span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">  697</a></span><span class="preprocessor">#define ADC_ISR_ADRDY                  ADC_ISR_ADRDY_Msk                       </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6d6d7f86820ba6a5601ce928859372">  698</a></span><span class="preprocessor">#define ADC_ISR_EOSMP_Pos              (1U)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">  699</a></span><span class="preprocessor">#define ADC_ISR_EOSMP_Msk              (0x1UL &lt;&lt; ADC_ISR_EOSMP_Pos)            </span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">  700</a></span><span class="preprocessor">#define ADC_ISR_EOSMP                  ADC_ISR_EOSMP_Msk                       </span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0383b50a0b7c34b07143b4babf541f4a">  701</a></span><span class="preprocessor">#define ADC_ISR_EOC_Pos                (2U)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">  702</a></span><span class="preprocessor">#define ADC_ISR_EOC_Msk                (0x1UL &lt;&lt; ADC_ISR_EOC_Pos)              </span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">  703</a></span><span class="preprocessor">#define ADC_ISR_EOC                    ADC_ISR_EOC_Msk                         </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2abd0a8f62130cb6ad98665158cfd5c">  704</a></span><span class="preprocessor">#define ADC_ISR_EOS_Pos                (3U)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">  705</a></span><span class="preprocessor">#define ADC_ISR_EOS_Msk                (0x1UL &lt;&lt; ADC_ISR_EOS_Pos)              </span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">  706</a></span><span class="preprocessor">#define ADC_ISR_EOS                    ADC_ISR_EOS_Msk                         </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdbc3d6b8db4b5680d83ad61b6484d4">  707</a></span><span class="preprocessor">#define ADC_ISR_OVR_Pos                (4U)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">  708</a></span><span class="preprocessor">#define ADC_ISR_OVR_Msk                (0x1UL &lt;&lt; ADC_ISR_OVR_Pos)              </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">  709</a></span><span class="preprocessor">#define ADC_ISR_OVR                    ADC_ISR_OVR_Msk                         </span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ec99e5d3bc6d63237978753b8f4e5fb">  710</a></span><span class="preprocessor">#define ADC_ISR_AWD1_Pos               (7U)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">  711</a></span><span class="preprocessor">#define ADC_ISR_AWD1_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD1_Pos)             </span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">  712</a></span><span class="preprocessor">#define ADC_ISR_AWD1                   ADC_ISR_AWD1_Msk                        </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a97bdc9663ce09aec4255a0b195293d">  713</a></span><span class="preprocessor">#define ADC_ISR_AWD2_Pos               (8U)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f">  714</a></span><span class="preprocessor">#define ADC_ISR_AWD2_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD2_Pos)             </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696">  715</a></span><span class="preprocessor">#define ADC_ISR_AWD2                   ADC_ISR_AWD2_Msk                        </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6800606914bab819905dd54bb7132928">  716</a></span><span class="preprocessor">#define ADC_ISR_AWD3_Pos               (9U)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5">  717</a></span><span class="preprocessor">#define ADC_ISR_AWD3_Msk               (0x1UL &lt;&lt; ADC_ISR_AWD3_Pos)             </span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f">  718</a></span><span class="preprocessor">#define ADC_ISR_AWD3                   ADC_ISR_AWD3_Msk                        </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd284ec4791f4d9bfae70f50716ae9d">  719</a></span><span class="preprocessor">#define ADC_ISR_EOCAL_Pos              (11U)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4afa449f0271f892a4aca29982b00942">  720</a></span><span class="preprocessor">#define ADC_ISR_EOCAL_Msk              (0x1UL &lt;&lt; ADC_ISR_EOCAL_Pos)            </span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ef7277f6218ee3af4df1d57658031d">  721</a></span><span class="preprocessor">#define ADC_ISR_EOCAL                  ADC_ISR_EOCAL_Msk                       </span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2e31fedfc41546232aa839dfc7af67">  722</a></span><span class="preprocessor">#define ADC_ISR_CCRDY_Pos              (13U)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad17078bd7c7df4cc1cb5efef0b0faff0">  723</a></span><span class="preprocessor">#define ADC_ISR_CCRDY_Msk              (0x1UL &lt;&lt; ADC_ISR_CCRDY_Pos)            </span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe035d79db441a2919bea151661724e">  724</a></span><span class="preprocessor">#define ADC_ISR_CCRDY                  ADC_ISR_CCRDY_Msk                       </span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2250856b1a5661a7e778b90ca52e92c1">  727</a></span><span class="preprocessor">#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">/********************  Bit definition for ADC_IER register  *******************/</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeccda127223b6b216f423d43b9467c3a">  730</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE_Pos            (0U)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">  731</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE_Msk            (0x1UL &lt;&lt; ADC_IER_ADRDYIE_Pos)          </span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">  732</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE                ADC_IER_ADRDYIE_Msk                     </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b4712f97cc8cb749debb6ecb09c69c">  733</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE_Pos            (1U)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">  734</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE_Msk            (0x1UL &lt;&lt; ADC_IER_EOSMPIE_Pos)          </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">  735</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE                ADC_IER_EOSMPIE_Msk                     </span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e1b245365e1e24c2e7659a0b6f65c">  736</a></span><span class="preprocessor">#define ADC_IER_EOCIE_Pos              (2U)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">  737</a></span><span class="preprocessor">#define ADC_IER_EOCIE_Msk              (0x1UL &lt;&lt; ADC_IER_EOCIE_Pos)            </span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">  738</a></span><span class="preprocessor">#define ADC_IER_EOCIE                  ADC_IER_EOCIE_Msk                       </span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2bd2c0f26782ff0dd2177f329ced50">  739</a></span><span class="preprocessor">#define ADC_IER_EOSIE_Pos              (3U)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">  740</a></span><span class="preprocessor">#define ADC_IER_EOSIE_Msk              (0x1UL &lt;&lt; ADC_IER_EOSIE_Pos)            </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">  741</a></span><span class="preprocessor">#define ADC_IER_EOSIE                  ADC_IER_EOSIE_Msk                       </span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a3d46ce8771a632ba8371bbf060ffc9">  742</a></span><span class="preprocessor">#define ADC_IER_OVRIE_Pos              (4U)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">  743</a></span><span class="preprocessor">#define ADC_IER_OVRIE_Msk              (0x1UL &lt;&lt; ADC_IER_OVRIE_Pos)            </span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">  744</a></span><span class="preprocessor">#define ADC_IER_OVRIE                  ADC_IER_OVRIE_Msk                       </span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f24b791120130865b6bd81bb051350c">  745</a></span><span class="preprocessor">#define ADC_IER_AWD1IE_Pos             (7U)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">  746</a></span><span class="preprocessor">#define ADC_IER_AWD1IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD1IE_Pos)           </span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">  747</a></span><span class="preprocessor">#define ADC_IER_AWD1IE                 ADC_IER_AWD1IE_Msk                      </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45fad178efb22e7bde70bed64dbc640f">  748</a></span><span class="preprocessor">#define ADC_IER_AWD2IE_Pos             (8U)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a">  749</a></span><span class="preprocessor">#define ADC_IER_AWD2IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD2IE_Pos)           </span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3">  750</a></span><span class="preprocessor">#define ADC_IER_AWD2IE                 ADC_IER_AWD2IE_Msk                      </span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1007214aed4912e62c43ca0efc2d55d">  751</a></span><span class="preprocessor">#define ADC_IER_AWD3IE_Pos             (9U)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26">  752</a></span><span class="preprocessor">#define ADC_IER_AWD3IE_Msk             (0x1UL &lt;&lt; ADC_IER_AWD3IE_Pos)           </span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c">  753</a></span><span class="preprocessor">#define ADC_IER_AWD3IE                 ADC_IER_AWD3IE_Msk                      </span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd9176efed35adfa1e8da1f2360def0b">  754</a></span><span class="preprocessor">#define ADC_IER_EOCALIE_Pos            (11U)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbfc233719ee59bdc4f563a8e7080e0">  755</a></span><span class="preprocessor">#define ADC_IER_EOCALIE_Msk            (0x1UL &lt;&lt; ADC_IER_EOCALIE_Pos)          </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0afd44270f6be28d8bab84d7bb6cbbb">  756</a></span><span class="preprocessor">#define ADC_IER_EOCALIE                ADC_IER_EOCALIE_Msk                     </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f78f5315ee2d63c4ca734e85d59e49">  757</a></span><span class="preprocessor">#define ADC_IER_CCRDYIE_Pos            (13U)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93505b703e8f92e1edc4bc8bfe4a7e3">  758</a></span><span class="preprocessor">#define ADC_IER_CCRDYIE_Msk            (0x1UL &lt;&lt; ADC_IER_CCRDYIE_Pos)          </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef815c52e9a597a5269a1831ad59d52">  759</a></span><span class="preprocessor">#define ADC_IER_CCRDYIE                ADC_IER_CCRDYIE_Msk                     </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35cb3b8d136e2f793e02ecf91f6fc05">  762</a></span><span class="preprocessor">#define ADC_IER_EOSEQIE           (ADC_IER_EOSIE)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">/********************  Bit definition for ADC_CR register  ********************/</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababb1708515c068f7551691c855032e1">  765</a></span><span class="preprocessor">#define ADC_CR_ADEN_Pos                (0U)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">  766</a></span><span class="preprocessor">#define ADC_CR_ADEN_Msk                (0x1UL &lt;&lt; ADC_CR_ADEN_Pos)              </span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">  767</a></span><span class="preprocessor">#define ADC_CR_ADEN                    ADC_CR_ADEN_Msk                         </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd40135f101178cb34f7b44cfa70d20">  768</a></span><span class="preprocessor">#define ADC_CR_ADDIS_Pos               (1U)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">  769</a></span><span class="preprocessor">#define ADC_CR_ADDIS_Msk               (0x1UL &lt;&lt; ADC_CR_ADDIS_Pos)             </span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">  770</a></span><span class="preprocessor">#define ADC_CR_ADDIS                   ADC_CR_ADDIS_Msk                        </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ee3b14e6b8c22f2abf7b4990d12181">  771</a></span><span class="preprocessor">#define ADC_CR_ADSTART_Pos             (2U)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">  772</a></span><span class="preprocessor">#define ADC_CR_ADSTART_Msk             (0x1UL &lt;&lt; ADC_CR_ADSTART_Pos)           </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">  773</a></span><span class="preprocessor">#define ADC_CR_ADSTART                 ADC_CR_ADSTART_Msk                      </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ffa93cc8555d8d083dc9c0f34b3b81">  774</a></span><span class="preprocessor">#define ADC_CR_ADSTP_Pos               (4U)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">  775</a></span><span class="preprocessor">#define ADC_CR_ADSTP_Msk               (0x1UL &lt;&lt; ADC_CR_ADSTP_Pos)             </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">  776</a></span><span class="preprocessor">#define ADC_CR_ADSTP                   ADC_CR_ADSTP_Msk                        </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ca6812db3fec59db7d200ac442f083e">  777</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN_Pos            (28U)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">  778</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN_Msk            (0x1UL &lt;&lt; ADC_CR_ADVREGEN_Pos)          </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">  779</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN                ADC_CR_ADVREGEN_Msk                     </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4930e9200637ddd5530b0b56f7667874">  780</a></span><span class="preprocessor">#define ADC_CR_ADCAL_Pos               (31U)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">  781</a></span><span class="preprocessor">#define ADC_CR_ADCAL_Msk               (0x1UL &lt;&lt; ADC_CR_ADCAL_Pos)             </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">  782</a></span><span class="preprocessor">#define ADC_CR_ADCAL                   ADC_CR_ADCAL_Msk                        </span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">/********************  Bit definition for ADC_CFGR1 register  *****************/</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf353641c15a19c5580ba68b903a17ce9">  785</a></span><span class="preprocessor">#define ADC_CFGR1_DMAEN_Pos            (0U)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">  786</a></span><span class="preprocessor">#define ADC_CFGR1_DMAEN_Msk            (0x1UL &lt;&lt; ADC_CFGR1_DMAEN_Pos)          </span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">  787</a></span><span class="preprocessor">#define ADC_CFGR1_DMAEN                ADC_CFGR1_DMAEN_Msk                     </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2836d6591db0cae6a1e93358b452b0fc">  788</a></span><span class="preprocessor">#define ADC_CFGR1_DMACFG_Pos           (1U)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">  789</a></span><span class="preprocessor">#define ADC_CFGR1_DMACFG_Msk           (0x1UL &lt;&lt; ADC_CFGR1_DMACFG_Pos)         </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">  790</a></span><span class="preprocessor">#define ADC_CFGR1_DMACFG               ADC_CFGR1_DMACFG_Msk                    </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc34a24052ed0a9419951c5f80223bcc">  792</a></span><span class="preprocessor">#define ADC_CFGR1_SCANDIR_Pos          (2U)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">  793</a></span><span class="preprocessor">#define ADC_CFGR1_SCANDIR_Msk          (0x1UL &lt;&lt; ADC_CFGR1_SCANDIR_Pos)        </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">  794</a></span><span class="preprocessor">#define ADC_CFGR1_SCANDIR              ADC_CFGR1_SCANDIR_Msk                   </span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga981ff45e8474ae53e42ef2858887d25e">  796</a></span><span class="preprocessor">#define ADC_CFGR1_RES_Pos              (3U)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">  797</a></span><span class="preprocessor">#define ADC_CFGR1_RES_Msk              (0x3UL &lt;&lt; ADC_CFGR1_RES_Pos)            </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">  798</a></span><span class="preprocessor">#define ADC_CFGR1_RES                  ADC_CFGR1_RES_Msk                       </span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa09ba21ff2817d7633982748c7afe8ff">  799</a></span><span class="preprocessor">#define ADC_CFGR1_RES_0                (0x1U &lt;&lt; ADC_CFGR1_RES_Pos)             </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3540c4cec0b318ccc71dfa1317b4f659">  800</a></span><span class="preprocessor">#define ADC_CFGR1_RES_1                (0x2U &lt;&lt; ADC_CFGR1_RES_Pos)             </span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf10e4fc871ad35c69f3ca9c16934d46">  802</a></span><span class="preprocessor">#define ADC_CFGR1_ALIGN_Pos            (5U)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">  803</a></span><span class="preprocessor">#define ADC_CFGR1_ALIGN_Msk            (0x1UL &lt;&lt; ADC_CFGR1_ALIGN_Pos)          </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">  804</a></span><span class="preprocessor">#define ADC_CFGR1_ALIGN                ADC_CFGR1_ALIGN_Msk                     </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">  806</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_Pos           (6U)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">  807</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_Msk           (0x7UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)         </span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">  808</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL               ADC_CFGR1_EXTSEL_Msk                    </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">  809</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_0             (0x1UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)         </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd08752ec8996d12b0dbf1b555f4a67f">  810</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_1             (0x2UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)         </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">  811</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_2             (0x4UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)         </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7343627bda8eba05a3a91813e81912">  813</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_Pos            (10U)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">  814</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_Msk            (0x3UL &lt;&lt; ADC_CFGR1_EXTEN_Pos)          </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">  815</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN                ADC_CFGR1_EXTEN_Msk                     </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bd587c78699a50b76f5e33f867285c2">  816</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_0              (0x1UL &lt;&lt; ADC_CFGR1_EXTEN_Pos)          </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf280aa8043f44ba5af39f6d9381169a1">  817</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_1              (0x2UL &lt;&lt; ADC_CFGR1_EXTEN_Pos)          </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f77aa2a6bf622f0da6787ce30524b3">  819</a></span><span class="preprocessor">#define ADC_CFGR1_OVRMOD_Pos           (12U)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">  820</a></span><span class="preprocessor">#define ADC_CFGR1_OVRMOD_Msk           (0x1UL &lt;&lt; ADC_CFGR1_OVRMOD_Pos)         </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">  821</a></span><span class="preprocessor">#define ADC_CFGR1_OVRMOD               ADC_CFGR1_OVRMOD_Msk                    </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d526f71d005912ada748371aec6843">  822</a></span><span class="preprocessor">#define ADC_CFGR1_CONT_Pos             (13U)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">  823</a></span><span class="preprocessor">#define ADC_CFGR1_CONT_Msk             (0x1UL &lt;&lt; ADC_CFGR1_CONT_Pos)           </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">  824</a></span><span class="preprocessor">#define ADC_CFGR1_CONT                 ADC_CFGR1_CONT_Msk                      </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d73b0d6253711bbe135364a80db887">  825</a></span><span class="preprocessor">#define ADC_CFGR1_WAIT_Pos             (14U)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">  826</a></span><span class="preprocessor">#define ADC_CFGR1_WAIT_Msk             (0x1UL &lt;&lt; ADC_CFGR1_WAIT_Pos)           </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">  827</a></span><span class="preprocessor">#define ADC_CFGR1_WAIT                 ADC_CFGR1_WAIT_Msk                      </span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58fcdd459cb72e91916c99b10cf3f3d4">  828</a></span><span class="preprocessor">#define ADC_CFGR1_AUTOFF_Pos           (15U)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">  829</a></span><span class="preprocessor">#define ADC_CFGR1_AUTOFF_Msk           (0x1UL &lt;&lt; ADC_CFGR1_AUTOFF_Pos)         </span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">  830</a></span><span class="preprocessor">#define ADC_CFGR1_AUTOFF               ADC_CFGR1_AUTOFF_Msk                    </span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1790fef0e8babfe323926e319ddd2383">  831</a></span><span class="preprocessor">#define ADC_CFGR1_DISCEN_Pos           (16U)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">  832</a></span><span class="preprocessor">#define ADC_CFGR1_DISCEN_Msk           (0x1UL &lt;&lt; ADC_CFGR1_DISCEN_Pos)         </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">  833</a></span><span class="preprocessor">#define ADC_CFGR1_DISCEN               ADC_CFGR1_DISCEN_Msk                    </span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e384278bd5f46638e42f9c7c2eb3656">  834</a></span><span class="preprocessor">#define ADC_CFGR1_CHSELRMOD_Pos        (21U)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89c98ee6bb5ca54a9df0d59c7328699b">  835</a></span><span class="preprocessor">#define ADC_CFGR1_CHSELRMOD_Msk        (0x1UL &lt;&lt; ADC_CFGR1_CHSELRMOD_Pos)      </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b734cd2a8fc8b538e21c54d2d147588">  836</a></span><span class="preprocessor">#define ADC_CFGR1_CHSELRMOD            ADC_CFGR1_CHSELRMOD_Msk                 </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70661171b8f495104da9615b59bc262b">  838</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1SGL_Pos          (22U)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bfc565e78991b785ab151925d49983e">  839</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1SGL_Msk          (0x1UL &lt;&lt; ADC_CFGR1_AWD1SGL_Pos)        </span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697af08860622dd7b88c9d3038456ba5">  840</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1SGL              ADC_CFGR1_AWD1SGL_Msk                   </span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c739291479827235c77f00b5245703">  841</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1EN_Pos           (23U)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44dced71b82895b090a7fb69ebe2caf">  842</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1EN_Msk           (0x1UL &lt;&lt; ADC_CFGR1_AWD1EN_Pos)         </span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9773f646ed95db8219dc935e15bffa5">  843</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1EN               ADC_CFGR1_AWD1EN_Msk                    </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd8a98a582609586d0ab71205ac9d6fb">  845</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_Pos           (26U)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39dac7fe90fe780d6751f0ba461df49b">  846</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_Msk           (0x1FUL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad806d97ed9f53a934977b9cf445358c2">  847</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH               ADC_CFGR1_AWD1CH_Msk                    </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c83c3b6679def98fbf913d63349fb3b">  848</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_0             (0x01UL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1ba31e1f4b86c28064b65207c93aebb">  849</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_1             (0x02UL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17bc65dbcb2831367b0ba9ae576d399">  850</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_2             (0x04UL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a4d73c4e0f2618a3f96ed466ae21de">  851</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_3             (0x08UL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bcca7b89fce298d3556714882f6e78">  852</a></span><span class="preprocessor">#define ADC_CFGR1_AWD1CH_4             (0x10UL &lt;&lt; ADC_CFGR1_AWD1CH_Pos)        </span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88cba4b5835e6defb1b6888c9640eeb0">  855</a></span><span class="preprocessor">#define ADC_CFGR1_AUTDLY          (ADC_CFGR1_WAIT)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">/********************  Bit definition for ADC_CFGR2 register  *****************/</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaae3b7cd60e4a750ccd29d94a25af10">  858</a></span><span class="preprocessor">#define ADC_CFGR2_OVSE_Pos             (0U)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae927e335f0655f62963701c2e6b3e1b7">  859</a></span><span class="preprocessor">#define ADC_CFGR2_OVSE_Msk             (0x1UL &lt;&lt; ADC_CFGR2_OVSE_Pos)           </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e1dc72f01498bc1cce5f6b4f264d4a">  860</a></span><span class="preprocessor">#define ADC_CFGR2_OVSE                 ADC_CFGR2_OVSE_Msk                      </span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">  862</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_Pos             (2U)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723">  863</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_Msk             (0x7UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">  864</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR                 ADC_CFGR2_OVSR_Msk                      </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94">  865</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_0               (0x1UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01">  866</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_1               (0x2UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a80cacb01dd07755248ff3dae0874d">  867</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_2               (0x4UL &lt;&lt; ADC_CFGR2_OVSR_Pos)           </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">  869</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_Pos             (5U)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d">  870</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_Msk             (0xFUL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">  871</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS                 ADC_CFGR2_OVSS_Msk                      </span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e1712d2987a07d2528fd206ec954f4">  872</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_0               (0x1UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3">  873</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_1               (0x2UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d6903b72afd52ffc65a95f94a8b248">  874</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_2               (0x4UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cd1d224d98b9396e1f037715639c7f">  875</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_3               (0x8UL &lt;&lt; ADC_CFGR2_OVSS_Pos)           </span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce5c038e6108763bd5b19c63cf701be">  877</a></span><span class="preprocessor">#define ADC_CFGR2_TOVS_Pos             (9U)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad44529c7fb88fa7b386b36a765c662ba">  878</a></span><span class="preprocessor">#define ADC_CFGR2_TOVS_Msk             (0x1UL &lt;&lt; ADC_CFGR2_TOVS_Pos)           </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabccbaa9e3439cfaffa47678e11f403a6">  879</a></span><span class="preprocessor">#define ADC_CFGR2_TOVS                 ADC_CFGR2_TOVS_Msk                      </span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4c94a0bbd139cde02c941c9b6c319ec">  881</a></span><span class="preprocessor">#define ADC_CFGR2_LFTRIG_Pos           (29U)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f83ccd902e8529373beb73f0e87509">  882</a></span><span class="preprocessor">#define ADC_CFGR2_LFTRIG_Msk           (0x1UL &lt;&lt; ADC_CFGR2_LFTRIG_Pos)         </span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab72f7bcc4fcd0dadb2535c4511f7543c">  883</a></span><span class="preprocessor">#define ADC_CFGR2_LFTRIG               ADC_CFGR2_LFTRIG_Msk                    </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f73124957abb109ed3bc1d8360aac3">  885</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_Pos           (30U)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">  886</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_Msk           (0x3UL &lt;&lt; ADC_CFGR2_CKMODE_Pos)         </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">  887</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE               ADC_CFGR2_CKMODE_Msk                    </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">  888</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_1             (0x2UL &lt;&lt; ADC_CFGR2_CKMODE_Pos)         </span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">  889</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_0             (0x1UL &lt;&lt; ADC_CFGR2_CKMODE_Pos)         </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">/********************  Bit definition for ADC_SMPR register  ******************/</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41057e94b6b486be37588a1ca3f77a0d">  892</a></span><span class="preprocessor">#define ADC_SMPR_SMP1_Pos              (0U)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03980a9f04b23a9877202e1233f4458">  893</a></span><span class="preprocessor">#define ADC_SMPR_SMP1_Msk              (0x7UL &lt;&lt; ADC_SMPR_SMP1_Pos)            </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270278a16f7de9d31f3dc6fd2b75d3e8">  894</a></span><span class="preprocessor">#define ADC_SMPR_SMP1                  ADC_SMPR_SMP1_Msk                       </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e9986858ee9dda63b5878bb9f38b9e">  895</a></span><span class="preprocessor">#define ADC_SMPR_SMP1_0                (0x1UL &lt;&lt; ADC_SMPR_SMP1_Pos)            </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa052848610852831aea3ceff067e2444">  896</a></span><span class="preprocessor">#define ADC_SMPR_SMP1_1                (0x2UL &lt;&lt; ADC_SMPR_SMP1_Pos)            </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f633c00e773a9b3f4eff46f814b9405">  897</a></span><span class="preprocessor">#define ADC_SMPR_SMP1_2                (0x4UL &lt;&lt; ADC_SMPR_SMP1_Pos)            </span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2b2a5478c24b6993a3cda3a19bc5db6">  899</a></span><span class="preprocessor">#define ADC_SMPR_SMP2_Pos              (4U)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600f0a23a1f743f416d2ee164da88b50">  900</a></span><span class="preprocessor">#define ADC_SMPR_SMP2_Msk              (0x7UL &lt;&lt; ADC_SMPR_SMP2_Pos)            </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga072a59d72169522f5ed3f0bfc89c0c6d">  901</a></span><span class="preprocessor">#define ADC_SMPR_SMP2                  ADC_SMPR_SMP2_Msk                       </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga383a8f94dffc417e2ce1e37a4caba60a">  902</a></span><span class="preprocessor">#define ADC_SMPR_SMP2_0                (0x1UL &lt;&lt; ADC_SMPR_SMP2_Pos)            </span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98f6e28d3c786eda0b4330c5bf6d7d29">  903</a></span><span class="preprocessor">#define ADC_SMPR_SMP2_1                (0x2UL &lt;&lt; ADC_SMPR_SMP2_Pos)            </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e58592e8532faa30f50b6ea794f0b20">  904</a></span><span class="preprocessor">#define ADC_SMPR_SMP2_2                (0x4UL &lt;&lt; ADC_SMPR_SMP2_Pos)            </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1a53aa3876d7196cde602673094bb5d">  906</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL_Pos            (8U)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eaca58ead0a93abe9a83c0306d92a3d">  907</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL_Msk            (0x7FFFFUL &lt;&lt; ADC_SMPR_SMPSEL_Pos)      </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066fc358907b789a177540db9be1adbc">  908</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL                ADC_SMPR_SMPSEL_Msk                     </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaca05c8c3c24611cd48d438af661bfb5">  909</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL0_Pos           (8U)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf327b8a7f5c9b09e99cca8b69915f74">  910</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL0_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL0_Pos)         </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6a7afce171d47d934e3ba4c184930ed">  911</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL0               ADC_SMPR_SMPSEL0_Msk                    </span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67b37036d5bac13f572af9f5f42f179a">  912</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL1_Pos           (9U)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d82acb900897b0d465bfd3b1e55fff">  913</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL1_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL1_Pos)         </span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f416ec0e6f348757d0dd252b634377">  914</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL1               ADC_SMPR_SMPSEL1_Msk                    </span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5c89830719bb6ac7203e17cf1f88b5">  915</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL2_Pos           (10U)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2599d9f34392c541baea2d7891267a6">  916</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL2_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL2_Pos)         </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8380d6152ddd577db418e63e4cd13048">  917</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL2               ADC_SMPR_SMPSEL2_Msk                    </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07db4b23be3781dacce0658cdd5156a7">  918</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL3_Pos           (11U)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0b8c1f8f98c5287fe2701f5a79f31f9">  919</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL3_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL3_Pos)         </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd03523c1a292bb486ade83437dc6dcc">  920</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL3               ADC_SMPR_SMPSEL3_Msk                    </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46895ce373f8401fdab91cdd55204482">  921</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL4_Pos           (12U)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e762d6d24c464f602999152beef9190">  922</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL4_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL4_Pos)         </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb71bc24f6fda8d0a3d1e91d0b3906b">  923</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL4               ADC_SMPR_SMPSEL4_Msk                    </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d9fc9106348dad5f433a391275515f4">  924</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL5_Pos           (13U)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b36bc76475041c92ad28b9d7e46adf">  925</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL5_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL5_Pos)         </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf290b5feb9bbc6b1c9aad410b545b8">  926</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL5               ADC_SMPR_SMPSEL5_Msk                    </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96e9fb0306ed16a3d3a7da817106514d">  927</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL6_Pos           (14U)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8aa237d42002fb5357fc228f1257765">  928</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL6_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL6_Pos)         </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c61c60c1ae6c79e36be0c5169453fe0">  929</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL6               ADC_SMPR_SMPSEL6_Msk                    </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe96f56f780aa0e426f31c2d3612c96c">  930</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL7_Pos           (15U)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675d624bf172ee54801700d3b0552eb8">  931</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL7_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL7_Pos)         </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8fa3268e71baecf47d8002cdcbe9052">  932</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL7               ADC_SMPR_SMPSEL7_Msk                    </span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb4dc8d3a310e3015b08ab749706cd7">  933</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL8_Pos           (16U)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba6304ae63dc637feb2f5d5cd6eac905">  934</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL8_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL8_Pos)         </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01184cffcef63e7f8fb9c30f523d3f7">  935</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL8               ADC_SMPR_SMPSEL8_Msk                    </span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga768af82456112e453c49a0bf59893fbc">  936</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL9_Pos           (17U)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga901eb2ee943cc2c7920ec07c14bd3504">  937</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL9_Msk           (0x1UL &lt;&lt; ADC_SMPR_SMPSEL9_Pos)         </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga408a0a8994b9f8beb40f7104de37cf30">  938</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL9               ADC_SMPR_SMPSEL9_Msk                    </span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06311bba8ce357e8031835420cdafb87">  939</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL10_Pos          (18U)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c67c26052c919d65376f1b81e81468">  940</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL10_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL10_Pos)        </span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac1b86f7cfbb30d7006cb456646aae4">  941</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL10              ADC_SMPR_SMPSEL10_Msk                   </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f48a18e4a965ae5fa790a45664407c9">  942</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL11_Pos          (19U)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8930753c68df4e2bf2b9848271d5fcf7">  943</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL11_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL11_Pos)        </span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9bd75975886873e269cae4ffd2f9ef9">  944</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL11              ADC_SMPR_SMPSEL11_Msk                   </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584de67f8bc4581559afb9eafd0efc8">  945</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL12_Pos          (20U)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0651038638c57447c4856072d5615d8">  946</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL12_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL12_Pos)        </span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d7a8eb97eb51ed381e9a6e0c109485">  947</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL12              ADC_SMPR_SMPSEL12_Msk                   </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c8c3c46633523206ea430ebbf478ace">  948</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL13_Pos          (21U)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b73ae816d5634b0ab94d33f3763fb8">  949</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL13_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL13_Pos)        </span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabad5ebe795a58f8fa6a3602f5a083de7">  950</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL13              ADC_SMPR_SMPSEL13_Msk                   </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07fcd1e7bc4ce025a50f7a5d7c5e2f19">  951</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL14_Pos          (22U)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1392a93529bd16ff68a7b523ed010d8a">  952</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL14_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL14_Pos)        </span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d67211debb2509b6a9ce641166d6699">  953</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL14              ADC_SMPR_SMPSEL14_Msk                   </span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc724499e44e6cf690a635350f44864">  954</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL15_Pos          (23U)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12cfe206f03dab77665d78df0c9ed4a4">  955</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL15_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL15_Pos)        </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3773cbfc71fe23eefeaaedb91062c40">  956</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL15              ADC_SMPR_SMPSEL15_Msk                   </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04787aeebe5b916182faafb25f29e24c">  957</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL16_Pos          (24U)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a01918ebcf679e1e8dca531c5d62e77">  958</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL16_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL16_Pos)        </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81db721ea44314691e098f760ea44735">  959</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL16              ADC_SMPR_SMPSEL16_Msk                   </span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16116176ee635697e7a822a9181f9a4e">  960</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL17_Pos          (25U)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4310a0a53dac73b5588c763d4e02fcf9">  961</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL17_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL17_Pos)        </span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ff33695912c3ef1d69d5970749a094">  962</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL17              ADC_SMPR_SMPSEL17_Msk                   </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga764697a4f951d5474d339a07da4512de">  963</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL18_Pos          (26U)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga900b87930aafb281ee9eeadc8654922f">  964</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL18_Msk          (0x1UL &lt;&lt; ADC_SMPR_SMPSEL18_Pos)        </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378714ab17bf5f3e294b91dcc4c41cee">  965</a></span><span class="preprocessor">#define ADC_SMPR_SMPSEL18              ADC_SMPR_SMPSEL18_Msk                   </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">/********************  Bit definition for ADC_AWD1TR register  *******************/</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaa581f3980ade0e54ec4d5d2c834c90">  968</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_Pos                (0U)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55d195b5017fea4365639920245cd2e">  969</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_Msk             (0xFFFUL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d4a7de9ddf0bc8e05dc9eb95effe3d">  970</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1                 ADC_AWD1TR_LT1_Msk                      </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de842de097a7b7220d4f5d268ea6f3">  971</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_0               (0x001UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6b2273e96f7495309ea3fa8abb251e">  972</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_1               (0x002UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabafaffe21ea14607524ab58f53ac4e31">  973</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_2               (0x004UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23a5ab316b4f917d72db7ce98ebbe83">  974</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_3               (0x008UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc46a8578af4eb9ab46149423ebe3e35">  975</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_4               (0x010UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5748a2573eb66cab9460b508c3833c1d">  976</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_5               (0x020UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde646a5b44ff8045540d4ddf67446e3">  977</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_6               (0x040UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b40a867b52f6959f42a639ffc8b747">  978</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_7               (0x080UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3426ea6f40add062dabc3b89215b372">  979</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_8               (0x100UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6fbf7a2d88770dbc1f03bf774f0842a">  980</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_9               (0x200UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fd00eeceef994fd3faac8c359c86ece">  981</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_10              (0x400UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d9016656eee74017773e64236801a7">  982</a></span><span class="preprocessor">#define ADC_AWD1TR_LT1_11              (0x800UL &lt;&lt; ADC_AWD1TR_LT1_Pos)         </span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d9c00315d02c481530772ae2082d1d">  984</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_Pos             (16U)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad96ae290d686192f801bf8649b056bce">  985</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_Msk             (0xFFFUL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga455ddf63396b132f52d3aa5a69a9f2cb">  986</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1                 ADC_AWD1TR_HT1_Msk                      </span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04e28387361ba24a767ac3e1abdfe9f">  987</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_0               (0x001UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8042dbdec4c70773217344e238e2ff16">  988</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_1               (0x002UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3dc22784bec2e52662b15f82ece89da">  989</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_2               (0x004UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b2ea4c3dd9081a609779739b2a9bfe">  990</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_3               (0x008UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae936f36249bc933146ec6c51bda64f3a">  991</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_4               (0x010UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8cbd502dae922857e91e74723163d6f">  992</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_5               (0x020UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98c42b8c612d0cc8435419586443d20">  993</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_6               (0x040UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c94d870e712b3d53c3b481211f3aa04">  994</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_7               (0x080UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71313a9bc7fb70893f2d1890dccf4d6c">  995</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_8               (0x100UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadde2a703769b4c05e25902f419d437e9">  996</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_9               (0x200UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab615e693b99535bd5282beff433da4b5">  997</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_10              (0x400UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga522fdfa48c1e3f21f6f4152bd7914ae5">  998</a></span><span class="preprocessor">#define ADC_AWD1TR_HT1_11              (0x800UL &lt;&lt; ADC_AWD1TR_HT1_Pos)         </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">/* Legacy definitions */</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8"> 1001</a></span><span class="preprocessor">#define ADC_TR1_LT1             ADC_AWD1TR_LT1</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9"> 1002</a></span><span class="preprocessor">#define ADC_TR1_LT1_0           ADC_AWD1TR_LT1_0</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e"> 1003</a></span><span class="preprocessor">#define ADC_TR1_LT1_1           ADC_AWD1TR_LT1_1</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1"> 1004</a></span><span class="preprocessor">#define ADC_TR1_LT1_2           ADC_AWD1TR_LT1_2</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be"> 1005</a></span><span class="preprocessor">#define ADC_TR1_LT1_3           ADC_AWD1TR_LT1_3</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04"> 1006</a></span><span class="preprocessor">#define ADC_TR1_LT1_4           ADC_AWD1TR_LT1_4</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa"> 1007</a></span><span class="preprocessor">#define ADC_TR1_LT1_5           ADC_AWD1TR_LT1_5</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c"> 1008</a></span><span class="preprocessor">#define ADC_TR1_LT1_6           ADC_AWD1TR_LT1_6</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902"> 1009</a></span><span class="preprocessor">#define ADC_TR1_LT1_7           ADC_AWD1TR_LT1_7</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8"> 1010</a></span><span class="preprocessor">#define ADC_TR1_LT1_8           ADC_AWD1TR_LT1_8</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09"> 1011</a></span><span class="preprocessor">#define ADC_TR1_LT1_9           ADC_AWD1TR_LT1_9</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0"> 1012</a></span><span class="preprocessor">#define ADC_TR1_LT1_10          ADC_AWD1TR_LT1_10</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a"> 1013</a></span><span class="preprocessor">#define ADC_TR1_LT1_11          ADC_AWD1TR_LT1_11</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819"> 1015</a></span><span class="preprocessor">#define ADC_TR1_HT1             ADC_AWD1TR_HT1</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8"> 1016</a></span><span class="preprocessor">#define ADC_TR1_HT1_0           ADC_AWD1TR_HT1_0</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2"> 1017</a></span><span class="preprocessor">#define ADC_TR1_HT1_1           ADC_AWD1TR_HT1_1</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a"> 1018</a></span><span class="preprocessor">#define ADC_TR1_HT1_2           ADC_AWD1TR_HT1_2</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2"> 1019</a></span><span class="preprocessor">#define ADC_TR1_HT1_3           ADC_AWD1TR_HT1_3</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a"> 1020</a></span><span class="preprocessor">#define ADC_TR1_HT1_4           ADC_AWD1TR_HT1_4</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5"> 1021</a></span><span class="preprocessor">#define ADC_TR1_HT1_5           ADC_AWD1TR_HT1_5</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a"> 1022</a></span><span class="preprocessor">#define ADC_TR1_HT1_6           ADC_AWD1TR_HT1_6</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91"> 1023</a></span><span class="preprocessor">#define ADC_TR1_HT1_7           ADC_AWD1TR_HT1_7</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0"> 1024</a></span><span class="preprocessor">#define ADC_TR1_HT1_8           ADC_AWD1TR_HT1_8</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512"> 1025</a></span><span class="preprocessor">#define ADC_TR1_HT1_9           ADC_AWD1TR_HT1_9</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8"> 1026</a></span><span class="preprocessor">#define ADC_TR1_HT1_10          ADC_AWD1TR_HT1_10</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114"> 1027</a></span><span class="preprocessor">#define ADC_TR1_HT1_11          ADC_AWD1TR_HT1_11</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span> </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment">/********************  Bit definition for ADC_AWD2TR register  *******************/</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeef281b726309711023f57548969db7"> 1030</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_Pos             (0U)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92335e38df1cd0df2c3f59b94e2a323"> 1031</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_Msk             (0xFFFUL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07351360a39820480132b479303fd7fd"> 1032</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2                 ADC_AWD2TR_LT2_Msk                      </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5a9dc83b462087c155afb79fefbd0c"> 1033</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_0               (0x001UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100af1ee5dbec143645ef113b1f817c9"> 1034</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_1               (0x002UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f60b96d72a33a25224af8113fdadfba"> 1035</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_2               (0x004UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241c13528b928ded59c489cb41897757"> 1036</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_3               (0x008UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b5ae29e4867f7adf60a07ab77bf3ed"> 1037</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_4               (0x010UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea767c57370b9b8ddd9c84e563645b4d"> 1038</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_5               (0x020UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492beb1a37543418cc5e795adb44c247"> 1039</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_6               (0x040UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404116b0d9ee842e60dad9648d83348a"> 1040</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_7               (0x080UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9d43f90262e2f04b81dfad64125e83"> 1041</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_8               (0x100UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574656f00272a3d5219e7cc18ce4b5f5"> 1042</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_9               (0x200UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4614a54d39ee79d776b75b0cfeb90b2f"> 1043</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_10              (0x400UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbdd7073b93ed85bc0b2749bdf07688"> 1044</a></span><span class="preprocessor">#define ADC_AWD2TR_LT2_11              (0x800UL &lt;&lt; ADC_AWD2TR_LT2_Pos)         </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0707a8f9dc7119b0f4191155293da659"> 1046</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_Pos             (16U)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1fb910d357434c6424ffd25f884bb"> 1047</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_Msk             (0xFFFUL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7283d3243b635192db0416f87fd9f2f"> 1048</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2                 ADC_AWD2TR_HT2_Msk                      </span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd83cb7643872998c58c9db3c859d95c"> 1049</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_0               (0x001UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19278fdaa363ab251a07d72c3fd5e549"> 1050</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_1               (0x002UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b4c88e377c11614e43f509985808f9"> 1051</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_2               (0x004UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b3bcfe37128201874ed5f41c912a27e"> 1052</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_3               (0x008UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9595f443c2777026fc6da414af04732"> 1053</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_4               (0x010UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca33b9b3e7ec32ff71d0ea001ebf593d"> 1054</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_5               (0x020UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga848ba665d68a4d98332516df2b0e4204"> 1055</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_6               (0x040UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81cb9aa4832932c3f82062168248f315"> 1056</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_7               (0x080UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae018a4f080f146dc67e38f904a8a418c"> 1057</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_8               (0x100UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0412f41aa0cb1d33248a87f316aee7e5"> 1058</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_9               (0x200UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c24bd119561e19b78427d8c80a4222"> 1059</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_10              (0x400UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68359b2ed284a908b3d4e18642f64cd4"> 1060</a></span><span class="preprocessor">#define ADC_AWD2TR_HT2_11              (0x800UL &lt;&lt; ADC_AWD2TR_HT2_Pos)         </span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">/* Legacy definitions */</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144"> 1063</a></span><span class="preprocessor">#define ADC_TR2_LT2             ADC_AWD2TR_LT2</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ecb878d29b2299faafb578852f8a47"> 1064</a></span><span class="preprocessor">#define ADC_TR2_LT2_0           ADC_AWD2TR_LT2_0</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a"> 1065</a></span><span class="preprocessor">#define ADC_TR2_LT2_1           ADC_AWD2TR_LT2_1</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d"> 1066</a></span><span class="preprocessor">#define ADC_TR2_LT2_2           ADC_AWD2TR_LT2_2</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52de181b6536eedc3c69bf8c1d21084d"> 1067</a></span><span class="preprocessor">#define ADC_TR2_LT2_3           ADC_AWD2TR_LT2_3</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597"> 1068</a></span><span class="preprocessor">#define ADC_TR2_LT2_4           ADC_AWD2TR_LT2_4</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d52b371e77f5d5946e086863a07b8d2"> 1069</a></span><span class="preprocessor">#define ADC_TR2_LT2_5           ADC_AWD2TR_LT2_5</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077bff6b42847a0b971b72c917b99cd8"> 1070</a></span><span class="preprocessor">#define ADC_TR2_LT2_6           ADC_AWD2TR_LT2_6</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5"> 1071</a></span><span class="preprocessor">#define ADC_TR2_LT2_7           ADC_AWD2TR_LT2_7</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0660c27ef2358b98c55e3b63334ac6e2"> 1072</a></span><span class="preprocessor">#define ADC_TR2_LT2_8           ADC_AWD2TR_LT2_8</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7de3c5392a6d986117054483e2e98d4"> 1073</a></span><span class="preprocessor">#define ADC_TR2_LT2_9           ADC_AWD2TR_LT2_9</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae54958a3a11f2fc76aba44278de047a"> 1074</a></span><span class="preprocessor">#define ADC_TR2_LT2_10          ADC_AWD2TR_LT2_10</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3e3830580ec14350d1218b05ed8d034"> 1075</a></span><span class="preprocessor">#define ADC_TR2_LT2_11          ADC_AWD2TR_LT2_11</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f"> 1077</a></span><span class="preprocessor">#define ADC_TR2_HT2             ADC_AWD2TR_HT2</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74b3b1e829f61faaae29c3c2dda23eef"> 1078</a></span><span class="preprocessor">#define ADC_TR2_HT2_0           ADC_AWD2TR_HT2_0</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026f0d39dff596f96ba18389e3e83c81"> 1079</a></span><span class="preprocessor">#define ADC_TR2_HT2_1           ADC_AWD2TR_HT2_1</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c72193f37168c1cae5eef1df911935"> 1080</a></span><span class="preprocessor">#define ADC_TR2_HT2_2           ADC_AWD2TR_HT2_2</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a"> 1081</a></span><span class="preprocessor">#define ADC_TR2_HT2_3           ADC_AWD2TR_HT2_3</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db"> 1082</a></span><span class="preprocessor">#define ADC_TR2_HT2_4           ADC_AWD2TR_HT2_4</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5"> 1083</a></span><span class="preprocessor">#define ADC_TR2_HT2_5           ADC_AWD2TR_HT2_5</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845afafcc3c1121253967b5b565dd317"> 1084</a></span><span class="preprocessor">#define ADC_TR2_HT2_6           ADC_AWD2TR_HT2_6</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8"> 1085</a></span><span class="preprocessor">#define ADC_TR2_HT2_7           ADC_AWD2TR_HT2_7</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad12069d839ee801af140011156b654"> 1086</a></span><span class="preprocessor">#define ADC_TR2_HT2_8           ADC_AWD2TR_HT2_8</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa391e3935c52fb95d27db3bc1ba3013d"> 1087</a></span><span class="preprocessor">#define ADC_TR2_HT2_9           ADC_AWD2TR_HT2_9</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105998f6755e1ad088feda981062c578"> 1088</a></span><span class="preprocessor">#define ADC_TR2_HT2_10          ADC_AWD2TR_HT2_10</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20edd34d5921132795655bcae86b83ec"> 1089</a></span><span class="preprocessor">#define ADC_TR2_HT2_11          ADC_AWD2TR_HT2_11</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">/********************  Bit definition for ADC_CHSELR register  ****************/</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18d7d7277652dd4c2f070106dd993ee4"> 1092</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL_Pos           (0U)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d"> 1093</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL_Msk           (0x7FFFFUL &lt;&lt; ADC_CHSELR_CHSEL_Pos)     </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434"> 1094</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL               ADC_CHSELR_CHSEL_Msk                    </span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2bb17ae180a315348377c1027e1e93c"> 1095</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL18_Pos         (18U)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573"> 1096</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL18_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL18_Pos)       </span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6"> 1097</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL18             ADC_CHSELR_CHSEL18_Msk                  </span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6b18ec9ebd4c9e95efd1a300f7c4cde"> 1098</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL17_Pos         (17U)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d"> 1099</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL17_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL17_Pos)       </span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4"> 1100</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL17             ADC_CHSELR_CHSEL17_Msk                  </span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04830d32a93a58406b973870165d79ff"> 1101</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL16_Pos         (16U)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162"> 1102</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL16_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL16_Pos)       </span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5"> 1103</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL16             ADC_CHSELR_CHSEL16_Msk                  </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478c951d01f1db2222c62298a4e4b00f"> 1104</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL15_Pos         (15U)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06"> 1105</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL15_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL15_Pos)       </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa"> 1106</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL15             ADC_CHSELR_CHSEL15_Msk                  </span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac594f5ffe6a55d45a0c2421c847f0b70"> 1107</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL14_Pos         (14U)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf"> 1108</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL14_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL14_Pos)       </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f"> 1109</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL14             ADC_CHSELR_CHSEL14_Msk                  </span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9712cbe5717263afd082e605ad256d"> 1110</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL13_Pos         (13U)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5"> 1111</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL13_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL13_Pos)       </span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274"> 1112</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL13             ADC_CHSELR_CHSEL13_Msk                  </span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa94fa077e46b5c294a27bc24a81dc94"> 1113</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL12_Pos         (12U)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd"> 1114</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL12_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL12_Pos)       </span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add"> 1115</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL12             ADC_CHSELR_CHSEL12_Msk                  </span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a96bfb55e4ac0b7b5fd512dc8c5c07"> 1116</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL11_Pos         (11U)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3"> 1117</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL11_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL11_Pos)       </span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75"> 1118</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL11             ADC_CHSELR_CHSEL11_Msk                  </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad5cb0ea5c509e683f24c444e3fe262a"> 1119</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL10_Pos         (10U)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041"> 1120</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL10_Msk         (0x1UL &lt;&lt; ADC_CHSELR_CHSEL10_Pos)       </span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52"> 1121</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL10             ADC_CHSELR_CHSEL10_Msk                  </span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b8cbaabfdb773f7bc9b4385ca3133e"> 1122</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL9_Pos          (9U)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647"> 1123</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL9_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL9_Pos)        </span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091"> 1124</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL9              ADC_CHSELR_CHSEL9_Msk                   </span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae74deb460b9d900fb3d97d81d440a586"> 1125</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL8_Pos          (8U)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156"> 1126</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL8_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL8_Pos)        </span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068"> 1127</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL8              ADC_CHSELR_CHSEL8_Msk                   </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8253f2d8c6cd7523422e0ff35998b94c"> 1128</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL7_Pos          (7U)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8"> 1129</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL7_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL7_Pos)        </span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b"> 1130</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL7              ADC_CHSELR_CHSEL7_Msk                   </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496c3b47d45f280844cc9057a67f4a8f"> 1131</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL6_Pos          (6U)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b"> 1132</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL6_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL6_Pos)        </span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"> 1133</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL6              ADC_CHSELR_CHSEL6_Msk                   </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaf8620842807c83a2fc58b57dd1423"> 1134</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL5_Pos          (5U)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1"> 1135</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL5_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL5_Pos)        </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec"> 1136</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL5              ADC_CHSELR_CHSEL5_Msk                   </span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b81185c921897c7de18340cef3b91d"> 1137</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL4_Pos          (4U)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117"> 1138</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL4_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL4_Pos)        </span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619"> 1139</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL4              ADC_CHSELR_CHSEL4_Msk                   </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4033868b74b19544304e5f202e47972"> 1140</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL3_Pos          (3U)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5"> 1141</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL3_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL3_Pos)        </span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa"> 1142</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL3              ADC_CHSELR_CHSEL3_Msk                   </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44b5a6c1d562c5cdaa2560aba5af92c5"> 1143</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL2_Pos          (2U)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355"> 1144</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL2_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL2_Pos)        </span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7"> 1145</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL2              ADC_CHSELR_CHSEL2_Msk                   </span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c351e86765207a289da47a7ba12261"> 1146</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL1_Pos          (1U)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188"> 1147</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL1_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL1_Pos)        </span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7"> 1148</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL1              ADC_CHSELR_CHSEL1_Msk                   </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc468021a66564b9f9255c9a33fc46f3"> 1149</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL0_Pos          (0U)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e"> 1150</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL0_Msk          (0x1UL &lt;&lt; ADC_CHSELR_CHSEL0_Pos)        </span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6"> 1151</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL0              ADC_CHSELR_CHSEL0_Msk                   </span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6242ef88cfcad14f27ee22320bbed8a6"> 1153</a></span><span class="preprocessor">#define ADC_CHSELR_SQ_ALL_Pos          (0U)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c6b1b987082c569bb4228911980ab01"> 1154</a></span><span class="preprocessor">#define ADC_CHSELR_SQ_ALL_Msk          (0xFFFFFFFFUL &lt;&lt; ADC_CHSELR_SQ_ALL_Pos) </span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898c13cda2f4afb7993a59f7356c342b"> 1155</a></span><span class="preprocessor">#define ADC_CHSELR_SQ_ALL              ADC_CHSELR_SQ_ALL_Msk                   </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14fac0b77c35f1d096b958eb1875e0e"> 1157</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_Pos             (28U)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68da7102623bc05dfa9ba9572e102feb"> 1158</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ8_Pos)           </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10daa5b36054e636b4a8f0c9820122cf"> 1159</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8                 ADC_CHSELR_SQ8_Msk                      </span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2ad778950e43de324ed3b40bf02516"> 1160</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ8_Pos)           </span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93b9452519756f35ec9a36c406f3373a"> 1161</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ8_Pos)           </span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d3fb8510c87964d3f15a96749c11c7"> 1162</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ8_Pos)           </span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga745b44a22d7ac58820ab912d4711b40d"> 1163</a></span><span class="preprocessor">#define ADC_CHSELR_SQ8_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ8_Pos)           </span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38500aeea046909cb0afe79f02a2450"> 1165</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_Pos             (24U)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0d161e244df7d4b6fd567f6e0e7467"> 1166</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ7_Pos)           </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2f8bc76e1eda235c8b4971354f2b75"> 1167</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7                 ADC_CHSELR_SQ7_Msk                      </span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7468a7ff1306edb93dca613eb758be4f"> 1168</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ7_Pos)           </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe7e1e8d5f14aaa9425a96c65fc7fff"> 1169</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ7_Pos)           </span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca75a5722c58ed57d2775118e800b83"> 1170</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ7_Pos)           </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga120927ed270ae8a8e569e963265d925a"> 1171</a></span><span class="preprocessor">#define ADC_CHSELR_SQ7_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ7_Pos)           </span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacafbba93f83f1977880b3daf48512d6"> 1173</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_Pos             (20U)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f865f37f4f060d0810515117f853113"> 1174</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ6_Pos)           </span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cef244b651e66f0db83448e5c986538"> 1175</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6                 ADC_CHSELR_SQ6_Msk                      </span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e430f2794ca2a0e82fa282090370d3f"> 1176</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ6_Pos)           </span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b87d544c317129b4484d36017094d04"> 1177</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ6_Pos)           </span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcdede291ff21f892f56edf0efce76cb"> 1178</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ6_Pos)           </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ab47014cec46918008de88e3c1c5f99"> 1179</a></span><span class="preprocessor">#define ADC_CHSELR_SQ6_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ6_Pos)           </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff3a3985f97494076fbb8deb60be7a85"> 1181</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_Pos             (16U)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f17df5da60ad99387d3562dc3102ff"> 1182</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ5_Pos)           </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407c45aca2beea5521a6e65cd9c11c39"> 1183</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5                 ADC_CHSELR_SQ5_Msk                      </span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136d1c5f45ab464c16c0e451eefd21e"> 1184</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ5_Pos)           </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd22898647a6b40904f614bbdf5d28a5"> 1185</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ5_Pos)           </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459ae51337e5533c13f537d3ddc530e9"> 1186</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ5_Pos)           </span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40312328e4dd3409e0342b19f1f8ab46"> 1187</a></span><span class="preprocessor">#define ADC_CHSELR_SQ5_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ5_Pos)           </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834bce92978ddfa132671d963bb19029"> 1189</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_Pos             (12U)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f7609366ba21a02aa4e9a4c116cfa9"> 1190</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ4_Pos)           </span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb173811f126feac66209cbe4772010"> 1191</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4                 ADC_CHSELR_SQ4_Msk                      </span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63133f120c7a46bde86773aff936628e"> 1192</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ4_Pos)           </span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c579cd790e1fba31abbd4803e58697d"> 1193</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ4_Pos)           </span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8163ee24f70aa204b6519fd0bdfac7b"> 1194</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ4_Pos)           </span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2626a53e866a3ef20542185ee74767da"> 1195</a></span><span class="preprocessor">#define ADC_CHSELR_SQ4_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ4_Pos)           </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa64cf32ccd61b4386d206080df92a33"> 1197</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_Pos             (8U)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b7c317640e10997fcc50b6f2448718"> 1198</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ3_Pos)           </span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503cac2a7b5f3b454681ad3c2f06c9b9"> 1199</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3                 ADC_CHSELR_SQ3_Msk                      </span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2f4b02de5a2d13b9455c8a088ed381"> 1200</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ3_Pos)           </span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8352eafa7d339b8d00cf5bd502bbb47"> 1201</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ3_Pos)           </span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d2b077b496ec22f7d5a45c7c4c3c0e"> 1202</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ3_Pos)           </span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209dacdb56fe075f97425a63cdf9b4a5"> 1203</a></span><span class="preprocessor">#define ADC_CHSELR_SQ3_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ3_Pos)           </span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga649a45bc09463ff53354fbdd3683dff7"> 1205</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_Pos             (4U)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8644df3a08e59e88add0116a526f380b"> 1206</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ2_Pos)           </span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26eeea031b6b0799d0d4bd2edaabe9a8"> 1207</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2                 ADC_CHSELR_SQ2_Msk                      </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5ab40f1891d602ede9f6393eed53393"> 1208</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ2_Pos)           </span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65b1f996984c7342652f258eea0d48c3"> 1209</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ2_Pos)           </span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb1e8c13ec4d0d783f2d7ddd9a5f3703"> 1210</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ2_Pos)           </span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d571e91b67910b0569b77b39762fac"> 1211</a></span><span class="preprocessor">#define ADC_CHSELR_SQ2_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ2_Pos)           </span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0acf1af3e5e83cf3a198d21c177acbe"> 1213</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_Pos             (0U)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab775c0fc26d6cea4ee026319905d05ef"> 1214</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_Msk             (0xFUL &lt;&lt; ADC_CHSELR_SQ1_Pos)           </span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e01f97657f4eeadbca43eec116e28a"> 1215</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1                 ADC_CHSELR_SQ1_Msk                      </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga480e9da3824da1aff16a8e5de8e5f538"> 1216</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_0               (0x1UL &lt;&lt; ADC_CHSELR_SQ1_Pos)           </span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84491a3e80ebef8137c640783d9179ee"> 1217</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_1               (0x2UL &lt;&lt; ADC_CHSELR_SQ1_Pos)           </span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1c2c39c241f0f17076161602cda4e"> 1218</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_2               (0x4UL &lt;&lt; ADC_CHSELR_SQ1_Pos)           </span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa228f7f0cbbff788561b96580138dab"> 1219</a></span><span class="preprocessor">#define ADC_CHSELR_SQ1_3               (0x8UL &lt;&lt; ADC_CHSELR_SQ1_Pos)           </span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">/********************  Bit definition for ADC_AWD3TR register  *******************/</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga112f0440696296fa9c921c1983312d00"> 1222</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_Pos             (0U)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1463d5c00c0375a550fe07328f5fed6b"> 1223</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_Msk             (0xFFFUL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef81ff9e88c3b933eba4a0209a4faee1"> 1224</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3                 ADC_AWD3TR_LT3_Msk                      </span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63dafab1cdebfe585e3ef1113d8840d"> 1225</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_0               (0x001UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddd45d34f0e14305828e0e924361000"> 1226</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_1               (0x002UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga685629ec41fb90f750c44843cd4efe3a"> 1227</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_2               (0x004UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9736e9e244717642a6ad3f18ebd8a3f1"> 1228</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_3               (0x008UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56c5f676c05ef93228ac34954146802"> 1229</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_4               (0x010UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63ccceeeb189f97021bd5e2a3b4a52c9"> 1230</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_5               (0x020UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada504b89d6c237e6d6b25802a0a98d90"> 1231</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_6               (0x040UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga221069000098f6cd4f77b4f80f0a0050"> 1232</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_7               (0x080UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8ba3210ff17295851878a14c58bc2a"> 1233</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_8               (0x100UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb8f1f07d8f5a2c8303834505730422"> 1234</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_9               (0x200UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63967696194f261cbc84cbe75c77676b"> 1235</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_10              (0x400UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ef42b69c602fb0872273d7b8f3983ac"> 1236</a></span><span class="preprocessor">#define ADC_AWD3TR_LT3_11              (0x800UL &lt;&lt; ADC_AWD3TR_LT3_Pos)         </span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0123b77273fafa6016a9fb8a1bf6d0d"> 1238</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_Pos             (16U)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d97302dce6cb2b5c6816b3a3ef8effe"> 1239</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_Msk             (0xFFFUL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07e88289a25428afd28116441e507713"> 1240</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3                 ADC_AWD3TR_HT3_Msk                      </span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa495c65a15955e382b89d5500ba3fb48"> 1241</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_0               (0x001UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88b02d7e35fe9593753134adbdbab41"> 1242</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_1               (0x002UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ae7fcd5bf50d04b3c0e2e3f657517c"> 1243</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_2               (0x004UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4172583316c094d1df419f5e27faec1"> 1244</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_3               (0x008UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32423ed2d0326c6a204868c885f104b"> 1245</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_4               (0x010UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb5303c4f850c96ccad076c2dbe7135"> 1246</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_5               (0x020UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4729fed8e783d72be36cd309043e4de8"> 1247</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_6               (0x040UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa77fdd6a06ab38d18ffc7b53863ed4"> 1248</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_7               (0x080UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983bfd5951f24583927e8627341d6e5d"> 1249</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_8               (0x100UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2da1f23f3a765fe8a258976b3fc651f"> 1250</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_9               (0x200UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e20029e3ec762414e9c4100471d621b"> 1251</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_10              (0x400UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be268b0811bea2431f82548d90cd13b"> 1252</a></span><span class="preprocessor">#define ADC_AWD3TR_HT3_11              (0x800UL &lt;&lt; ADC_AWD3TR_HT3_Pos)         </span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment">/* Legacy definitions */</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be"> 1255</a></span><span class="preprocessor">#define ADC_TR3_LT3             ADC_AWD3TR_LT3</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9160eb1deeecf0c7597d911d088ab3b"> 1256</a></span><span class="preprocessor">#define ADC_TR3_LT3_0           ADC_AWD3TR_LT3_0</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612"> 1257</a></span><span class="preprocessor">#define ADC_TR3_LT3_1           ADC_AWD3TR_LT3_1</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0881b45f3505329b69150505fb5189"> 1258</a></span><span class="preprocessor">#define ADC_TR3_LT3_2           ADC_AWD3TR_LT3_2</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"> 1259</a></span><span class="preprocessor">#define ADC_TR3_LT3_3           ADC_AWD3TR_LT3_3</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93"> 1260</a></span><span class="preprocessor">#define ADC_TR3_LT3_4           ADC_AWD3TR_LT3_4</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33"> 1261</a></span><span class="preprocessor">#define ADC_TR3_LT3_5           ADC_AWD3TR_LT3_5</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11"> 1262</a></span><span class="preprocessor">#define ADC_TR3_LT3_6           ADC_AWD3TR_LT3_6</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c"> 1263</a></span><span class="preprocessor">#define ADC_TR3_LT3_7           ADC_AWD3TR_LT3_7</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8703a292b415e7d0325cdd34360eee"> 1264</a></span><span class="preprocessor">#define ADC_TR3_LT3_8           ADC_AWD3TR_LT3_8</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53fe93e40477c2348cdee4fd39563c8"> 1265</a></span><span class="preprocessor">#define ADC_TR3_LT3_9           ADC_AWD3TR_LT3_9</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9761ed856ab30405180eea60a944f77"> 1266</a></span><span class="preprocessor">#define ADC_TR3_LT3_10          ADC_AWD3TR_LT3_10</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d465e819632980bc90a5b2fc846058"> 1267</a></span><span class="preprocessor">#define ADC_TR3_LT3_11          ADC_AWD3TR_LT3_11</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7"> 1269</a></span><span class="preprocessor">#define ADC_TR3_HT3             ADC_AWD3TR_HT3</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cc86fe36a74112a7b665bede79a65e"> 1270</a></span><span class="preprocessor">#define ADC_TR3_HT3_0           ADC_AWD3TR_HT3_0</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f529e197af9adba119e8f4d976f8cd"> 1271</a></span><span class="preprocessor">#define ADC_TR3_HT3_1           ADC_AWD3TR_HT3_1</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608732060caf630f1b0d757e16323ae6"> 1272</a></span><span class="preprocessor">#define ADC_TR3_HT3_2           ADC_AWD3TR_HT3_2</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef"> 1273</a></span><span class="preprocessor">#define ADC_TR3_HT3_3           ADC_AWD3TR_HT3_3</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc5ee924871e9f36610345726a3780e0"> 1274</a></span><span class="preprocessor">#define ADC_TR3_HT3_4           ADC_AWD3TR_HT3_4</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23161cc0272314389f78b5ba9ed36ccc"> 1275</a></span><span class="preprocessor">#define ADC_TR3_HT3_5           ADC_AWD3TR_HT3_5</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1843adaf3799922879d63959750e519"> 1276</a></span><span class="preprocessor">#define ADC_TR3_HT3_6           ADC_AWD3TR_HT3_6</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga794f95d883970ea727a0b649543425f7"> 1277</a></span><span class="preprocessor">#define ADC_TR3_HT3_7           ADC_AWD3TR_HT3_7</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf787ebad98215a79207d64beaebb463e"> 1278</a></span><span class="preprocessor">#define ADC_TR3_HT3_8           ADC_AWD3TR_HT3_8</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7436faa14823f8fd7fee9be55e817c"> 1279</a></span><span class="preprocessor">#define ADC_TR3_HT3_9           ADC_AWD3TR_HT3_9</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4278c92e855b9021fa9e9cf70f045203"> 1280</a></span><span class="preprocessor">#define ADC_TR3_HT3_10          ADC_AWD3TR_HT3_10</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c845f6d87d21a24245e7bfecf30e4c9"> 1281</a></span><span class="preprocessor">#define ADC_TR3_HT3_11          ADC_AWD3TR_HT3_11</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span> </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06"> 1284</a></span><span class="preprocessor">#define ADC_DR_DATA_Pos                (0U)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 1285</a></span><span class="preprocessor">#define ADC_DR_DATA_Msk                (0xFFFFUL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1286</a></span><span class="preprocessor">#define ADC_DR_DATA                    ADC_DR_DATA_Msk                         </span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939e7a0780b9759e6c3f344553797101"> 1287</a></span><span class="preprocessor">#define ADC_DR_DATA_0                  (0x0001UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae696f0e147022ffcb55785e4fb7878"> 1288</a></span><span class="preprocessor">#define ADC_DR_DATA_1                  (0x0002UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc56241e0b3ab0798a981b14d3e302f"> 1289</a></span><span class="preprocessor">#define ADC_DR_DATA_2                  (0x0004UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab730b1087788f3ab18ec6145d84597d3"> 1290</a></span><span class="preprocessor">#define ADC_DR_DATA_3                  (0x0008UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f3f982a8420ece922b3f8684226307c"> 1291</a></span><span class="preprocessor">#define ADC_DR_DATA_4                  (0x0010UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6596f4834f2dd7e2604d4492135a4e3"> 1292</a></span><span class="preprocessor">#define ADC_DR_DATA_5                  (0x0020UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c27e67b6170a6873797fbf7e5c337fe"> 1293</a></span><span class="preprocessor">#define ADC_DR_DATA_6                  (0x0040UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0869cc00218b560ced2a4cf19770e5"> 1294</a></span><span class="preprocessor">#define ADC_DR_DATA_7                  (0x0080UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00d8950acc2211570da7c927ae77886b"> 1295</a></span><span class="preprocessor">#define ADC_DR_DATA_8                  (0x0100UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5ec727a1d5e3c082f49cead8dfac6aa"> 1296</a></span><span class="preprocessor">#define ADC_DR_DATA_9                  (0x0200UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2b611b9e68b09cf5a4f08cc0935b52"> 1297</a></span><span class="preprocessor">#define ADC_DR_DATA_10                 (0x0400UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d8797443083b98d499e701de0c86ff"> 1298</a></span><span class="preprocessor">#define ADC_DR_DATA_11                 (0x0800UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bfab758993417e28973d15df01d2186"> 1299</a></span><span class="preprocessor">#define ADC_DR_DATA_12                 (0x1000UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8172b28fabb7022660cc1779da9547f0"> 1300</a></span><span class="preprocessor">#define ADC_DR_DATA_13                 (0x2000UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae936291a38f1ecda447e0bf63c3a4e96"> 1301</a></span><span class="preprocessor">#define ADC_DR_DATA_14                 (0x4000UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59822569482aa21059cbb6b706fb8c0"> 1302</a></span><span class="preprocessor">#define ADC_DR_DATA_15                 (0x8000UL &lt;&lt; ADC_DR_DATA_Pos)           </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">/********************  Bit definition for ADC_AWD2CR register  ****************/</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f"> 1305</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_Pos          (0U)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663"> 1306</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_Msk          (0x7FFFFUL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66"> 1307</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH              ADC_AWD2CR_AWD2CH_Msk                   </span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f"> 1308</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_0            (0x00001UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbded0e6f8693b64865e54209a190442"> 1309</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_1            (0x00002UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405"> 1310</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_2            (0x00004UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9"> 1311</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_3            (0x00008UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a851caa977d3fbd98529662f70d905b"> 1312</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_4            (0x00010UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e"> 1313</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_5            (0x00020UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7b90dada15c9e4fe90905362cd60e6"> 1314</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_6            (0x00040UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76da903e269a6aefe0a47fb5883f9c"> 1315</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_7            (0x00080UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633"> 1316</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_8            (0x00100UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4"> 1317</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_9            (0x00200UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd9de42f1d351ae398c15f248f5c320"> 1318</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_10           (0x00400UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae9ca5224499a762297a5cb49c7a6da"> 1319</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_11           (0x00800UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e7823a49ef25c0d34b283c22b77bc1"> 1320</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_12           (0x01000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf"> 1321</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_13           (0x02000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5beaff04c063ecc2a61a642337e785e1"> 1322</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_14           (0x04000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9"> 1323</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_15           (0x08000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf56cfd88d9320ab98505317c9a93735"> 1324</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_16           (0x10000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga663d5e6406051947ef94c8573032993c"> 1325</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_17           (0x20000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae6c93bd70561bbb40c23a0acfdd33bd"> 1326</a></span><span class="preprocessor">#define ADC_AWD2CR_AWD2CH_18           (0x40000UL &lt;&lt; ADC_AWD2CR_AWD2CH_Pos)    </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment">/********************  Bit definition for ADC_AWD3CR register  ****************/</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501"> 1329</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_Pos          (0U)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f"> 1330</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_Msk          (0x7FFFFUL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de"> 1331</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH              ADC_AWD3CR_AWD3CH_Msk                   </span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e35d6d73c8775cae09e11340d3290d"> 1332</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_0            (0x00001UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b2a5b362c41ec27a36885a6e3652220"> 1333</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_1            (0x00002UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fc30b341dc0b888486c56c031583a4"> 1334</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_2            (0x00004UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad648e2ed7a860dc84519a181a604cc6d"> 1335</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_3            (0x00008UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21773d70cff14af2cf94a2e51c7805c3"> 1336</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_4            (0x00010UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b"> 1337</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_5            (0x00020UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03fb456336aa5a568c10f2cc11943021"> 1338</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_6            (0x00040UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf"> 1339</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_7            (0x00080UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd495e164cd4e2e130e249609fde008f"> 1340</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_8            (0x00100UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac393d55175c4cb35e808846985e80c3b"> 1341</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_9            (0x00200UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a129326f31ee47afa9bb833e2e23c93"> 1342</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_10           (0x00400UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7"> 1343</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_11           (0x00800UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35"> 1344</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_12           (0x01000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef"> 1345</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_13           (0x02000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216"> 1346</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_14           (0x04000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3"> 1347</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_15           (0x08000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235"> 1348</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_16           (0x10000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa"> 1349</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_17           (0x20000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7aa336b112be95de2bc99d4bada112f"> 1350</a></span><span class="preprocessor">#define ADC_AWD3CR_AWD3CH_18           (0x40000UL &lt;&lt; ADC_AWD3CR_AWD3CH_Pos)    </span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">/********************  Bit definition for ADC_CALFACT register  ***************/</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b"> 1353</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_Pos        (0U)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ed45c6f668636ec26125c16099cad2"> 1354</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_Msk        (0x7FUL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5429b469688c6b1ac1bd9216ba743a"> 1355</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT            ADC_CALFACT_CALFACT_Msk                 </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fd077f70f6db63fe67fcaa43a998c1d"> 1356</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_0          (0x01UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a55ab6550a69e167e990ce53b9d2fc2"> 1357</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_1          (0x02UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac2ec422d4ae0925c5e73c31d1798a0"> 1358</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_2          (0x04UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305b0e94e4799e01bcd210143aac42d9"> 1359</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_3          (0x08UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28aaf8121d78f0d038798a875927dd36"> 1360</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_4          (0x10UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c84720845d7a25dae1c9672908d14d0"> 1361</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_5          (0x20UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38c357647682d6455c66f01201b5713"> 1362</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_6          (0x40UL &lt;&lt; ADC_CALFACT_CALFACT_Pos)     </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment">/*************************  ADC Common registers  *****************************/</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">/********************  Bit definition for ADC_CCR register  *******************/</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376"> 1366</a></span><span class="preprocessor">#define ADC_CCR_PRESC_Pos              (18U)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101"> 1367</a></span><span class="preprocessor">#define ADC_CCR_PRESC_Msk              (0xFUL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f"> 1368</a></span><span class="preprocessor">#define ADC_CCR_PRESC                  ADC_CCR_PRESC_Msk                       </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a"> 1369</a></span><span class="preprocessor">#define ADC_CCR_PRESC_0                (0x1UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1"> 1370</a></span><span class="preprocessor">#define ADC_CCR_PRESC_1                (0x2UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f"> 1371</a></span><span class="preprocessor">#define ADC_CCR_PRESC_2                (0x4UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461"> 1372</a></span><span class="preprocessor">#define ADC_CCR_PRESC_3                (0x8UL &lt;&lt; ADC_CCR_PRESC_Pos)            </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f090284807523a73618d65e544615e0"> 1374</a></span><span class="preprocessor">#define ADC_CCR_VREFEN_Pos             (22U)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9"> 1375</a></span><span class="preprocessor">#define ADC_CCR_VREFEN_Msk             (0x1UL &lt;&lt; ADC_CCR_VREFEN_Pos)           </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054"> 1376</a></span><span class="preprocessor">#define ADC_CCR_VREFEN                 ADC_CCR_VREFEN_Msk                      </span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d249828559456628051dfb177da1a"> 1377</a></span><span class="preprocessor">#define ADC_CCR_TSEN_Pos               (23U)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070"> 1378</a></span><span class="preprocessor">#define ADC_CCR_TSEN_Msk               (0x1UL &lt;&lt; ADC_CCR_TSEN_Pos)             </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada"> 1379</a></span><span class="preprocessor">#define ADC_CCR_TSEN                   ADC_CCR_TSEN_Msk                        </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cb3016a3acfed2d88b40124af68a459"> 1380</a></span><span class="preprocessor">#define ADC_CCR_VBATEN_Pos             (24U)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11"> 1381</a></span><span class="preprocessor">#define ADC_CCR_VBATEN_Msk             (0x1UL &lt;&lt; ADC_CCR_VBATEN_Pos)           </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456"> 1382</a></span><span class="preprocessor">#define ADC_CCR_VBATEN                 ADC_CCR_VBATEN_Msk                      </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment">/* Legacy */</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3deb366d40dfc7e003ba9967a65db6fd"> 1385</a></span><span class="preprocessor">#define ADC_CCR_LFMEN_Pos              (25U)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4373f310e631ce562f0759c8a3ffbe58"> 1386</a></span><span class="preprocessor">#define ADC_CCR_LFMEN_Msk              (0x1UL &lt;&lt; ADC_CCR_LFMEN_Pos)            </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga749582e7b291b726615c67975e92644d"> 1387</a></span><span class="preprocessor">#define ADC_CCR_LFMEN                  ADC_CCR_LFMEN_Msk                       </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">/*                          CRC calculation unit                              */</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5"> 1396</a></span><span class="preprocessor">#define CRC_DR_DR_Pos            (0U)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 1397</a></span><span class="preprocessor">#define CRC_DR_DR_Msk            (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)                </span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 1398</a></span><span class="preprocessor">#define CRC_DR_DR                CRC_DR_DR_Msk                                  </span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63759809b1cd1cfdf46d92becc60f85"> 1401</a></span><span class="preprocessor">#define CRC_IDR_IDR_Pos          (0U)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a"> 1402</a></span><span class="preprocessor">#define CRC_IDR_IDR_Msk          (0xFFFFFFFFUL &lt;&lt; CRC_IDR_IDR_Pos)              </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 1403</a></span><span class="preprocessor">#define CRC_IDR_IDR              CRC_IDR_IDR_Msk                                </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1"> 1406</a></span><span class="preprocessor">#define CRC_CR_RESET_Pos         (0U)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 1407</a></span><span class="preprocessor">#define CRC_CR_RESET_Msk         (0x1UL &lt;&lt; CRC_CR_RESET_Pos)                    </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 1408</a></span><span class="preprocessor">#define CRC_CR_RESET             CRC_CR_RESET_Msk                               </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29fa2eebbf573932af772c709cf89841"> 1409</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_Pos      (3U)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac936837464e128d0a454320353e96857"> 1410</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_Msk      (0x3UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59a490e24d6d3775e71cf03e347ff03"> 1411</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                            </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684388729236be158fa8d084003d92ce"> 1412</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_0        (0x1UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375d58bc44bffc8aac3da25e6f7287e5"> 1413</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_1        (0x2UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ec504b3e14150346370aa1c1c691a8"> 1414</a></span><span class="preprocessor">#define CRC_CR_REV_IN_Pos        (5U)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f"> 1415</a></span><span class="preprocessor">#define CRC_CR_REV_IN_Msk        (0x3UL &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a"> 1416</a></span><span class="preprocessor">#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                              </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b"> 1417</a></span><span class="preprocessor">#define CRC_CR_REV_IN_0          (0x1UL &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef"> 1418</a></span><span class="preprocessor">#define CRC_CR_REV_IN_1          (0x2UL &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea775e87da619d420bfde9d7eb54e22"> 1419</a></span><span class="preprocessor">#define CRC_CR_REV_OUT_Pos       (7U)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959"> 1420</a></span><span class="preprocessor">#define CRC_CR_REV_OUT_Msk       (0x1UL &lt;&lt; CRC_CR_REV_OUT_Pos)                  </span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7"> 1421</a></span><span class="preprocessor">#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                             </span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d94ab2c2c2e91e49d8a1bed2c64f070"> 1424</a></span><span class="preprocessor">#define CRC_INIT_INIT_Pos        (0U)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542"> 1425</a></span><span class="preprocessor">#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL &lt;&lt; CRC_INIT_INIT_Pos)            </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2"> 1426</a></span><span class="preprocessor">#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                              </span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment">/*******************  Bit definition for CRC_POL register  ********************/</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ff396de342974b7bd130abce1ae5d0"> 1429</a></span><span class="preprocessor">#define CRC_POL_POL_Pos          (0U)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c"> 1430</a></span><span class="preprocessor">#define CRC_POL_POL_Msk          (0xFFFFFFFFUL &lt;&lt; CRC_POL_POL_Pos)              </span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f"> 1431</a></span><span class="preprocessor">#define CRC_POL_POL              CRC_POL_POL_Msk                                </span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">/*                                 Debug MCU                                  */</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span> </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment">/*                           DMA Controller (DMA)                             */</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span> </div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087ec211a08c8241dad366d1785cda52"> 1448</a></span><span class="preprocessor">#define DMA_ISR_GIF1_Pos       (0U)</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 1449</a></span><span class="preprocessor">#define DMA_ISR_GIF1_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)                     </span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 1450</a></span><span class="preprocessor">#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac085bfd33abd74b8fea8fdb2c0d50281"> 1451</a></span><span class="preprocessor">#define DMA_ISR_TCIF1_Pos      (1U)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 1452</a></span><span class="preprocessor">#define DMA_ISR_TCIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)                    </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 1453</a></span><span class="preprocessor">#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               </span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca211fa8d7b7129ebee6385bfe3c74b"> 1454</a></span><span class="preprocessor">#define DMA_ISR_HTIF1_Pos      (2U)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 1455</a></span><span class="preprocessor">#define DMA_ISR_HTIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)                    </span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 1456</a></span><span class="preprocessor">#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01017e80e2ef95bf33e48cd5f1c464"> 1457</a></span><span class="preprocessor">#define DMA_ISR_TEIF1_Pos      (3U)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 1458</a></span><span class="preprocessor">#define DMA_ISR_TEIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)                    </span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 1459</a></span><span class="preprocessor">#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               </span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0012c596aa1189cfe65548fe251335ed"> 1460</a></span><span class="preprocessor">#define DMA_ISR_GIF2_Pos       (4U)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 1461</a></span><span class="preprocessor">#define DMA_ISR_GIF2_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)                     </span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 1462</a></span><span class="preprocessor">#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                </span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab069ba1399d2868037f766a08dbe1e4a"> 1463</a></span><span class="preprocessor">#define DMA_ISR_TCIF2_Pos      (5U)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 1464</a></span><span class="preprocessor">#define DMA_ISR_TCIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)                    </span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 1465</a></span><span class="preprocessor">#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad85456b2273dd7dfbb08fe92ac61b1e4"> 1466</a></span><span class="preprocessor">#define DMA_ISR_HTIF2_Pos      (6U)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 1467</a></span><span class="preprocessor">#define DMA_ISR_HTIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)                    </span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 1468</a></span><span class="preprocessor">#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cdbf8d2aa171d79890a087f1c43dbd6"> 1469</a></span><span class="preprocessor">#define DMA_ISR_TEIF2_Pos      (7U)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2"> 1470</a></span><span class="preprocessor">#define DMA_ISR_TEIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)                    </span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 1471</a></span><span class="preprocessor">#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               </span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54fef9be564548137ad7c2445b20c335"> 1472</a></span><span class="preprocessor">#define DMA_ISR_GIF3_Pos       (8U)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71"> 1473</a></span><span class="preprocessor">#define DMA_ISR_GIF3_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)                     </span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 1474</a></span><span class="preprocessor">#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                </span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1479bcdda36f67b6337b034b920fc6d"> 1475</a></span><span class="preprocessor">#define DMA_ISR_TCIF3_Pos      (9U)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432"> 1476</a></span><span class="preprocessor">#define DMA_ISR_TCIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)                    </span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 1477</a></span><span class="preprocessor">#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126264bff9e43ab1e8f833762fe83c1d"> 1478</a></span><span class="preprocessor">#define DMA_ISR_HTIF3_Pos      (10U)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 1479</a></span><span class="preprocessor">#define DMA_ISR_HTIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)                    </span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 1480</a></span><span class="preprocessor">#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248a455a5f3c5fee0cc45ab365d7b516"> 1481</a></span><span class="preprocessor">#define DMA_ISR_TEIF3_Pos      (11U)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 1482</a></span><span class="preprocessor">#define DMA_ISR_TEIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)                    </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 1483</a></span><span class="preprocessor">#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               </span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a333a9204a12b733075b76fe405e073"> 1484</a></span><span class="preprocessor">#define DMA_ISR_GIF4_Pos       (12U)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 1485</a></span><span class="preprocessor">#define DMA_ISR_GIF4_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)                     </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 1486</a></span><span class="preprocessor">#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                </span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c55dfd31b2060f1fb68338588a859e"> 1487</a></span><span class="preprocessor">#define DMA_ISR_TCIF4_Pos      (13U)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 1488</a></span><span class="preprocessor">#define DMA_ISR_TCIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)                    </span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 1489</a></span><span class="preprocessor">#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa14ca3e688cfacb5f01b8e236b2dc8"> 1490</a></span><span class="preprocessor">#define DMA_ISR_HTIF4_Pos      (14U)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 1491</a></span><span class="preprocessor">#define DMA_ISR_HTIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)                    </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 1492</a></span><span class="preprocessor">#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5a506abd056cdecd143aa6b453a3c0"> 1493</a></span><span class="preprocessor">#define DMA_ISR_TEIF4_Pos      (15U)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 1494</a></span><span class="preprocessor">#define DMA_ISR_TEIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)                    </span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 1495</a></span><span class="preprocessor">#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a17e91ebc38899d49756cb90bf4ad"> 1496</a></span><span class="preprocessor">#define DMA_ISR_GIF5_Pos       (16U)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 1497</a></span><span class="preprocessor">#define DMA_ISR_GIF5_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)                     </span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 1498</a></span><span class="preprocessor">#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                </span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3df7a4b5b5522c858efb983e147e521"> 1499</a></span><span class="preprocessor">#define DMA_ISR_TCIF5_Pos      (17U)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 1500</a></span><span class="preprocessor">#define DMA_ISR_TCIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)                    </span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 1501</a></span><span class="preprocessor">#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9052b436400d7e915f8f5bfff90f90e1"> 1502</a></span><span class="preprocessor">#define DMA_ISR_HTIF5_Pos      (18U)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 1503</a></span><span class="preprocessor">#define DMA_ISR_HTIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)                    </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 1504</a></span><span class="preprocessor">#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c21cfd99b9042aae0c09646f194400d"> 1505</a></span><span class="preprocessor">#define DMA_ISR_TEIF5_Pos      (19U)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 1506</a></span><span class="preprocessor">#define DMA_ISR_TEIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)                    </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 1507</a></span><span class="preprocessor">#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4eabd1be5d69031f89e738b5c74b67"> 1508</a></span><span class="preprocessor">#define DMA_ISR_GIF6_Pos       (20U)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 1509</a></span><span class="preprocessor">#define DMA_ISR_GIF6_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)                     </span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 1510</a></span><span class="preprocessor">#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51a0e94ffea3d92ae1dc0eb5747cecc1"> 1511</a></span><span class="preprocessor">#define DMA_ISR_TCIF6_Pos      (21U)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 1512</a></span><span class="preprocessor">#define DMA_ISR_TCIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)                    </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 1513</a></span><span class="preprocessor">#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04cbdca367113e9af5ded68c90e8523"> 1514</a></span><span class="preprocessor">#define DMA_ISR_HTIF6_Pos      (22U)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 1515</a></span><span class="preprocessor">#define DMA_ISR_HTIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)                    </span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 1516</a></span><span class="preprocessor">#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               </span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963d5205894b028565a3845600f4ffd6"> 1517</a></span><span class="preprocessor">#define DMA_ISR_TEIF6_Pos      (23U)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 1518</a></span><span class="preprocessor">#define DMA_ISR_TEIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)                    </span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 1519</a></span><span class="preprocessor">#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               </span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e8c37f4c5e50c523965acdd6fb68407"> 1520</a></span><span class="preprocessor">#define DMA_ISR_GIF7_Pos       (24U)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb"> 1521</a></span><span class="preprocessor">#define DMA_ISR_GIF7_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF7_Pos)                     </span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 1522</a></span><span class="preprocessor">#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                </span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf045c89aa989b77cd4a81d5995a35350"> 1523</a></span><span class="preprocessor">#define DMA_ISR_TCIF7_Pos      (25U)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02"> 1524</a></span><span class="preprocessor">#define DMA_ISR_TCIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF7_Pos)                    </span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 1525</a></span><span class="preprocessor">#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797a964a31272c1fcab6b10f248f01b2"> 1526</a></span><span class="preprocessor">#define DMA_ISR_HTIF7_Pos      (26U)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da"> 1527</a></span><span class="preprocessor">#define DMA_ISR_HTIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF7_Pos)                    </span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 1528</a></span><span class="preprocessor">#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               </span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206b3332efbd7d8fdd094e791de94812"> 1529</a></span><span class="preprocessor">#define DMA_ISR_TEIF7_Pos      (27U)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde"> 1530</a></span><span class="preprocessor">#define DMA_ISR_TEIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF7_Pos)                    </span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 1531</a></span><span class="preprocessor">#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               </span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384a232196033f388924f3f598f63777"> 1534</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1_Pos     (0U)</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 1535</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)                   </span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 1536</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              </span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4602952d83692098965c92eb075ba8f2"> 1537</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos    (1U)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 1538</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)                  </span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 1539</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             </span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga429ea8f924228f3c9c769a1dd10fccd2"> 1540</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos    (2U)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 1541</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)                  </span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 1542</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             </span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae398bd469325b42df8d631c2c7648c03"> 1543</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos    (3U)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 1544</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF1_Pos)                  </span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 1545</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             </span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a87eeb6e68e40c01607eb3055b2c802"> 1546</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2_Pos     (4U)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd"> 1547</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF2_Pos)                   </span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 1548</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              </span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfd856f903bc2bb83b5e33bdcfbb72a8"> 1549</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos    (5U)</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 1550</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF2_Pos)                  </span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 1551</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             </span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae42f9ec920fc45409fca256fc1c094"> 1552</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos    (6U)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 1553</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF2_Pos)                  </span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 1554</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             </span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c81071e0ad5e28ca23e87a3bef63f78"> 1555</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos    (7U)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 1556</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF2_Pos)                  </span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 1557</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             </span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8abc8c7851622f66870e25e698befa2"> 1558</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3_Pos     (8U)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 1559</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF3_Pos)                   </span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 1560</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              </span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa340e56f4bfd8bf669b3cb636940a21"> 1561</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos    (9U)</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0"> 1562</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF3_Pos)                  </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 1563</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             </span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9188b1e168f052779be66773b2132d6"> 1564</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos    (10U)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 1565</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF3_Pos)                  </span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 1566</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57eb58cc21d13c4e954049cffe43853a"> 1567</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos    (11U)</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 1568</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF3_Pos)                  </span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 1569</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             </span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4c91830b4d46fcd53d414a91735273"> 1570</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4_Pos     (12U)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 1571</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF4_Pos)                   </span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 1572</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f092ea2c52ba0b5137c06702776f95"> 1573</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos    (13U)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 1574</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF4_Pos)                  </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 1575</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             </span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8373c904a0574577398d22fe2d1872"> 1576</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos    (14U)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 1577</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF4_Pos)                  </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 1578</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             </span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cfe132853ae9bea3b745104f6c6bf7"> 1579</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos    (15U)</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 1580</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF4_Pos)                  </span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 1581</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3885a548a01240f4b093215c9940ef70"> 1582</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5_Pos     (16U)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a"> 1583</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF5_Pos)                   </span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 1584</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              </span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacccd6618430fcc0515973f1335ea1cd7"> 1585</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos    (17U)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684"> 1586</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF5_Pos)                  </span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 1587</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             </span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ff720ba13ea5f68b85d13cf881798a"> 1588</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos    (18U)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 1589</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF5_Pos)                  </span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 1590</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             </span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f212a62195d09ebbdfcdf2811a3798a"> 1591</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos    (19U)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 1592</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF5_Pos)                  </span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 1593</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             </span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947a2b4d94e4d611a087a9a9d26069"> 1594</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6_Pos     (20U)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d"> 1595</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF6_Pos)                   </span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 1596</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94e93900522ede13863a0419ebedc67e"> 1597</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6_Pos    (21U)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020"> 1598</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF6_Pos)                  </span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 1599</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             </span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93f0d87ce3ac10330dc041aba3a26476"> 1600</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6_Pos    (22U)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb"> 1601</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF6_Pos)                  </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 1602</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             </span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55707c4ab09e3bb7905a7ccd9e15cb02"> 1603</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6_Pos    (23U)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0"> 1604</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF6_Pos)                  </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 1605</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             </span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga191c8a88496206410e22515c1dc8f726"> 1606</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7_Pos     (24U)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed"> 1607</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF7_Pos)                   </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 1608</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              </span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00709a6aa2ad9e2a2bd93ecaea62a47b"> 1609</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7_Pos    (25U)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc"> 1610</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF7_Pos)                  </span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 1611</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             </span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03149a3b9b879b9f8ad6ba03021df818"> 1612</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7_Pos    (26U)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d"> 1613</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF7_Pos)                  </span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 1614</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             </span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61cdda5706c58ca9294f1457576c3d87"> 1615</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7_Pos    (27U)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c"> 1616</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF7_Pos)                  </span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 1617</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             </span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4112f52d39f2b8046af889c49c504c"> 1620</a></span><span class="preprocessor">#define DMA_CCR_EN_Pos         (0U)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 1621</a></span><span class="preprocessor">#define DMA_CCR_EN_Msk         (0x1UL &lt;&lt; DMA_CCR_EN_Pos)                       </span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 1622</a></span><span class="preprocessor">#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3b07726862ce6f3a0007de1553330a"> 1623</a></span><span class="preprocessor">#define DMA_CCR_TCIE_Pos       (1U)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 1624</a></span><span class="preprocessor">#define DMA_CCR_TCIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TCIE_Pos)                     </span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 1625</a></span><span class="preprocessor">#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5675e39ff8c23a18657c52281efc4c7e"> 1626</a></span><span class="preprocessor">#define DMA_CCR_HTIE_Pos       (2U)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 1627</a></span><span class="preprocessor">#define DMA_CCR_HTIE_Msk       (0x1UL &lt;&lt; DMA_CCR_HTIE_Pos)                     </span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 1628</a></span><span class="preprocessor">#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                </span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2744612a297431a80718a67c7c79f19"> 1629</a></span><span class="preprocessor">#define DMA_CCR_TEIE_Pos       (3U)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 1630</a></span><span class="preprocessor">#define DMA_CCR_TEIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TEIE_Pos)                     </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 1631</a></span><span class="preprocessor">#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                </span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcc441150b42892a6ae5a4ae784d85e"> 1632</a></span><span class="preprocessor">#define DMA_CCR_DIR_Pos        (4U)</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 1633</a></span><span class="preprocessor">#define DMA_CCR_DIR_Msk        (0x1UL &lt;&lt; DMA_CCR_DIR_Pos)                      </span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 1634</a></span><span class="preprocessor">#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 </span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a4138896fef96641f9ad5eb269f4c4"> 1635</a></span><span class="preprocessor">#define DMA_CCR_CIRC_Pos       (5U)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43"> 1636</a></span><span class="preprocessor">#define DMA_CCR_CIRC_Msk       (0x1UL &lt;&lt; DMA_CCR_CIRC_Pos)                     </span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 1637</a></span><span class="preprocessor">#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                </span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga165bb032ce1148af49048daec69508e9"> 1638</a></span><span class="preprocessor">#define DMA_CCR_PINC_Pos       (6U)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437"> 1639</a></span><span class="preprocessor">#define DMA_CCR_PINC_Msk       (0x1UL &lt;&lt; DMA_CCR_PINC_Pos)                     </span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 1640</a></span><span class="preprocessor">#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                </span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f07a706a1a1b3b351151aff8b48be2"> 1641</a></span><span class="preprocessor">#define DMA_CCR_MINC_Pos       (7U)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 1642</a></span><span class="preprocessor">#define DMA_CCR_MINC_Msk       (0x1UL &lt;&lt; DMA_CCR_MINC_Pos)                     </span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 1643</a></span><span class="preprocessor">#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                </span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83"> 1645</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_Pos      (8U)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 1646</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 1647</a></span><span class="preprocessor">#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               </span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 1648</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_0        (0x1UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 1649</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_1        (0x2UL &lt;&lt; DMA_CCR_PSIZE_Pos)                    </span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36"> 1651</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_Pos      (10U)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 1652</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 1653</a></span><span class="preprocessor">#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               </span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 1654</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_0        (0x1UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 1655</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_1        (0x2UL &lt;&lt; DMA_CCR_MSIZE_Pos)                    </span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b"> 1657</a></span><span class="preprocessor">#define DMA_CCR_PL_Pos         (12U)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 1658</a></span><span class="preprocessor">#define DMA_CCR_PL_Msk         (0x3UL &lt;&lt; DMA_CCR_PL_Pos)                       </span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 1659</a></span><span class="preprocessor">#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  </span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 1660</a></span><span class="preprocessor">#define DMA_CCR_PL_0           (0x1UL &lt;&lt; DMA_CCR_PL_Pos)                       </span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 1661</a></span><span class="preprocessor">#define DMA_CCR_PL_1           (0x2UL &lt;&lt; DMA_CCR_PL_Pos)                        </span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5d87d39e76e413ecfd4135d1d069aa2"> 1663</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos    (14U)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 1664</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk    (0x1UL &lt;&lt; DMA_CCR_MEM2MEM_Pos)                  </span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 1665</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             </span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96337334b23e814de339a9697b8cfe52"> 1668</a></span><span class="preprocessor">#define DMA_CNDTR_NDT_Pos      (0U)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430"> 1669</a></span><span class="preprocessor">#define DMA_CNDTR_NDT_Msk      (0xFFFFUL &lt;&lt; DMA_CNDTR_NDT_Pos)                 </span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 1670</a></span><span class="preprocessor">#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               </span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbe38bfd0952b6490a0517143030eb0"> 1673</a></span><span class="preprocessor">#define DMA_CPAR_PA_Pos        (0U)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a"> 1674</a></span><span class="preprocessor">#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CPAR_PA_Pos)               </span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 1675</a></span><span class="preprocessor">#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 </span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8680eed5bbb2c59ececcacbdb9cdd5b"> 1678</a></span><span class="preprocessor">#define DMA_CMAR_MA_Pos        (0U)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 1679</a></span><span class="preprocessor">#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CMAR_MA_Pos)               </span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 1680</a></span><span class="preprocessor">#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 </span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment">/*                             DMAMUX Controller                              */</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment">/********************  Bits definition for DMAMUX_CxCR register  **************/</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38ed8dbfb389d230728c2e6a93ca0f6"> 1688</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_Pos              (0U)</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50eb0d6de27b74c7c51428ee488a7ac8"> 1689</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_Msk              (0x3FUL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos) </span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga429e04913f0ea2ec973e5e82c0264766"> 1690</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID                  DMAMUX_CxCR_DMAREQ_ID_Msk             </span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6126943f2f3748939bb349412d3f03b"> 1691</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_0                (0x01UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos) </span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa32452d1f2a7d91e4c4218a1610c667"> 1692</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_1                (0x02UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos) </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2831ce899f332f8da4f1d254263b3bc"> 1693</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_2                (0x04UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos) </span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb52dc4b53c9a66f609e8caf59cd6b44"> 1694</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_3                (0x08UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos) </span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c7a3fff34272749e272f72aeb7fa1cc"> 1695</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_4                (0x10UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos) </span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db91cb8138352e96739f824a83532be"> 1696</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_5                (0x20UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos) </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92e544e1b59d38ed2058e118bef967fe"> 1697</a></span><span class="preprocessor">#define DMAMUX_CxCR_DMAREQ_ID_6                (0x40UL &lt;&lt; DMAMUX_CxCR_DMAREQ_ID_Pos) </span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada366ca555c297eafd90e68c02d02044"> 1698</a></span><span class="preprocessor">#define DMAMUX_CxCR_SOIE_Pos                   (8U)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d12b80048691d428a6f4401992c043e"> 1699</a></span><span class="preprocessor">#define DMAMUX_CxCR_SOIE_Msk                   (0x1UL &lt;&lt; DMAMUX_CxCR_SOIE_Pos)  </span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15775843ac0ed584bf9a1cfffd8f38b8"> 1700</a></span><span class="preprocessor">#define DMAMUX_CxCR_SOIE                       DMAMUX_CxCR_SOIE_Msk             </span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01c0f39653ddcd626ff87df03cb6611d"> 1701</a></span><span class="preprocessor">#define DMAMUX_CxCR_EGE_Pos                    (9U)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72adb92599bab89ba940ea2047fcc23b"> 1702</a></span><span class="preprocessor">#define DMAMUX_CxCR_EGE_Msk                    (0x1UL &lt;&lt; DMAMUX_CxCR_EGE_Pos)   </span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc99ef1ca19c4c307bf9b432150a59fc"> 1703</a></span><span class="preprocessor">#define DMAMUX_CxCR_EGE                        DMAMUX_CxCR_EGE_Msk              </span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a64292fb2e083d9e656cf6ba117284d"> 1704</a></span><span class="preprocessor">#define DMAMUX_CxCR_SE_Pos                     (16U)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f0c68ee551da1062288a80a6fe0e12"> 1705</a></span><span class="preprocessor">#define DMAMUX_CxCR_SE_Msk                     (0x1UL &lt;&lt; DMAMUX_CxCR_SE_Pos)    </span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeedb99c6edfa679f95441003a4fa184d"> 1706</a></span><span class="preprocessor">#define DMAMUX_CxCR_SE                         DMAMUX_CxCR_SE_Msk               </span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5deff6a141ed349bc33529851de2346"> 1707</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_Pos                   (17U)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga057f0d2e2dc4faccf8675ef9120185de"> 1708</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_Msk                   (0x3UL &lt;&lt; DMAMUX_CxCR_SPOL_Pos)  </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4d57f6e7b5585e040d495f45b0f9eb"> 1709</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL                       DMAMUX_CxCR_SPOL_Msk             </span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac078458a819c5c33e03264f172470826"> 1710</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_0                     (0x1UL &lt;&lt; DMAMUX_CxCR_SPOL_Pos)  </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159a8b56ab4ad4d28cd1de9e4c6302b1"> 1711</a></span><span class="preprocessor">#define DMAMUX_CxCR_SPOL_1                     (0x2UL &lt;&lt; DMAMUX_CxCR_SPOL_Pos)  </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cb7f89e2c1a386244906df90ac15e2b"> 1712</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_Pos                  (19U)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga401deeb3df6e797e58eaa7957c209b01"> 1713</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_Msk                  (0x1FUL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos) </span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb24fe594a98ab3c48ab93f1ab8a26ab"> 1714</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ                      DMAMUX_CxCR_NBREQ_Msk             </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bf7d7cb745db1ed6bb2714839b24ac"> 1715</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_0                    (0x01UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos) </span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e3320cc81ab30ec0093882462062dd"> 1716</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_1                    (0x02UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos) </span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2033b6545b982157ab9688e6d325938"> 1717</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_2                    (0x04UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos) </span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5999cb7324e7b2a9185c5d8a77eb23e"> 1718</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_3                    (0x08UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos) </span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8457b740a73ff1a0686d29a2b0a743d4"> 1719</a></span><span class="preprocessor">#define DMAMUX_CxCR_NBREQ_4                    (0x10UL &lt;&lt; DMAMUX_CxCR_NBREQ_Pos) </span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fd8ee6a5fb5deab22672b90078be4f1"> 1720</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_Pos                (24U)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172f63fee79a62bb437097de54112040"> 1721</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_Msk                (0x1FUL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos) </span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03842cdf2e83bfd10cb18ccb9950294c"> 1722</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID                    DMAMUX_CxCR_SYNC_ID_Msk             </span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae34a255277050f889accff6296d4d2c4"> 1723</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_0                  (0x01UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos) </span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46140d9ab832b7fc0abbb61b5443769"> 1724</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_1                  (0x02UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos) </span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d6d195feffdc8e198cb1b81973827cf"> 1725</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_2                  (0x04UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos) </span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668b6c82bb519b3368d0d07fce1ff400"> 1726</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_3                  (0x08UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos) </span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c3d2f8548523521c0f29bac302e62fb"> 1727</a></span><span class="preprocessor">#define DMAMUX_CxCR_SYNC_ID_4                  (0x10UL &lt;&lt; DMAMUX_CxCR_SYNC_ID_Pos) </span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="comment">/*******************  Bits definition for DMAMUX_CSR register  **************/</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c410a8e8b7faf498cdd3d359370b57e"> 1730</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF0_Pos                    (0U)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0763cd9ce57e8bd27b63d4674f434043"> 1731</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF0_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF0_Pos)  </span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0670ce82c5515dbd0fa7ffb30c5e310f"> 1732</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF0                        DMAMUX_CSR_SOF0_Msk             </span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a8626aed7e6283cae9c5e822eca6530"> 1733</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF1_Pos                    (1U)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9221c044ab6847851ce304f70c49917"> 1734</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF1_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF1_Pos)  </span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f62e6a76515c51c49b69c065493474"> 1735</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF1                        DMAMUX_CSR_SOF1_Msk             </span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2253152dfd4a7763bf392ef62d4a4978"> 1736</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF2_Pos                    (2U)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26af52307a3f438cc6bbd4a45644246d"> 1737</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF2_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF2_Pos)  </span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga897d89e7184b94eb0afbca21cb8750db"> 1738</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF2                        DMAMUX_CSR_SOF2_Msk             </span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8820bb392d3c91706bf2886847c2d606"> 1739</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF3_Pos                    (3U)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0d3037907966123fd00327981a64f6e"> 1740</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF3_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF3_Pos)  </span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0ed04270f1d02833c7dc9a7b0c312f"> 1741</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF3                        DMAMUX_CSR_SOF3_Msk             </span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b8d8b6ca900db74bb766d955f565c4"> 1742</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF4_Pos                    (4U)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896264d5a6c4f9b447b9bc4a80d154ca"> 1743</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF4_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF4_Pos)  </span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e851a768425793ea5420c35b4829b0"> 1744</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF4                        DMAMUX_CSR_SOF4_Msk             </span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00df667fd758d6ebf4e3b076e9e400b"> 1745</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF5_Pos                    (5U)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8437f502cf16f6b389d25f7890fa9d3a"> 1746</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF5_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF5_Pos)  </span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeee06709196b4ba722e7ce237b27ef1"> 1747</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF5                        DMAMUX_CSR_SOF5_Msk             </span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae375a912ddb7187a20584c7793230773"> 1748</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF6_Pos                    (6U)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8188e38943bb3fd566bf39adeb747f7d"> 1749</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF6_Msk                    (0x1UL &lt;&lt; DMAMUX_CSR_SOF6_Pos)  </span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf916a041d2e0a1d335dd88c59a3164f4"> 1750</a></span><span class="preprocessor">#define DMAMUX_CSR_SOF6                        DMAMUX_CSR_SOF6_Msk             </span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment">/********************  Bits definition for DMAMUX_CFR register  **************/</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbfe54d3cc58a6944aa2976e01d1094"> 1753</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF0_Pos                   (0U)</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0332555e968d2c2e45a98c8f9dd94f56"> 1754</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF0_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF0_Pos)  </span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef7c29bdda17ad3b1bed01644b1ab33"> 1755</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF0                       DMAMUX_CFR_CSOF0_Msk             </span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb45386fe58e41a6247cf6ccb5a0d2d"> 1756</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF1_Pos                   (1U)</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7322eb0483c792ebfbbad8707247a2"> 1757</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF1_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF1_Pos)  </span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef484190cb68042bf4e9e8a50644f754"> 1758</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF1                       DMAMUX_CFR_CSOF1_Msk             </span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0879515484911a03231910b6d7fab6"> 1759</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF2_Pos                   (2U)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d8138a94bf419813181476a47fd0e96"> 1760</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF2_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF2_Pos)  </span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b3e64ad19bc75863f33f52a03fd75a"> 1761</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF2                       DMAMUX_CFR_CSOF2_Msk             </span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10c2fcab2b56ff07dd5e112f913e9619"> 1762</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF3_Pos                   (3U)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4607f5dc625da9d32548237fe430220"> 1763</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF3_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF3_Pos)  </span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b9cdd5ab4cf0a2fb0887b5db4e0a58"> 1764</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF3                       DMAMUX_CFR_CSOF3_Msk             </span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16578f3755866ab90caa2d3d2f51a00a"> 1765</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF4_Pos                   (4U)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd248fef9aa0bba76cc9435ff4c3bcf"> 1766</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF4_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF4_Pos)  </span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026bccb90d1300c53d8700e25942d144"> 1767</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF4                       DMAMUX_CFR_CSOF4_Msk             </span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d40156b9f560992a041b20d21c3c1f"> 1768</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF5_Pos                   (5U)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga767e0e2082ff697051cf234be671c943"> 1769</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF5_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF5_Pos)  </span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae176fa2b8832da594c6a130d5892c779"> 1770</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF5                       DMAMUX_CFR_CSOF5_Msk             </span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga645cc01eb7d8735c3dcc76cd175e5fc6"> 1771</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF6_Pos                   (6U)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac28b0d75436d1b4650299f306ac118"> 1772</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF6_Msk                   (0x1UL &lt;&lt; DMAMUX_CFR_CSOF6_Pos)  </span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga695c26af87b7d7d2d727742d6f726f99"> 1773</a></span><span class="preprocessor">#define DMAMUX_CFR_CSOF6                       DMAMUX_CFR_CSOF6_Msk             </span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="comment">/********************  Bits definition for DMAMUX_RGxCR register  ************/</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf603bed237ef165a9b13dc7a45cfb9c8"> 1776</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_Pos                (0U)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4b6e6c1fc5e71dccdbedaa7a888e99"> 1777</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_Msk                (0x1FUL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos) </span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae252cb4694b6419a79b635fefc75cec7"> 1778</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID                    DMAMUX_RGxCR_SIG_ID_Msk             </span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe866ac0f185f80c5f63d130a5ab43e5"> 1779</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_0                  (0x01UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos) </span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d2b00613808bc96bbcfdb5fb99cc4b9"> 1780</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_1                  (0x02UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos) </span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede9164c5524bb32bd3364831ee4cbd1"> 1781</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_2                  (0x04UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos) </span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9901f2590a2ef1f6d894d8d0900caa92"> 1782</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_3                  (0x08UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos) </span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb6949bac9495233060504023ec0df09"> 1783</a></span><span class="preprocessor">#define DMAMUX_RGxCR_SIG_ID_4                  (0x10UL &lt;&lt; DMAMUX_RGxCR_SIG_ID_Pos) </span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab57011d2af947b8deb25f68f1572869a"> 1784</a></span><span class="preprocessor">#define DMAMUX_RGxCR_OIE_Pos                   (8U)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga666576f5471915561509b88d6b6c80bf"> 1785</a></span><span class="preprocessor">#define DMAMUX_RGxCR_OIE_Msk                   (0x1UL &lt;&lt; DMAMUX_RGxCR_OIE_Pos)  </span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fde828ebf2591bf66b85b962d55f7c1"> 1786</a></span><span class="preprocessor">#define DMAMUX_RGxCR_OIE                       DMAMUX_RGxCR_OIE_Msk             </span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae01448914a08863ca8b1532f6989091c"> 1787</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GE_Pos                    (16U)</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be3a3796cbe9207a25e6c883548b011"> 1788</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GE_Msk                    (0x1UL &lt;&lt; DMAMUX_RGxCR_GE_Pos)   </span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff9c72476bf78b81d0adc19400d23c6"> 1789</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GE                        DMAMUX_RGxCR_GE_Msk              </span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88df9679ea591328168a060f367dab77"> 1790</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_Pos                  (17U)</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b439cbfdea61a790210b9c88575cdce"> 1791</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_Msk                  (0x3UL &lt;&lt; DMAMUX_RGxCR_GPOL_Pos) </span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad386b0f74797327dd7af2fa02fe9244e"> 1792</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL                      DMAMUX_RGxCR_GPOL_Msk            </span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9abc26b26211e3547274989a76ca069a"> 1793</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_0                    (0x1UL &lt;&lt; DMAMUX_RGxCR_GPOL_Pos) </span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139d5a1a65dff14d03c3182f7285e9a6"> 1794</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GPOL_1                    (0x2UL &lt;&lt; DMAMUX_RGxCR_GPOL_Pos) </span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70f95f62dde3f931d583d743ad65360e"> 1795</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_Pos                (19U)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad68febad455a225ae802095f97daa753"> 1796</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_Msk                (0x1FUL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos) </span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2d8df4b352776aac7f8f87d7df10d2b"> 1797</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ                    DMAMUX_RGxCR_GNBREQ_Msk             </span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4902672594a2aaaa9902056a1b070eb1"> 1798</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_0                  (0x01UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos) </span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae410cf5723fc84651b2427b4af497ae0"> 1799</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_1                  (0x02UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos) </span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8afa54f4f18a85ca4533964795951b46"> 1800</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_2                  (0x04UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos) </span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e11aa6548eb6798968d8f5e74914d6"> 1801</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_3                  (0x08UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos) </span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9ed954bd6544f5705b4eeb8ddb5cf4e"> 1802</a></span><span class="preprocessor">#define DMAMUX_RGxCR_GNBREQ_4                  (0x10UL &lt;&lt; DMAMUX_RGxCR_GNBREQ_Pos) </span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment">/********************  Bits definition for DMAMUX_RGSR register  **************/</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c1cd27caf63f11126df9fbe04dbc632"> 1805</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF0_Pos                    (0U)</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8dc6cfe24104f05c72599c81defa78e"> 1806</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF0_Msk                    (0x1UL &lt;&lt; DMAMUX_RGSR_OF0_Pos)   </span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b3f4937e86d1fb056c2967506e1111"> 1807</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF0                        DMAMUX_RGSR_OF0_Msk              </span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76c2af51c202efa6047e8059c670adbf"> 1808</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF1_Pos                    (1U)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65d937dfb789ada982229e5e936ab462"> 1809</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF1_Msk                    (0x1UL &lt;&lt; DMAMUX_RGSR_OF1_Pos)   </span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0542871f3fbe583003090bab8268818"> 1810</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF1                        DMAMUX_RGSR_OF1_Msk              </span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9236153885a617861ba2f9792bbaca1f"> 1811</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF2_Pos                    (2U)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c54f5154f088b079379a6c56f5e4d49"> 1812</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF2_Msk                    (0x1UL &lt;&lt; DMAMUX_RGSR_OF2_Pos)   </span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8edd203deac52aadb99a89719a574e6"> 1813</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF2                        DMAMUX_RGSR_OF2_Msk              </span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09130c7c775dfaf6485304f3f149ba0"> 1814</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF3_Pos                    (3U)</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b028e72ffd4cd9f34404f82e6826fe"> 1815</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF3_Msk                    (0x1UL &lt;&lt; DMAMUX_RGSR_OF3_Pos)   </span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a380f3cd5a179e1a66f972bc45d712a"> 1816</a></span><span class="preprocessor">#define DMAMUX_RGSR_OF3                        DMAMUX_RGSR_OF3_Msk              </span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment">/********************  Bits definition for DMAMUX_RGCFR register  **************/</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf8cffec104c5dfb43b42e007c4cd59"> 1819</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF0_Pos                  (0U)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ae8f45f2ac5155eed09239adace032"> 1820</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF0_Msk                  (0x1UL &lt;&lt; DMAMUX_RGCFR_COF0_Pos) </span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d433cf4d3caaaf83e777a62555b15f"> 1821</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF0                      DMAMUX_RGCFR_COF0_Msk            </span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e0a228ec6329bb7fe3144fc746ed760"> 1822</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF1_Pos                  (1U)</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d815ee54a4e4a1eabea390538bc074d"> 1823</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF1_Msk                  (0x1UL &lt;&lt; DMAMUX_RGCFR_COF1_Pos) </span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0848b4198324d163f3fe65c47c37493c"> 1824</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF1                      DMAMUX_RGCFR_COF1_Msk            </span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96505a59a693293476ab460911d49b07"> 1825</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF2_Pos                  (2U)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf4ca6f5ff1553e11b49c5d4d59d2177"> 1826</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF2_Msk                  (0x1UL &lt;&lt; DMAMUX_RGCFR_COF2_Pos) </span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21bff5e11e62fb6e2fd401aa645acda0"> 1827</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF2                      DMAMUX_RGCFR_COF2_Msk            </span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2482c1dd3a40a81942d36fbc551aab4b"> 1828</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF3_Pos                  (3U)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb1214184bf53b805794f0588734a94"> 1829</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF3_Msk                  (0x1UL &lt;&lt; DMAMUX_RGCFR_COF3_Pos) </span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc921ca625490acde916416c413ac115"> 1830</a></span><span class="preprocessor">#define DMAMUX_RGCFR_COF3                      DMAMUX_RGCFR_COF3_Msk            </span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment">/*                    External Interrupt/Event Controller                     */</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment">/******************  Bit definition for EXTI_RTSR1 register  ******************/</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b462add4180763c4e01668a4260ebea"> 1838</a></span><span class="preprocessor">#define EXTI_RTSR1_RT0_Pos           (0U)</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f056e8145a1820697f5fca602b6fe6c"> 1839</a></span><span class="preprocessor">#define EXTI_RTSR1_RT0_Msk           (0x1UL &lt;&lt; EXTI_RTSR1_RT0_Pos)             </span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bff21e548722b17199668dec68acf2"> 1840</a></span><span class="preprocessor">#define EXTI_RTSR1_RT0               EXTI_RTSR1_RT0_Msk                        </span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac09504ddcd216f9dd23230c83bc49563"> 1841</a></span><span class="preprocessor">#define EXTI_RTSR1_RT1_Pos           (1U)</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514d6a2d57e5845bfbe1b1d68ec29b7a"> 1842</a></span><span class="preprocessor">#define EXTI_RTSR1_RT1_Msk           (0x1UL &lt;&lt; EXTI_RTSR1_RT1_Pos)             </span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc675bd41bb0a76b878624663c21a7e"> 1843</a></span><span class="preprocessor">#define EXTI_RTSR1_RT1               EXTI_RTSR1_RT1_Msk                        </span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da31c13fdfe809796cd07045e8c8991"> 1844</a></span><span class="preprocessor">#define EXTI_RTSR1_RT2_Pos           (2U)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbec6fc8f14f968da630271973bb6d6"> 1845</a></span><span class="preprocessor">#define EXTI_RTSR1_RT2_Msk           (0x1UL &lt;&lt; EXTI_RTSR1_RT2_Pos)             </span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0782791f56d09bb8e274d769afdb3c8"> 1846</a></span><span class="preprocessor">#define EXTI_RTSR1_RT2               EXTI_RTSR1_RT2_Msk                        </span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ca8bbd0d41110cd7e9564d5e5dcc36"> 1847</a></span><span class="preprocessor">#define EXTI_RTSR1_RT3_Pos           (3U)</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a3b171faaadbac744fc82528182073"> 1848</a></span><span class="preprocessor">#define EXTI_RTSR1_RT3_Msk           (0x1UL &lt;&lt; EXTI_RTSR1_RT3_Pos)             </span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4974072d53fc9bd190763935e60f8a7e"> 1849</a></span><span class="preprocessor">#define EXTI_RTSR1_RT3               EXTI_RTSR1_RT3_Msk                        </span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77a537a7dd20ab85d40299581518c9ed"> 1850</a></span><span class="preprocessor">#define EXTI_RTSR1_RT4_Pos           (4U)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cbe00ac4348e348ff78c3a6eb20f26b"> 1851</a></span><span class="preprocessor">#define EXTI_RTSR1_RT4_Msk           (0x1UL &lt;&lt; EXTI_RTSR1_RT4_Pos)             </span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0bdaec8755d6d4269dd64324ab6c07"> 1852</a></span><span class="preprocessor">#define EXTI_RTSR1_RT4               EXTI_RTSR1_RT4_Msk                        </span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0f0152598cc40642f4efafa5edb31d"> 1853</a></span><span class="preprocessor">#define EXTI_RTSR1_RT5_Pos           (5U)</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3951b511294cc7eb2e78867517077f6c"> 1854</a></span><span class="preprocessor">#define EXTI_RTSR1_RT5_Msk           (0x1UL &lt;&lt; EXTI_RTSR1_RT5_Pos)             </span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1abd80aa759bb8050a387960f7c495"> 1855</a></span><span class="preprocessor">#define EXTI_RTSR1_RT5               EXTI_RTSR1_RT5_Msk                        </span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2db7b610f39a799b774e6d21dcda34f8"> 1856</a></span><span class="preprocessor">#define EXTI_RTSR1_RT6_Pos           (6U)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3095350dcf21464fea9359475a17cdb"> 1857</a></span><span class="preprocessor">#define EXTI_RTSR1_RT6_Msk           (0x1UL &lt;&lt; EXTI_RTSR1_RT6_Pos)             </span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39de90819a3d912de47f4f843709d789"> 1858</a></span><span class="preprocessor">#define EXTI_RTSR1_RT6               EXTI_RTSR1_RT6_Msk                        </span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e8dc498b2412fcd1d26d202363041"> 1859</a></span><span class="preprocessor">#define EXTI_RTSR1_RT7_Pos           (7U)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8859722cd5ddbe02582b4fc15ecbea4f"> 1860</a></span><span class="preprocessor">#define EXTI_RTSR1_RT7_Msk           (0x1UL &lt;&lt; EXTI_RTSR1_RT7_Pos)             </span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae77ba5dcf668a513ef5b84533e45e919"> 1861</a></span><span class="preprocessor">#define EXTI_RTSR1_RT7               EXTI_RTSR1_RT7_Msk                        </span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90715bf6f63242c2567d1544678d1293"> 1862</a></span><span class="preprocessor">#define EXTI_RTSR1_RT8_Pos           (8U)</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d4f3c2fb61fa96c0cc1154e47a81ab"> 1863</a></span><span class="preprocessor">#define EXTI_RTSR1_RT8_Msk           (0x1UL &lt;&lt; EXTI_RTSR1_RT8_Pos)             </span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff997b170ecbe5557cde1fd6f03fc9df"> 1864</a></span><span class="preprocessor">#define EXTI_RTSR1_RT8               EXTI_RTSR1_RT8_Msk                        </span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79fbdc88062b9408087fce4413b0021"> 1865</a></span><span class="preprocessor">#define EXTI_RTSR1_RT9_Pos           (9U)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f6ee70b7bcd9d625a9ef9779e70486a"> 1866</a></span><span class="preprocessor">#define EXTI_RTSR1_RT9_Msk           (0x1UL &lt;&lt; EXTI_RTSR1_RT9_Pos)             </span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a502af1250a5dfa7af888160e74e6f7"> 1867</a></span><span class="preprocessor">#define EXTI_RTSR1_RT9               EXTI_RTSR1_RT9_Msk                        </span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aff72956a096625aaf3bbb734fc943b"> 1868</a></span><span class="preprocessor">#define EXTI_RTSR1_RT10_Pos          (10U)</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97711fc12146b3ea9db1ed74b032a66b"> 1869</a></span><span class="preprocessor">#define EXTI_RTSR1_RT10_Msk          (0x1UL &lt;&lt; EXTI_RTSR1_RT10_Pos)            </span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b34fb6c6d11203cba1e7a904cfc1868"> 1870</a></span><span class="preprocessor">#define EXTI_RTSR1_RT10              EXTI_RTSR1_RT10_Msk                       </span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fd884fdcae8882ed4b168b99e3df3f"> 1871</a></span><span class="preprocessor">#define EXTI_RTSR1_RT11_Pos          (11U)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6bb17971dc44db19715e2da5ed7ae45"> 1872</a></span><span class="preprocessor">#define EXTI_RTSR1_RT11_Msk          (0x1UL &lt;&lt; EXTI_RTSR1_RT11_Pos)            </span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4e16b30acaa8c4c2bb547baf3ec9b3a"> 1873</a></span><span class="preprocessor">#define EXTI_RTSR1_RT11              EXTI_RTSR1_RT11_Msk                       </span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b0323935c8f32508513dad6ceed6e0e"> 1874</a></span><span class="preprocessor">#define EXTI_RTSR1_RT12_Pos          (12U)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fcfd6f193368b54f873b94f97c0de4"> 1875</a></span><span class="preprocessor">#define EXTI_RTSR1_RT12_Msk          (0x1UL &lt;&lt; EXTI_RTSR1_RT12_Pos)            </span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc1748eecd4bfceaa36dd1d79b94d36"> 1876</a></span><span class="preprocessor">#define EXTI_RTSR1_RT12              EXTI_RTSR1_RT12_Msk                       </span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcf4feb3061a446814e00f8debdeabe"> 1877</a></span><span class="preprocessor">#define EXTI_RTSR1_RT13_Pos          (13U)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cb81e99ceef7b6b8ddbce37bb8c4984"> 1878</a></span><span class="preprocessor">#define EXTI_RTSR1_RT13_Msk          (0x1UL &lt;&lt; EXTI_RTSR1_RT13_Pos)            </span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf9a6dbd973e8e9202c1d3c3d4eb040"> 1879</a></span><span class="preprocessor">#define EXTI_RTSR1_RT13              EXTI_RTSR1_RT13_Msk                       </span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c9960845715b8349dc3381aa01078a"> 1880</a></span><span class="preprocessor">#define EXTI_RTSR1_RT14_Pos          (14U)</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed62b0987df41cb626d75348898f7e3"> 1881</a></span><span class="preprocessor">#define EXTI_RTSR1_RT14_Msk          (0x1UL &lt;&lt; EXTI_RTSR1_RT14_Pos)            </span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53737548b255936ed026b36048a0732f"> 1882</a></span><span class="preprocessor">#define EXTI_RTSR1_RT14              EXTI_RTSR1_RT14_Msk                       </span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa6dc897bab56600792ca94283e3aeb3"> 1883</a></span><span class="preprocessor">#define EXTI_RTSR1_RT15_Pos          (15U)</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0062425d59c225405b2d5cafa76d10f4"> 1884</a></span><span class="preprocessor">#define EXTI_RTSR1_RT15_Msk          (0x1UL &lt;&lt; EXTI_RTSR1_RT15_Pos)            </span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed959bca0fc5892a10e066ccd2dd7bf"> 1885</a></span><span class="preprocessor">#define EXTI_RTSR1_RT15              EXTI_RTSR1_RT15_Msk                       </span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="comment">/******************  Bit definition for EXTI_FTSR1 register  ******************/</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga042fdebea1b7876406f032cc37d1e490"> 1888</a></span><span class="preprocessor">#define EXTI_FTSR1_FT0_Pos           (0U)</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed26148136ad51468b9d0a66ea5f12e2"> 1889</a></span><span class="preprocessor">#define EXTI_FTSR1_FT0_Msk           (0x1UL &lt;&lt; EXTI_FTSR1_FT0_Pos)             </span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209889f21ba08ebf88d6c9457beb77cf"> 1890</a></span><span class="preprocessor">#define EXTI_FTSR1_FT0               EXTI_FTSR1_FT0_Msk                        </span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafacde35087aad9127a0b4f161eaca86e"> 1891</a></span><span class="preprocessor">#define EXTI_FTSR1_FT1_Pos           (1U)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5300a230371896b925e5a2f3fb4be480"> 1892</a></span><span class="preprocessor">#define EXTI_FTSR1_FT1_Msk           (0x1UL &lt;&lt; EXTI_FTSR1_FT1_Pos)             </span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ecbb9c921eda4885e3cf81a458ab45"> 1893</a></span><span class="preprocessor">#define EXTI_FTSR1_FT1               EXTI_FTSR1_FT1_Msk                        </span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30059d7d746c4d017d1b10a88143004d"> 1894</a></span><span class="preprocessor">#define EXTI_FTSR1_FT2_Pos           (2U)</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d6a2e29c6db6c3fc0cdea6acf3c1b5"> 1895</a></span><span class="preprocessor">#define EXTI_FTSR1_FT2_Msk           (0x1UL &lt;&lt; EXTI_FTSR1_FT2_Pos)             </span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213cb9c3578baa0cacf9927eed8863f9"> 1896</a></span><span class="preprocessor">#define EXTI_FTSR1_FT2               EXTI_FTSR1_FT2_Msk                        </span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a162a89049b223bbf9068ca05b3a03b"> 1897</a></span><span class="preprocessor">#define EXTI_FTSR1_FT3_Pos           (3U)</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec2b117f32b307b167c7592d4624b9b9"> 1898</a></span><span class="preprocessor">#define EXTI_FTSR1_FT3_Msk           (0x1UL &lt;&lt; EXTI_FTSR1_FT3_Pos)             </span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255fe73433e37c6fe1615dd0098c6260"> 1899</a></span><span class="preprocessor">#define EXTI_FTSR1_FT3               EXTI_FTSR1_FT3_Msk                        </span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cabbd107d34007d9ac2aa9dcf981e7"> 1900</a></span><span class="preprocessor">#define EXTI_FTSR1_FT4_Pos           (4U)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ad7bb9c52dee32a35e285bf1538d97c"> 1901</a></span><span class="preprocessor">#define EXTI_FTSR1_FT4_Msk           (0x1UL &lt;&lt; EXTI_FTSR1_FT4_Pos)             </span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb954d551c600e8b9e08c22c310d9e03"> 1902</a></span><span class="preprocessor">#define EXTI_FTSR1_FT4               EXTI_FTSR1_FT4_Msk                        </span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d212225e0915ae0d91bae73fcd8d0af"> 1903</a></span><span class="preprocessor">#define EXTI_FTSR1_FT5_Pos           (5U)</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d3992ed0d850f814be539aabb91eda"> 1904</a></span><span class="preprocessor">#define EXTI_FTSR1_FT5_Msk           (0x1UL &lt;&lt; EXTI_FTSR1_FT5_Pos)             </span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99872e576c9227a5aae6872743d0d8c3"> 1905</a></span><span class="preprocessor">#define EXTI_FTSR1_FT5               EXTI_FTSR1_FT5_Msk                        </span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6a7509f26a42c07e812b118409c160b"> 1906</a></span><span class="preprocessor">#define EXTI_FTSR1_FT6_Pos           (6U)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe0c32b25c265a1efa448733d276221"> 1907</a></span><span class="preprocessor">#define EXTI_FTSR1_FT6_Msk           (0x1UL &lt;&lt; EXTI_FTSR1_FT6_Pos)             </span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7da46f6c3212ad6ac7db4b447f6ff01"> 1908</a></span><span class="preprocessor">#define EXTI_FTSR1_FT6               EXTI_FTSR1_FT6_Msk                        </span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ed0721433f25c5f5057027b9e95e6b"> 1909</a></span><span class="preprocessor">#define EXTI_FTSR1_FT7_Pos           (7U)</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930ed7defb8024ee51badba8f3342d51"> 1910</a></span><span class="preprocessor">#define EXTI_FTSR1_FT7_Msk           (0x1UL &lt;&lt; EXTI_FTSR1_FT7_Pos)             </span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81471817661fc0b1b2b7d77a69c419e7"> 1911</a></span><span class="preprocessor">#define EXTI_FTSR1_FT7               EXTI_FTSR1_FT7_Msk                        </span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c28473b2dc9e15adac89c916aed12c2"> 1912</a></span><span class="preprocessor">#define EXTI_FTSR1_FT8_Pos           (8U)</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15115f5a34273b2f0790db563915bd20"> 1913</a></span><span class="preprocessor">#define EXTI_FTSR1_FT8_Msk           (0x1UL &lt;&lt; EXTI_FTSR1_FT8_Pos)             </span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea7326e04f8a9ab9459ba7685ed86b9"> 1914</a></span><span class="preprocessor">#define EXTI_FTSR1_FT8               EXTI_FTSR1_FT8_Msk                        </span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1568e86a12a6cfd5d9c9f5f69b819e27"> 1915</a></span><span class="preprocessor">#define EXTI_FTSR1_FT9_Pos           (9U)</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89c06b57f23683c733ad316f46cd9f06"> 1916</a></span><span class="preprocessor">#define EXTI_FTSR1_FT9_Msk           (0x1UL &lt;&lt; EXTI_FTSR1_FT9_Pos)             </span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadff1452aaa80ba824f1c9512d153b8dc"> 1917</a></span><span class="preprocessor">#define EXTI_FTSR1_FT9               EXTI_FTSR1_FT9_Msk                        </span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98a41f294b875c0cc265c544cb535f5"> 1918</a></span><span class="preprocessor">#define EXTI_FTSR1_FT10_Pos          (10U)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c1ba0b4f3a85863a2674f57514a0fa"> 1919</a></span><span class="preprocessor">#define EXTI_FTSR1_FT10_Msk          (0x1UL &lt;&lt; EXTI_FTSR1_FT10_Pos)            </span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77ab895851c3c41f0723b0c72bc5fab"> 1920</a></span><span class="preprocessor">#define EXTI_FTSR1_FT10              EXTI_FTSR1_FT10_Msk                       </span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee21639f24959459480012cd9bad641a"> 1921</a></span><span class="preprocessor">#define EXTI_FTSR1_FT11_Pos          (11U)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94450fe67ed7859ca7456ec83ca7beeb"> 1922</a></span><span class="preprocessor">#define EXTI_FTSR1_FT11_Msk          (0x1UL &lt;&lt; EXTI_FTSR1_FT11_Pos)            </span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12f3c98bbbc82aaacd33e26cd2789ba"> 1923</a></span><span class="preprocessor">#define EXTI_FTSR1_FT11              EXTI_FTSR1_FT11_Msk                       </span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga257f1ae311d2c2d8415481cfa9581a3a"> 1924</a></span><span class="preprocessor">#define EXTI_FTSR1_FT12_Pos          (12U)</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9514ff56f15b6392dbbd5239f099dba6"> 1925</a></span><span class="preprocessor">#define EXTI_FTSR1_FT12_Msk          (0x1UL &lt;&lt; EXTI_FTSR1_FT12_Pos)            </span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6ba9c06451ebc2fcba3639a6a779a0"> 1926</a></span><span class="preprocessor">#define EXTI_FTSR1_FT12              EXTI_FTSR1_FT12_Msk                       </span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d99fd7f61651fa0e533c572cde03d8f"> 1927</a></span><span class="preprocessor">#define EXTI_FTSR1_FT13_Pos          (13U)</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga853424f0e742b96897995c6edab65a0f"> 1928</a></span><span class="preprocessor">#define EXTI_FTSR1_FT13_Msk          (0x1UL &lt;&lt; EXTI_FTSR1_FT13_Pos)            </span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f9accd948d854fdba6493d8e03744bb"> 1929</a></span><span class="preprocessor">#define EXTI_FTSR1_FT13              EXTI_FTSR1_FT13_Msk                       </span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37645a2c3788ce244e0544031c2e49e2"> 1930</a></span><span class="preprocessor">#define EXTI_FTSR1_FT14_Pos          (14U)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d"> 1931</a></span><span class="preprocessor">#define EXTI_FTSR1_FT14_Msk          (0x1UL &lt;&lt; EXTI_FTSR1_FT14_Pos)            </span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b0f0ea270f54aa0ecd3af4023a9858"> 1932</a></span><span class="preprocessor">#define EXTI_FTSR1_FT14              EXTI_FTSR1_FT14_Msk                       </span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1885f7599fc62c86b7f5e397b8c75569"> 1933</a></span><span class="preprocessor">#define EXTI_FTSR1_FT15_Pos          (15U)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a39999e90335f31f19f34b90f0e5ac2"> 1934</a></span><span class="preprocessor">#define EXTI_FTSR1_FT15_Msk          (0x1UL &lt;&lt; EXTI_FTSR1_FT15_Pos)            </span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ef0426c67b6dafbf4aae002847ac2ce"> 1935</a></span><span class="preprocessor">#define EXTI_FTSR1_FT15              EXTI_FTSR1_FT15_Msk                       </span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">/******************  Bit definition for EXTI_SWIER1 register  *****************/</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8d23f07d962f34ac900159cce0faafe"> 1938</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI0_Pos         (0U)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga822c499ef4b35cd172e18a35f64bd8a8"> 1939</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI0_Msk         (0x1UL &lt;&lt; EXTI_SWIER1_SWI0_Pos)           </span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05b5a8cb63bf02e4134aa189fae34ab"> 1940</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI0             EXTI_SWIER1_SWI0_Msk                      </span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73eda7e54f80e40a0ec0fb9af1bbaa4a"> 1941</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI1_Pos         (1U)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebe229858cdcebcc40011241fae18f65"> 1942</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI1_Msk         (0x1UL &lt;&lt; EXTI_SWIER1_SWI1_Pos)           </span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52fb19b1afc008d8d7b6ad0926acdcd2"> 1943</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI1             EXTI_SWIER1_SWI1_Msk                      </span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59dd774e8cbcba437212a13a86be11e1"> 1944</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI2_Pos         (2U)</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c35db86e88dacc2b1ec76c47fabac"> 1945</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI2_Msk         (0x1UL &lt;&lt; EXTI_SWIER1_SWI2_Pos)           </span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa12ac7e4e39988eab687da8f3debf40b"> 1946</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI2             EXTI_SWIER1_SWI2_Msk                      </span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga529a325616c7faf903af912ba0c2da3d"> 1947</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI3_Pos         (3U)</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac38e309327428244171bc6d2351b25d"> 1948</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI3_Msk         (0x1UL &lt;&lt; EXTI_SWIER1_SWI3_Pos)           </span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1e997989e38c8e9debdd12c145e6f0"> 1949</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI3             EXTI_SWIER1_SWI3_Msk                      </span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d894a668fc4baea03f8cce61412f7d7"> 1950</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI4_Pos         (4U)</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443d31484bc70ffce21cc1f2c935b8ab"> 1951</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI4_Msk         (0x1UL &lt;&lt; EXTI_SWIER1_SWI4_Pos)           </span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b506b5e6e42bda664de59d131df87da"> 1952</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI4             EXTI_SWIER1_SWI4_Msk                      </span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e356ac4960f3af7079cd804d80d623"> 1953</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI5_Pos         (5U)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99647953e08cc233a35934f50563d103"> 1954</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI5_Msk         (0x1UL &lt;&lt; EXTI_SWIER1_SWI5_Pos)           </span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3f0e59ced76a37ab7dd308f20ad14d"> 1955</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI5             EXTI_SWIER1_SWI5_Msk                      </span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ff962ee70ec720397fe18531a6dad4e"> 1956</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI6_Pos         (6U)</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafae218d06e25cfcdf95cf018eb7b9a17"> 1957</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI6_Msk         (0x1UL &lt;&lt; EXTI_SWIER1_SWI6_Pos)           </span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9df63e324e9549e08ee2a16eed32983"> 1958</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI6             EXTI_SWIER1_SWI6_Msk                      </span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2735f37abc7aca8855f87ac5c316d501"> 1959</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI7_Pos         (7U)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdfb4ea767acf34a5e4b9e329d916fd2"> 1960</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI7_Msk         (0x1UL &lt;&lt; EXTI_SWIER1_SWI7_Pos)           </span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3a565bf8039395ee1018fbc96b9ee2"> 1961</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI7             EXTI_SWIER1_SWI7_Msk                      </span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad96bb4c82db94f5090643c81d0b7be40"> 1962</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI8_Pos         (8U)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c285f73d5ec5a7663dd82f6b41e8ada"> 1963</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI8_Msk         (0x1UL &lt;&lt; EXTI_SWIER1_SWI8_Pos)           </span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9c2ad6d4d483c3a0477fce1df67d3e"> 1964</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI8             EXTI_SWIER1_SWI8_Msk                      </span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga479be9443fdc18f7f4fa2012cafada5a"> 1965</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI9_Pos         (9U)</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2e4fca258d49450f0e8be423e8a32da"> 1966</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI9_Msk         (0x1UL &lt;&lt; EXTI_SWIER1_SWI9_Pos)           </span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73a5bcb04aefed10128844fa296e7a1a"> 1967</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI9             EXTI_SWIER1_SWI9_Msk                      </span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ff027ca3cc1aae42e0d3e14c2b6432"> 1968</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI10_Pos        (10U)</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga286a63af757f3e1bbeccd5c00ad5615a"> 1969</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI10_Msk        (0x1UL &lt;&lt; EXTI_SWIER1_SWI10_Pos)          </span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d129999fcb4318b0df6b84438866235"> 1970</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI10            EXTI_SWIER1_SWI10_Msk                     </span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ae1de813f7896ca82ae0211c0438b0"> 1971</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI11_Pos        (11U)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2dc9b212e328572900472d2dcf455a"> 1972</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI11_Msk        (0x1UL &lt;&lt; EXTI_SWIER1_SWI11_Pos)          </span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43fa9277109423f6baed6a423916cab"> 1973</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI11            EXTI_SWIER1_SWI11_Msk                     </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f976e6ef04e1458e8798066c933a3d"> 1974</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI12_Pos        (12U)</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6239a825b527ba1ebc321bdc741768d5"> 1975</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI12_Msk        (0x1UL &lt;&lt; EXTI_SWIER1_SWI12_Pos)          </span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf501ac61fc9bd206a1ed05af5034a7cc"> 1976</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI12            EXTI_SWIER1_SWI12_Msk                     </span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86c47057c661d09bbb7ef4b4be343d9e"> 1977</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI13_Pos        (13U)</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43778c8c1b2dd1799564e2b9e86cb8a8"> 1978</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI13_Msk        (0x1UL &lt;&lt; EXTI_SWIER1_SWI13_Pos)          </span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac18cc42ba779ebbad2328ba1e2f6506b"> 1979</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI13            EXTI_SWIER1_SWI13_Msk                     </span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6e72365de06d3d055b9b6e3ccbfcc"> 1980</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI14_Pos        (14U)</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fca442fcaa6ba70488fd0653d61139c"> 1981</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI14_Msk        (0x1UL &lt;&lt; EXTI_SWIER1_SWI14_Pos)          </span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e1b93e6892ced86e4831a4a8b170c17"> 1982</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI14            EXTI_SWIER1_SWI14_Msk                     </span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed7f9ddefff57267d96feced518c459d"> 1983</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI15_Pos        (15U)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff260e44c114c2edae69ddbd0c377b58"> 1984</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI15_Msk        (0x1UL &lt;&lt; EXTI_SWIER1_SWI15_Pos)          </span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46560400f33953bf74d67444f648edae"> 1985</a></span><span class="preprocessor">#define EXTI_SWIER1_SWI15            EXTI_SWIER1_SWI15_Msk                     </span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment">/*******************  Bit definition for EXTI_RPR1 register  ******************/</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48dcf92dc4edb4edaf1b4cb9208acc6e"> 1988</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF0_Pos          (0U)</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07fdf9fcfd6ea008c81e509f202b121d"> 1989</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF0_Msk          (0x1UL &lt;&lt; EXTI_RPR1_RPIF0_Pos)            </span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad437dde6f7cbaece1e2a56f7fd647375"> 1990</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF0              EXTI_RPR1_RPIF0_Msk                       </span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09a656ce532c0e1f1d8d24a8938b91b"> 1991</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF1_Pos          (1U)</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga382f95777688eca0da2f72f99d38fe57"> 1992</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF1_Msk          (0x1UL &lt;&lt; EXTI_RPR1_RPIF1_Pos)            </span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac010e9838dc7a8a23d005be6b386de49"> 1993</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF1              EXTI_RPR1_RPIF1_Msk                       </span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3217ee188a555a7c2e183a89e806c467"> 1994</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF2_Pos          (2U)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb672d455ca17315ad6d59847cc48e2c"> 1995</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF2_Msk          (0x1UL &lt;&lt; EXTI_RPR1_RPIF2_Pos)            </span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a956c7654584e2a39bf66fe142be7a4"> 1996</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF2              EXTI_RPR1_RPIF2_Msk                       </span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5450470fca1bb2099a5e43156245f78"> 1997</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF3_Pos          (3U)</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96ced306ee28b2351c459726c94d3920"> 1998</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF3_Msk          (0x1UL &lt;&lt; EXTI_RPR1_RPIF3_Pos)            </span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f7e013fa28db987dccb5998d475a286"> 1999</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF3              EXTI_RPR1_RPIF3_Msk                       </span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba73a5e303299c488112992aa2e3fa7f"> 2000</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF4_Pos          (4U)</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564cbc829699c71956a6478608f0c07"> 2001</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF4_Msk          (0x1UL &lt;&lt; EXTI_RPR1_RPIF4_Pos)            </span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga242609576712a78491b831ecd759308d"> 2002</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF4              EXTI_RPR1_RPIF4_Msk                       </span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6f677673edef151b0292c5f8820606b"> 2003</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF5_Pos          (5U)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fd756555a5cd07770d3aabcd9ef52ff"> 2004</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF5_Msk          (0x1UL &lt;&lt; EXTI_RPR1_RPIF5_Pos)            </span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga342bce1a29a892ef348b612f36fa20cb"> 2005</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF5              EXTI_RPR1_RPIF5_Msk                       </span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aa456cfadc37b718b536271388d4009"> 2006</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF6_Pos          (6U)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece61534d0c06eb25cc8f7253936bbba"> 2007</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF6_Msk          (0x1UL &lt;&lt; EXTI_RPR1_RPIF6_Pos)            </span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf887c7a4d6dbf05bb855f3ed8645d3bb"> 2008</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF6              EXTI_RPR1_RPIF6_Msk                       </span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacefb7fb91a8665281e91fd186fca2c06"> 2009</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF7_Pos          (7U)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded344e878bef8437cc23c3be83f11a4"> 2010</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF7_Msk          (0x1UL &lt;&lt; EXTI_RPR1_RPIF7_Pos)            </span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b742383cbe93eebc6e6e5f3bad04c91"> 2011</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF7              EXTI_RPR1_RPIF7_Msk                       </span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37d7d418a421bba49d881689cd6af4d7"> 2012</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF8_Pos          (8U)</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76879909a65cd4bd57e26dfa93dfc791"> 2013</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF8_Msk          (0x1UL &lt;&lt; EXTI_RPR1_RPIF8_Pos)            </span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga418d7d5400d406317592477ecc116641"> 2014</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF8              EXTI_RPR1_RPIF8_Msk                       </span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada7b7376c3aa2604b19ce2d2cc911a61"> 2015</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF9_Pos          (9U)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbddd59362f1a0ead66ce07c1672436d"> 2016</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF9_Msk          (0x1UL &lt;&lt; EXTI_RPR1_RPIF9_Pos)            </span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1598c6622d27fa86437db5d4e02225de"> 2017</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF9              EXTI_RPR1_RPIF9_Msk                       </span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga312649ad211256c010a9421b48dc49db"> 2018</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF10_Pos         (10U)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409be83dbdd723105997179aa2dddce0"> 2019</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF10_Msk         (0x1UL &lt;&lt; EXTI_RPR1_RPIF10_Pos)           </span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c78510309887c49946dd90c6cfe8118"> 2020</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF10             EXTI_RPR1_RPIF10_Msk                      </span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7380196d1a7780958a5fb8db8ec8d98f"> 2021</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF11_Pos         (11U)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8253f07e0893e2513df471bd277f38d"> 2022</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF11_Msk         (0x1UL &lt;&lt; EXTI_RPR1_RPIF11_Pos)           </span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e25991eb42aa29472479e470bab80d2"> 2023</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF11             EXTI_RPR1_RPIF11_Msk                      </span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c72cb4bd1e2e5e6878088b006968dc"> 2024</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF12_Pos         (12U)</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8936bbd57302310f70533a58853e952d"> 2025</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF12_Msk         (0x1UL &lt;&lt; EXTI_RPR1_RPIF12_Pos)           </span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532063146d6b2bbfa2970ecf0951b712"> 2026</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF12             EXTI_RPR1_RPIF12_Msk                      </span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319591e761b9f8ef2796c31648f9ef2a"> 2027</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF13_Pos         (13U)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab56db0d2b97fe3c3ad9a8f8513414a8f"> 2028</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF13_Msk         (0x1UL &lt;&lt; EXTI_RPR1_RPIF13_Pos)           </span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2eed7e80f17a1ceacf7c62f4c131baa"> 2029</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF13             EXTI_RPR1_RPIF13_Msk                      </span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e07f778e4f4a18a25a920de76508ef"> 2030</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF14_Pos         (14U)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bca9695693c756e47f190474636757"> 2031</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF14_Msk         (0x1UL &lt;&lt; EXTI_RPR1_RPIF14_Pos)           </span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c451fb2c6d12d3b06415818b76b481"> 2032</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF14             EXTI_RPR1_RPIF14_Msk                      </span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97c46cd19d00fb7c6c3e5b8ef690cefd"> 2033</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF15_Pos         (15U)</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73719c2e77afa83c54257ada925ba73"> 2034</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF15_Msk         (0x1UL &lt;&lt; EXTI_RPR1_RPIF15_Pos)           </span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb9edb14c4924ca5fb8dd9877918ce59"> 2035</a></span><span class="preprocessor">#define EXTI_RPR1_RPIF15             EXTI_RPR1_RPIF15_Msk                      </span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">/*******************  Bit definition for EXTI_FPR1 register  ******************/</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga563b3c951b98a2c0817d32e45f2aae3f"> 2038</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF0_Pos          (0U)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436359917f773966a7038554d96eb07e"> 2039</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF0_Msk          (0x1UL &lt;&lt; EXTI_FPR1_FPIF0_Pos)            </span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e9a8af4cb819e60a1bcf94df19eab27"> 2040</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF0              EXTI_FPR1_FPIF0_Msk                       </span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24ee8e22a96998f2e794ebb0ab579e00"> 2041</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF1_Pos          (1U)</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41d43f966a9e61704e8bcfebacae8dc"> 2042</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF1_Msk          (0x1UL &lt;&lt; EXTI_FPR1_FPIF1_Pos)            </span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa82d746fd9cf63c84f76b7045a7254"> 2043</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF1              EXTI_FPR1_FPIF1_Msk                       </span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690305a3784052e3fdb9ff583a081486"> 2044</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF2_Pos          (2U)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77caa667771db6ebfdefbf5be00c414e"> 2045</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF2_Msk          (0x1UL &lt;&lt; EXTI_FPR1_FPIF2_Pos)            </span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga866737973897c730385dd4b6eca4b0f8"> 2046</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF2              EXTI_FPR1_FPIF2_Msk                       </span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d13ef8ed641d4800f018b9cd21319a9"> 2047</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF3_Pos          (3U)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf900fa9074e869f32d99a34c2ae55176"> 2048</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF3_Msk          (0x1UL &lt;&lt; EXTI_FPR1_FPIF3_Pos)            </span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fdf8d6b23a73f5988c22aeab40cf7f"> 2049</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF3              EXTI_FPR1_FPIF3_Msk                       </span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0398d9092eccf99d8fef711474f43fee"> 2050</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF4_Pos          (4U)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8165f9ba7c6dbb40518f8f38b4255ab"> 2051</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF4_Msk          (0x1UL &lt;&lt; EXTI_FPR1_FPIF4_Pos)            </span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f09b5a34db3719e6554e273d13c63c7"> 2052</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF4              EXTI_FPR1_FPIF4_Msk                       </span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3ecf521fe1f32abd30eb49264fc24e"> 2053</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF5_Pos          (5U)</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaac78e5342ae160d22280535a333c2b2"> 2054</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF5_Msk          (0x1UL &lt;&lt; EXTI_FPR1_FPIF5_Pos)            </span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e01746b15b497b61436a768e6d3e6e0"> 2055</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF5              EXTI_FPR1_FPIF5_Msk                       </span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2dbb84d56ee53afb4c68cce9032de3"> 2056</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF6_Pos          (6U)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7be9696e4c654405c3be01ef357976ba"> 2057</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF6_Msk          (0x1UL &lt;&lt; EXTI_FPR1_FPIF6_Pos)            </span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d4235f5069f620ac2f3b460948eee56"> 2058</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF6              EXTI_FPR1_FPIF6_Msk                       </span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08d4aefb78766812f8d529245cf0021"> 2059</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF7_Pos          (7U)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb3f1c12f1df574bf7b0555bcc726a2f"> 2060</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF7_Msk          (0x1UL &lt;&lt; EXTI_FPR1_FPIF7_Pos)            </span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647b0a7a66c4294f61be97417dc8342c"> 2061</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF7              EXTI_FPR1_FPIF7_Msk                       </span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9803913956ea76d294942dcbcd28da0d"> 2062</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF8_Pos          (8U)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eeb094d7bf3f3fac08e24283ffa0a5a"> 2063</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF8_Msk          (0x1UL &lt;&lt; EXTI_FPR1_FPIF8_Pos)            </span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga390e885e34a341d233b9ef1ec769da16"> 2064</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF8              EXTI_FPR1_FPIF8_Msk                       </span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad92063625ca62376c24d42760eeb39ab"> 2065</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF9_Pos          (9U)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7da8e6d6626e3c7de132d0f0f8e17b4"> 2066</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF9_Msk          (0x1UL &lt;&lt; EXTI_FPR1_FPIF9_Pos)            </span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051c5e39432a78c2c86f4062284f75c4"> 2067</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF9              EXTI_FPR1_FPIF9_Msk                       </span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7004fd6a32182b28e05ff309f57b57"> 2068</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF10_Pos         (10U)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87209627af843b0350afcd2a0dd932a8"> 2069</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF10_Msk         (0x1UL &lt;&lt; EXTI_FPR1_FPIF10_Pos)           </span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07e4d2ccbb0316eabfb6868107c6054c"> 2070</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF10             EXTI_FPR1_FPIF10_Msk                      </span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca3239ad004627d791398e441099a52c"> 2071</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF11_Pos         (11U)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf744ed4f4cfbc1ae3a5fc548f96154ba"> 2072</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF11_Msk         (0x1UL &lt;&lt; EXTI_FPR1_FPIF11_Pos)           </span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga764835ddb427760ad7648ed4f6868af6"> 2073</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF11             EXTI_FPR1_FPIF11_Msk                      </span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa06a6a8192e219138aace9580f0a6655"> 2074</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF12_Pos         (12U)</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae82c490094c63579eb77d5ffa4df1683"> 2075</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF12_Msk         (0x1UL &lt;&lt; EXTI_FPR1_FPIF12_Pos)           </span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c7838e6ee3add81f67dd0ecd0878e9"> 2076</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF12             EXTI_FPR1_FPIF12_Msk                      </span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae214f572641e2750afa313f4742997cc"> 2077</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF13_Pos         (13U)</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bcffc17b272d579ee44304b8f691eb8"> 2078</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF13_Msk         (0x1UL &lt;&lt; EXTI_FPR1_FPIF13_Pos)           </span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87e74078a8c9258fcad411a1d85c4d51"> 2079</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF13             EXTI_FPR1_FPIF13_Msk                      </span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga975f6e028d258005038f0586196e8684"> 2080</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF14_Pos         (14U)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0df7f1560231f30e527d9cdda6aa1ba"> 2081</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF14_Msk         (0x1UL &lt;&lt; EXTI_FPR1_FPIF14_Pos)           </span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac000f98065c850e5ec607462eed99501"> 2082</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF14             EXTI_FPR1_FPIF14_Msk                      </span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb84363608f5aba57398e290bd98bb5"> 2083</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF15_Pos         (15U)</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ff112e566c5ee15ddb8c534fb126d7"> 2084</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF15_Msk         (0x1UL &lt;&lt; EXTI_FPR1_FPIF15_Pos)           </span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8416316c5545e8d7672bd9e8fc2b64f5"> 2085</a></span><span class="preprocessor">#define EXTI_FPR1_FPIF15             EXTI_FPR1_FPIF15_Msk                      </span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">/*****************  Bit definition for EXTI_EXTICR1 register  **************/</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26e87548e6e6fe9fc6f5e2108af8b4f6"> 2088</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI0_Pos       (0U)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c566706a0c35810d95f9c565f9c06e"> 2089</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI0_Msk       (0x7UL &lt;&lt; EXTI_EXTICR1_EXTI0_Pos)         </span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc00bcbac5315cdbb1b71f519accae4"> 2090</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI0           EXTI_EXTICR1_EXTI0_Msk                    </span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae32bef83e4c7e8a82876bd8f11eaa656"> 2091</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI0_0         (0x1UL &lt;&lt; EXTI_EXTICR1_EXTI0_Pos)         </span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6184e9706e8d8806dd1fbffac7f77b4b"> 2092</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI0_1         (0x2UL &lt;&lt; EXTI_EXTICR1_EXTI0_Pos)         </span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab62a0037bc6828867f55aaf06faf9adf"> 2093</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI0_2         (0x4UL &lt;&lt; EXTI_EXTICR1_EXTI0_Pos)         </span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa8b61921bebaafcfb353386236bb6ed"> 2094</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI1_Pos       (8U)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga613ffb46f19ab8f00f1957c02439e6b3"> 2095</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI1_Msk       (0x7UL &lt;&lt; EXTI_EXTICR1_EXTI1_Pos)         </span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac113249211903312a9e7d6759d1d64ba"> 2096</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI1           EXTI_EXTICR1_EXTI1_Msk                    </span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4315aeda2df3c5006e02a48c2f7651d"> 2097</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI1_0         (0x1UL &lt;&lt; EXTI_EXTICR1_EXTI1_Pos)         </span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0787dd46f67667332758996844bd14a0"> 2098</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI1_1         (0x2UL &lt;&lt; EXTI_EXTICR1_EXTI1_Pos)         </span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065ac0b0b6e7d4d54e3ae6fbd0801515"> 2099</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI1_2         (0x4UL &lt;&lt; EXTI_EXTICR1_EXTI1_Pos)         </span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cae35c77c4f923a2d3a1a2773cf69c"> 2100</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI2_Pos       (16U)</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1adcbb8487544b68da3ff892b94530b"> 2101</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI2_Msk       (0x7UL &lt;&lt; EXTI_EXTICR1_EXTI2_Pos)         </span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc2c3ec542738fb981f057d5e97868e"> 2102</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI2           EXTI_EXTICR1_EXTI2_Msk                    </span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f96f62e1bd3ac6a8ec7971f63ee92f"> 2103</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI2_0         (0x1UL &lt;&lt; EXTI_EXTICR1_EXTI2_Pos)         </span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd46a4073ade8be5bbccfee98f3e7972"> 2104</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI2_1         (0x2UL &lt;&lt; EXTI_EXTICR1_EXTI2_Pos)         </span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab0d9672c5f1aba1db66e943d3e53e92"> 2105</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI2_2         (0x4UL &lt;&lt; EXTI_EXTICR1_EXTI2_Pos)         </span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5f484eb50512e7954d0495248ff06bb"> 2106</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI3_Pos       (24U)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c03f1d7d82308877006a05bf3d58e38"> 2107</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI3_Msk       (0x7UL &lt;&lt; EXTI_EXTICR1_EXTI3_Pos)         </span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8e89365af9e0b3e182c8ed5ccd9ff13"> 2108</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI3           EXTI_EXTICR1_EXTI3_Msk                    </span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24176d5f57f9f94337d2861135d6e13f"> 2109</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI3_0         (0x1UL &lt;&lt; EXTI_EXTICR1_EXTI3_Pos)         </span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9da82a2bb9d08f3930d59f067fb791"> 2110</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI3_1         (0x2UL &lt;&lt; EXTI_EXTICR1_EXTI3_Pos)         </span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32141df058e36d416677fd5323ec37d5"> 2111</a></span><span class="preprocessor">#define EXTI_EXTICR1_EXTI3_2         (0x4UL &lt;&lt; EXTI_EXTICR1_EXTI3_Pos)         </span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment">/*****************  Bit definition for EXTI_EXTICR2 register  **************/</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7b985eeae379020481ac2fe5e8add55"> 2114</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI4_Pos       (0U)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b05093b12e7e652545476d8ee6222e1"> 2115</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI4_Msk       (0x7UL &lt;&lt; EXTI_EXTICR2_EXTI4_Pos)         </span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6d430db949ca2c1cf0213728290260"> 2116</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI4           EXTI_EXTICR2_EXTI4_Msk                    </span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb772c0fcda0c292add276670672755f"> 2117</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI4_0         (0x1UL &lt;&lt; EXTI_EXTICR2_EXTI4_Pos)         </span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab56985b053bc2a0fdb4597679c3202d9"> 2118</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI4_1         (0x2UL &lt;&lt; EXTI_EXTICR2_EXTI4_Pos)         </span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44b2694f5a618b9fa80c227b9fa76e5"> 2119</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI4_2         (0x4UL &lt;&lt; EXTI_EXTICR2_EXTI4_Pos)         </span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae133e0ee342fb0fe99f9aa11b160dd90"> 2120</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI5_Pos       (8U)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57c75cfcf84092628738516be2bac343"> 2121</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI5_Msk       (0x7UL &lt;&lt; EXTI_EXTICR2_EXTI5_Pos)         </span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb7349eb40515ba1b2abe960f9692231"> 2122</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI5           EXTI_EXTICR2_EXTI5_Msk                    </span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga706686626afbfe32c9fc73a8673f2c95"> 2123</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI5_0         (0x1UL &lt;&lt; EXTI_EXTICR2_EXTI5_Pos)         </span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e45e332a55ed767f9a45ff6bef1c6d7"> 2124</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI5_1         (0x2UL &lt;&lt; EXTI_EXTICR2_EXTI5_Pos)         </span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3803fc74e97a033bcd110e9c2b42e3c1"> 2125</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI5_2         (0x4UL &lt;&lt; EXTI_EXTICR2_EXTI5_Pos)         </span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45030b73bd0a8b493d35baf0823e4a94"> 2126</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI6_Pos       (16U)</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga810db1031244bc0282762f9910ed1065"> 2127</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI6_Msk       (0x7UL &lt;&lt; EXTI_EXTICR2_EXTI6_Pos)         </span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c464fd82e9509d582af0d61293f025f"> 2128</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI6           EXTI_EXTICR2_EXTI6_Msk                    </span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ccbea38710c0297e52fdbd6fc1379b2"> 2129</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI6_0         (0x1UL &lt;&lt; EXTI_EXTICR2_EXTI6_Pos)         </span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93332230efa7efa6603ab7e04c17829b"> 2130</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI6_1         (0x2UL &lt;&lt; EXTI_EXTICR2_EXTI6_Pos)         </span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0afe8167adb73ba5d8ac54e14fb92f9a"> 2131</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI6_2         (0x4UL &lt;&lt; EXTI_EXTICR2_EXTI6_Pos)         </span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa44455d7c3f42ca3ad8c692e17ded622"> 2132</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI7_Pos       (24U)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ddabf13715c35210be295211a8e901"> 2133</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI7_Msk       (0x7UL &lt;&lt; EXTI_EXTICR2_EXTI7_Pos)         </span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0130419767d880552f6a1bf265b35b9"> 2134</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI7           EXTI_EXTICR2_EXTI7_Msk                    </span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a5e33ab37f4966d694319e5ba4fcf7"> 2135</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI7_0         (0x1UL &lt;&lt; EXTI_EXTICR2_EXTI7_Pos)         </span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd4092614f432ca34b2f11b472a57876"> 2136</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI7_1         (0x2UL &lt;&lt; EXTI_EXTICR2_EXTI7_Pos)         </span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga812601a54a8d9d411da5d701cf2e5dbf"> 2137</a></span><span class="preprocessor">#define EXTI_EXTICR2_EXTI7_2         (0x4UL &lt;&lt; EXTI_EXTICR2_EXTI7_Pos)         </span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment">/*****************  Bit definition for EXTI_EXTICR3 register  **************/</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee32c272abcaa293f6af32b3c9843482"> 2140</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI8_Pos       (0U)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f60d23518680704c153d43fa80a78f0"> 2141</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI8_Msk       (0x7UL &lt;&lt; EXTI_EXTICR3_EXTI8_Pos)         </span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b57b8c49d97e6b8a532f8551ea57f13"> 2142</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI8           EXTI_EXTICR3_EXTI8_Msk                    </span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766c9e649d971c230db46b6266133039"> 2143</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI8_0         (0x1UL &lt;&lt; EXTI_EXTICR3_EXTI8_Pos)         </span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39204859171b09f61fd24a5c25501437"> 2144</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI8_1         (0x2UL &lt;&lt; EXTI_EXTICR3_EXTI8_Pos)         </span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d180bf82cf7c05b24d2da00bd1dccd4"> 2145</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI8_2         (0x4UL &lt;&lt; EXTI_EXTICR3_EXTI8_Pos)         </span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4e29502d0b9ec0237685d8b4799ae0f"> 2146</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI9_Pos       (8U)</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20841659523d4bd3f764bac8863b3aa8"> 2147</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI9_Msk       (0x7UL &lt;&lt; EXTI_EXTICR3_EXTI9_Pos)         </span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad891d5185e03224e488bddeb7b831c"> 2148</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI9           EXTI_EXTICR3_EXTI9_Msk                    </span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6faa861b0f9c05fc9e03810cb9748f7"> 2149</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI9_0         (0x1UL &lt;&lt; EXTI_EXTICR3_EXTI9_Pos)         </span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb890001c741e3b6f1b56dece87f67d"> 2150</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI9_1         (0x2UL &lt;&lt; EXTI_EXTICR3_EXTI9_Pos)         </span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d965332c729aaa618eff48d180c164d"> 2151</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI9_2         (0x4UL &lt;&lt; EXTI_EXTICR3_EXTI9_Pos)         </span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6916af922cb7e1d4103b340319cc9ce6"> 2152</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI10_Pos      (16U)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653a6fdc790143fe7f39223ff2ebcf8a"> 2153</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI10_Msk      (0x7UL &lt;&lt; EXTI_EXTICR3_EXTI10_Pos)        </span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ce9b21561de252fec8a3b0795aae88e"> 2154</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI10          EXTI_EXTICR3_EXTI10_Msk                   </span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090ad2c0d42efecacafc8465b8b4b4f2"> 2155</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI10_0        (0x1UL &lt;&lt; EXTI_EXTICR3_EXTI10_Pos)        </span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96074d05d92f650d37473338c1501f98"> 2156</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI10_1        (0x2UL &lt;&lt; EXTI_EXTICR3_EXTI10_Pos)        </span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa949894f300c9030249504777f84d4f2"> 2157</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI10_2        (0x4UL &lt;&lt; EXTI_EXTICR3_EXTI10_Pos)        </span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78397e17ad65eae069b063dbb6669846"> 2158</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI11_Pos      (24U)</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga818b9b74a4bc0cb6cb5a27149a707e1e"> 2159</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI11_Msk      (0x7UL &lt;&lt; EXTI_EXTICR3_EXTI11_Pos)        </span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcec47ee95d87a737102af36d8fd513a"> 2160</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI11          EXTI_EXTICR3_EXTI11_Msk                   </span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2558afb994d9211ea4ed7a744a8b358d"> 2161</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI11_0        (0x1UL &lt;&lt; EXTI_EXTICR3_EXTI11_Pos)        </span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe27349569cf07f51438687ffe38fe3"> 2162</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI11_1        (0x2UL &lt;&lt; EXTI_EXTICR3_EXTI11_Pos)        </span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf8ef11bb4a4f4f988358ef2a814d76"> 2163</a></span><span class="preprocessor">#define EXTI_EXTICR3_EXTI11_2        (0x4UL &lt;&lt; EXTI_EXTICR3_EXTI11_Pos)        </span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">/*****************  Bit definition for EXTI_EXTICR4 register  **************/</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813658946a3df29a6b7e5c1e25f2d06d"> 2166</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI12_Pos      (0U)</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ee5c33b21ae20cb21bd1c6513832cfd"> 2167</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI12_Msk      (0x7UL &lt;&lt; EXTI_EXTICR4_EXTI12_Pos)        </span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bb63f52155b20e6857349245efa5cdb"> 2168</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI12          EXTI_EXTICR4_EXTI12_Msk                   </span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8370213ac49bc2f405cddcbe2f4e7ce"> 2169</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI12_0        (0x1UL &lt;&lt; EXTI_EXTICR4_EXTI12_Pos)        </span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa668f8d2216933a743a637f71474d0ec"> 2170</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI12_1        (0x2UL &lt;&lt; EXTI_EXTICR4_EXTI12_Pos)        </span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7ac79331d7341f90aafb0ab02f38a3"> 2171</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI12_2        (0x4UL &lt;&lt; EXTI_EXTICR4_EXTI12_Pos)        </span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ef7215932ef9a04a1a55b9c1e252e34"> 2172</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI13_Pos      (8U)</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d32246f1906750ab274cc8a14771105"> 2173</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI13_Msk      (0x7UL &lt;&lt; EXTI_EXTICR4_EXTI13_Pos)        </span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b9223b0040961d1e97ab5d927b1552"> 2174</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI13          EXTI_EXTICR4_EXTI13_Msk                   </span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f3052fa31303a418c1e34e5382d9594"> 2175</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI13_0        (0x1UL &lt;&lt; EXTI_EXTICR4_EXTI13_Pos)        </span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga152682a3f1e9078f42946474d5801501"> 2176</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI13_1        (0x2UL &lt;&lt; EXTI_EXTICR4_EXTI13_Pos)       </span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94281c70bbcee8dd2ae27c05676f9b9f"> 2177</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI13_2        (0x4UL &lt;&lt; EXTI_EXTICR4_EXTI13_Pos)         </span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2e67bfa6ff81eb7b5770e503510bca6"> 2178</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI14_Pos      (16U)</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ae54b71387f43f997f65848cec00c9c"> 2179</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI14_Msk      (0x7UL &lt;&lt; EXTI_EXTICR4_EXTI14_Pos)        </span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e964092cc9fa455a9e22eb85c8c15"> 2180</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI14          EXTI_EXTICR4_EXTI14_Msk                   </span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a3eb801428e412ac76d762b66d3b3f"> 2181</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI14_0        (0x1UL &lt;&lt; EXTI_EXTICR4_EXTI14_Pos)        </span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9410e1d84bb6d667b05d5241fa0afa6"> 2182</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI14_1        (0x2UL &lt;&lt; EXTI_EXTICR4_EXTI14_Pos)        </span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafffc4e0f3482754e081a3e54ab935dce"> 2183</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI14_2        (0x4UL &lt;&lt; EXTI_EXTICR4_EXTI14_Pos)        </span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae14ec1dc2b0b29cd591f87cd02eb0764"> 2184</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI15_Pos      (24U)</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac6735b2e16940fdfda8b174614b0c2f"> 2185</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI15_Msk      (0x7UL &lt;&lt; EXTI_EXTICR4_EXTI15_Pos)        </span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f13acb72f856dffa2b11af22ffc6566"> 2186</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI15          EXTI_EXTICR4_EXTI15_Msk                   </span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf77ff536faf68632904df217670b982f"> 2187</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI15_0        (0x1UL &lt;&lt; EXTI_EXTICR4_EXTI15_Pos)        </span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac578b343967ff0bced8fa231f98be00a"> 2188</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI15_1        (0x2UL &lt;&lt; EXTI_EXTICR4_EXTI15_Pos)        </span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f16b4586b12a56afc82f986685ddb94"> 2189</a></span><span class="preprocessor">#define EXTI_EXTICR4_EXTI15_2        (0x4UL &lt;&lt; EXTI_EXTICR4_EXTI15_Pos)        </span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="comment">/*******************  Bit definition for EXTI_IMR1 register  ******************/</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga671c8c0c00399207b70a1efc8c62a8a8"> 2192</a></span><span class="preprocessor">#define EXTI_IMR1_IM0_Pos            (0U)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f42b06020fcd7ff375a0ead3f85db0"> 2193</a></span><span class="preprocessor">#define EXTI_IMR1_IM0_Msk            (0x1UL &lt;&lt; EXTI_IMR1_IM0_Pos)              </span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa272f68e9e26fdbfa4c7f54d23bd8ae1"> 2194</a></span><span class="preprocessor">#define EXTI_IMR1_IM0                EXTI_IMR1_IM0_Msk                         </span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbd11e155480aeb0ce2fec7569626cc"> 2195</a></span><span class="preprocessor">#define EXTI_IMR1_IM1_Pos            (1U)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d0f559fdac46d60a21522da41a863c"> 2196</a></span><span class="preprocessor">#define EXTI_IMR1_IM1_Msk            (0x1UL &lt;&lt; EXTI_IMR1_IM1_Pos)              </span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c3931dfef9b112e4ea9417d6f5d2aa"> 2197</a></span><span class="preprocessor">#define EXTI_IMR1_IM1                EXTI_IMR1_IM1_Msk                         </span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c919c599a076c075513d73401b03c28"> 2198</a></span><span class="preprocessor">#define EXTI_IMR1_IM2_Pos            (2U)</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92306287f95d4950e4bd1568d1951a6"> 2199</a></span><span class="preprocessor">#define EXTI_IMR1_IM2_Msk            (0x1UL &lt;&lt; EXTI_IMR1_IM2_Pos)              </span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb98616b792bfc0c7b298129a6a3673"> 2200</a></span><span class="preprocessor">#define EXTI_IMR1_IM2                EXTI_IMR1_IM2_Msk                         </span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393298c43ddd64996cf5d25d824dd81b"> 2201</a></span><span class="preprocessor">#define EXTI_IMR1_IM3_Pos            (3U)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga658f5141d6d71b5fb352e99f44ee6938"> 2202</a></span><span class="preprocessor">#define EXTI_IMR1_IM3_Msk            (0x1UL &lt;&lt; EXTI_IMR1_IM3_Pos)              </span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ef33d1cc58c973df7c4e36ec3174cf"> 2203</a></span><span class="preprocessor">#define EXTI_IMR1_IM3                EXTI_IMR1_IM3_Msk                         </span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b45b0939175299b6c1b5f44be44a24a"> 2204</a></span><span class="preprocessor">#define EXTI_IMR1_IM4_Pos            (4U)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3014b3c3642a6fb2968dbcc56eb4535d"> 2205</a></span><span class="preprocessor">#define EXTI_IMR1_IM4_Msk            (0x1UL &lt;&lt; EXTI_IMR1_IM4_Pos)              </span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01a37b70f0864c9f66856da5cf66d245"> 2206</a></span><span class="preprocessor">#define EXTI_IMR1_IM4                EXTI_IMR1_IM4_Msk                         </span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921ecae350e236e667c90e43c2c33f84"> 2207</a></span><span class="preprocessor">#define EXTI_IMR1_IM5_Pos            (5U)</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f31f2c17f0304f194e3804c919548c"> 2208</a></span><span class="preprocessor">#define EXTI_IMR1_IM5_Msk            (0x1UL &lt;&lt; EXTI_IMR1_IM5_Pos)              </span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae26c5e58b2239d0868c92046dc0e05f1"> 2209</a></span><span class="preprocessor">#define EXTI_IMR1_IM5                EXTI_IMR1_IM5_Msk                         </span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119e5c4b29e239bf82cea0f2dc8f42d2"> 2210</a></span><span class="preprocessor">#define EXTI_IMR1_IM6_Pos            (6U)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga025f4616ee47a1f79910fcf3c65d5672"> 2211</a></span><span class="preprocessor">#define EXTI_IMR1_IM6_Msk            (0x1UL &lt;&lt; EXTI_IMR1_IM6_Pos)              </span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b985aee183566ac4ed97eda517234dd"> 2212</a></span><span class="preprocessor">#define EXTI_IMR1_IM6                EXTI_IMR1_IM6_Msk                         </span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0379673284a1c66cfbdb7a6c62021f26"> 2213</a></span><span class="preprocessor">#define EXTI_IMR1_IM7_Pos            (7U)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906e5935713dcdd32cccfea7536ec547"> 2214</a></span><span class="preprocessor">#define EXTI_IMR1_IM7_Msk            (0x1UL &lt;&lt; EXTI_IMR1_IM7_Pos)              </span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb28e642123c5651492ece188bced09b"> 2215</a></span><span class="preprocessor">#define EXTI_IMR1_IM7                EXTI_IMR1_IM7_Msk                         </span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4fd2a61cf772a7f793f371c7eee11b"> 2216</a></span><span class="preprocessor">#define EXTI_IMR1_IM8_Pos            (8U)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7853c80efeb994f31ae59dcbf5b832e7"> 2217</a></span><span class="preprocessor">#define EXTI_IMR1_IM8_Msk            (0x1UL &lt;&lt; EXTI_IMR1_IM8_Pos)              </span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaded3e1e03ee9568073fe43e55b2da0"> 2218</a></span><span class="preprocessor">#define EXTI_IMR1_IM8                EXTI_IMR1_IM8_Msk                         </span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb637bb49a9c82073440cb9980b74d00"> 2219</a></span><span class="preprocessor">#define EXTI_IMR1_IM9_Pos            (9U)</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e81862a1dad239df8b9afa8cfcf484"> 2220</a></span><span class="preprocessor">#define EXTI_IMR1_IM9_Msk            (0x1UL &lt;&lt; EXTI_IMR1_IM9_Pos)              </span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18193265978bd173dedfb912e2e5c1d"> 2221</a></span><span class="preprocessor">#define EXTI_IMR1_IM9                EXTI_IMR1_IM9_Msk                         </span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aed9a0e6c0c59b9e29b57b2d89d6488"> 2222</a></span><span class="preprocessor">#define EXTI_IMR1_IM10_Pos           (10U)</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014dfa194dac37af3ebddbe7efb54b72"> 2223</a></span><span class="preprocessor">#define EXTI_IMR1_IM10_Msk           (0x1UL &lt;&lt; EXTI_IMR1_IM10_Pos)             </span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8153cb7b84f435c263bdbb4c9f1602e"> 2224</a></span><span class="preprocessor">#define EXTI_IMR1_IM10               EXTI_IMR1_IM10_Msk                        </span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39742f95325bf74638906b7efb156c9"> 2225</a></span><span class="preprocessor">#define EXTI_IMR1_IM11_Pos           (11U)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20090ec310bbc616f438a4207f7dd8f"> 2226</a></span><span class="preprocessor">#define EXTI_IMR1_IM11_Msk           (0x1UL &lt;&lt; EXTI_IMR1_IM11_Pos)             </span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db66607c1039a11a8e49393d7093697"> 2227</a></span><span class="preprocessor">#define EXTI_IMR1_IM11               EXTI_IMR1_IM11_Msk                        </span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga706fa77f4d6b18eec622928ee10e92f9"> 2228</a></span><span class="preprocessor">#define EXTI_IMR1_IM12_Pos           (12U)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bbac77a8cd4244e9e8d70b5a0d515ef"> 2229</a></span><span class="preprocessor">#define EXTI_IMR1_IM12_Msk           (0x1UL &lt;&lt; EXTI_IMR1_IM12_Pos)             </span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadafb7b965518887a3e3098c12f73c3c7"> 2230</a></span><span class="preprocessor">#define EXTI_IMR1_IM12               EXTI_IMR1_IM12_Msk                        </span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d59e203edbf057f2902392b17f4813d"> 2231</a></span><span class="preprocessor">#define EXTI_IMR1_IM13_Pos           (13U)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5848b42ddaed3e12eb420f8aef1b80e3"> 2232</a></span><span class="preprocessor">#define EXTI_IMR1_IM13_Msk           (0x1UL &lt;&lt; EXTI_IMR1_IM13_Pos)             </span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4962c2025662416f8dfd486f294dfd7e"> 2233</a></span><span class="preprocessor">#define EXTI_IMR1_IM13               EXTI_IMR1_IM13_Msk                        </span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0893b14f754043eccfa17cb25c8c8f5"> 2234</a></span><span class="preprocessor">#define EXTI_IMR1_IM14_Pos           (14U)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b4d5142a2d53010d20087b63e91d33"> 2235</a></span><span class="preprocessor">#define EXTI_IMR1_IM14_Msk           (0x1UL &lt;&lt; EXTI_IMR1_IM14_Pos)             </span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1563fa3b791a788e15ae48c8408d3f06"> 2236</a></span><span class="preprocessor">#define EXTI_IMR1_IM14               EXTI_IMR1_IM14_Msk                        </span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61c29a888c7d5f860a18dbac2cd4eeda"> 2237</a></span><span class="preprocessor">#define EXTI_IMR1_IM15_Pos           (15U)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694e7e09df7b5b2a942b88335913e4f0"> 2238</a></span><span class="preprocessor">#define EXTI_IMR1_IM15_Msk           (0x1UL &lt;&lt; EXTI_IMR1_IM15_Pos)             </span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b89e1052116258842b0cc0935d72fc6"> 2239</a></span><span class="preprocessor">#define EXTI_IMR1_IM15               EXTI_IMR1_IM15_Msk                        </span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed1476b3f1d2fefbcda13efb4a4bfbe"> 2240</a></span><span class="preprocessor">#define EXTI_IMR1_IM19_Pos           (19U)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adb626e8129960e971bd2a07790dfe5"> 2241</a></span><span class="preprocessor">#define EXTI_IMR1_IM19_Msk           (0x1UL &lt;&lt; EXTI_IMR1_IM19_Pos)             </span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1f64187c69e561662e99b8d1cac3ac4"> 2242</a></span><span class="preprocessor">#define EXTI_IMR1_IM19               EXTI_IMR1_IM19_Msk                        </span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c5dce173af30ddd8836b8000373ab8"> 2243</a></span><span class="preprocessor">#define EXTI_IMR1_IM21_Pos           (21U)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf181a6ae97c2f3d24a099cfc580e0f07"> 2244</a></span><span class="preprocessor">#define EXTI_IMR1_IM21_Msk           (0x1UL &lt;&lt; EXTI_IMR1_IM21_Pos)             </span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dcc1164a7c9628817e0be18db178a2e"> 2245</a></span><span class="preprocessor">#define EXTI_IMR1_IM21               EXTI_IMR1_IM21_Msk                        </span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b30caffc8ec7047f18456fdeceda5a9"> 2246</a></span><span class="preprocessor">#define EXTI_IMR1_IM23_Pos           (23U)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9b5b078ed53b1f76c105398c9d33180"> 2247</a></span><span class="preprocessor">#define EXTI_IMR1_IM23_Msk           (0x1UL &lt;&lt; EXTI_IMR1_IM23_Pos)             </span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace4d3c64cb86bad3f7f1f43f614ef34f"> 2248</a></span><span class="preprocessor">#define EXTI_IMR1_IM23               EXTI_IMR1_IM23_Msk                        </span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga734d6ae0de0d65bc1243614985c63fb4"> 2249</a></span><span class="preprocessor">#define EXTI_IMR1_IM25_Pos           (25U)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27b09d02d1e543e201b563cbf1f1182"> 2250</a></span><span class="preprocessor">#define EXTI_IMR1_IM25_Msk           (0x1UL &lt;&lt; EXTI_IMR1_IM25_Pos)             </span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad02bd55120cd25badd4cb3785b152f"> 2251</a></span><span class="preprocessor">#define EXTI_IMR1_IM25               EXTI_IMR1_IM25_Msk                        </span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a04521e6853d9de0273912699c2d7fa"> 2252</a></span><span class="preprocessor">#define EXTI_IMR1_IM31_Pos           (31U)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7307fd01ac2d3123bd4de805330a89aa"> 2253</a></span><span class="preprocessor">#define EXTI_IMR1_IM31_Msk           (0x1UL &lt;&lt; EXTI_IMR1_IM31_Pos)              </span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae587966adfea396ebe0b1ef5e1f683f4"> 2254</a></span><span class="preprocessor">#define EXTI_IMR1_IM31               EXTI_IMR1_IM31_Msk                        </span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga287b717474bb8b050e413750fe468ccb"> 2255</a></span><span class="preprocessor">#define EXTI_IMR1_IM_Pos             (0U)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6de5e725478878d8c3250db79c8fa5"> 2256</a></span><span class="preprocessor">#define EXTI_IMR1_IM_Msk             (0x82A8FFFFUL &lt;&lt; EXTI_IMR1_IM_Pos)        </span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fdcb30cc5bf0a600f5894f84012202c"> 2257</a></span><span class="preprocessor">#define EXTI_IMR1_IM                 EXTI_IMR1_IM_Msk                          </span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment">/*******************  Bit definition for EXTI_EMR1 register  ******************/</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37880a4049c51d17e5259a41c6c01bc0"> 2261</a></span><span class="preprocessor">#define EXTI_EMR1_EM0_Pos            (0U)</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e11b6b839fe35d1970a3b691afdd26"> 2262</a></span><span class="preprocessor">#define EXTI_EMR1_EM0_Msk            (0x1UL &lt;&lt; EXTI_EMR1_EM0_Pos)              </span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2afd48d09cfb87d68809c58a95472fb6"> 2263</a></span><span class="preprocessor">#define EXTI_EMR1_EM0                EXTI_EMR1_EM0_Msk                         </span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04f7d9975dbad33ad26c3258fdac004b"> 2264</a></span><span class="preprocessor">#define EXTI_EMR1_EM1_Pos            (1U)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb79c5f6557919ba0fb37687f4694f5f"> 2265</a></span><span class="preprocessor">#define EXTI_EMR1_EM1_Msk            (0x1UL &lt;&lt; EXTI_EMR1_EM1_Pos)              </span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae06a6a531ec53ff20dde0456ca5c638c"> 2266</a></span><span class="preprocessor">#define EXTI_EMR1_EM1                EXTI_EMR1_EM1_Msk                         </span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc885252b14aa2a38b46339e4c47b7e"> 2267</a></span><span class="preprocessor">#define EXTI_EMR1_EM2_Pos            (2U)</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga531e4ba6d4d5bf294324ac7307ab363a"> 2268</a></span><span class="preprocessor">#define EXTI_EMR1_EM2_Msk            (0x1UL &lt;&lt; EXTI_EMR1_EM2_Pos)              </span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f7253dc04390084158db4ac4cf55aa0"> 2269</a></span><span class="preprocessor">#define EXTI_EMR1_EM2                EXTI_EMR1_EM2_Msk                         </span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0937aa2030d0dbab175e877c62f4113b"> 2270</a></span><span class="preprocessor">#define EXTI_EMR1_EM3_Pos            (3U)</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3164d6ea1aefb1e92a742cbb027e1497"> 2271</a></span><span class="preprocessor">#define EXTI_EMR1_EM3_Msk            (0x1UL &lt;&lt; EXTI_EMR1_EM3_Pos)              </span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05bbdaa2b221154fd847f5d857a17080"> 2272</a></span><span class="preprocessor">#define EXTI_EMR1_EM3                EXTI_EMR1_EM3_Msk                         </span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48bcd796f115f6ca56b1bf811d01ec87"> 2273</a></span><span class="preprocessor">#define EXTI_EMR1_EM4_Pos            (4U)</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2672f92c8e414edd6ae0d628a6956db"> 2274</a></span><span class="preprocessor">#define EXTI_EMR1_EM4_Msk            (0x1UL &lt;&lt; EXTI_EMR1_EM4_Pos)              </span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46368343defa0387fb67a748eae20dfb"> 2275</a></span><span class="preprocessor">#define EXTI_EMR1_EM4                EXTI_EMR1_EM4_Msk                         </span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd6ccb9da460754343959e8554b9f17f"> 2276</a></span><span class="preprocessor">#define EXTI_EMR1_EM5_Pos            (5U)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988b22dd34c206f4ed7e1854c3d02262"> 2277</a></span><span class="preprocessor">#define EXTI_EMR1_EM5_Msk            (0x1UL &lt;&lt; EXTI_EMR1_EM5_Pos)              </span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71acf82905a434d12cb76dc2338ace66"> 2278</a></span><span class="preprocessor">#define EXTI_EMR1_EM5                EXTI_EMR1_EM5_Msk                         </span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa157fa69d55169c1d0413015046aa8e2"> 2279</a></span><span class="preprocessor">#define EXTI_EMR1_EM6_Pos            (6U)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace57a3c3958d21af417d242760bdfd5a"> 2280</a></span><span class="preprocessor">#define EXTI_EMR1_EM6_Msk            (0x1UL &lt;&lt; EXTI_EMR1_EM6_Pos)              </span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b1a2278ad2235095804912fb1a45b7"> 2281</a></span><span class="preprocessor">#define EXTI_EMR1_EM6                EXTI_EMR1_EM6_Msk                         </span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed6e5bcc0befb03e1af90068fffcd42"> 2282</a></span><span class="preprocessor">#define EXTI_EMR1_EM7_Pos            (7U)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8769ae0218c535263164bab3b623346"> 2283</a></span><span class="preprocessor">#define EXTI_EMR1_EM7_Msk            (0x1UL &lt;&lt; EXTI_EMR1_EM7_Pos)              </span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352600168d2da5960124d01fc404f15d"> 2284</a></span><span class="preprocessor">#define EXTI_EMR1_EM7                EXTI_EMR1_EM7_Msk                         </span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961082a9f108bfde0a5d0738f9ba9dca"> 2285</a></span><span class="preprocessor">#define EXTI_EMR1_EM8_Pos            (8U)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8642b695914cbf948298e1afa4cba891"> 2286</a></span><span class="preprocessor">#define EXTI_EMR1_EM8_Msk            (0x1UL &lt;&lt; EXTI_EMR1_EM8_Pos)              </span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d7e479303396cc59c0f5e46a3ec205"> 2287</a></span><span class="preprocessor">#define EXTI_EMR1_EM8                EXTI_EMR1_EM8_Msk                         </span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3b5f7d9d1ef92014a1bfd666db726ca"> 2288</a></span><span class="preprocessor">#define EXTI_EMR1_EM9_Pos            (9U)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77194467df298b0692e14f6ca06c7ca3"> 2289</a></span><span class="preprocessor">#define EXTI_EMR1_EM9_Msk            (0x1UL &lt;&lt; EXTI_EMR1_EM9_Pos)              </span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bf4417d17ee6dbe04fd23746281014"> 2290</a></span><span class="preprocessor">#define EXTI_EMR1_EM9                EXTI_EMR1_EM9_Msk                         </span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2564e9d6e468e17f1e12b32c33a2cf0f"> 2291</a></span><span class="preprocessor">#define EXTI_EMR1_EM10_Pos           (10U)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998699f2707182f3ebad67b9745c4e5"> 2292</a></span><span class="preprocessor">#define EXTI_EMR1_EM10_Msk           (0x1UL &lt;&lt; EXTI_EMR1_EM10_Pos)             </span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc7bfe67d1747aa934a035766d75b3c9"> 2293</a></span><span class="preprocessor">#define EXTI_EMR1_EM10               EXTI_EMR1_EM10_Msk                        </span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga123b291eb4bdefc75fe3e8867e7f103c"> 2294</a></span><span class="preprocessor">#define EXTI_EMR1_EM11_Pos           (11U)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d4b20b706b12ec6df472db1d377b88"> 2295</a></span><span class="preprocessor">#define EXTI_EMR1_EM11_Msk           (0x1UL &lt;&lt; EXTI_EMR1_EM11_Pos)             </span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6fe632805ed87a13ceead43312a3f47"> 2296</a></span><span class="preprocessor">#define EXTI_EMR1_EM11               EXTI_EMR1_EM11_Msk                        </span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861387326c6db78de356104b36f8ed0b"> 2297</a></span><span class="preprocessor">#define EXTI_EMR1_EM12_Pos           (12U)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac45a400878cfb23979b72c48a268f3"> 2298</a></span><span class="preprocessor">#define EXTI_EMR1_EM12_Msk           (0x1UL &lt;&lt; EXTI_EMR1_EM12_Pos)             </span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d7d8f172638887e1cbe8b45675ac6a"> 2299</a></span><span class="preprocessor">#define EXTI_EMR1_EM12               EXTI_EMR1_EM12_Msk                        </span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a24d7c75b589933296a145f5080879d"> 2300</a></span><span class="preprocessor">#define EXTI_EMR1_EM13_Pos           (13U)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9686157418e65ec2c03108aff803ff"> 2301</a></span><span class="preprocessor">#define EXTI_EMR1_EM13_Msk           (0x1UL &lt;&lt; EXTI_EMR1_EM13_Pos)             </span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e767c6892865a0ec12b89b254a8bc3"> 2302</a></span><span class="preprocessor">#define EXTI_EMR1_EM13               EXTI_EMR1_EM13_Msk                        </span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b085fa2b7edd97e2d2cd0c17b290da"> 2303</a></span><span class="preprocessor">#define EXTI_EMR1_EM14_Pos           (14U)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a5493bbf61f6b582c84fdc8ebdfabe9"> 2304</a></span><span class="preprocessor">#define EXTI_EMR1_EM14_Msk           (0x1UL &lt;&lt; EXTI_EMR1_EM14_Pos)             </span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17bea6be6d7a32d2460c36a7d524c1b7"> 2305</a></span><span class="preprocessor">#define EXTI_EMR1_EM14               EXTI_EMR1_EM14_Msk                        </span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcd183fae91af4abc18351112a4708d"> 2306</a></span><span class="preprocessor">#define EXTI_EMR1_EM15_Pos           (15U)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cab17bc35637455413f3025f1b41acc"> 2307</a></span><span class="preprocessor">#define EXTI_EMR1_EM15_Msk           (0x1UL &lt;&lt; EXTI_EMR1_EM15_Pos)             </span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590b66e93724f03d4d07ab1ae3842934"> 2308</a></span><span class="preprocessor">#define EXTI_EMR1_EM15               EXTI_EMR1_EM15_Msk                        </span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ecce1d669209a32557f0ffcc523e90d"> 2309</a></span><span class="preprocessor">#define EXTI_EMR1_EM19_Pos           (19U)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3968a578a56b157d4da68e8654b55d0f"> 2310</a></span><span class="preprocessor">#define EXTI_EMR1_EM19_Msk           (0x1UL &lt;&lt; EXTI_EMR1_EM19_Pos)             </span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315bd5207cd3292266d1218fa39b9bf5"> 2311</a></span><span class="preprocessor">#define EXTI_EMR1_EM19               EXTI_EMR1_EM19_Msk                        </span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a2c22ffb9ac88094f0555aa222089c"> 2312</a></span><span class="preprocessor">#define EXTI_EMR1_EM21_Pos           (21U)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac802bfea19ceb03059c8fbf330d042c3"> 2313</a></span><span class="preprocessor">#define EXTI_EMR1_EM21_Msk           (0x1UL &lt;&lt; EXTI_EMR1_EM21_Pos)             </span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29f4e00086202963c7c1bf226efaea1c"> 2314</a></span><span class="preprocessor">#define EXTI_EMR1_EM21               EXTI_EMR1_EM21_Msk                        </span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d38611feaf51ff647c7a24a6862aa1"> 2315</a></span><span class="preprocessor">#define EXTI_EMR1_EM23_Pos           (23U)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a64fa5d603050f5599b262582521d7"> 2316</a></span><span class="preprocessor">#define EXTI_EMR1_EM23_Msk           (0x1UL &lt;&lt; EXTI_EMR1_EM23_Pos)             </span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7806f42e02a5a2abcde24acc024c8e96"> 2317</a></span><span class="preprocessor">#define EXTI_EMR1_EM23               EXTI_EMR1_EM23_Msk                        </span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2ecf7d528fde777d51699c1a6657117"> 2318</a></span><span class="preprocessor">#define EXTI_EMR1_EM25_Pos           (25U)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33aeb5e97432f52e3ed720bf87f0f2b"> 2319</a></span><span class="preprocessor">#define EXTI_EMR1_EM25_Msk           (0x1UL &lt;&lt; EXTI_EMR1_EM25_Pos)             </span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7216555b4148f5c5ae1654ee697b6f6"> 2320</a></span><span class="preprocessor">#define EXTI_EMR1_EM25               EXTI_EMR1_EM25_Msk                        </span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga759652f07fac36e197b8f39217f3b5d0"> 2321</a></span><span class="preprocessor">#define EXTI_EMR1_EM31_Pos           (31U)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051f33bd2802184038103fc8d07e2079"> 2322</a></span><span class="preprocessor">#define EXTI_EMR1_EM31_Msk           (0x1UL &lt;&lt; EXTI_EMR1_EM31_Pos)             </span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a031566208f2eb94309d82a80a38541"> 2323</a></span><span class="preprocessor">#define EXTI_EMR1_EM31               EXTI_EMR1_EM31_Msk                        </span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="comment">/*                                    FLASH                                   */</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><span class="comment">/* Note: No specific macro feature on this device */</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span> </div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4"> 2334</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_Pos                  (0U)</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 2335</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_Msk                  (0x7UL &lt;&lt; FLASH_ACR_LATENCY_Pos) </span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 2336</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY                      FLASH_ACR_LATENCY_Msk</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad"> 2337</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_0                    (0x1UL &lt;&lt; FLASH_ACR_LATENCY_Pos) </span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72"> 2338</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_1                    (0x2UL &lt;&lt; FLASH_ACR_LATENCY_Pos) </span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918"> 2339</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_2                    (0x4UL &lt;&lt; FLASH_ACR_LATENCY_Pos) </span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b"> 2340</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Pos                   (8U)</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179"> 2341</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Msk                   (0x1UL &lt;&lt; FLASH_ACR_PRFTEN_Pos)  </span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0"> 2342</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN                       FLASH_ACR_PRFTEN_Msk</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2045375967b3774ee2a00f3f3de10ad"> 2343</a></span><span class="preprocessor">#define FLASH_ACR_ICEN_Pos                     (9U)</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9"> 2344</a></span><span class="preprocessor">#define FLASH_ACR_ICEN_Msk                     (0x1UL &lt;&lt; FLASH_ACR_ICEN_Pos)    </span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711"> 2345</a></span><span class="preprocessor">#define FLASH_ACR_ICEN                         FLASH_ACR_ICEN_Msk</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8676f7e028638743d0097921be11e5"> 2346</a></span><span class="preprocessor">#define FLASH_ACR_ICRST_Pos                    (11U)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea"> 2347</a></span><span class="preprocessor">#define FLASH_ACR_ICRST_Msk                    (0x1UL &lt;&lt; FLASH_ACR_ICRST_Pos)   </span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923ff88475799eea9285f77f5383ced5"> 2348</a></span><span class="preprocessor">#define FLASH_ACR_ICRST                        FLASH_ACR_ICRST_Msk</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga679595fdc3891d4c3586008dce78afff"> 2349</a></span><span class="preprocessor">#define FLASH_ACR_PROGEMPTY_Pos                (16U)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad219b8128c1e5f40638380676261fbc4"> 2350</a></span><span class="preprocessor">#define FLASH_ACR_PROGEMPTY_Msk                (0x1UL &lt;&lt; FLASH_ACR_PROGEMPTY_Pos) </span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0861a1fd81c8dcb1a71559e45aa230ad"> 2351</a></span><span class="preprocessor">#define FLASH_ACR_PROGEMPTY                    FLASH_ACR_PROGEMPTY_Msk</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span> </div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1"> 2354</a></span><span class="preprocessor">#define FLASH_SR_EOP_Pos                       (0U)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 2355</a></span><span class="preprocessor">#define FLASH_SR_EOP_Msk                       (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)      </span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 2356</a></span><span class="preprocessor">#define FLASH_SR_EOP                           FLASH_SR_EOP_Msk</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66326a667d2cae284b5cfcc54074c286"> 2357</a></span><span class="preprocessor">#define FLASH_SR_OPERR_Pos                     (1U)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc6b83794dbfe429f2f2e78f3806962"> 2358</a></span><span class="preprocessor">#define FLASH_SR_OPERR_Msk                     (0x1UL &lt;&lt; FLASH_SR_OPERR_Pos)    </span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga572ae889294e816eb130362cdb6193b2"> 2359</a></span><span class="preprocessor">#define FLASH_SR_OPERR                         FLASH_SR_OPERR_Msk</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68991e09c74ca049836a7a082941b46d"> 2360</a></span><span class="preprocessor">#define FLASH_SR_PROGERR_Pos                   (3U)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd47983e10b1ce9c0cc5f42c34d373"> 2361</a></span><span class="preprocessor">#define FLASH_SR_PROGERR_Msk                   (0x1UL &lt;&lt; FLASH_SR_PROGERR_Pos)  </span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94268613a9ded4f23d2f2ddfdcd64e52"> 2362</a></span><span class="preprocessor">#define FLASH_SR_PROGERR                       FLASH_SR_PROGERR_Msk</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80"> 2363</a></span><span class="preprocessor">#define FLASH_SR_WRPERR_Pos                    (4U)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 2364</a></span><span class="preprocessor">#define FLASH_SR_WRPERR_Msk                    (0x1UL &lt;&lt; FLASH_SR_WRPERR_Pos)   </span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 2365</a></span><span class="preprocessor">#define FLASH_SR_WRPERR                        FLASH_SR_WRPERR_Msk</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f"> 2366</a></span><span class="preprocessor">#define FLASH_SR_PGAERR_Pos                    (5U)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de"> 2367</a></span><span class="preprocessor">#define FLASH_SR_PGAERR_Msk                    (0x1UL &lt;&lt; FLASH_SR_PGAERR_Pos)   </span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0"> 2368</a></span><span class="preprocessor">#define FLASH_SR_PGAERR                        FLASH_SR_PGAERR_Msk</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7a92c0d6e0133bf9225a7c57464ff5"> 2369</a></span><span class="preprocessor">#define FLASH_SR_SIZERR_Pos                    (6U)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db57d912111108537a3eaf9eb758ae7"> 2370</a></span><span class="preprocessor">#define FLASH_SR_SIZERR_Msk                    (0x1UL &lt;&lt; FLASH_SR_SIZERR_Pos)   </span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16d3e511fc0a438812ae9bb44e93e387"> 2371</a></span><span class="preprocessor">#define FLASH_SR_SIZERR                        FLASH_SR_SIZERR_Msk</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa714dc154587b83701170e6795646f36"> 2372</a></span><span class="preprocessor">#define FLASH_SR_PGSERR_Pos                    (7U)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be"> 2373</a></span><span class="preprocessor">#define FLASH_SR_PGSERR_Msk                    (0x1UL &lt;&lt; FLASH_SR_PGSERR_Pos)   </span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d76ad3629a288bee0136b8b34f274f4"> 2374</a></span><span class="preprocessor">#define FLASH_SR_PGSERR                        FLASH_SR_PGSERR_Msk</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4db50373d858ad6e39867358ad433133"> 2375</a></span><span class="preprocessor">#define FLASH_SR_MISERR_Pos                    (8U)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83861ee6528a0e3a397b2f9e096fab29"> 2376</a></span><span class="preprocessor">#define FLASH_SR_MISERR_Msk                    (0x1UL &lt;&lt; FLASH_SR_MISERR_Pos)   </span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb8f37b970a127db71bb4409ff276629"> 2377</a></span><span class="preprocessor">#define FLASH_SR_MISERR                        FLASH_SR_MISERR_Msk</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169b636b4513c45bc86f1b5b6062cdf2"> 2378</a></span><span class="preprocessor">#define FLASH_SR_FASTERR_Pos                   (9U)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48fb95ef8e7e6b31a11fede8b86bad33"> 2379</a></span><span class="preprocessor">#define FLASH_SR_FASTERR_Msk                   (0x1UL &lt;&lt; FLASH_SR_FASTERR_Pos)  </span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c0ca5e45806c2b63b22b9d94f589b3"> 2380</a></span><span class="preprocessor">#define FLASH_SR_FASTERR                       FLASH_SR_FASTERR_Msk</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a832133d2e3a66409e463eeed484"> 2381</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR_Pos                   (15U)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae279970931fdbe11b18608b0a58c83e7"> 2382</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR_Msk                   (0x1UL &lt;&lt; FLASH_SR_OPTVERR_Pos)  </span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d"> 2383</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR                       FLASH_SR_OPTVERR_Msk</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937ce79570b3d6ecb062c4695d56e357"> 2384</a></span><span class="preprocessor">#define FLASH_SR_BSY1_Pos                      (16U)</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d122e291a534e34c3f93cd0034723d"> 2385</a></span><span class="preprocessor">#define FLASH_SR_BSY1_Msk                      (0x1UL &lt;&lt; FLASH_SR_BSY1_Pos)     </span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69ca523d207e38373a4c2c0a6a229a56"> 2386</a></span><span class="preprocessor">#define FLASH_SR_BSY1                          FLASH_SR_BSY1_Msk</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7df59c2bd3f5d68decf1fbb88d2a65d"> 2387</a></span><span class="preprocessor">#define FLASH_SR_CFGBSY_Pos                    (18U)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga959c32ff4116216757e93ea2760466ad"> 2388</a></span><span class="preprocessor">#define FLASH_SR_CFGBSY_Msk                    (0x1UL &lt;&lt; FLASH_SR_CFGBSY_Pos)   </span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0affdd373e88f8af29b7a004c0224d1"> 2389</a></span><span class="preprocessor">#define FLASH_SR_CFGBSY                        FLASH_SR_CFGBSY_Msk</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span> </div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5addaa1ee5049b0c99023d91dd4a70"> 2392</a></span><span class="preprocessor">#define FLASH_CR_PG_Pos                        (0U)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 2393</a></span><span class="preprocessor">#define FLASH_CR_PG_Msk                        (0x1UL &lt;&lt; FLASH_CR_PG_Pos)         </span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 2394</a></span><span class="preprocessor">#define FLASH_CR_PG                            FLASH_CR_PG_Msk</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae43572c697cddd88e48b945828c526"> 2395</a></span><span class="preprocessor">#define FLASH_CR_PER_Pos                       (1U)</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b"> 2396</a></span><span class="preprocessor">#define FLASH_CR_PER_Msk                       (0x1UL &lt;&lt; FLASH_CR_PER_Pos)        </span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23"> 2397</a></span><span class="preprocessor">#define FLASH_CR_PER                           FLASH_CR_PER_Msk</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2e36d63de9681d3a5df10c963a20ad8"> 2398</a></span><span class="preprocessor">#define FLASH_CR_MER1_Pos                      (2U)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60750e83578469bb065bc073919e3e45"> 2399</a></span><span class="preprocessor">#define FLASH_CR_MER1_Msk                      (0x1UL &lt;&lt; FLASH_CR_MER1_Pos)       </span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga035fdd19649827a4231d9e718fff67be"> 2400</a></span><span class="preprocessor">#define FLASH_CR_MER1                          FLASH_CR_MER1_Msk</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d7104fdc5d81ed68d2f4d80b2217a12"> 2401</a></span><span class="preprocessor">#define FLASH_CR_PNB_Pos                       (3U)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f55759d1dd1b685b59a59662aa4e47"> 2402</a></span><span class="preprocessor">#define FLASH_CR_PNB_Msk                       (0x3FFUL &lt;&lt; FLASH_CR_PNB_Pos)       </span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ffeae3a2b74fe82a637d22b904c193"> 2403</a></span><span class="preprocessor">#define FLASH_CR_PNB                           FLASH_CR_PNB_Msk</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7925df36a4d15838d8cb457f671e7532"> 2404</a></span><span class="preprocessor">#define FLASH_CR_STRT_Pos                      (16U)</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 2405</a></span><span class="preprocessor">#define FLASH_CR_STRT_Msk                      (0x1UL &lt;&lt; FLASH_CR_STRT_Pos)       </span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 2406</a></span><span class="preprocessor">#define FLASH_CR_STRT                          FLASH_CR_STRT_Msk</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfcf0f47c9aadf67131a0b7bffbff64a"> 2407</a></span><span class="preprocessor">#define FLASH_CR_OPTSTRT_Pos                   (17U)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b32caccb440e31387c7c668d4cffa7"> 2408</a></span><span class="preprocessor">#define FLASH_CR_OPTSTRT_Msk                   (0x1UL &lt;&lt; FLASH_CR_OPTSTRT_Pos)    </span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18a9eedbfec08065066d34e0124fb20"> 2409</a></span><span class="preprocessor">#define FLASH_CR_OPTSTRT                       FLASH_CR_OPTSTRT_Msk</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefa6dc4fdedf7e85eb99e8d32ecd0104"> 2410</a></span><span class="preprocessor">#define FLASH_CR_FSTPG_Pos                     (18U)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0b70f82a409108a90cb35c0cbf8b00"> 2411</a></span><span class="preprocessor">#define FLASH_CR_FSTPG_Msk                     (0x1UL &lt;&lt; FLASH_CR_FSTPG_Pos)      </span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga612c895365dc78ab2b7d17584f435e9d"> 2412</a></span><span class="preprocessor">#define FLASH_CR_FSTPG                         FLASH_CR_FSTPG_Msk</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e162a7fa45cb85ba0df0942a2519478"> 2413</a></span><span class="preprocessor">#define FLASH_CR_EOPIE_Pos                     (24U)</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 2414</a></span><span class="preprocessor">#define FLASH_CR_EOPIE_Msk                     (0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)      </span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 2415</a></span><span class="preprocessor">#define FLASH_CR_EOPIE                         FLASH_CR_EOPIE_Msk</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab075c4eeff509cfe0f34040c29edfb05"> 2416</a></span><span class="preprocessor">#define FLASH_CR_ERRIE_Pos                     (25U)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526"> 2417</a></span><span class="preprocessor">#define FLASH_CR_ERRIE_Msk                     (0x1UL &lt;&lt; FLASH_CR_ERRIE_Pos)      </span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 2418</a></span><span class="preprocessor">#define FLASH_CR_ERRIE                         FLASH_CR_ERRIE_Msk</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8231d4e01a380967de158db5eccbcb2c"> 2419</a></span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Pos                (27U)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d932ff27f0cdc1a36e8af25d369081"> 2420</a></span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Msk                (0x1UL &lt;&lt; FLASH_CR_OBL_LAUNCH_Pos) </span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863"> 2421</a></span><span class="preprocessor">#define FLASH_CR_OBL_LAUNCH                    FLASH_CR_OBL_LAUNCH_Msk</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga286cfb7f2be2593c768e7dfd50b0c965"> 2422</a></span><span class="preprocessor">#define FLASH_CR_OPTLOCK_Pos                   (30U)</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ffe81601a398cefe6f047f772a512a"> 2423</a></span><span class="preprocessor">#define FLASH_CR_OPTLOCK_Msk                   (0x1UL &lt;&lt; FLASH_CR_OPTLOCK_Pos)    </span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d6b8d395266a214a18813f7d30ce56"> 2424</a></span><span class="preprocessor">#define FLASH_CR_OPTLOCK                       FLASH_CR_OPTLOCK_Msk</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74509adc6db3db66803966b25423cae"> 2425</a></span><span class="preprocessor">#define FLASH_CR_LOCK_Pos                      (31U)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 2426</a></span><span class="preprocessor">#define FLASH_CR_LOCK_Msk                      (0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)       </span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 2427</a></span><span class="preprocessor">#define FLASH_CR_LOCK                          FLASH_CR_LOCK_Msk</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span> </div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment">/*******************  Bits definition for FLASH_ECCR register  ****************/</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406f0ce6e1caa80033a43c659338d69f"> 2430</a></span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC_Pos                (0U)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608d6fad4d124cc2a92253ca121fa97f"> 2431</a></span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC_Msk                (0x3FFFUL &lt;&lt; FLASH_ECCR_ADDR_ECC_Pos)  </span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f22f7b7af3b8723095a60666ba536e1"> 2432</a></span><span class="preprocessor">#define FLASH_ECCR_ADDR_ECC                    FLASH_ECCR_ADDR_ECC_Msk</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97ce8ba189c1731611f7fe6ded4c422"> 2433</a></span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC_Pos                (20U)</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee260455ce39ba4b855df6aa84f038c"> 2434</a></span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC_Msk                (0x1UL &lt;&lt; FLASH_ECCR_SYSF_ECC_Pos)     </span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d811d62f6d66af5d70f2005581e212"> 2435</a></span><span class="preprocessor">#define FLASH_ECCR_SYSF_ECC                    FLASH_ECCR_SYSF_ECC_Msk</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f5d8ded8f1cfb89a4c023e516479b0"> 2436</a></span><span class="preprocessor">#define FLASH_ECCR_ECCCIE_Pos                  (24U)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb50b1423709eb924843459dc52e074"> 2437</a></span><span class="preprocessor">#define FLASH_ECCR_ECCCIE_Msk                  (0x1UL &lt;&lt; FLASH_ECCR_ECCCIE_Pos)       </span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc3ca02254723dd6add8656926983adc"> 2438</a></span><span class="preprocessor">#define FLASH_ECCR_ECCCIE                      FLASH_ECCR_ECCCIE_Msk</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8c599defb92b97d3b22ad4d92d7dde"> 2439</a></span><span class="preprocessor">#define FLASH_ECCR_ECCC_Pos                    (30U)</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905bed05e9ada2f968a4abc5a1f308f3"> 2440</a></span><span class="preprocessor">#define FLASH_ECCR_ECCC_Msk                    (0x1UL &lt;&lt; FLASH_ECCR_ECCC_Pos)         </span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40cab0c6a65c9922df7b4f62d844dfd8"> 2441</a></span><span class="preprocessor">#define FLASH_ECCR_ECCC                        FLASH_ECCR_ECCC_Msk</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aef3ce67e593729a6d587d8ac71bacd"> 2442</a></span><span class="preprocessor">#define FLASH_ECCR_ECCD_Pos                    (31U)</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbad1648ebc2138c85d3e4e3870f772"> 2443</a></span><span class="preprocessor">#define FLASH_ECCR_ECCD_Msk                    (0x1UL &lt;&lt; FLASH_ECCR_ECCD_Pos)         </span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cd3feaaefc97caa91a79019ee68aaf"> 2444</a></span><span class="preprocessor">#define FLASH_ECCR_ECCD                        FLASH_ECCR_ECCD_Msk</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span> </div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="comment">/*******************  Bits definition for FLASH_OPTR register  ****************/</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4a8c118a435dad9d517da9f3f2f43b6"> 2447</a></span><span class="preprocessor">#define FLASH_OPTR_RDP_Pos                     (0U)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef7a914d7c984b49f310256f2917208"> 2448</a></span><span class="preprocessor">#define FLASH_OPTR_RDP_Msk                     (0xFFUL &lt;&lt; FLASH_OPTR_RDP_Pos)             </span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c63f5377cbfd3947a49a86a4590534"> 2449</a></span><span class="preprocessor">#define FLASH_OPTR_RDP                         FLASH_OPTR_RDP_Msk</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ee79551163b624fef36ade9d54a3ca"> 2450</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Pos               (13U)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a661846fb85a87a54375078047f2330"> 2451</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Msk               (0x1UL &lt;&lt; FLASH_OPTR_nRST_STOP_Pos)        </span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1d7d6e7eff66678a365e41d8bfa0a"> 2452</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP                   FLASH_OPTR_nRST_STOP_Msk</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb42e1f235b48117e0097d794a810fa9"> 2453</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Pos              (14U)</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35c9de7bd3fdf80e8d19962b2636e87"> 2454</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Msk              (0x1UL &lt;&lt; FLASH_OPTR_nRST_STDBY_Pos)       </span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcdd563c7e71e0783c4ebd4a1d55187f"> 2455</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY                  FLASH_OPTR_nRST_STDBY_Msk</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a82d7e1eaeb73157f1ee5803a866d1"> 2456</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Pos                 (16U)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e00145c01a860a10b533c5509807696"> 2457</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Msk                 (0x1UL &lt;&lt; FLASH_OPTR_IWDG_SW_Pos)          </span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c393c989958d4839a5085f93e9611dd"> 2458</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW                     FLASH_OPTR_IWDG_SW_Msk</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85b7a5ee28f5eafe67b1df6869567be"> 2459</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP_Pos               (17U)</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac608586327b23f907d92637d3a3b5b77"> 2460</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP_Msk               (0x1UL &lt;&lt; FLASH_OPTR_IWDG_STOP_Pos)        </span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7e18ae68b0e19a4ebb84c208e5ef18"> 2461</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STOP                   FLASH_OPTR_IWDG_STOP_Msk</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f692bec37d8d549bd393d54eadf24b9"> 2462</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY_Pos              (18U)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c8c82333fc841a4b2d57c520e25c343"> 2463</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY_Msk              (0x1UL &lt;&lt; FLASH_OPTR_IWDG_STDBY_Pos)       </span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f51efadbac7ced5adc340325575386"> 2464</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_STDBY                  FLASH_OPTR_IWDG_STDBY_Msk</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65b10b1ae37f247aa3c49249c7752a45"> 2465</a></span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW_Pos                 (19U)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84398d7ac1a9a3f6e5ea9b346394ec85"> 2466</a></span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW_Msk                 (0x1UL &lt;&lt; FLASH_OPTR_WWDG_SW_Pos)          </span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6293710a5145793a40d4ad7cd6071141"> 2467</a></span><span class="preprocessor">#define FLASH_OPTR_WWDG_SW                     FLASH_OPTR_WWDG_SW_Msk</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b32ab7dead020bc49ce7a1348f7fd2f"> 2468</a></span><span class="preprocessor">#define FLASH_OPTR_RAM_PARITY_CHECK_Pos        (22U)</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62157b059f62a1d5d719cf436f18bf3e"> 2469</a></span><span class="preprocessor">#define FLASH_OPTR_RAM_PARITY_CHECK_Msk        (0x1UL &lt;&lt; FLASH_OPTR_RAM_PARITY_CHECK_Pos) </span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159c3706d66851e73d8341929b0cfeac"> 2470</a></span><span class="preprocessor">#define FLASH_OPTR_RAM_PARITY_CHECK            FLASH_OPTR_RAM_PARITY_CHECK_Msk</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf22749d336d6c731342519a3bf16e3a"> 2471</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT_SEL_Pos               (24U)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719316aead161dc26623a282efe9522c"> 2472</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT_SEL_Msk               (0x1UL &lt;&lt; FLASH_OPTR_nBOOT_SEL_Pos)        </span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54def787c57fe57ed3fdb917817b2e81"> 2473</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT_SEL                   FLASH_OPTR_nBOOT_SEL_Msk</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919fa31243267560270308e233a73ca5"> 2474</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT1_Pos                  (25U)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258f688bad4199c6aa053c9c4ad1bb43"> 2475</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT1_Msk                  (0x1UL &lt;&lt; FLASH_OPTR_nBOOT1_Pos)           </span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf943c30e99bf56e7949aecd3c9771d2"> 2476</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT1                      FLASH_OPTR_nBOOT1_Msk</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c13291f5cf1e36535f1a8cf9b766d87"> 2477</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT0_Pos                  (26U)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf72274975956b76344041eec180b81a7"> 2478</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT0_Msk                  (0x1UL &lt;&lt; FLASH_OPTR_nBOOT0_Pos)           </span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82520452ad7060939806e9f962891d8"> 2479</a></span><span class="preprocessor">#define FLASH_OPTR_nBOOT0                      FLASH_OPTR_nBOOT0_Msk</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span> </div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="comment">/******************  Bits definition for FLASH_WRP1AR register  ***************/</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf53fdf833646877da9d332249ed49da4"> 2482</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT_Pos            (0U)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be90ea8d520502e62641dd0e834f096"> 2483</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT_Msk            (0x1FUL &lt;&lt; FLASH_WRP1AR_WRP1A_STRT_Pos) </span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a291b58da1227fe829bece94e7fde5c"> 2484</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_STRT                FLASH_WRP1AR_WRP1A_STRT_Msk</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadef6e7d7459fa195b76937f43c455cca"> 2485</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END_Pos             (16U)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a22ddd46eea1f85710528d5eb33bb4"> 2486</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END_Msk             (0x1FUL &lt;&lt; FLASH_WRP1AR_WRP1A_END_Pos) </span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db176c75c7b7e274c9a50082fd87c42"> 2487</a></span><span class="preprocessor">#define FLASH_WRP1AR_WRP1A_END                 FLASH_WRP1AR_WRP1A_END_Msk</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span> </div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="comment">/******************  Bits definition for FLASH_WRP1BR register  ***************/</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1067c3f08c22639e884e3bf634f29ec9"> 2490</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT_Pos            (0U)</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga576b462c86a539f578618f35b1c372ee"> 2491</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT_Msk            (0x1FUL &lt;&lt; FLASH_WRP1BR_WRP1B_STRT_Pos) </span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa12398bf262d8bdb94c0d9e024f749c0"> 2492</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_STRT                FLASH_WRP1BR_WRP1B_STRT_Msk</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dc8de976331655347b49159f9c46ec7"> 2493</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END_Pos             (16U)</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3ec1eebfe8573aae9b9c59e0b6264f"> 2494</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END_Msk             (0x1FUL &lt;&lt; FLASH_WRP1BR_WRP1B_END_Pos) </span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e134571f5ceef7888d88a7ee950df9e"> 2495</a></span><span class="preprocessor">#define FLASH_WRP1BR_WRP1B_END                 FLASH_WRP1BR_WRP1B_END_Msk</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span> </div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span> </div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment">/*                            General Purpose I/O                             */</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f"> 2504</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_Pos           (0U)</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953"> 2505</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE0_Pos)          </span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabad45500839e6f801c64ee9474e4da33"> 2506</a></span><span class="preprocessor">#define GPIO_MODER_MODE0               GPIO_MODER_MODE0_Msk</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16"> 2507</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_0             (0x1UL &lt;&lt; GPIO_MODER_MODE0_Pos)          </span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc"> 2508</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_1             (0x2UL &lt;&lt; GPIO_MODER_MODE0_Pos)          </span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8"> 2509</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_Pos           (2U)</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f"> 2510</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE1_Pos)          </span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d7c80c5afbf9bf5aada55d91d59ecb"> 2511</a></span><span class="preprocessor">#define GPIO_MODER_MODE1               GPIO_MODER_MODE1_Msk</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95"> 2512</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_0             (0x1UL &lt;&lt; GPIO_MODER_MODE1_Pos)          </span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9"> 2513</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_1             (0x2UL &lt;&lt; GPIO_MODER_MODE1_Pos)          </span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f"> 2514</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_Pos           (4U)</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf"> 2515</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE2_Pos)          </span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90970df916fe323664322ecbe516993d"> 2516</a></span><span class="preprocessor">#define GPIO_MODER_MODE2               GPIO_MODER_MODE2_Msk</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b"> 2517</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_0             (0x1UL &lt;&lt; GPIO_MODER_MODE2_Pos)          </span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e"> 2518</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_1             (0x2UL &lt;&lt; GPIO_MODER_MODE2_Pos)          </span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422"> 2519</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_Pos           (6U)</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94"> 2520</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE3_Pos)          </span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9062e2f2d10271c05e5f963be522db96"> 2521</a></span><span class="preprocessor">#define GPIO_MODER_MODE3               GPIO_MODER_MODE3_Msk</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d"> 2522</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_0             (0x1UL &lt;&lt; GPIO_MODER_MODE3_Pos)          </span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98"> 2523</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_1             (0x2UL &lt;&lt; GPIO_MODER_MODE3_Pos)          </span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6"> 2524</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_Pos           (8U)</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47"> 2525</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE4_Pos)          </span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11faa17747d422f5d88ced879e09bb6"> 2526</a></span><span class="preprocessor">#define GPIO_MODER_MODE4               GPIO_MODER_MODE4_Msk</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875"> 2527</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_0             (0x1UL &lt;&lt; GPIO_MODER_MODE4_Pos)          </span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62"> 2528</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_1             (0x2UL &lt;&lt; GPIO_MODER_MODE4_Pos)          </span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9"> 2529</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_Pos           (10U)</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3"> 2530</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE5_Pos)          </span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b40ba8ed0964516f512bb55a7783425"> 2531</a></span><span class="preprocessor">#define GPIO_MODER_MODE5               GPIO_MODER_MODE5_Msk</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9"> 2532</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_0             (0x1UL &lt;&lt; GPIO_MODER_MODE5_Pos)          </span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55"> 2533</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_1             (0x2UL &lt;&lt; GPIO_MODER_MODE5_Pos)          </span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74"> 2534</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_Pos           (12U)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b"> 2535</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE6_Pos)          </span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b263a1b49cc5db86e5e6fe5d0d59c"> 2536</a></span><span class="preprocessor">#define GPIO_MODER_MODE6               GPIO_MODER_MODE6_Msk</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678"> 2537</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_0             (0x1UL &lt;&lt; GPIO_MODER_MODE6_Pos)          </span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f"> 2538</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_1             (0x2UL &lt;&lt; GPIO_MODER_MODE6_Pos)          </span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db"> 2539</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_Pos           (14U)</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee"> 2540</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE7_Pos)          </span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff70c209574ca7023aa0a853a341e2b"> 2541</a></span><span class="preprocessor">#define GPIO_MODER_MODE7               GPIO_MODER_MODE7_Msk</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178"> 2542</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_0             (0x1UL &lt;&lt; GPIO_MODER_MODE7_Pos)          </span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee"> 2543</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_1             (0x2UL &lt;&lt; GPIO_MODER_MODE7_Pos)          </span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c"> 2544</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_Pos           (16U)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5"> 2545</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE8_Pos)          </span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7027e90da284883872b827f78fbc26"> 2546</a></span><span class="preprocessor">#define GPIO_MODER_MODE8               GPIO_MODER_MODE8_Msk</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b"> 2547</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_0             (0x1UL &lt;&lt; GPIO_MODER_MODE8_Pos)          </span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd"> 2548</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_1             (0x2UL &lt;&lt; GPIO_MODER_MODE8_Pos)          </span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0"> 2549</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_Pos           (18U)</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74"> 2550</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE9_Pos)          </span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81e4a6121d0fe0ee5bc3fbe0f245572"> 2551</a></span><span class="preprocessor">#define GPIO_MODER_MODE9               GPIO_MODER_MODE9_Msk</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91"> 2552</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_0             (0x1UL &lt;&lt; GPIO_MODER_MODE9_Pos)          </span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb"> 2553</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_1             (0x2UL &lt;&lt; GPIO_MODER_MODE9_Pos)          </span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197"> 2554</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_Pos          (20U)</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4"> 2555</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE10_Pos)         </span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10461308203bd8e510c3205e6a499c20"> 2556</a></span><span class="preprocessor">#define GPIO_MODER_MODE10              GPIO_MODER_MODE10_Msk</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47"> 2557</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_0            (0x1UL &lt;&lt; GPIO_MODER_MODE10_Pos)         </span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1"> 2558</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_1            (0x2UL &lt;&lt; GPIO_MODER_MODE10_Pos)         </span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530"> 2559</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_Pos          (22U)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d"> 2560</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE11_Pos)         </span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d968b108aa28b20cd40a7746004d2c"> 2561</a></span><span class="preprocessor">#define GPIO_MODER_MODE11              GPIO_MODER_MODE11_Msk</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d"> 2562</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_0            (0x1UL &lt;&lt; GPIO_MODER_MODE11_Pos)         </span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4"> 2563</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_1            (0x2UL &lt;&lt; GPIO_MODER_MODE11_Pos)         </span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05"> 2564</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_Pos          (24U)</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008"> 2565</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE12_Pos)         </span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac09cecc889ead7bc7a079d4889da0578"> 2566</a></span><span class="preprocessor">#define GPIO_MODER_MODE12              GPIO_MODER_MODE12_Msk</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6"> 2567</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_0            (0x1UL &lt;&lt; GPIO_MODER_MODE12_Pos)         </span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe"> 2568</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_1            (0x2UL &lt;&lt; GPIO_MODER_MODE12_Pos)         </span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66"> 2569</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_Pos          (26U)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217"> 2570</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE13_Pos)         </span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38e8e70d58b97d462d45e6e116115be"> 2571</a></span><span class="preprocessor">#define GPIO_MODER_MODE13              GPIO_MODER_MODE13_Msk</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f"> 2572</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_0            (0x1UL &lt;&lt; GPIO_MODER_MODE13_Pos)         </span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136"> 2573</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_1            (0x2UL &lt;&lt; GPIO_MODER_MODE13_Pos)         </span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705"> 2574</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_Pos          (28U)</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25"> 2575</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE14_Pos)         </span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e67512a90147ccad6991e5b16821811"> 2576</a></span><span class="preprocessor">#define GPIO_MODER_MODE14              GPIO_MODER_MODE14_Msk</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b"> 2577</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_0            (0x1UL &lt;&lt; GPIO_MODER_MODE14_Pos)         </span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730"> 2578</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_1            (0x2UL &lt;&lt; GPIO_MODER_MODE14_Pos)         </span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7"> 2579</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_Pos          (30U)</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b"> 2580</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_Msk          (0x3UL &lt;&lt; GPIO_MODER_MODE15_Pos)         </span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8027405e42e74b5065861c067e0b9f77"> 2581</a></span><span class="preprocessor">#define GPIO_MODER_MODE15              GPIO_MODER_MODE15_Msk</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332"> 2582</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_0            (0x1UL &lt;&lt; GPIO_MODER_MODE15_Pos)         </span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4"> 2583</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_1            (0x2UL &lt;&lt; GPIO_MODER_MODE15_Pos)         </span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d59a7c3218b146d61516cabb81588d1"> 2586</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0_Pos            (0U)</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162"> 2587</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT0_Pos)           </span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aebd85688999595239036bd63eac4a3"> 2588</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0                GPIO_OTYPER_OT0_Msk</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592defc7541ea5c2463d0a5c9566a337"> 2589</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1_Pos            (1U)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e"> 2590</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT1_Pos)           </span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2e6db60417e319c9a8de701ab4d93d"> 2591</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1                GPIO_OTYPER_OT1_Msk</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a3f4f3a5a9a13e74861ada55fe8373"> 2592</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2_Pos            (2U)</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd"> 2593</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT2_Pos)           </span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5478c1782217eec4b8d09fcc930a55c1"> 2594</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2                GPIO_OTYPER_OT2_Msk</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad678ac2b9b55a718f1e81237ee4a5b30"> 2595</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3_Pos            (3U)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9"> 2596</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT3_Pos)           </span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52cbd557435c2173e390b534cc6a893b"> 2597</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3                GPIO_OTYPER_OT3_Msk</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9104ccbb9f57282217df7a4af2fa149"> 2598</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4_Pos            (4U)</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f"> 2599</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT4_Pos)           </span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedd72ae7a6ef61cb01d7b31e7ac3f02f"> 2600</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4                GPIO_OTYPER_OT4_Msk</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffcd8be7000a751ac97b432e6f8febcd"> 2601</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5_Pos            (5U)</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc"> 2602</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT5_Pos)           </span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfa602db904a1c4ac0bfe2f57e044f03"> 2603</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5                GPIO_OTYPER_OT5_Msk</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5673f4acd1ca97723538455ce2ad8fa5"> 2604</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6_Pos            (6U)</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340"> 2605</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT6_Pos)           </span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872f2008be45e90a2663c31f5e3858ee"> 2606</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6                GPIO_OTYPER_OT6_Msk</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5567f31bc7165b0a55e42a392306faf5"> 2607</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7_Pos            (7U)</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7"> 2608</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT7_Pos)           </span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac22a8999bf349459af4bd58fe319d03"> 2609</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7                GPIO_OTYPER_OT7_Msk</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df4811f95aae5d25c63d1e6645914e4"> 2610</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8_Pos            (8U)</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd"> 2611</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT8_Pos)           </span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b89d7c4cc8986895b4e4cbc8455f912"> 2612</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8                GPIO_OTYPER_OT8_Msk</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a517c02253d8081d006ba12b939ddb7"> 2613</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9_Pos            (9U)</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520"> 2614</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9_Msk            (0x1UL &lt;&lt; GPIO_OTYPER_OT9_Pos)           </span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53d4f666ee3410123ab941ee29fc886"> 2615</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9                GPIO_OTYPER_OT9_Msk</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae2d866e0737d3b40919d877a321dbe"> 2616</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10_Pos           (10U)</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6"> 2617</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT10_Pos)          </span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc9516ce236e7d3429066b16a7dfa9a"> 2618</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10               GPIO_OTYPER_OT10_Msk</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72764b8f1eaca4407ddce7f3313d045d"> 2619</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11_Pos           (11U)</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269"> 2620</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT11_Pos)          </span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d842d0b79b54cd990a819197a0ecc6f"> 2621</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11               GPIO_OTYPER_OT11_Msk</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cbdcf0cf8146de12cb5ff36c6cbdc35"> 2622</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12_Pos           (12U)</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6"> 2623</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT12_Pos)          </span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ab821f1edc7c879a34e51d85be89927"> 2624</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12               GPIO_OTYPER_OT12_Msk</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25fc93b49714517d14b95c51496f4dde"> 2625</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13_Pos           (13U)</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9"> 2626</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT13_Pos)          </span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84f78f6726211e6183ec7fcd3a40d2a8"> 2627</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13               GPIO_OTYPER_OT13_Msk</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed656d73e74d6e4dc451d61cdd4529f9"> 2628</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14_Pos           (14U)</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690"> 2629</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT14_Pos)          </span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1323319e1db0678046b6f77c45bfee8b"> 2630</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14               GPIO_OTYPER_OT14_Msk</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5efa1dc79a92b77579d2fd7fe2612c1b"> 2631</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15_Pos           (15U)</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5"> 2632</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15_Msk           (0x1UL &lt;&lt; GPIO_OTYPER_OT15_Pos)          </span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c309a7ab680e01fcb7d001ea0a98c70"> 2633</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15               GPIO_OTYPER_OT15_Msk</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span> </div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga129f816361ac723f130c2757ab606de2"> 2636</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Pos       (0U)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b"> 2637</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)      </span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d567c6d24df0adb6402498fd5eb582"> 2638</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0           GPIO_OSPEEDR_OSPEED0_Msk</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7"> 2639</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)      </span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c"> 2640</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)      </span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8253e839d2f456baf264cc3639876b25"> 2641</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Pos       (2U)</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e"> 2642</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)      </span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8996628496af3a04fb060e7be6b4af6"> 2643</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1           GPIO_OSPEEDR_OSPEED1_Msk</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c"> 2644</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)      </span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d"> 2645</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)      </span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcc5a8e431eddf53ff110e3cabcf84a9"> 2646</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Pos       (4U)</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934"> 2647</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)      </span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00c3e1150ff05598e93fdee8dd68936e"> 2648</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2           GPIO_OSPEEDR_OSPEED2_Msk</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b"> 2649</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)      </span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141"> 2650</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)      </span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5205a128da01cee0bf8911e6deeba3"> 2651</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Pos       (6U)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022"> 2652</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)      </span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a77f985b46c258894f35dd089b0d20"> 2653</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3           GPIO_OSPEEDR_OSPEED3_Msk</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15"> 2654</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)      </span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e"> 2655</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)      </span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8965c0a99fbe9052bf008a4da714b84b"> 2656</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Pos       (8U)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e"> 2657</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)      </span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44b7462b3a8eac83a6190a9d4ed94733"> 2658</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4           GPIO_OSPEEDR_OSPEED4_Msk</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729"> 2659</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)      </span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e"> 2660</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)      </span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dbca74e2ddaa85108e7326cd681c345"> 2661</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Pos       (10U)</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76"> 2662</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)      </span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a76e505a04bac8df5b801bc759d9cf"> 2663</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5           GPIO_OSPEEDR_OSPEED5_Msk</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8"> 2664</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)      </span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900"> 2665</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)      </span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2559ea5b8212d7799d95c5a67593826"> 2666</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Pos       (12U)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc"> 2667</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)      </span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220c76017b851a0861252cdc19e5ad8e"> 2668</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6           GPIO_OSPEEDR_OSPEED6_Msk</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5"> 2669</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)      </span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe"> 2670</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)      </span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e1d68c48b823f2ddcbc19f9472b71e0"> 2671</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Pos       (14U)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba"> 2672</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)      </span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada868726c50880ee3f5e3cf35bf7be07"> 2673</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7           GPIO_OSPEEDR_OSPEED7_Msk</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3"> 2674</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)      </span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82"> 2675</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)      </span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752447edb6283f5ab3639ea160311702"> 2676</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Pos       (16U)</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361"> 2677</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)      </span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48fc91b25c5e9b44cb2c5281e430b530"> 2678</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8           GPIO_OSPEEDR_OSPEED8_Msk</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f"> 2679</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)      </span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74"> 2680</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)      </span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05c5c757f8ec338edbbf08bf5d8d68c5"> 2681</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Pos       (18U)</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da"> 2682</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)      </span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa18d29dd7797e82889241af2394d9bac"> 2683</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9           GPIO_OSPEEDR_OSPEED9_Msk</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75"> 2684</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_0         (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)      </span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e"> 2685</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_1         (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)      </span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fbf963f1c171fe8902f5b81b6e45e6e"> 2686</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Pos      (20U)</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae"> 2687</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)     </span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d96748028e1d2c05fb5a12d6ec6148"> 2688</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10          GPIO_OSPEEDR_OSPEED10_Msk</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db"> 2689</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)     </span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481"> 2690</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)     </span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab897b530b59c6f2f54305fb9db56fa9d"> 2691</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Pos      (22U)</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f"> 2692</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)     </span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71fee4a9fee0076207522f7b05d3e7b"> 2693</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11          GPIO_OSPEEDR_OSPEED11_Msk</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0"> 2694</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)     </span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c"> 2695</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)     </span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7326dbd78a260f065b3df743fbea3054"> 2696</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Pos      (24U)</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa"> 2697</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)     </span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c0b6ceee5147b85871df78f1b7ae38"> 2698</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12          GPIO_OSPEEDR_OSPEED12_Msk</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b"> 2699</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)     </span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427"> 2700</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)     </span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8362c7b2a216297bbf58ea02b3df434d"> 2701</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Pos      (26U)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9"> 2702</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)     </span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec7c4b2c0464c31b94d819b458294bc"> 2703</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13          GPIO_OSPEEDR_OSPEED13_Msk</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d"> 2704</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)     </span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a"> 2705</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)     </span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542445998ee4d4e0a1ecc80f96415769"> 2706</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Pos      (28U)</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b"> 2707</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)     </span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27efa359dedf4559a0cae3b4ccbb866"> 2708</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14          GPIO_OSPEEDR_OSPEED14_Msk</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932"> 2709</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)     </span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2"> 2710</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)     </span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e98a82b548dbb52cb0d16d6c9b68da9"> 2711</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Pos      (30U)</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6"> 2712</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)     </span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62066038e31f29b2d96a9c9756b47007"> 2713</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15          GPIO_OSPEEDR_OSPEED15_Msk</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2"> 2714</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_0        (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)     </span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9"> 2715</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_1        (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)     </span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span><span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60"> 2718</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Pos           (0U)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20"> 2719</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)          </span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757af1d9f0ba5f4ed76320b6932e3741"> 2720</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0               GPIO_PUPDR_PUPD0_Msk</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235"> 2721</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)          </span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034"> 2722</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)          </span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991"> 2723</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Pos           (2U)</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882"> 2724</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)          </span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404"> 2725</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1               GPIO_PUPDR_PUPD1_Msk</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c"> 2726</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)          </span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8"> 2727</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)          </span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367"> 2728</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Pos           (4U)</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a"> 2729</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)          </span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2"> 2730</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2               GPIO_PUPDR_PUPD2_Msk</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef"> 2731</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)          </span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c"> 2732</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)          </span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16"> 2733</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Pos           (6U)</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3"> 2734</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)          </span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c"> 2735</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3               GPIO_PUPDR_PUPD3_Msk</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449"> 2736</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)          </span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a"> 2737</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)          </span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581"> 2738</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Pos           (8U)</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf"> 2739</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)          </span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02aa5885737e111d98770d67b858d8e"> 2740</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4               GPIO_PUPDR_PUPD4_Msk</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c"> 2741</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)          </span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e"> 2742</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)          </span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02"> 2743</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Pos           (10U)</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222"> 2744</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)          </span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe54b8696e32251e874a821819d7c94d"> 2745</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5               GPIO_PUPDR_PUPD5_Msk</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058"> 2746</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)          </span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d"> 2747</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)          </span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b"> 2748</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Pos           (12U)</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072"> 2749</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)          </span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa52d8b944af9bb59f52c2fd46559abdb"> 2750</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6               GPIO_PUPDR_PUPD6_Msk</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b"> 2751</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)          </span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87"> 2752</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)          </span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536"> 2753</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Pos           (14U)</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad"> 2754</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)          </span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18557333a95ca1a26bcd1d7f9fe207be"> 2755</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7               GPIO_PUPDR_PUPD7_Msk</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4"> 2756</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)          </span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08"> 2757</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)          </span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba"> 2758</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Pos           (16U)</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c"> 2759</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)          </span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e71b61abf42a76033e458460793f940"> 2760</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8               GPIO_PUPDR_PUPD8_Msk</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49"> 2761</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)          </span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89"> 2762</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)          </span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e"> 2763</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Pos           (18U)</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8"> 2764</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)          </span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9"> 2765</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9               GPIO_PUPDR_PUPD9_Msk</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2"> 2766</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)          </span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2"> 2767</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)          </span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8"> 2768</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Pos          (20U)</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1"> 2769</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)         </span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6"> 2770</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10              GPIO_PUPDR_PUPD10_Msk</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f"> 2771</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)         </span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a"> 2772</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)         </span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815"> 2773</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Pos          (22U)</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429"> 2774</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)         </span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85596aa60b034d0de6ecb98f94a8d036"> 2775</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11              GPIO_PUPDR_PUPD11_Msk</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b"> 2776</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)         </span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430"> 2777</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)         </span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783"> 2778</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Pos          (24U)</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc"> 2779</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)         </span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834911368392a16ff6b7e051a7e7ae9c"> 2780</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12              GPIO_PUPDR_PUPD12_Msk</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74"> 2781</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)         </span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600"> 2782</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)         </span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b"> 2783</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Pos          (26U)</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd"> 2784</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)         </span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga746478979825dcad6323b002906581b9"> 2785</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13              GPIO_PUPDR_PUPD13_Msk</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8"> 2786</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)         </span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050"> 2787</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)         </span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88"> 2788</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Pos          (28U)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4"> 2789</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)         </span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398c010d45105e8e37b1995430a52a94"> 2790</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14              GPIO_PUPDR_PUPD14_Msk</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39"> 2791</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)         </span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146"> 2792</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)         </span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e"> 2793</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Pos          (30U)</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67"> 2794</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Msk          (0x3UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)         </span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241"> 2795</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15              GPIO_PUPDR_PUPD15_Msk</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46"> 2796</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_0            (0x1UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)         </span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4"> 2797</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_1            (0x2UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)         </span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1"> 2800</a></span><span class="preprocessor">#define GPIO_IDR_ID0_Pos               (0U)</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321"> 2801</a></span><span class="preprocessor">#define GPIO_IDR_ID0_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID0_Pos)              </span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64aa379a4bcfe84ae33383d689373096"> 2802</a></span><span class="preprocessor">#define GPIO_IDR_ID0                   GPIO_IDR_ID0_Msk</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9"> 2803</a></span><span class="preprocessor">#define GPIO_IDR_ID1_Pos               (1U)</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba"> 2804</a></span><span class="preprocessor">#define GPIO_IDR_ID1_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID1_Pos)              </span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e44bbc1d39579b027765f259dc897ea"> 2805</a></span><span class="preprocessor">#define GPIO_IDR_ID1                   GPIO_IDR_ID1_Msk</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef"> 2806</a></span><span class="preprocessor">#define GPIO_IDR_ID2_Pos               (2U)</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340"> 2807</a></span><span class="preprocessor">#define GPIO_IDR_ID2_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID2_Pos)              </span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c"> 2808</a></span><span class="preprocessor">#define GPIO_IDR_ID2                   GPIO_IDR_ID2_Msk</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd"> 2809</a></span><span class="preprocessor">#define GPIO_IDR_ID3_Pos               (3U)</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3"> 2810</a></span><span class="preprocessor">#define GPIO_IDR_ID3_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID3_Pos)              </span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c3adefa4cafaf0455139b4e80b70eb"> 2811</a></span><span class="preprocessor">#define GPIO_IDR_ID3                   GPIO_IDR_ID3_Msk</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae"> 2812</a></span><span class="preprocessor">#define GPIO_IDR_ID4_Pos               (4U)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207"> 2813</a></span><span class="preprocessor">#define GPIO_IDR_ID4_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID4_Pos)              </span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7454dab87916ca6076b287a21c2e4cd7"> 2814</a></span><span class="preprocessor">#define GPIO_IDR_ID4                   GPIO_IDR_ID4_Msk</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45"> 2815</a></span><span class="preprocessor">#define GPIO_IDR_ID5_Pos               (5U)</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148"> 2816</a></span><span class="preprocessor">#define GPIO_IDR_ID5_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID5_Pos)              </span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cbfa2ff564030d912ce8f327850a3bf"> 2817</a></span><span class="preprocessor">#define GPIO_IDR_ID5                   GPIO_IDR_ID5_Msk</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203"> 2818</a></span><span class="preprocessor">#define GPIO_IDR_ID6_Pos               (6U)</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa"> 2819</a></span><span class="preprocessor">#define GPIO_IDR_ID6_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID6_Pos)              </span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4"> 2820</a></span><span class="preprocessor">#define GPIO_IDR_ID6                   GPIO_IDR_ID6_Msk</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8"> 2821</a></span><span class="preprocessor">#define GPIO_IDR_ID7_Pos               (7U)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a"> 2822</a></span><span class="preprocessor">#define GPIO_IDR_ID7_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID7_Pos)              </span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ce75fcb48ac0db30f99ba312e8538a"> 2823</a></span><span class="preprocessor">#define GPIO_IDR_ID7                   GPIO_IDR_ID7_Msk</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883"> 2824</a></span><span class="preprocessor">#define GPIO_IDR_ID8_Pos               (8U)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74"> 2825</a></span><span class="preprocessor">#define GPIO_IDR_ID8_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID8_Pos)              </span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa193633720d142ceca6c6b27c4e87f02"> 2826</a></span><span class="preprocessor">#define GPIO_IDR_ID8                   GPIO_IDR_ID8_Msk</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012"> 2827</a></span><span class="preprocessor">#define GPIO_IDR_ID9_Pos               (9U)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315"> 2828</a></span><span class="preprocessor">#define GPIO_IDR_ID9_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID9_Pos)              </span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888325b6581f9ae181f3e4fe904b0c44"> 2829</a></span><span class="preprocessor">#define GPIO_IDR_ID9                   GPIO_IDR_ID9_Msk</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078"> 2830</a></span><span class="preprocessor">#define GPIO_IDR_ID10_Pos              (10U)</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54"> 2831</a></span><span class="preprocessor">#define GPIO_IDR_ID10_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID10_Pos)             </span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf"> 2832</a></span><span class="preprocessor">#define GPIO_IDR_ID10                  GPIO_IDR_ID10_Msk</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687"> 2833</a></span><span class="preprocessor">#define GPIO_IDR_ID11_Pos              (11U)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758"> 2834</a></span><span class="preprocessor">#define GPIO_IDR_ID11_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID11_Pos)             </span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5e087b267f95733cc4328522b7890d"> 2835</a></span><span class="preprocessor">#define GPIO_IDR_ID11                  GPIO_IDR_ID11_Msk</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f"> 2836</a></span><span class="preprocessor">#define GPIO_IDR_ID12_Pos              (12U)</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c"> 2837</a></span><span class="preprocessor">#define GPIO_IDR_ID12_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID12_Pos)             </span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33564d1679db8201389f806595d000d9"> 2838</a></span><span class="preprocessor">#define GPIO_IDR_ID12                  GPIO_IDR_ID12_Msk</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4"> 2839</a></span><span class="preprocessor">#define GPIO_IDR_ID13_Pos              (13U)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e"> 2840</a></span><span class="preprocessor">#define GPIO_IDR_ID13_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID13_Pos)             </span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82e0ce0fca46443e3cbaf887a3a35713"> 2841</a></span><span class="preprocessor">#define GPIO_IDR_ID13                  GPIO_IDR_ID13_Msk</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084"> 2842</a></span><span class="preprocessor">#define GPIO_IDR_ID14_Pos              (14U)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3"> 2843</a></span><span class="preprocessor">#define GPIO_IDR_ID14_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID14_Pos)             </span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac716fc8a3853431b69697ea5ee0aa8d2"> 2844</a></span><span class="preprocessor">#define GPIO_IDR_ID14                  GPIO_IDR_ID14_Msk</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f"> 2845</a></span><span class="preprocessor">#define GPIO_IDR_ID15_Pos              (15U)</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5"> 2846</a></span><span class="preprocessor">#define GPIO_IDR_ID15_Msk              (0x1UL &lt;&lt; GPIO_IDR_ID15_Pos)             </span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72c80e97c41b8143cf299c078459ea4"> 2847</a></span><span class="preprocessor">#define GPIO_IDR_ID15                  GPIO_IDR_ID15_Msk</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span> </div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31"> 2850</a></span><span class="preprocessor">#define GPIO_ODR_OD0_Pos               (0U)</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f"> 2851</a></span><span class="preprocessor">#define GPIO_ODR_OD0_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD0_Pos)              </span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7937b0a505e771361804a211c7656f"> 2852</a></span><span class="preprocessor">#define GPIO_ODR_OD0                   GPIO_ODR_OD0_Msk</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722"> 2853</a></span><span class="preprocessor">#define GPIO_ODR_OD1_Pos               (1U)</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767"> 2854</a></span><span class="preprocessor">#define GPIO_ODR_OD1_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD1_Pos)              </span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104dff849ee2c6a0b58777a336912583"> 2855</a></span><span class="preprocessor">#define GPIO_ODR_OD1                   GPIO_ODR_OD1_Msk</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596"> 2856</a></span><span class="preprocessor">#define GPIO_ODR_OD2_Pos               (2U)</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063"> 2857</a></span><span class="preprocessor">#define GPIO_ODR_OD2_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD2_Pos)              </span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff3ff4b6fa52aac52991053b26d8dd80"> 2858</a></span><span class="preprocessor">#define GPIO_ODR_OD2                   GPIO_ODR_OD2_Msk</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c"> 2859</a></span><span class="preprocessor">#define GPIO_ODR_OD3_Pos               (3U)</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c"> 2860</a></span><span class="preprocessor">#define GPIO_ODR_OD3_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD3_Pos)              </span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5790d50582befba7f91037df94b159"> 2861</a></span><span class="preprocessor">#define GPIO_ODR_OD3                   GPIO_ODR_OD3_Msk</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5"> 2862</a></span><span class="preprocessor">#define GPIO_ODR_OD4_Pos               (4U)</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13"> 2863</a></span><span class="preprocessor">#define GPIO_ODR_OD4_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD4_Pos)              </span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5"> 2864</a></span><span class="preprocessor">#define GPIO_ODR_OD4                   GPIO_ODR_OD4_Msk</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff"> 2865</a></span><span class="preprocessor">#define GPIO_ODR_OD5_Pos               (5U)</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631"> 2866</a></span><span class="preprocessor">#define GPIO_ODR_OD5_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD5_Pos)              </span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4046ad484b858f3c49eb0449f45e3af5"> 2867</a></span><span class="preprocessor">#define GPIO_ODR_OD5                   GPIO_ODR_OD5_Msk</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a"> 2868</a></span><span class="preprocessor">#define GPIO_ODR_OD6_Pos               (6U)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622"> 2869</a></span><span class="preprocessor">#define GPIO_ODR_OD6_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD6_Pos)              </span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14"> 2870</a></span><span class="preprocessor">#define GPIO_ODR_OD6                   GPIO_ODR_OD6_Msk</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1"> 2871</a></span><span class="preprocessor">#define GPIO_ODR_OD7_Pos               (7U)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25"> 2872</a></span><span class="preprocessor">#define GPIO_ODR_OD7_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD7_Pos)              </span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7559603648f95b76d128f0a637675c"> 2873</a></span><span class="preprocessor">#define GPIO_ODR_OD7                   GPIO_ODR_OD7_Msk</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca"> 2874</a></span><span class="preprocessor">#define GPIO_ODR_OD8_Pos               (8U)</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b"> 2875</a></span><span class="preprocessor">#define GPIO_ODR_OD8_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD8_Pos)              </span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a61ea7de95ccdcb674e8b972969a1f"> 2876</a></span><span class="preprocessor">#define GPIO_ODR_OD8                   GPIO_ODR_OD8_Msk</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e"> 2877</a></span><span class="preprocessor">#define GPIO_ODR_OD9_Pos               (9U)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87"> 2878</a></span><span class="preprocessor">#define GPIO_ODR_OD9_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD9_Pos)              </span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bfdb1e3526890736b0c1238adda99c"> 2879</a></span><span class="preprocessor">#define GPIO_ODR_OD9                   GPIO_ODR_OD9_Msk</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5"> 2880</a></span><span class="preprocessor">#define GPIO_ODR_OD10_Pos              (10U)</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae"> 2881</a></span><span class="preprocessor">#define GPIO_ODR_OD10_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD10_Pos)             </span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5c6ba137db2753434a1253e111ff6a2"> 2882</a></span><span class="preprocessor">#define GPIO_ODR_OD10                  GPIO_ODR_OD10_Msk</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf"> 2883</a></span><span class="preprocessor">#define GPIO_ODR_OD11_Pos              (11U)</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d"> 2884</a></span><span class="preprocessor">#define GPIO_ODR_OD11_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD11_Pos)             </span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7e487eb914e276c92534eab7b1efdc"> 2885</a></span><span class="preprocessor">#define GPIO_ODR_OD11                  GPIO_ODR_OD11_Msk</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44"> 2886</a></span><span class="preprocessor">#define GPIO_ODR_OD12_Pos              (12U)</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23"> 2887</a></span><span class="preprocessor">#define GPIO_ODR_OD12_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD12_Pos)             </span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42a77f0ced79d51a5952d929a7e0528"> 2888</a></span><span class="preprocessor">#define GPIO_ODR_OD12                  GPIO_ODR_OD12_Msk</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c"> 2889</a></span><span class="preprocessor">#define GPIO_ODR_OD13_Pos              (13U)</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13"> 2890</a></span><span class="preprocessor">#define GPIO_ODR_OD13_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD13_Pos)             </span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582584ba2995b3b9993728b02a98f2c1"> 2891</a></span><span class="preprocessor">#define GPIO_ODR_OD13                  GPIO_ODR_OD13_Msk</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70"> 2892</a></span><span class="preprocessor">#define GPIO_ODR_OD14_Pos              (14U)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062"> 2893</a></span><span class="preprocessor">#define GPIO_ODR_OD14_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD14_Pos)             </span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c2ec83ded91512630244d2d1e1c300b"> 2894</a></span><span class="preprocessor">#define GPIO_ODR_OD14                  GPIO_ODR_OD14_Msk</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21"> 2895</a></span><span class="preprocessor">#define GPIO_ODR_OD15_Pos              (15U)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288"> 2896</a></span><span class="preprocessor">#define GPIO_ODR_OD15_Msk              (0x1UL &lt;&lt; GPIO_ODR_OD15_Pos)             </span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053"> 2897</a></span><span class="preprocessor">#define GPIO_ODR_OD15                  GPIO_ODR_OD15_Msk</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span> </div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409d8650af1aa0e1958cc1ed2f96acda"> 2900</a></span><span class="preprocessor">#define GPIO_BSRR_BS0_Pos              (0U)</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc"> 2901</a></span><span class="preprocessor">#define GPIO_BSRR_BS0_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)             </span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d"> 2902</a></span><span class="preprocessor">#define GPIO_BSRR_BS0                  GPIO_BSRR_BS0_Msk</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7457f610b20ffdd73c97d90724ed4d4e"> 2903</a></span><span class="preprocessor">#define GPIO_BSRR_BS1_Pos              (1U)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49"> 2904</a></span><span class="preprocessor">#define GPIO_BSRR_BS1_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)             </span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51"> 2905</a></span><span class="preprocessor">#define GPIO_BSRR_BS1                  GPIO_BSRR_BS1_Msk</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3af1acce0c96a515284b6f8bd12b8436"> 2906</a></span><span class="preprocessor">#define GPIO_BSRR_BS2_Pos              (2U)</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac"> 2907</a></span><span class="preprocessor">#define GPIO_BSRR_BS2_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)             </span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb"> 2908</a></span><span class="preprocessor">#define GPIO_BSRR_BS2                  GPIO_BSRR_BS2_Msk</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0837604e1baac4b8b86fc3e660b17ad"> 2909</a></span><span class="preprocessor">#define GPIO_BSRR_BS3_Pos              (3U)</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099"> 2910</a></span><span class="preprocessor">#define GPIO_BSRR_BS3_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)             </span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f"> 2911</a></span><span class="preprocessor">#define GPIO_BSRR_BS3                  GPIO_BSRR_BS3_Msk</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae421b6676ce8b2865cbb6e15fc45d495"> 2912</a></span><span class="preprocessor">#define GPIO_BSRR_BS4_Pos              (4U)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf"> 2913</a></span><span class="preprocessor">#define GPIO_BSRR_BS4_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)             </span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75"> 2914</a></span><span class="preprocessor">#define GPIO_BSRR_BS4                  GPIO_BSRR_BS4_Msk</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad686100d76807920229b49d233cbd96d"> 2915</a></span><span class="preprocessor">#define GPIO_BSRR_BS5_Pos              (5U)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8"> 2916</a></span><span class="preprocessor">#define GPIO_BSRR_BS5_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)             </span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b"> 2917</a></span><span class="preprocessor">#define GPIO_BSRR_BS5                  GPIO_BSRR_BS5_Msk</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f4268de41bba2e411879d3fa900af7"> 2918</a></span><span class="preprocessor">#define GPIO_BSRR_BS6_Pos              (6U)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63"> 2919</a></span><span class="preprocessor">#define GPIO_BSRR_BS6_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)             </span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929"> 2920</a></span><span class="preprocessor">#define GPIO_BSRR_BS6                  GPIO_BSRR_BS6_Msk</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1dd4ddac06be768bb7727bcb657081"> 2921</a></span><span class="preprocessor">#define GPIO_BSRR_BS7_Pos              (7U)</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6"> 2922</a></span><span class="preprocessor">#define GPIO_BSRR_BS7_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)             </span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0"> 2923</a></span><span class="preprocessor">#define GPIO_BSRR_BS7                  GPIO_BSRR_BS7_Msk</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga595b5fd07dcafd23fd6ed6e23cb43b5a"> 2924</a></span><span class="preprocessor">#define GPIO_BSRR_BS8_Pos              (8U)</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a"> 2925</a></span><span class="preprocessor">#define GPIO_BSRR_BS8_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)             </span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f"> 2926</a></span><span class="preprocessor">#define GPIO_BSRR_BS8                  GPIO_BSRR_BS8_Msk</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab415c303400428fa585419e57aa2513d"> 2927</a></span><span class="preprocessor">#define GPIO_BSRR_BS9_Pos              (9U)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0"> 2928</a></span><span class="preprocessor">#define GPIO_BSRR_BS9_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)             </span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07"> 2929</a></span><span class="preprocessor">#define GPIO_BSRR_BS9                  GPIO_BSRR_BS9_Msk</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85195c9fb5642687151366b0f363441"> 2930</a></span><span class="preprocessor">#define GPIO_BSRR_BS10_Pos             (10U)</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1"> 2931</a></span><span class="preprocessor">#define GPIO_BSRR_BS10_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)            </span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32"> 2932</a></span><span class="preprocessor">#define GPIO_BSRR_BS10                 GPIO_BSRR_BS10_Msk</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f79cf6b45de75813ed9d2af64f0d91b"> 2933</a></span><span class="preprocessor">#define GPIO_BSRR_BS11_Pos             (11U)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769"> 2934</a></span><span class="preprocessor">#define GPIO_BSRR_BS11_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)            </span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c"> 2935</a></span><span class="preprocessor">#define GPIO_BSRR_BS11                 GPIO_BSRR_BS11_Msk</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4302c8e25dd2711d37262b73865f3c19"> 2936</a></span><span class="preprocessor">#define GPIO_BSRR_BS12_Pos             (12U)</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393"> 2937</a></span><span class="preprocessor">#define GPIO_BSRR_BS12_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)            </span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846"> 2938</a></span><span class="preprocessor">#define GPIO_BSRR_BS12                 GPIO_BSRR_BS12_Msk</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe11d923932261f904c089da78e7ebc"> 2939</a></span><span class="preprocessor">#define GPIO_BSRR_BS13_Pos             (13U)</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe"> 2940</a></span><span class="preprocessor">#define GPIO_BSRR_BS13_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)            </span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c"> 2941</a></span><span class="preprocessor">#define GPIO_BSRR_BS13                 GPIO_BSRR_BS13_Msk</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c86de2a9b2e7394040a65bf114131bc"> 2942</a></span><span class="preprocessor">#define GPIO_BSRR_BS14_Pos             (14U)</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5"> 2943</a></span><span class="preprocessor">#define GPIO_BSRR_BS14_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)            </span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17"> 2944</a></span><span class="preprocessor">#define GPIO_BSRR_BS14                 GPIO_BSRR_BS14_Msk</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93dccdbf7e8ef41da1b847975cf0eac"> 2945</a></span><span class="preprocessor">#define GPIO_BSRR_BS15_Pos             (15U)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb"> 2946</a></span><span class="preprocessor">#define GPIO_BSRR_BS15_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)            </span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80"> 2947</a></span><span class="preprocessor">#define GPIO_BSRR_BS15                 GPIO_BSRR_BS15_Msk</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9e4440bb44a4ab919e9a0171af788b"> 2948</a></span><span class="preprocessor">#define GPIO_BSRR_BR0_Pos              (16U)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5"> 2949</a></span><span class="preprocessor">#define GPIO_BSRR_BR0_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)             </span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf"> 2950</a></span><span class="preprocessor">#define GPIO_BSRR_BR0                  GPIO_BSRR_BR0_Msk</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga075d239db694cea8f30c70534ddf7be9"> 2951</a></span><span class="preprocessor">#define GPIO_BSRR_BR1_Pos              (17U)</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df"> 2952</a></span><span class="preprocessor">#define GPIO_BSRR_BR1_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)             </span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8"> 2953</a></span><span class="preprocessor">#define GPIO_BSRR_BR1                  GPIO_BSRR_BR1_Msk</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5825e38ef02071bf0d888ab636d241"> 2954</a></span><span class="preprocessor">#define GPIO_BSRR_BR2_Pos              (18U)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1"> 2955</a></span><span class="preprocessor">#define GPIO_BSRR_BR2_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)             </span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a"> 2956</a></span><span class="preprocessor">#define GPIO_BSRR_BR2                  GPIO_BSRR_BR2_Msk</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef6b53609ca5d188a6916d8574d6030"> 2957</a></span><span class="preprocessor">#define GPIO_BSRR_BR3_Pos              (19U)</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1"> 2958</a></span><span class="preprocessor">#define GPIO_BSRR_BR3_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)             </span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9"> 2959</a></span><span class="preprocessor">#define GPIO_BSRR_BR3                  GPIO_BSRR_BR3_Msk</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"> 2960</a></span><span class="preprocessor">#define GPIO_BSRR_BR4_Pos              (20U)</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f"> 2961</a></span><span class="preprocessor">#define GPIO_BSRR_BR4_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)             </span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0"> 2962</a></span><span class="preprocessor">#define GPIO_BSRR_BR4                  GPIO_BSRR_BR4_Msk</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa565b7acd495e70be1b68204ef2910db"> 2963</a></span><span class="preprocessor">#define GPIO_BSRR_BR5_Pos              (21U)</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af"> 2964</a></span><span class="preprocessor">#define GPIO_BSRR_BR5_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)             </span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d"> 2965</a></span><span class="preprocessor">#define GPIO_BSRR_BR5                  GPIO_BSRR_BR5_Msk</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce8dd4c2ed3764a234fc40ad192ae03"> 2966</a></span><span class="preprocessor">#define GPIO_BSRR_BR6_Pos              (22U)</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad"> 2967</a></span><span class="preprocessor">#define GPIO_BSRR_BR6_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)             </span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce"> 2968</a></span><span class="preprocessor">#define GPIO_BSRR_BR6                  GPIO_BSRR_BR6_Msk</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e114c3d131dbb2abc05837b9c20fff"> 2969</a></span><span class="preprocessor">#define GPIO_BSRR_BR7_Pos              (23U)</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74"> 2970</a></span><span class="preprocessor">#define GPIO_BSRR_BR7_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)             </span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a"> 2971</a></span><span class="preprocessor">#define GPIO_BSRR_BR7                  GPIO_BSRR_BR7_Msk</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebc6e8a656a3adbff46f398b5bcb3d4"> 2972</a></span><span class="preprocessor">#define GPIO_BSRR_BR8_Pos              (24U)</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b"> 2973</a></span><span class="preprocessor">#define GPIO_BSRR_BR8_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)             </span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee"> 2974</a></span><span class="preprocessor">#define GPIO_BSRR_BR8                  GPIO_BSRR_BR8_Msk</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d98b977fc86581e566299bd363176d"> 2975</a></span><span class="preprocessor">#define GPIO_BSRR_BR9_Pos              (25U)</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19"> 2976</a></span><span class="preprocessor">#define GPIO_BSRR_BR9_Msk              (0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)             </span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3"> 2977</a></span><span class="preprocessor">#define GPIO_BSRR_BR9                  GPIO_BSRR_BR9_Msk</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga968f494c3928ba28bfa7c87da5f2cbaa"> 2978</a></span><span class="preprocessor">#define GPIO_BSRR_BR10_Pos             (26U)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd"> 2979</a></span><span class="preprocessor">#define GPIO_BSRR_BR10_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)            </span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81"> 2980</a></span><span class="preprocessor">#define GPIO_BSRR_BR10                 GPIO_BSRR_BR10_Msk</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b421b338b145649e8937806472a59c6"> 2981</a></span><span class="preprocessor">#define GPIO_BSRR_BR11_Pos             (27U)</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f"> 2982</a></span><span class="preprocessor">#define GPIO_BSRR_BR11_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)            </span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b"> 2983</a></span><span class="preprocessor">#define GPIO_BSRR_BR11                 GPIO_BSRR_BR11_Msk</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f141572b1c065dcabbc7ddfe4092f2"> 2984</a></span><span class="preprocessor">#define GPIO_BSRR_BR12_Pos             (28U)</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8"> 2985</a></span><span class="preprocessor">#define GPIO_BSRR_BR12_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)            </span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958"> 2986</a></span><span class="preprocessor">#define GPIO_BSRR_BR12                 GPIO_BSRR_BR12_Msk</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a07a77a4bb0457b13abfee48ed3e39"> 2987</a></span><span class="preprocessor">#define GPIO_BSRR_BR13_Pos             (29U)</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422"> 2988</a></span><span class="preprocessor">#define GPIO_BSRR_BR13_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)            </span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea"> 2989</a></span><span class="preprocessor">#define GPIO_BSRR_BR13                 GPIO_BSRR_BR13_Msk</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e6b3f0c1a866cd39319f28cacbb768e"> 2990</a></span><span class="preprocessor">#define GPIO_BSRR_BR14_Pos             (30U)</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f"> 2991</a></span><span class="preprocessor">#define GPIO_BSRR_BR14_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)            </span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf"> 2992</a></span><span class="preprocessor">#define GPIO_BSRR_BR14                 GPIO_BSRR_BR14_Msk</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d885f9a72889c6f1070b6da4d4d782"> 2993</a></span><span class="preprocessor">#define GPIO_BSRR_BR15_Pos             (31U)</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79"> 2994</a></span><span class="preprocessor">#define GPIO_BSRR_BR15_Msk             (0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)            </span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd"> 2995</a></span><span class="preprocessor">#define GPIO_BSRR_BR15                 GPIO_BSRR_BR15_Msk</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span> </div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="comment">/****************** Bit definition for GPIO_LCKR register *********************/</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc"> 2998</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0_Pos             (0U)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 2999</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)            </span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 3000</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0                 GPIO_LCKR_LCK0_Msk</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7"> 3001</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1_Pos             (1U)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 3002</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)            </span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 3003</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1                 GPIO_LCKR_LCK1_Msk</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3"> 3004</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2_Pos             (2U)</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 3005</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)            </span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 3006</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2                 GPIO_LCKR_LCK2_Msk</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf"> 3007</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3_Pos             (3U)</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 3008</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)            </span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 3009</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3                 GPIO_LCKR_LCK3_Msk</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df"> 3010</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4_Pos             (4U)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 3011</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)            </span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 3012</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4                 GPIO_LCKR_LCK4_Msk</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2"> 3013</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5_Pos             (5U)</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 3014</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)            </span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 3015</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5                 GPIO_LCKR_LCK5_Msk</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144"> 3016</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6_Pos             (6U)</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 3017</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)            </span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 3018</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6                 GPIO_LCKR_LCK6_Msk</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4"> 3019</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7_Pos             (7U)</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 3020</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)            </span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 3021</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7                 GPIO_LCKR_LCK7_Msk</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859"> 3022</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8_Pos             (8U)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 3023</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)            </span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 3024</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8                 GPIO_LCKR_LCK8_Msk</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42"> 3025</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9_Pos             (9U)</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 3026</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)            </span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 3027</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9                 GPIO_LCKR_LCK9_Msk</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348"> 3028</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10_Pos            (10U)</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 3029</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)           </span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 3030</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10                GPIO_LCKR_LCK10_Msk</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216"> 3031</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11_Pos            (11U)</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 3032</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)           </span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 3033</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11                GPIO_LCKR_LCK11_Msk</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e"> 3034</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12_Pos            (12U)</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 3035</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)           </span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 3036</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12                GPIO_LCKR_LCK12_Msk</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11"> 3037</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13_Pos            (13U)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 3038</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)           </span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 3039</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13                GPIO_LCKR_LCK13_Msk</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9"> 3040</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14_Pos            (14U)</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 3041</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)           </span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 3042</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14                GPIO_LCKR_LCK14_Msk</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3"> 3043</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15_Pos            (15U)</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 3044</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15_Msk            (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)           </span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 3045</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15                GPIO_LCKR_LCK15_Msk</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d"> 3046</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK_Pos             (16U)</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 3047</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)            </span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 3048</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK                 GPIO_LCKR_LCKK_Msk</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span> </div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="comment">/****************** Bit definition for GPIO_AFRL register *********************/</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60"> 3051</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Pos           (0U)</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f"> 3052</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)          </span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594"> 3053</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0               GPIO_AFRL_AFSEL0_Msk</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a"> 3054</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)          </span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a"> 3055</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)          </span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43"> 3056</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)          </span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52"> 3057</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)          </span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a"> 3058</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Pos           (4U)</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b"> 3059</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)          </span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2"> 3060</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1               GPIO_AFRL_AFSEL1_Msk</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06"> 3061</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)          </span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754"> 3062</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)          </span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56"> 3063</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)          </span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d"> 3064</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)          </span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b"> 3065</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Pos           (8U)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4"> 3066</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)          </span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da"> 3067</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2               GPIO_AFRL_AFSEL2_Msk</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb"> 3068</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)          </span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e"> 3069</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)          </span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c"> 3070</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)          </span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc"> 3071</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)          </span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4"> 3072</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Pos           (12U)</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d"> 3073</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)          </span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426"> 3074</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3               GPIO_AFRL_AFSEL3_Msk</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d"> 3075</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)          </span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015"> 3076</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)          </span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab"> 3077</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)          </span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e"> 3078</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)          </span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36"> 3079</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Pos           (16U)</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a"> 3080</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)          </span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4"> 3081</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4               GPIO_AFRL_AFSEL4_Msk</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443"> 3082</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)          </span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846"> 3083</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)          </span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf"> 3084</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)          </span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8"> 3085</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)          </span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba"> 3086</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Pos           (20U)</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051"> 3087</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)          </span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c"> 3088</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5               GPIO_AFRL_AFSEL5_Msk</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb"> 3089</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)          </span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6"> 3090</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)          </span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7"> 3091</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)          </span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc"> 3092</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)          </span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803"> 3093</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Pos           (24U)</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade"> 3094</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)          </span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503"> 3095</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6               GPIO_AFRL_AFSEL6_Msk</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159"> 3096</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)          </span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de"> 3097</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)          </span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72"> 3098</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)          </span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280"> 3099</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)          </span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2"> 3100</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Pos           (28U)</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0"> 3101</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Msk           (0xFUL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)          </span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11"> 3102</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7               GPIO_AFRL_AFSEL7_Msk</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d"> 3103</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_0             (0x1UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)          </span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85"> 3104</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_1             (0x2UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)          </span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f"> 3105</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_2             (0x4UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)          </span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3"> 3106</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_3             (0x8UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)          </span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><span class="comment">/****************** Bit definition for GPIO_AFRH register *********************/</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f"> 3109</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Pos           (0U)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2"> 3110</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Msk           (0xFUL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)          </span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2"> 3111</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8               GPIO_AFRH_AFSEL8_Msk</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d"> 3112</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_0             (0x1UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)          </span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92"> 3113</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_1             (0x2UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)          </span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3"> 3114</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_2             (0x4UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)          </span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e"> 3115</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_3             (0x8UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)          </span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80"> 3116</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Pos           (4U)</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71"> 3117</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Msk           (0xFUL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)          </span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef"> 3118</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9               GPIO_AFRH_AFSEL9_Msk</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e"> 3119</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_0             (0x1UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)          </span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f"> 3120</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_1             (0x2UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)          </span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56"> 3121</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_2             (0x4UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)          </span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689"> 3122</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_3             (0x8UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)          </span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07"> 3123</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Pos          (8U)</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105"> 3124</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)         </span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30"> 3125</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10              GPIO_AFRH_AFSEL10_Msk</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe"> 3126</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)         </span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832"> 3127</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)         </span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598"> 3128</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)         </span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5"> 3129</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)         </span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b"> 3130</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Pos          (12U)</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8"> 3131</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)         </span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa"> 3132</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11              GPIO_AFRH_AFSEL11_Msk</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d"> 3133</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)         </span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195"> 3134</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)         </span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647"> 3135</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)         </span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321"> 3136</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)         </span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3"> 3137</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Pos          (16U)</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f"> 3138</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)         </span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351"> 3139</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12              GPIO_AFRH_AFSEL12_Msk</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea"> 3140</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)         </span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa"> 3141</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)         </span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf"> 3142</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)         </span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183"> 3143</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)         </span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180"> 3144</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Pos          (20U)</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91"> 3145</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)         </span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da"> 3146</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13              GPIO_AFRH_AFSEL13_Msk</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf"> 3147</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)         </span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7"> 3148</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)         </span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb"> 3149</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)         </span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c"> 3150</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)         </span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942"> 3151</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Pos          (24U)</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8"> 3152</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)         </span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78"> 3153</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14              GPIO_AFRH_AFSEL14_Msk</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99"> 3154</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)         </span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02"> 3155</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)         </span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f"> 3156</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)         </span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d"> 3157</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)         </span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46"> 3158</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Pos          (28U)</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6"> 3159</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Msk          (0xFUL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)         </span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a"> 3160</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15              GPIO_AFRH_AFSEL15_Msk</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348"> 3161</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_0            (0x1UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)         </span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274"> 3162</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_1            (0x2UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)         </span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861"> 3163</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_2            (0x4UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)         </span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf"> 3164</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_3            (0x8UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)         </span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span><span class="comment">/******************  Bits definition for GPIO_BRR register  ******************/</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4adfe8c79c3cf7e0fb7e8714ae15adf"> 3167</a></span><span class="preprocessor">#define GPIO_BRR_BR0_Pos               (0U)</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f"> 3168</a></span><span class="preprocessor">#define GPIO_BRR_BR0_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR0_Pos)              </span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc"> 3169</a></span><span class="preprocessor">#define GPIO_BRR_BR0                   GPIO_BRR_BR0_Msk</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483e475a913145601000fc57ef63afcd"> 3170</a></span><span class="preprocessor">#define GPIO_BRR_BR1_Pos               (1U)</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454"> 3171</a></span><span class="preprocessor">#define GPIO_BRR_BR1_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR1_Pos)              </span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645"> 3172</a></span><span class="preprocessor">#define GPIO_BRR_BR1                   GPIO_BRR_BR1_Msk</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb13164bb973d1a4591ca626903e66b7"> 3173</a></span><span class="preprocessor">#define GPIO_BRR_BR2_Pos               (2U)</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895"> 3174</a></span><span class="preprocessor">#define GPIO_BRR_BR2_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR2_Pos)              </span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09"> 3175</a></span><span class="preprocessor">#define GPIO_BRR_BR2                   GPIO_BRR_BR2_Msk</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac814288cc968b01d3e7ee1b6d340a8dd"> 3176</a></span><span class="preprocessor">#define GPIO_BRR_BR3_Pos               (3U)</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64"> 3177</a></span><span class="preprocessor">#define GPIO_BRR_BR3_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR3_Pos)              </span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c"> 3178</a></span><span class="preprocessor">#define GPIO_BRR_BR3                   GPIO_BRR_BR3_Msk</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f7fabe9e3187ac070c2ed6e4ae7725"> 3179</a></span><span class="preprocessor">#define GPIO_BRR_BR4_Pos               (4U)</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803"> 3180</a></span><span class="preprocessor">#define GPIO_BRR_BR4_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR4_Pos)              </span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a"> 3181</a></span><span class="preprocessor">#define GPIO_BRR_BR4                   GPIO_BRR_BR4_Msk</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b24f01f67db366ff6adf86f5f940669"> 3182</a></span><span class="preprocessor">#define GPIO_BRR_BR5_Pos               (5U)</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e"> 3183</a></span><span class="preprocessor">#define GPIO_BRR_BR5_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR5_Pos)              </span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b"> 3184</a></span><span class="preprocessor">#define GPIO_BRR_BR5                   GPIO_BRR_BR5_Msk</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e8aaa7e05c2f824d6fc1ae83f04913"> 3185</a></span><span class="preprocessor">#define GPIO_BRR_BR6_Pos               (6U)</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc"> 3186</a></span><span class="preprocessor">#define GPIO_BRR_BR6_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR6_Pos)              </span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a"> 3187</a></span><span class="preprocessor">#define GPIO_BRR_BR6                   GPIO_BRR_BR6_Msk</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321d9cc2bc9fd4601694780ac4fcc7f6"> 3188</a></span><span class="preprocessor">#define GPIO_BRR_BR7_Pos               (7U)</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0"> 3189</a></span><span class="preprocessor">#define GPIO_BRR_BR7_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR7_Pos)              </span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4"> 3190</a></span><span class="preprocessor">#define GPIO_BRR_BR7                   GPIO_BRR_BR7_Msk</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45a746e5bb2a1c132093a2844d22683"> 3191</a></span><span class="preprocessor">#define GPIO_BRR_BR8_Pos               (8U)</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77"> 3192</a></span><span class="preprocessor">#define GPIO_BRR_BR8_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR8_Pos)              </span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e"> 3193</a></span><span class="preprocessor">#define GPIO_BRR_BR8                   GPIO_BRR_BR8_Msk</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae3878f9088d349453430a79e26810"> 3194</a></span><span class="preprocessor">#define GPIO_BRR_BR9_Pos               (9U)</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d"> 3195</a></span><span class="preprocessor">#define GPIO_BRR_BR9_Msk               (0x1UL &lt;&lt; GPIO_BRR_BR9_Pos)              </span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58"> 3196</a></span><span class="preprocessor">#define GPIO_BRR_BR9                   GPIO_BRR_BR9_Msk</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c89c18c00e1747d1392245f4fdeb19"> 3197</a></span><span class="preprocessor">#define GPIO_BRR_BR10_Pos              (10U)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023"> 3198</a></span><span class="preprocessor">#define GPIO_BRR_BR10_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR10_Pos)             </span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31"> 3199</a></span><span class="preprocessor">#define GPIO_BRR_BR10                  GPIO_BRR_BR10_Msk</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a92027f04f25fd1b7ec7ad660052b42"> 3200</a></span><span class="preprocessor">#define GPIO_BRR_BR11_Pos              (11U)</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a"> 3201</a></span><span class="preprocessor">#define GPIO_BRR_BR11_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR11_Pos)             </span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294"> 3202</a></span><span class="preprocessor">#define GPIO_BRR_BR11                  GPIO_BRR_BR11_Msk</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372754b6a71cbf3d09b959b2eef5fa7f"> 3203</a></span><span class="preprocessor">#define GPIO_BRR_BR12_Pos              (12U)</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca"> 3204</a></span><span class="preprocessor">#define GPIO_BRR_BR12_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR12_Pos)             </span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e"> 3205</a></span><span class="preprocessor">#define GPIO_BRR_BR12                  GPIO_BRR_BR12_Msk</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd4f25b9a855fb50ddc394a2384ccf2"> 3206</a></span><span class="preprocessor">#define GPIO_BRR_BR13_Pos              (13U)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f"> 3207</a></span><span class="preprocessor">#define GPIO_BRR_BR13_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR13_Pos)             </span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc"> 3208</a></span><span class="preprocessor">#define GPIO_BRR_BR13                  GPIO_BRR_BR13_Msk</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10e2ac4dac68a55a7c574736a2964312"> 3209</a></span><span class="preprocessor">#define GPIO_BRR_BR14_Pos              (14U)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724"> 3210</a></span><span class="preprocessor">#define GPIO_BRR_BR14_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR14_Pos)             </span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713"> 3211</a></span><span class="preprocessor">#define GPIO_BRR_BR14                  GPIO_BRR_BR14_Msk</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d13b2c8e758203e32008267734f961f"> 3212</a></span><span class="preprocessor">#define GPIO_BRR_BR15_Pos              (15U)</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e"> 3213</a></span><span class="preprocessor">#define GPIO_BRR_BR15_Msk              (0x1UL &lt;&lt; GPIO_BRR_BR15_Pos)             </span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df"> 3214</a></span><span class="preprocessor">#define GPIO_BRR_BR15                  GPIO_BRR_BR15_Msk</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span> </div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span> </div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span><span class="comment">/*                      Inter-integrated Circuit Interface (I2C)              */</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span><span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14"> 3223</a></span><span class="preprocessor">#define I2C_CR1_PE_Pos               (0U)</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 3224</a></span><span class="preprocessor">#define I2C_CR1_PE_Msk               (0x1UL &lt;&lt; I2C_CR1_PE_Pos)                 </span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 3225</a></span><span class="preprocessor">#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            </span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5709c819485012d8a25da27532ca5682"> 3226</a></span><span class="preprocessor">#define I2C_CR1_TXIE_Pos             (1U)</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74"> 3227</a></span><span class="preprocessor">#define I2C_CR1_TXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TXIE_Pos)               </span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4"> 3228</a></span><span class="preprocessor">#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          </span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22c11e015740a9c541983171469cf858"> 3229</a></span><span class="preprocessor">#define I2C_CR1_RXIE_Pos             (2U)</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32"> 3230</a></span><span class="preprocessor">#define I2C_CR1_RXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_RXIE_Pos)               </span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80"> 3231</a></span><span class="preprocessor">#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          </span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a96e487d4a9ece218e3ebbb805a0491"> 3232</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE_Pos           (3U)</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f"> 3233</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE_Msk           (0x1UL &lt;&lt; I2C_CR1_ADDRIE_Pos)             </span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec"> 3234</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        </span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga658618a45a681d786f458a90e292d3e9"> 3235</a></span><span class="preprocessor">#define I2C_CR1_NACKIE_Pos           (4U)</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4"> 3236</a></span><span class="preprocessor">#define I2C_CR1_NACKIE_Msk           (0x1UL &lt;&lt; I2C_CR1_NACKIE_Pos)             </span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18"> 3237</a></span><span class="preprocessor">#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        </span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d523fe80ade14583f592b7c210ba77"> 3238</a></span><span class="preprocessor">#define I2C_CR1_STOPIE_Pos           (5U)</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3"> 3239</a></span><span class="preprocessor">#define I2C_CR1_STOPIE_Msk           (0x1UL &lt;&lt; I2C_CR1_STOPIE_Pos)             </span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166"> 3240</a></span><span class="preprocessor">#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        </span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c0630dea37366c87269b46e58b7a32b"> 3241</a></span><span class="preprocessor">#define I2C_CR1_TCIE_Pos             (6U)</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b"> 3242</a></span><span class="preprocessor">#define I2C_CR1_TCIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TCIE_Pos)               </span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f"> 3243</a></span><span class="preprocessor">#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          </span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d50d5bde73807289d1e0995cf78fd5d"> 3244</a></span><span class="preprocessor">#define I2C_CR1_ERRIE_Pos            (7U)</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41"> 3245</a></span><span class="preprocessor">#define I2C_CR1_ERRIE_Msk            (0x1UL &lt;&lt; I2C_CR1_ERRIE_Pos)              </span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956"> 3246</a></span><span class="preprocessor">#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         </span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e1d618bee79c5c11437517409ce1ab"> 3247</a></span><span class="preprocessor">#define I2C_CR1_DNF_Pos              (8U)</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933"> 3248</a></span><span class="preprocessor">#define I2C_CR1_DNF_Msk              (0xFUL &lt;&lt; I2C_CR1_DNF_Pos)                </span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6"> 3249</a></span><span class="preprocessor">#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           </span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ac4fd3b4e54f94b3060b72df13b168"> 3250</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF_Pos           (12U)</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9"> 3251</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF_Msk           (0x1UL &lt;&lt; I2C_CR1_ANFOFF_Pos)             </span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289"> 3252</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        </span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9"> 3253</a></span><span class="preprocessor">#define I2C_CR1_SWRST_Pos            (13U)</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 3254</a></span><span class="preprocessor">#define I2C_CR1_SWRST_Msk            (0x1UL &lt;&lt; I2C_CR1_SWRST_Pos)              </span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 3255</a></span><span class="preprocessor">#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         </span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98f66350195b4d9e12028a92418d0bf"> 3256</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN_Pos          (14U)</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef"> 3257</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_TXDMAEN_Pos)            </span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650"> 3258</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       </span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ff6658fd793e162a156b2517c2181"> 3259</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN_Pos          (15U)</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4"> 3260</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_RXDMAEN_Pos)            </span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea"> 3261</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       </span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d1ada16ff415341e018fcb28ae3a5f"> 3262</a></span><span class="preprocessor">#define I2C_CR1_SBC_Pos              (16U)</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8"> 3263</a></span><span class="preprocessor">#define I2C_CR1_SBC_Msk              (0x1UL &lt;&lt; I2C_CR1_SBC_Pos)                </span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2"> 3264</a></span><span class="preprocessor">#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           </span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2"> 3265</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos        (17U)</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 3266</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk        (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)          </span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 3267</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     </span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7266529618030580952f062b4996649d"> 3268</a></span><span class="preprocessor">#define I2C_CR1_WUPEN_Pos            (18U)</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62"> 3269</a></span><span class="preprocessor">#define I2C_CR1_WUPEN_Msk            (0x1UL &lt;&lt; I2C_CR1_WUPEN_Pos)              </span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75"> 3270</a></span><span class="preprocessor">#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         </span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab724dbc59e49c500bf7ae1d5aae10e2a"> 3271</a></span><span class="preprocessor">#define I2C_CR1_GCEN_Pos             (19U)</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162"> 3272</a></span><span class="preprocessor">#define I2C_CR1_GCEN_Msk             (0x1UL &lt;&lt; I2C_CR1_GCEN_Pos)               </span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c"> 3273</a></span><span class="preprocessor">#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          </span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c36c967ddfe1c5e9b0adfa943703eab"> 3274</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN_Pos           (20U)</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c"> 3275</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBHEN_Pos)             </span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b"> 3276</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        </span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5a423076644a3c84a2850d3e1c8bb9"> 3277</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN_Pos           (21U)</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb"> 3278</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBDEN_Pos)             </span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263"> 3279</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        </span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9ac4b2a3abdba26286c5a097d25055d"> 3280</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN_Pos          (22U)</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99"> 3281</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN_Msk          (0x1UL &lt;&lt; I2C_CR1_ALERTEN_Pos)            </span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762"> 3282</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       </span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51dc1b71239d8c29a557adcbe01e9d8a"> 3283</a></span><span class="preprocessor">#define I2C_CR1_PECEN_Pos            (23U)</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4"> 3284</a></span><span class="preprocessor">#define I2C_CR1_PECEN_Msk            (0x1UL &lt;&lt; I2C_CR1_PECEN_Pos)              </span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5"> 3285</a></span><span class="preprocessor">#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         </span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345042d0c459945eeb995572d09d7eb8"> 3288</a></span><span class="preprocessor">#define I2C_CR2_SADD_Pos             (0U)</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186"> 3289</a></span><span class="preprocessor">#define I2C_CR2_SADD_Msk             (0x3FFUL &lt;&lt; I2C_CR2_SADD_Pos)             </span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c"> 3290</a></span><span class="preprocessor">#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          </span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163b3a97f88712d6315c82a9bf90bb9a"> 3291</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN_Pos           (10U)</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61"> 3292</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN_Msk           (0x1UL &lt;&lt; I2C_CR2_RD_WRN_Pos)             </span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697"> 3293</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        </span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6727029dc8d7d75240f89ad9b6f20efa"> 3294</a></span><span class="preprocessor">#define I2C_CR2_ADD10_Pos            (11U)</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57"> 3295</a></span><span class="preprocessor">#define I2C_CR2_ADD10_Msk            (0x1UL &lt;&lt; I2C_CR2_ADD10_Pos)              </span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674"> 3296</a></span><span class="preprocessor">#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         </span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62fa6bb2f4f0e8abdec315854b82fadf"> 3297</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R_Pos          (12U)</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db"> 3298</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R_Msk          (0x1UL &lt;&lt; I2C_CR2_HEAD10R_Pos)            </span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377"> 3299</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       </span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2275a40bdbf9fb2d79479145dac82b40"> 3300</a></span><span class="preprocessor">#define I2C_CR2_START_Pos            (13U)</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3"> 3301</a></span><span class="preprocessor">#define I2C_CR2_START_Msk            (0x1UL &lt;&lt; I2C_CR2_START_Pos)              </span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478"> 3302</a></span><span class="preprocessor">#define I2C_CR2_START                I2C_CR2_START_Msk                         </span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga281936f6a82953273129d4b49c3fa18b"> 3303</a></span><span class="preprocessor">#define I2C_CR2_STOP_Pos             (14U)</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be"> 3304</a></span><span class="preprocessor">#define I2C_CR2_STOP_Msk             (0x1UL &lt;&lt; I2C_CR2_STOP_Pos)               </span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2"> 3305</a></span><span class="preprocessor">#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          </span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa111bdbf7119c6016d079f11e056e2b3"> 3306</a></span><span class="preprocessor">#define I2C_CR2_NACK_Pos             (15U)</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1"> 3307</a></span><span class="preprocessor">#define I2C_CR2_NACK_Msk             (0x1UL &lt;&lt; I2C_CR2_NACK_Pos)               </span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f"> 3308</a></span><span class="preprocessor">#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          </span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543bf3506a45a9d3bd2f07a7381a27d0"> 3309</a></span><span class="preprocessor">#define I2C_CR2_NBYTES_Pos           (16U)</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc"> 3310</a></span><span class="preprocessor">#define I2C_CR2_NBYTES_Msk           (0xFFUL &lt;&lt; I2C_CR2_NBYTES_Pos)            </span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69"> 3311</a></span><span class="preprocessor">#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        </span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d609383e8211f61b5156c96fc893fde"> 3312</a></span><span class="preprocessor">#define I2C_CR2_RELOAD_Pos           (24U)</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2"> 3313</a></span><span class="preprocessor">#define I2C_CR2_RELOAD_Msk           (0x1UL &lt;&lt; I2C_CR2_RELOAD_Pos)             </span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb"> 3314</a></span><span class="preprocessor">#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        </span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a52e70fef6b2511cf4abf851f3de35"> 3315</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND_Pos          (25U)</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57"> 3316</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND_Msk          (0x1UL &lt;&lt; I2C_CR2_AUTOEND_Pos)            </span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54"> 3317</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       </span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64def9753ec76fce7f32c36cff0fc8a"> 3318</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE_Pos          (26U)</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3"> 3319</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE_Msk          (0x1UL &lt;&lt; I2C_CR2_PECBYTE_Pos)            </span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7"> 3320</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       </span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f23a5d38cdfb657316843f2eb593779"> 3323</a></span><span class="preprocessor">#define I2C_OAR1_OA1_Pos             (0U)</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731"> 3324</a></span><span class="preprocessor">#define I2C_OAR1_OA1_Msk             (0x3FFUL &lt;&lt; I2C_OAR1_OA1_Pos)             </span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f"> 3325</a></span><span class="preprocessor">#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          </span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131fb64dd60dc481c8f08653bbb1cf0a"> 3326</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE_Pos         (10U)</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90"> 3327</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE_Msk         (0x1UL &lt;&lt; I2C_OAR1_OA1MODE_Pos)           </span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09"> 3328</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      </span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8494e091aa7d42612bd6405080b591"> 3329</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN_Pos           (15U)</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2"> 3330</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN_Msk           (0x1UL &lt;&lt; I2C_OAR1_OA1EN_Pos)             </span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552"> 3331</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        </span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e2cc2537de174ba963e10465839429"> 3334</a></span><span class="preprocessor">#define I2C_OAR2_OA2_Pos             (1U)</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d"> 3335</a></span><span class="preprocessor">#define I2C_OAR2_OA2_Msk             (0x7FUL &lt;&lt; I2C_OAR2_OA2_Pos)              </span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2"> 3336</a></span><span class="preprocessor">#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          </span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga174c52a1a52ea230c1df9deaaeb225a6"> 3337</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK_Pos          (8U)</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb"> 3338</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK_Msk          (0x7UL &lt;&lt; I2C_OAR2_OA2MSK_Pos)            </span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"> 3339</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       </span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6"> 3340</a></span><span class="preprocessor">#define I2C_OAR2_OA2NOMASK           (0U)                                      </span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d97d3acf2bd80942e357f3f475b014"> 3341</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01_Pos       (8U)</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7"> 3342</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK01_Pos)         </span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900"> 3343</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    </span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b324eb77eca7f482335a4c487baea2"> 3344</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02_Pos       (9U)</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02"> 3345</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK02_Pos)         </span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c"> 3346</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    </span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf376675c38ba759a190b4622f07f28ca"> 3347</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03_Pos       (8U)</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a"> 3348</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK03_Pos)         </span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473"> 3349</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    </span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga710efe1da20e12551125232f7bec0692"> 3350</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04_Pos       (10U)</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692"> 3351</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK04_Pos)         </span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc"> 3352</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    </span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7f6ac5e62c1d502500e70539bdac9e"> 3353</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05_Pos       (8U)</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280"> 3354</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05_Msk       (0x5UL &lt;&lt; I2C_OAR2_OA2MASK05_Pos)         </span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81"> 3355</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    </span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5"> 3356</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06_Pos       (9U)</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552"> 3357</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK06_Pos)         </span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe"> 3358</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    </span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec5df2a98928a3a49e21b16e2ab38a0"> 3359</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07_Pos       (8U)</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20"> 3360</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07_Msk       (0x7UL &lt;&lt; I2C_OAR2_OA2MASK07_Pos)         </span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c"> 3361</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    </span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4ad64522f818be53e2296d7935b3aa4"> 3362</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN_Pos           (15U)</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa"> 3363</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN_Msk           (0x1UL &lt;&lt; I2C_OAR2_OA2EN_Pos)             </span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26"> 3364</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        </span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *******************/</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e63a7bc531a8a74283dd0db04d82f8"> 3367</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL_Pos         (0U)</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781"> 3368</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLL_Pos)          </span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20"> 3369</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      </span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76876f2b0ee371ae51c7edaf49b7908e"> 3370</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH_Pos         (8U)</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142"> 3371</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLH_Pos)          </span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df"> 3372</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      </span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bb99d8fff5aaa5694f8f73dd80ca911"> 3373</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL_Pos       (16U)</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def"> 3374</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SDADEL_Pos)         </span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6"> 3375</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    </span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga161f0eb0b81cabc49a410634c104269e"> 3376</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Pos       (20U)</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7"> 3377</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)         </span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0"> 3378</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    </span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1331841a70ef826b762e9d96df38703b"> 3379</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC_Pos        (28U)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad"> 3380</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC_Msk        (0xFUL &lt;&lt; I2C_TIMINGR_PRESC_Pos)          </span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7"> 3381</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     </span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *******************/</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8106d20526ae7331a81e6f55befd4b"> 3384</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075"> 3385</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)    </span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453"> 3386</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 </span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4ce8be1057bbab05b36f95f9f1f3e93"> 3387</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Pos       (12U)</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7"> 3388</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos)         </span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2"> 3389</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    </span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff5f73dc497548fc6d1f007a092e2a7"> 3390</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda"> 3391</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos)      </span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542"> 3392</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 </span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7f58db7b232337697e4eb77a6c3506"> 3393</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6"> 3394</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)    </span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6"> 3395</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 </span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcfb74e08645d90f4cd0a9794443ab6d"> 3396</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11"> 3397</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos)        </span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af"> 3398</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   </span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0009385c4ff0c3e9959b870b9e7ace8"> 3401</a></span><span class="preprocessor">#define I2C_ISR_TXE_Pos              (0U)</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437"> 3402</a></span><span class="preprocessor">#define I2C_ISR_TXE_Msk              (0x1UL &lt;&lt; I2C_ISR_TXE_Pos)                </span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351"> 3403</a></span><span class="preprocessor">#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           </span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d68fcf5699e9efac110d08866c1c05"> 3404</a></span><span class="preprocessor">#define I2C_ISR_TXIS_Pos             (1U)</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b"> 3405</a></span><span class="preprocessor">#define I2C_ISR_TXIS_Msk             (0x1UL &lt;&lt; I2C_ISR_TXIS_Pos)               </span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5"> 3406</a></span><span class="preprocessor">#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          </span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea0670926d93f117848dd6d0ba0305b3"> 3407</a></span><span class="preprocessor">#define I2C_ISR_RXNE_Pos             (2U)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63"> 3408</a></span><span class="preprocessor">#define I2C_ISR_RXNE_Msk             (0x1UL &lt;&lt; I2C_ISR_RXNE_Pos)               </span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022"> 3409</a></span><span class="preprocessor">#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          </span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70d48ac9eb5511d487beea822c90ff0"> 3410</a></span><span class="preprocessor">#define I2C_ISR_ADDR_Pos             (3U)</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e"> 3411</a></span><span class="preprocessor">#define I2C_ISR_ADDR_Msk             (0x1UL &lt;&lt; I2C_ISR_ADDR_Pos)               </span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07"> 3412</a></span><span class="preprocessor">#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          </span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2cb2a1182484457c4f36df7689fa2d"> 3413</a></span><span class="preprocessor">#define I2C_ISR_NACKF_Pos            (4U)</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3"> 3414</a></span><span class="preprocessor">#define I2C_ISR_NACKF_Msk            (0x1UL &lt;&lt; I2C_ISR_NACKF_Pos)              </span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77"> 3415</a></span><span class="preprocessor">#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         </span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7fecaffd6b9412766724e78b6f5636f"> 3416</a></span><span class="preprocessor">#define I2C_ISR_STOPF_Pos            (5U)</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008"> 3417</a></span><span class="preprocessor">#define I2C_ISR_STOPF_Msk            (0x1UL &lt;&lt; I2C_ISR_STOPF_Pos)              </span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7"> 3418</a></span><span class="preprocessor">#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         </span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dbc14227b3e6166444fb20b688ca88d"> 3419</a></span><span class="preprocessor">#define I2C_ISR_TC_Pos               (6U)</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb"> 3420</a></span><span class="preprocessor">#define I2C_ISR_TC_Msk               (0x1UL &lt;&lt; I2C_ISR_TC_Pos)                 </span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d"> 3421</a></span><span class="preprocessor">#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            </span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449c7f963e50ef2197ba6b4368d1ce5f"> 3422</a></span><span class="preprocessor">#define I2C_ISR_TCR_Pos              (7U)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74"> 3423</a></span><span class="preprocessor">#define I2C_ISR_TCR_Msk              (0x1UL &lt;&lt; I2C_ISR_TCR_Pos)                </span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd"> 3424</a></span><span class="preprocessor">#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           </span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a6bc21622903130514a30c1d379491"> 3425</a></span><span class="preprocessor">#define I2C_ISR_BERR_Pos             (8U)</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431"> 3426</a></span><span class="preprocessor">#define I2C_ISR_BERR_Msk             (0x1UL &lt;&lt; I2C_ISR_BERR_Pos)               </span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07"> 3427</a></span><span class="preprocessor">#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          </span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265ab05a2e4da2a90a67c45951d5bcf5"> 3428</a></span><span class="preprocessor">#define I2C_ISR_ARLO_Pos             (9U)</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228"> 3429</a></span><span class="preprocessor">#define I2C_ISR_ARLO_Msk             (0x1UL &lt;&lt; I2C_ISR_ARLO_Pos)               </span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3"> 3430</a></span><span class="preprocessor">#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          </span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadee97d76c661455b9abbe4e722d9659e"> 3431</a></span><span class="preprocessor">#define I2C_ISR_OVR_Pos              (10U)</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30"> 3432</a></span><span class="preprocessor">#define I2C_ISR_OVR_Msk              (0x1UL &lt;&lt; I2C_ISR_OVR_Pos)                </span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914"> 3433</a></span><span class="preprocessor">#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           </span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf07263f18f4aa830949c0c08ec8d79"> 3434</a></span><span class="preprocessor">#define I2C_ISR_PECERR_Pos           (11U)</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab"> 3435</a></span><span class="preprocessor">#define I2C_ISR_PECERR_Msk           (0x1UL &lt;&lt; I2C_ISR_PECERR_Pos)             </span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281"> 3436</a></span><span class="preprocessor">#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        </span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52d9983842806eee20110d73be4c9671"> 3437</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT_Pos          (12U)</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156"> 3438</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT_Msk          (0x1UL &lt;&lt; I2C_ISR_TIMEOUT_Pos)            </span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574"> 3439</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       </span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a2a6c5a1a734ffd4721225862ce4216"> 3440</a></span><span class="preprocessor">#define I2C_ISR_ALERT_Pos            (13U)</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983"> 3441</a></span><span class="preprocessor">#define I2C_ISR_ALERT_Msk            (0x1UL &lt;&lt; I2C_ISR_ALERT_Pos)              </span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec"> 3442</a></span><span class="preprocessor">#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         </span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985490b4fc13a6741e2a56f4cb0a8dc6"> 3443</a></span><span class="preprocessor">#define I2C_ISR_BUSY_Pos             (15U)</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf"> 3444</a></span><span class="preprocessor">#define I2C_ISR_BUSY_Msk             (0x1UL &lt;&lt; I2C_ISR_BUSY_Pos)               </span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886"> 3445</a></span><span class="preprocessor">#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          </span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993072971fbd0407698aca55c6d22ad7"> 3446</a></span><span class="preprocessor">#define I2C_ISR_DIR_Pos              (16U)</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f"> 3447</a></span><span class="preprocessor">#define I2C_ISR_DIR_Msk              (0x1UL &lt;&lt; I2C_ISR_DIR_Pos)                </span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa"> 3448</a></span><span class="preprocessor">#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           </span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276e6692440e4c8afeafc013e56fa2bb"> 3449</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE_Pos          (17U)</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4"> 3450</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE_Msk          (0x7FUL &lt;&lt; I2C_ISR_ADDCODE_Pos)           </span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80"> 3451</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       </span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab129239058f702e7f5d09e908818fce2"> 3454</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF_Pos           (3U)</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c"> 3455</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ADDRCF_Pos)             </span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92"> 3456</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        </span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee92451db537602ee8e474003979350c"> 3457</a></span><span class="preprocessor">#define I2C_ICR_NACKCF_Pos           (4U)</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495"> 3458</a></span><span class="preprocessor">#define I2C_ICR_NACKCF_Msk           (0x1UL &lt;&lt; I2C_ICR_NACKCF_Pos)             </span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472"> 3459</a></span><span class="preprocessor">#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        </span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga843a4a9e565f4cfdfd2e493f2077b4e1"> 3460</a></span><span class="preprocessor">#define I2C_ICR_STOPCF_Pos           (5U)</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38"> 3461</a></span><span class="preprocessor">#define I2C_ICR_STOPCF_Msk           (0x1UL &lt;&lt; I2C_ICR_STOPCF_Pos)             </span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f"> 3462</a></span><span class="preprocessor">#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        </span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0852a41941609bf61e426d49e0918e5b"> 3463</a></span><span class="preprocessor">#define I2C_ICR_BERRCF_Pos           (8U)</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be"> 3464</a></span><span class="preprocessor">#define I2C_ICR_BERRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_BERRCF_Pos)             </span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416"> 3465</a></span><span class="preprocessor">#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        </span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118063279b7e54a6842bf411c15019a4"> 3466</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF_Pos           (9U)</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89"> 3467</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ARLOCF_Pos)             </span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d"> 3468</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        </span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1cfbc8eb9a81dd42f0df9a3fa5292c8"> 3469</a></span><span class="preprocessor">#define I2C_ICR_OVRCF_Pos            (10U)</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc"> 3470</a></span><span class="preprocessor">#define I2C_ICR_OVRCF_Msk            (0x1UL &lt;&lt; I2C_ICR_OVRCF_Pos)              </span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021"> 3471</a></span><span class="preprocessor">#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         </span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa003c1a5e54eb65f3e95c8337657f8fb"> 3472</a></span><span class="preprocessor">#define I2C_ICR_PECCF_Pos            (11U)</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734"> 3473</a></span><span class="preprocessor">#define I2C_ICR_PECCF_Msk            (0x1UL &lt;&lt; I2C_ICR_PECCF_Pos)              </span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d"> 3474</a></span><span class="preprocessor">#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         </span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6838048cdfcde822e12ab95b17396c3"> 3475</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF_Pos         (12U)</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69"> 3476</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF_Msk         (0x1UL &lt;&lt; I2C_ICR_TIMOUTCF_Pos)           </span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136"> 3477</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      </span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fc03c41ac87ab9194dcbc24a9a0cc6"> 3478</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF_Pos          (13U)</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3"> 3479</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF_Msk          (0x1UL &lt;&lt; I2C_ICR_ALERTCF_Pos)            </span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3"> 3480</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       </span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="comment">/******************  Bit definition for I2C_PECR register  *********************/</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5158d6e1bd0cd0436d01bacda80c52eb"> 3483</a></span><span class="preprocessor">#define I2C_PECR_PEC_Pos             (0U)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b"> 3484</a></span><span class="preprocessor">#define I2C_PECR_PEC_Msk             (0xFFUL &lt;&lt; I2C_PECR_PEC_Pos)              </span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89"> 3485</a></span><span class="preprocessor">#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          </span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fea8788580dee5f72df6ced4f43314a"> 3488</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA_Pos          (0U)</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27"> 3489</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA_Msk          (0xFFUL &lt;&lt; I2C_RXDR_RXDATA_Pos)           </span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff"> 3490</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       </span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77ec5257c4f0f54f2836ca6bcfd0943"> 3493</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA_Pos          (0U)</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae"> 3494</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA_Msk          (0xFFUL &lt;&lt; I2C_TXDR_TXDATA_Pos)           </span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787"> 3495</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       </span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="comment">/*                        Independent WATCHDOG (IWDG)                         */</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c"> 3504</a></span><span class="preprocessor">#define IWDG_KR_KEY_Pos      (0U)</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 3505</a></span><span class="preprocessor">#define IWDG_KR_KEY_Msk      (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)                     </span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 3506</a></span><span class="preprocessor">#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   </span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7"> 3509</a></span><span class="preprocessor">#define IWDG_PR_PR_Pos       (0U)</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 3510</a></span><span class="preprocessor">#define IWDG_PR_PR_Msk       (0x7UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 3511</a></span><span class="preprocessor">#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    </span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 3512</a></span><span class="preprocessor">#define IWDG_PR_PR_0         (0x1UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 3513</a></span><span class="preprocessor">#define IWDG_PR_PR_1         (0x2UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 3514</a></span><span class="preprocessor">#define IWDG_PR_PR_2         (0x4UL &lt;&lt; IWDG_PR_PR_Pos)                         </span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618"> 3517</a></span><span class="preprocessor">#define IWDG_RLR_RL_Pos      (0U)</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 3518</a></span><span class="preprocessor">#define IWDG_RLR_RL_Msk      (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)                      </span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 3519</a></span><span class="preprocessor">#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   </span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1"> 3522</a></span><span class="preprocessor">#define IWDG_SR_PVU_Pos      (0U)</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 3523</a></span><span class="preprocessor">#define IWDG_SR_PVU_Msk      (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)                        </span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 3524</a></span><span class="preprocessor">#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   </span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec"> 3525</a></span><span class="preprocessor">#define IWDG_SR_RVU_Pos      (1U)</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 3526</a></span><span class="preprocessor">#define IWDG_SR_RVU_Msk      (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)                        </span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 3527</a></span><span class="preprocessor">#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   </span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeaa2fb81a2cb62943ad2ef07503f40e"> 3528</a></span><span class="preprocessor">#define IWDG_SR_WVU_Pos      (2U)</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe"> 3529</a></span><span class="preprocessor">#define IWDG_SR_WVU_Msk      (0x1UL &lt;&lt; IWDG_SR_WVU_Pos)                        </span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5"> 3530</a></span><span class="preprocessor">#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   </span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501905060a7f7c4c8a7735b679eecee8"> 3533</a></span><span class="preprocessor">#define IWDG_WINR_WIN_Pos    (0U)</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34"> 3534</a></span><span class="preprocessor">#define IWDG_WINR_WIN_Msk    (0xFFFUL &lt;&lt; IWDG_WINR_WIN_Pos)                    </span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d"> 3535</a></span><span class="preprocessor">#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 </span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span><span class="comment">/*                        Power Control                                       */</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="comment">/* Note: No specific macro feature on this device */</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span> </div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><span class="comment">/********************  Bit definition for PWR_CR1 register  ********************/</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b1fabfb2b6f821c6d37bf2ba1974eb7"> 3546</a></span><span class="preprocessor">#define PWR_CR1_LPMS_Pos          (0U)</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d48b051fd88b83b1aab4183f901aa6a"> 3547</a></span><span class="preprocessor">#define PWR_CR1_LPMS_Msk          (0x7UL &lt;&lt; PWR_CR1_LPMS_Pos)                  </span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf533ae177088e3bea24206d65fdb8989"> 3548</a></span><span class="preprocessor">#define PWR_CR1_LPMS              PWR_CR1_LPMS_Msk                             </span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce752abd8bb8fcf2292868e67bdd590"> 3549</a></span><span class="preprocessor">#define PWR_CR1_LPMS_0            (0x1UL &lt;&lt; PWR_CR1_LPMS_Pos)                  </span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606cc4cd7b7b88aff883479b84917a3c"> 3550</a></span><span class="preprocessor">#define PWR_CR1_LPMS_1            (0x2UL &lt;&lt; PWR_CR1_LPMS_Pos)                  </span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1d7e06ce1580cc61f4bd73ce3825"> 3551</a></span><span class="preprocessor">#define PWR_CR1_FPD_STOP_Pos      (3U)</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4807640c0d97087593e721de80b8057d"> 3552</a></span><span class="preprocessor">#define PWR_CR1_FPD_STOP_Msk      (0x1UL &lt;&lt; PWR_CR1_FPD_STOP_Pos)              </span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823130f661eb1abb7ebddcacb4e1c778"> 3553</a></span><span class="preprocessor">#define PWR_CR1_FPD_STOP          PWR_CR1_FPD_STOP_Msk                         </span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacac59967b6e2b3852f5d305fc3c95e85"> 3554</a></span><span class="preprocessor">#define PWR_CR1_FPD_LPRUN_Pos     (4U)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cbdd5d248225258740ec00d450415f"> 3555</a></span><span class="preprocessor">#define PWR_CR1_FPD_LPRUN_Msk     (0x1UL &lt;&lt; PWR_CR1_FPD_LPRUN_Pos)             </span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f681d89364df39c7f6b80798b09ac2"> 3556</a></span><span class="preprocessor">#define PWR_CR1_FPD_LPRUN         PWR_CR1_FPD_LPRUN_Msk                        </span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fce0c4f2a3afd2b1efed86979c9d70"> 3557</a></span><span class="preprocessor">#define PWR_CR1_FPD_LPSLP_Pos     (5U)</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1274a799806d3fe0a89f23bec97087d3"> 3558</a></span><span class="preprocessor">#define PWR_CR1_FPD_LPSLP_Msk     (0x1UL &lt;&lt; PWR_CR1_FPD_LPSLP_Pos)             </span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3eef2d0c4897b78a73b754d631df0cd"> 3559</a></span><span class="preprocessor">#define PWR_CR1_FPD_LPSLP         PWR_CR1_FPD_LPSLP_Msk                        </span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b070d9d7df497c35ed02b9d2899e15"> 3560</a></span><span class="preprocessor">#define PWR_CR1_DBP_Pos           (8U)</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f70526c8d2411d1172df0c8830e5689"> 3561</a></span><span class="preprocessor">#define PWR_CR1_DBP_Msk           (0x1UL &lt;&lt; PWR_CR1_DBP_Pos)                   </span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b"> 3562</a></span><span class="preprocessor">#define PWR_CR1_DBP               PWR_CR1_DBP_Msk                              </span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815b101423533a1ae4985005a2bf2dd3"> 3563</a></span><span class="preprocessor">#define PWR_CR1_VOS_Pos           (9U)</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dfbe64c96ed67690ff013965877df4d"> 3564</a></span><span class="preprocessor">#define PWR_CR1_VOS_Msk           (0x3UL &lt;&lt; PWR_CR1_VOS_Pos)                   </span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61"> 3565</a></span><span class="preprocessor">#define PWR_CR1_VOS               PWR_CR1_VOS_Msk                              </span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e74cd6e5c3d16efc03c27d75a4624cb"> 3566</a></span><span class="preprocessor">#define PWR_CR1_VOS_0             (0x1UL &lt;&lt; PWR_CR1_VOS_Pos)                   </span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacc72946b4e421a4279cd7340f3135db"> 3567</a></span><span class="preprocessor">#define PWR_CR1_VOS_1             (0x2UL &lt;&lt; PWR_CR1_VOS_Pos)                   </span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad918ead196f1fdbda61c14be28f98104"> 3568</a></span><span class="preprocessor">#define PWR_CR1_LPR_Pos           (14U)</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19c07c31ef996836fa71bf90ced48760"> 3569</a></span><span class="preprocessor">#define PWR_CR1_LPR_Msk           (0x1UL &lt;&lt; PWR_CR1_LPR_Pos)                   </span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f44f2d21d09b8200203851c6b7bac5"> 3570</a></span><span class="preprocessor">#define PWR_CR1_LPR               PWR_CR1_LPR_Msk                              </span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="comment">/********************  Bit definition for PWR_CR3 register  ********************/</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga890ace99c336a6bda3cd380196bb0ede"> 3574</a></span><span class="preprocessor">#define PWR_CR3_EWUP_Pos          (0U)</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee069d3f1c0f287f7af6690f9fba6011"> 3575</a></span><span class="preprocessor">#define PWR_CR3_EWUP_Msk          (0x2BUL &lt;&lt; PWR_CR3_EWUP_Pos)                 </span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd81a36df9d6c650511a6b4670707748"> 3576</a></span><span class="preprocessor">#define PWR_CR3_EWUP              PWR_CR3_EWUP_Msk                             </span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6952288a8b9e11a8d68020f85d7d7e0"> 3577</a></span><span class="preprocessor">#define PWR_CR3_EWUP1_Pos         (0U)</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582515d6641006a10ae00fcf387fec7b"> 3578</a></span><span class="preprocessor">#define PWR_CR3_EWUP1_Msk         (0x1UL &lt;&lt; PWR_CR3_EWUP1_Pos)                 </span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba5b1bb0f7578bd4df5ffd485dad6f7"> 3579</a></span><span class="preprocessor">#define PWR_CR3_EWUP1             PWR_CR3_EWUP1_Msk                            </span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga642500c0148b4468dac29efd8a5d6de4"> 3580</a></span><span class="preprocessor">#define PWR_CR3_EWUP2_Pos         (1U)</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27d5233849940e027f97c8a9319cebb"> 3581</a></span><span class="preprocessor">#define PWR_CR3_EWUP2_Msk         (0x1UL &lt;&lt; PWR_CR3_EWUP2_Pos)                 </span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga036dea83addcbda947918308749aef3e"> 3582</a></span><span class="preprocessor">#define PWR_CR3_EWUP2             PWR_CR3_EWUP2_Msk                            </span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadda01f5d2f857c3b7db6a5b43b8e4f92"> 3583</a></span><span class="preprocessor">#define PWR_CR3_EWUP4_Pos         (3U)</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0490649114bfda685bde9aef8574ec3"> 3584</a></span><span class="preprocessor">#define PWR_CR3_EWUP4_Msk         (0x1UL &lt;&lt; PWR_CR3_EWUP4_Pos)                 </span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05117e0615c20ef3d154b6e1381d88f3"> 3585</a></span><span class="preprocessor">#define PWR_CR3_EWUP4             PWR_CR3_EWUP4_Msk                            </span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedaf0c3af5a280a8f51d63d50f6ab3a5"> 3586</a></span><span class="preprocessor">#define PWR_CR3_EWUP6_Pos         (5U)</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4176b03b0a2a6b30508092d8aabedd35"> 3587</a></span><span class="preprocessor">#define PWR_CR3_EWUP6_Msk         (0x1UL &lt;&lt; PWR_CR3_EWUP6_Pos)                 </span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9646d58b37691d79b58ef8efb6e05f5b"> 3588</a></span><span class="preprocessor">#define PWR_CR3_EWUP6             PWR_CR3_EWUP6_Msk                            </span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56200c1289b3c1cc1d03da5044e7a29"> 3589</a></span><span class="preprocessor">#define PWR_CR3_APC_Pos           (10U)</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532"> 3590</a></span><span class="preprocessor">#define PWR_CR3_APC_Msk           (0x1UL &lt;&lt; PWR_CR3_APC_Pos)                   </span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2217dfc0235df242e58c074f5f3f4de"> 3591</a></span><span class="preprocessor">#define PWR_CR3_APC               PWR_CR3_APC_Msk                              </span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c450cb7044cbd43a5c8395181ddf3a5"> 3592</a></span><span class="preprocessor">#define PWR_CR3_EIWUL_Pos         (15U)</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac399f57ad4513125f3d8c73e7016bac9"> 3593</a></span><span class="preprocessor">#define PWR_CR3_EIWUL_Msk         (0x1UL &lt;&lt; PWR_CR3_EIWUL_Pos)                 </span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f500918c09da1102b73a7811099648"> 3594</a></span><span class="preprocessor">#define PWR_CR3_EIWUL             PWR_CR3_EIWUL_Msk                            </span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="comment">/********************  Bit definition for PWR_CR4 register  ********************/</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8ec77793f47c636416f7bf798868ae1"> 3597</a></span><span class="preprocessor">#define PWR_CR4_WP_Pos            (0U)</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5afe59a69384381e80c637c7e2ed01"> 3598</a></span><span class="preprocessor">#define PWR_CR4_WP_Msk            (0x2BUL &lt;&lt; PWR_CR4_WP_Pos)                   </span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d649521bf79820bc4c040d2f4fc116"> 3599</a></span><span class="preprocessor">#define PWR_CR4_WP                PWR_CR4_WP_Msk                               </span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ccef4fb045f216770cdd6547455db6"> 3600</a></span><span class="preprocessor">#define PWR_CR4_WP1_Pos           (0U)</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b70dec55bf73ec4176568e1942d71a"> 3601</a></span><span class="preprocessor">#define PWR_CR4_WP1_Msk           (0x1UL &lt;&lt; PWR_CR4_WP1_Pos)                   </span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb881b2131d164390abd9046375a465"> 3602</a></span><span class="preprocessor">#define PWR_CR4_WP1               PWR_CR4_WP1_Msk                              </span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab45efe04603fc8ebf3ed405a7770c7a2"> 3603</a></span><span class="preprocessor">#define PWR_CR4_WP2_Pos           (1U)</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbcb453b609f134e765aaa19f46f2c9"> 3604</a></span><span class="preprocessor">#define PWR_CR4_WP2_Msk           (0x1UL &lt;&lt; PWR_CR4_WP2_Pos)                   </span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633d809286b1e03055734e7eb447b00e"> 3605</a></span><span class="preprocessor">#define PWR_CR4_WP2               PWR_CR4_WP2_Msk                              </span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga809777e69be07c3fdc33472ea61d0ff5"> 3606</a></span><span class="preprocessor">#define PWR_CR4_WP4_Pos           (3U)</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81be4a9bea91ccbece744597c04c6d6"> 3607</a></span><span class="preprocessor">#define PWR_CR4_WP4_Msk           (0x1UL &lt;&lt; PWR_CR4_WP4_Pos)                   </span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eeb1e8d0f91ac9c298ba6adbb297744"> 3608</a></span><span class="preprocessor">#define PWR_CR4_WP4               PWR_CR4_WP4_Msk                              </span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdef15011a5699ffb29618136d024afd"> 3609</a></span><span class="preprocessor">#define PWR_CR4_WP6_Pos           (5U)</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fc6612ec7643c75580f8ebc268fc7d9"> 3610</a></span><span class="preprocessor">#define PWR_CR4_WP6_Msk           (0x1UL &lt;&lt; PWR_CR4_WP6_Pos)                   </span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb2a2d37bff687789313dbcfad5572ce"> 3611</a></span><span class="preprocessor">#define PWR_CR4_WP6               PWR_CR4_WP6_Msk                              </span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdb878d60aa061592943740181c5ad7"> 3612</a></span><span class="preprocessor">#define PWR_CR4_VBE_Pos           (8U)</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga349a505f85065abfe716cd1fd35539b4"> 3613</a></span><span class="preprocessor">#define PWR_CR4_VBE_Msk           (0x1UL &lt;&lt; PWR_CR4_VBE_Pos)                   </span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cb65a447514614845b72f00250728cb"> 3614</a></span><span class="preprocessor">#define PWR_CR4_VBE               PWR_CR4_VBE_Msk                              </span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47819ae9a8182e84df37f212f0b9b301"> 3615</a></span><span class="preprocessor">#define PWR_CR4_VBRS_Pos          (9U)</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1019e7736b4ba30c1e7c2275f5a104b"> 3616</a></span><span class="preprocessor">#define PWR_CR4_VBRS_Msk          (0x1UL &lt;&lt; PWR_CR4_VBRS_Pos)                  </span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6932c5d73145f26e380271c73ac97a8f"> 3617</a></span><span class="preprocessor">#define PWR_CR4_VBRS              PWR_CR4_VBRS_Msk                             </span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span><span class="comment">/********************  Bit definition for PWR_SR1 register  ********************/</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e71753df13cbe45a682782dd52d7188"> 3620</a></span><span class="preprocessor">#define PWR_SR1_WUF_Pos           (0U)</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab4eafaa5b521406a181e970c4e5f04"> 3621</a></span><span class="preprocessor">#define PWR_SR1_WUF_Msk           (0x2BUL &lt;&lt; PWR_SR1_WUF_Pos)                  </span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cee25727108665face0ac2f709fcb72"> 3622</a></span><span class="preprocessor">#define PWR_SR1_WUF               PWR_SR1_WUF_Msk                              </span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c48cb5a0f8b86dc09d5ce1d496d795c"> 3623</a></span><span class="preprocessor">#define PWR_SR1_WUF1_Pos          (0U)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7cce63b523402f2ffea81b585fe3ef5"> 3624</a></span><span class="preprocessor">#define PWR_SR1_WUF1_Msk          (0x1UL &lt;&lt; PWR_SR1_WUF1_Pos)                  </span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5ea0407844efe67f89d52468199bf9"> 3625</a></span><span class="preprocessor">#define PWR_SR1_WUF1              PWR_SR1_WUF1_Msk                             </span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebe957f4d65ef6b7f263b1f0924a30f8"> 3626</a></span><span class="preprocessor">#define PWR_SR1_WUF2_Pos          (1U)</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2da4b6c791875ae30474e2a13cb0af37"> 3627</a></span><span class="preprocessor">#define PWR_SR1_WUF2_Msk          (0x1UL &lt;&lt; PWR_SR1_WUF2_Pos)                  </span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb2045f5b3571c37bba90051c2b5ea6"> 3628</a></span><span class="preprocessor">#define PWR_SR1_WUF2              PWR_SR1_WUF2_Msk                             </span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8014ec451339efbf0ac723a9d84e245b"> 3629</a></span><span class="preprocessor">#define PWR_SR1_WUF4_Pos          (3U)</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a13909fdce06449a0f1138df7635c31"> 3630</a></span><span class="preprocessor">#define PWR_SR1_WUF4_Msk          (0x1UL &lt;&lt; PWR_SR1_WUF4_Pos)                  </span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92613bf31b9b2a8d63c24a0a1e8c5516"> 3631</a></span><span class="preprocessor">#define PWR_SR1_WUF4              PWR_SR1_WUF4_Msk                             </span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93835a3ebe91f7648e295cef35bb4067"> 3632</a></span><span class="preprocessor">#define PWR_SR1_WUF6_Pos          (5U)</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab893632ca5fd8f6b3b7966bf192bd058"> 3633</a></span><span class="preprocessor">#define PWR_SR1_WUF6_Msk          (0x1UL &lt;&lt; PWR_SR1_WUF6_Pos)                  </span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2358ee724f9b8fcdc1e1afd76118bd6"> 3634</a></span><span class="preprocessor">#define PWR_SR1_WUF6              PWR_SR1_WUF6_Msk                             </span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cfff180e3bef9c1fad18d4f8ba606e"> 3635</a></span><span class="preprocessor">#define PWR_SR1_SBF_Pos           (8U)</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46de86e5fa599d3aabe3646e5c83ff13"> 3636</a></span><span class="preprocessor">#define PWR_SR1_SBF_Msk           (0x1UL &lt;&lt; PWR_SR1_SBF_Pos)                   </span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52067a339f2800cca29e0373f1b7d5f1"> 3637</a></span><span class="preprocessor">#define PWR_SR1_SBF               PWR_SR1_SBF_Msk                              </span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17e157e6252e1503b6c6bb528c8776e"> 3638</a></span><span class="preprocessor">#define PWR_SR1_WUFI_Pos          (15U)</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3292409f4ace61d403b652bb0ded849c"> 3639</a></span><span class="preprocessor">#define PWR_SR1_WUFI_Msk          (0x1UL &lt;&lt; PWR_SR1_WUFI_Pos)                  </span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bcd91a779fee2f98a91b1ac734b6c9"> 3640</a></span><span class="preprocessor">#define PWR_SR1_WUFI              PWR_SR1_WUFI_Msk                             </span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span><span class="comment">/********************  Bit definition for PWR_SR2 register  ********************/</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5e2160b5227ebfad0c8434d6ee162b"> 3643</a></span><span class="preprocessor">#define PWR_SR2_FLASH_RDY_Pos     (7U)</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f498e32ba89781c5cc9cc37a8bd13a1"> 3644</a></span><span class="preprocessor">#define PWR_SR2_FLASH_RDY_Msk     (0x1UL &lt;&lt; PWR_SR2_FLASH_RDY_Pos)             </span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f445dadc401ac52d801fdcab051a40a"> 3645</a></span><span class="preprocessor">#define PWR_SR2_FLASH_RDY         PWR_SR2_FLASH_RDY_Msk                        </span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec5679fae132b06386690a6008210ab8"> 3646</a></span><span class="preprocessor">#define PWR_SR2_REGLPS_Pos        (8U)</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4"> 3647</a></span><span class="preprocessor">#define PWR_SR2_REGLPS_Msk        (0x1UL &lt;&lt; PWR_SR2_REGLPS_Pos)                </span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911a8a399671b6dc3fca4948f1ad6872"> 3648</a></span><span class="preprocessor">#define PWR_SR2_REGLPS            PWR_SR2_REGLPS_Msk                           </span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff23f66315da4c825502c360b7855988"> 3649</a></span><span class="preprocessor">#define PWR_SR2_REGLPF_Pos        (9U)</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3314b8d9a65423906e4b7dc6da6152c"> 3650</a></span><span class="preprocessor">#define PWR_SR2_REGLPF_Msk        (0x1UL &lt;&lt; PWR_SR2_REGLPF_Pos)                </span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b4c0d31f1dbb17ccb85a6e582a00b9d"> 3651</a></span><span class="preprocessor">#define PWR_SR2_REGLPF            PWR_SR2_REGLPF_Msk                           </span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb351da51286ac6ecef463e03c665e85"> 3652</a></span><span class="preprocessor">#define PWR_SR2_VOSF_Pos          (10U)</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77731b81c1c30295b5638e1502df5ab6"> 3653</a></span><span class="preprocessor">#define PWR_SR2_VOSF_Msk          (0x1UL &lt;&lt; PWR_SR2_VOSF_Pos)                  </span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16cbf806601b43cdbcba10b444c7f81"> 3654</a></span><span class="preprocessor">#define PWR_SR2_VOSF              PWR_SR2_VOSF_Msk                             </span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span><span class="comment">/********************  Bit definition for PWR_SCR register  ********************/</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac91a81ed0c084e866916d3f8ba16d3"> 3657</a></span><span class="preprocessor">#define PWR_SCR_CWUF_Pos          (0U)</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db68cb99dedae6f165584bfe2063920"> 3658</a></span><span class="preprocessor">#define PWR_SCR_CWUF_Msk          (0x2BUL &lt;&lt; PWR_SCR_CWUF_Pos)                 </span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab617e1bb3dca54f12c80d4c5b3a0ee3c"> 3659</a></span><span class="preprocessor">#define PWR_SCR_CWUF              PWR_SCR_CWUF_Msk                             </span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6909ba44c7142a50c39b58cb72ef464"> 3660</a></span><span class="preprocessor">#define PWR_SCR_CWUF1_Pos         (0U)</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142fa620aec1ce292870d2a88c8e4bfc"> 3661</a></span><span class="preprocessor">#define PWR_SCR_CWUF1_Msk         (0x1UL &lt;&lt; PWR_SCR_CWUF1_Pos)                 </span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a12f5af4994abe5b34cf7eae3dacf70"> 3662</a></span><span class="preprocessor">#define PWR_SCR_CWUF1             PWR_SCR_CWUF1_Msk                            </span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad97b48b66e135768b645abbf6ca4a0c8"> 3663</a></span><span class="preprocessor">#define PWR_SCR_CWUF2_Pos         (1U)</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a59ab189af3edee39d5f86586c1d4a"> 3664</a></span><span class="preprocessor">#define PWR_SCR_CWUF2_Msk         (0x1UL &lt;&lt; PWR_SCR_CWUF2_Pos)                 </span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4128b0b9a09d2443ce0e4eef81177a8d"> 3665</a></span><span class="preprocessor">#define PWR_SCR_CWUF2             PWR_SCR_CWUF2_Msk                            </span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f2eb15c4662edb69ebd5fa8f3c72a9f"> 3666</a></span><span class="preprocessor">#define PWR_SCR_CWUF4_Pos         (3U)</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02905174fda882abf1f543ca487c1ec4"> 3667</a></span><span class="preprocessor">#define PWR_SCR_CWUF4_Msk         (0x1UL &lt;&lt; PWR_SCR_CWUF4_Pos)                 </span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032b297a06e80628d63eb25dd1388268"> 3668</a></span><span class="preprocessor">#define PWR_SCR_CWUF4             PWR_SCR_CWUF4_Msk                            </span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58dbe22d1770be0eb39c2abc14dc0f1e"> 3669</a></span><span class="preprocessor">#define PWR_SCR_CWUF6_Pos         (5U)</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4b59ea278be3cac05f9dc033c196f7"> 3670</a></span><span class="preprocessor">#define PWR_SCR_CWUF6_Msk         (0x1UL &lt;&lt; PWR_SCR_CWUF6_Pos)                 </span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd258d21ebd14e16b095749fd5ff20ce"> 3671</a></span><span class="preprocessor">#define PWR_SCR_CWUF6             PWR_SCR_CWUF6_Msk                            </span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac354c14bf95b86950ccddb4b469c0e"> 3672</a></span><span class="preprocessor">#define PWR_SCR_CSBF_Pos          (8U)</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da6bdd44c4392f18d8216d3cc4e9c83"> 3673</a></span><span class="preprocessor">#define PWR_SCR_CSBF_Msk          (0x1UL &lt;&lt; PWR_SCR_CSBF_Pos)                  </span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdddfe059abe4fdb479d6f77d41f5bc5"> 3674</a></span><span class="preprocessor">#define PWR_SCR_CSBF              PWR_SCR_CSBF_Msk                             </span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span><span class="comment">/********************  Bit definition for PWR_PUCRA register  *****************/</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8876434e7ef8f5bb1ed5c2cf6d0fe14"> 3677</a></span><span class="preprocessor">#define PWR_PUCRA_PU0_Pos         (0U)</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe0e8921b5329c02509fef3c3a47a60"> 3678</a></span><span class="preprocessor">#define PWR_PUCRA_PU0_Msk         (0x1UL &lt;&lt; PWR_PUCRA_PU0_Pos)                 </span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa37a5a71d1b2dc2cf9114fe9f3953e75"> 3679</a></span><span class="preprocessor">#define PWR_PUCRA_PU0             PWR_PUCRA_PU0_Msk                            </span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7f0a7ac9f974036586696ee569898cd"> 3680</a></span><span class="preprocessor">#define PWR_PUCRA_PU1_Pos         (1U)</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3eb287384a7ab031cfb9fc7e923c2e"> 3681</a></span><span class="preprocessor">#define PWR_PUCRA_PU1_Msk         (0x1UL &lt;&lt; PWR_PUCRA_PU1_Pos)                 </span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec2b5b8d107279bf021dd0f9fe4dc3b5"> 3682</a></span><span class="preprocessor">#define PWR_PUCRA_PU1             PWR_PUCRA_PU1_Msk                            </span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53255e1fc57663154ec32c5ed2367302"> 3683</a></span><span class="preprocessor">#define PWR_PUCRA_PU2_Pos         (2U)</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24623a30e35de7d70d9f84e95e890c5e"> 3684</a></span><span class="preprocessor">#define PWR_PUCRA_PU2_Msk         (0x1UL &lt;&lt; PWR_PUCRA_PU2_Pos)                 </span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ddb777615f43f72c28b2405aac62a6"> 3685</a></span><span class="preprocessor">#define PWR_PUCRA_PU2             PWR_PUCRA_PU2_Msk                            </span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac867daed9f7e4b1f832cb876768f94f7"> 3686</a></span><span class="preprocessor">#define PWR_PUCRA_PU3_Pos         (3U)</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67b93be9a36f6915454c7859f3ce330"> 3687</a></span><span class="preprocessor">#define PWR_PUCRA_PU3_Msk         (0x1UL &lt;&lt; PWR_PUCRA_PU3_Pos)                 </span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9be6b792ef982be31fc9a54410096a07"> 3688</a></span><span class="preprocessor">#define PWR_PUCRA_PU3             PWR_PUCRA_PU3_Msk                            </span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2818544e29057de21e34a0b176c1c2"> 3689</a></span><span class="preprocessor">#define PWR_PUCRA_PU4_Pos         (4U)</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81f4337502c35e99ccffcb0150c5dd97"> 3690</a></span><span class="preprocessor">#define PWR_PUCRA_PU4_Msk         (0x1UL &lt;&lt; PWR_PUCRA_PU4_Pos)                 </span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0580e337f1f2835b3b07f69691d06e2d"> 3691</a></span><span class="preprocessor">#define PWR_PUCRA_PU4             PWR_PUCRA_PU4_Msk                            </span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9062bfa1c165737775ae8905847a4de0"> 3692</a></span><span class="preprocessor">#define PWR_PUCRA_PU5_Pos         (5U)</span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f307ff27d146d5ba82c8e55e81e8ef9"> 3693</a></span><span class="preprocessor">#define PWR_PUCRA_PU5_Msk         (0x1UL &lt;&lt; PWR_PUCRA_PU5_Pos)                 </span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga711d79dc0cf7bacfcc008100609f7ce1"> 3694</a></span><span class="preprocessor">#define PWR_PUCRA_PU5             PWR_PUCRA_PU5_Msk                            </span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e21f12c18a827009efab6f7f95a4f80"> 3695</a></span><span class="preprocessor">#define PWR_PUCRA_PU6_Pos         (6U)</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce72736aed48df17ce7e7e0f1a24b57"> 3696</a></span><span class="preprocessor">#define PWR_PUCRA_PU6_Msk         (0x1UL &lt;&lt; PWR_PUCRA_PU6_Pos)                 </span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc58fe99b739e981ddf4e6a4b88d364"> 3697</a></span><span class="preprocessor">#define PWR_PUCRA_PU6             PWR_PUCRA_PU6_Msk                            </span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318d7ccea3cfcd0b64e7a699ec5a05d3"> 3698</a></span><span class="preprocessor">#define PWR_PUCRA_PU7_Pos         (7U)</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf4c644da69aebe2d1e855ddb9391db"> 3699</a></span><span class="preprocessor">#define PWR_PUCRA_PU7_Msk         (0x1UL &lt;&lt; PWR_PUCRA_PU7_Pos)                 </span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15aeabc9a7e03413b6ab4a24681409a"> 3700</a></span><span class="preprocessor">#define PWR_PUCRA_PU7             PWR_PUCRA_PU7_Msk                            </span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5c7ce9f0d89c6fd24541c0607838be4"> 3701</a></span><span class="preprocessor">#define PWR_PUCRA_PU8_Pos         (8U)</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934f303428833e2088687b90f0761d82"> 3702</a></span><span class="preprocessor">#define PWR_PUCRA_PU8_Msk         (0x1UL &lt;&lt; PWR_PUCRA_PU8_Pos)                 </span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2dcfd65ca51941c59308f0737b03586"> 3703</a></span><span class="preprocessor">#define PWR_PUCRA_PU8             PWR_PUCRA_PU8_Msk                            </span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85ad9d7dcddad6c877f47e0304cb72"> 3704</a></span><span class="preprocessor">#define PWR_PUCRA_PU9_Pos         (9U)</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220bb2da06fcfb719506f0e71972682"> 3705</a></span><span class="preprocessor">#define PWR_PUCRA_PU9_Msk         (0x1UL &lt;&lt; PWR_PUCRA_PU9_Pos)                 </span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60fa8aedf78c83d3e2016181d6732c2"> 3706</a></span><span class="preprocessor">#define PWR_PUCRA_PU9             PWR_PUCRA_PU9_Msk                            </span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b9a2d7e14eaefa6834a5ff44133a4fd"> 3707</a></span><span class="preprocessor">#define PWR_PUCRA_PU10_Pos        (10U)</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed2c19a6fb74eae2e2d820e55401f3"> 3708</a></span><span class="preprocessor">#define PWR_PUCRA_PU10_Msk        (0x1UL &lt;&lt; PWR_PUCRA_PU10_Pos)                </span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeff4befeb563f940a4c58d7c987901db"> 3709</a></span><span class="preprocessor">#define PWR_PUCRA_PU10            PWR_PUCRA_PU10_Msk                           </span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8a5f4dc2ffb790e788ea1091ab9352"> 3710</a></span><span class="preprocessor">#define PWR_PUCRA_PU11_Pos        (11U)</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dfef1ecdf8ec220c11d0d1f49c69ae7"> 3711</a></span><span class="preprocessor">#define PWR_PUCRA_PU11_Msk        (0x1UL &lt;&lt; PWR_PUCRA_PU11_Pos)                </span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28908f031c90b7fd41a18e95d5aaa75"> 3712</a></span><span class="preprocessor">#define PWR_PUCRA_PU11            PWR_PUCRA_PU11_Msk                           </span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8e6c40d7e6c7ac2cbcc1c3fcc08ba5"> 3713</a></span><span class="preprocessor">#define PWR_PUCRA_PU12_Pos        (12U)</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57c0e329a3f6fb5891df8818bbbc32cf"> 3714</a></span><span class="preprocessor">#define PWR_PUCRA_PU12_Msk        (0x1UL &lt;&lt; PWR_PUCRA_PU12_Pos)                </span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45f1697a5a79ff74c562325c1116507d"> 3715</a></span><span class="preprocessor">#define PWR_PUCRA_PU12            PWR_PUCRA_PU12_Msk                           </span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d0b5b56fa83f9b2a865ee43aefcf7cf"> 3716</a></span><span class="preprocessor">#define PWR_PUCRA_PU13_Pos        (13U)</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace712733c92243807456da9fc3b9cbe7"> 3717</a></span><span class="preprocessor">#define PWR_PUCRA_PU13_Msk        (0x1UL &lt;&lt; PWR_PUCRA_PU13_Pos)                </span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c909822b78854b96cbb84ee4ccea70f"> 3718</a></span><span class="preprocessor">#define PWR_PUCRA_PU13            PWR_PUCRA_PU13_Msk                           </span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43d20ffb2e9e97ce7a26e13dcfa28f4c"> 3719</a></span><span class="preprocessor">#define PWR_PUCRA_PU14_Pos        (14U)</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82346897e352cc62eebabf633aafb196"> 3720</a></span><span class="preprocessor">#define PWR_PUCRA_PU14_Msk        (0x1UL &lt;&lt; PWR_PUCRA_PU14_Pos)                </span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac813f7f8e0cbe4e5276effa5387754d2"> 3721</a></span><span class="preprocessor">#define PWR_PUCRA_PU14            PWR_PUCRA_PU14_Msk                           </span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172a58d394695b285911ea186e5f5b39"> 3722</a></span><span class="preprocessor">#define PWR_PUCRA_PU15_Pos        (15U)</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7427137170f70d83d7889214ffa6ace1"> 3723</a></span><span class="preprocessor">#define PWR_PUCRA_PU15_Msk        (0x1UL &lt;&lt; PWR_PUCRA_PU15_Pos)                </span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10226eab2ec4088bc485b50bd1d03be7"> 3724</a></span><span class="preprocessor">#define PWR_PUCRA_PU15            PWR_PUCRA_PU15_Msk                           </span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span><span class="comment">/********************  Bit definition for PWR_PDCRA register  *****************/</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c22daf7cc92c810efcb8f7d020701e8"> 3727</a></span><span class="preprocessor">#define PWR_PDCRA_PD0_Pos         (0U)</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee33b2fb334043d0ed6b92591de11eac"> 3728</a></span><span class="preprocessor">#define PWR_PDCRA_PD0_Msk         (0x1UL &lt;&lt; PWR_PDCRA_PD0_Pos)                 </span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98f618d6092a281ade2be95b68e6fd0f"> 3729</a></span><span class="preprocessor">#define PWR_PDCRA_PD0             PWR_PDCRA_PD0_Msk                            </span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18e38292874b4ac5e4e7794d2797bd5"> 3730</a></span><span class="preprocessor">#define PWR_PDCRA_PD1_Pos         (1U)</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4464fe7a2657ae4344f64a73bdd26633"> 3731</a></span><span class="preprocessor">#define PWR_PDCRA_PD1_Msk         (0x1UL &lt;&lt; PWR_PDCRA_PD1_Pos)                 </span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae056a098e7b2506108ef1681c6f5897c"> 3732</a></span><span class="preprocessor">#define PWR_PDCRA_PD1             PWR_PDCRA_PD1_Msk                            </span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878b9bad49a1ebde399d3fcf984f5684"> 3733</a></span><span class="preprocessor">#define PWR_PDCRA_PD2_Pos         (2U)</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab738aaf601782ed987931e320059659b"> 3734</a></span><span class="preprocessor">#define PWR_PDCRA_PD2_Msk         (0x1UL &lt;&lt; PWR_PDCRA_PD2_Pos)                 </span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6428d9c0ec9ea372ee6eaf1002027d81"> 3735</a></span><span class="preprocessor">#define PWR_PDCRA_PD2             PWR_PDCRA_PD2_Msk                            </span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace39e7989aba1c4e0433fe6699e80614"> 3736</a></span><span class="preprocessor">#define PWR_PDCRA_PD3_Pos         (3U)</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6096badf58dbc180e5837a989e3ea91"> 3737</a></span><span class="preprocessor">#define PWR_PDCRA_PD3_Msk         (0x1UL &lt;&lt; PWR_PDCRA_PD3_Pos)                 </span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga812c8321ee9c4d6e0994584096dd63bd"> 3738</a></span><span class="preprocessor">#define PWR_PDCRA_PD3             PWR_PDCRA_PD3_Msk                            </span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6931ae3d0af06f12524fd5fcb549a6a"> 3739</a></span><span class="preprocessor">#define PWR_PDCRA_PD4_Pos         (4U)</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae91934e451db08bbf6359c47fbd63681"> 3740</a></span><span class="preprocessor">#define PWR_PDCRA_PD4_Msk         (0x1UL &lt;&lt; PWR_PDCRA_PD4_Pos)                 </span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada33fd2d7cb253ee02b620f409f21028"> 3741</a></span><span class="preprocessor">#define PWR_PDCRA_PD4             PWR_PDCRA_PD4_Msk                            </span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35c5f5e4a29b4c461500b2c59a6a13a"> 3742</a></span><span class="preprocessor">#define PWR_PDCRA_PD5_Pos         (5U)</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d60303b03394fac3860ae130f6593c"> 3743</a></span><span class="preprocessor">#define PWR_PDCRA_PD5_Msk         (0x1UL &lt;&lt; PWR_PDCRA_PD5_Pos)                 </span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c34bc562f7e0d3457f9dcf3f0f979b1"> 3744</a></span><span class="preprocessor">#define PWR_PDCRA_PD5             PWR_PDCRA_PD5_Msk                            </span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga123c7305686f66cae78095bf68165851"> 3745</a></span><span class="preprocessor">#define PWR_PDCRA_PD6_Pos         (6U)</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ef5a7f6e2257564500b8176c43d9d8"> 3746</a></span><span class="preprocessor">#define PWR_PDCRA_PD6_Msk         (0x1UL &lt;&lt; PWR_PDCRA_PD6_Pos)                 </span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19869403889d124604a55566b0919f01"> 3747</a></span><span class="preprocessor">#define PWR_PDCRA_PD6             PWR_PDCRA_PD6_Msk                            </span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4872eaef9cdb0e75bba657b9b5b0a21"> 3748</a></span><span class="preprocessor">#define PWR_PDCRA_PD7_Pos         (7U)</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8141add5664689326281118a609c529"> 3749</a></span><span class="preprocessor">#define PWR_PDCRA_PD7_Msk         (0x1UL &lt;&lt; PWR_PDCRA_PD7_Pos)                 </span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1474b2694813ec7e008a7611fa0c2471"> 3750</a></span><span class="preprocessor">#define PWR_PDCRA_PD7             PWR_PDCRA_PD7_Msk                            </span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1873595532c0dd479b9c029d67e0b0bc"> 3751</a></span><span class="preprocessor">#define PWR_PDCRA_PD8_Pos         (8U)</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga415db2521ae4496348800ea013b45be8"> 3752</a></span><span class="preprocessor">#define PWR_PDCRA_PD8_Msk         (0x1UL &lt;&lt; PWR_PDCRA_PD8_Pos)                 </span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3efe6ef3bd4e229a0611f7fd6bb87a"> 3753</a></span><span class="preprocessor">#define PWR_PDCRA_PD8             PWR_PDCRA_PD8_Msk                            </span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108f513e7c4f9497ade1ffd9fac028c3"> 3754</a></span><span class="preprocessor">#define PWR_PDCRA_PD9_Pos         (9U)</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8b899ebd261a8cbe8e111cc5901a0"> 3755</a></span><span class="preprocessor">#define PWR_PDCRA_PD9_Msk         (0x1UL &lt;&lt; PWR_PDCRA_PD9_Pos)                 </span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6cdc9285d68bc18eaf0db89e9c97ab0"> 3756</a></span><span class="preprocessor">#define PWR_PDCRA_PD9             PWR_PDCRA_PD9_Msk                            </span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7b2c1ef54905aec0014965e46157f3"> 3757</a></span><span class="preprocessor">#define PWR_PDCRA_PD10_Pos        (10U)</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb81d8b74a47b133f2e5a38be19f6719"> 3758</a></span><span class="preprocessor">#define PWR_PDCRA_PD10_Msk        (0x1UL &lt;&lt; PWR_PDCRA_PD10_Pos)                </span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5245e26b03499292c6cf51e05bb19836"> 3759</a></span><span class="preprocessor">#define PWR_PDCRA_PD10            PWR_PDCRA_PD10_Msk                           </span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb84b52ab7eb63a3dbbbf83a7000148c"> 3760</a></span><span class="preprocessor">#define PWR_PDCRA_PD11_Pos        (11U)</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e7c1b93609dad10f1a917032b07cc59"> 3761</a></span><span class="preprocessor">#define PWR_PDCRA_PD11_Msk        (0x1UL &lt;&lt; PWR_PDCRA_PD11_Pos)                </span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66adfaf86df1195314177622daa9184"> 3762</a></span><span class="preprocessor">#define PWR_PDCRA_PD11            PWR_PDCRA_PD11_Msk                           </span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21043f773f2bc5c9d0127b3e1d9e606f"> 3763</a></span><span class="preprocessor">#define PWR_PDCRA_PD12_Pos        (12U)</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e275fa23907bba7f81d5e416e2b14ad"> 3764</a></span><span class="preprocessor">#define PWR_PDCRA_PD12_Msk        (0x1UL &lt;&lt; PWR_PDCRA_PD12_Pos)                </span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5f3174003f34b9d4f8981abc981c41"> 3765</a></span><span class="preprocessor">#define PWR_PDCRA_PD12            PWR_PDCRA_PD12_Msk                           </span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30218ad89991672375516f222d2099fb"> 3766</a></span><span class="preprocessor">#define PWR_PDCRA_PD13_Pos        (13U)</span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga165efca93621e2934c8656b6fd1b35fe"> 3767</a></span><span class="preprocessor">#define PWR_PDCRA_PD13_Msk        (0x1UL &lt;&lt; PWR_PDCRA_PD13_Pos)                </span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd1ea9c9025a3e2fe77dee61577c635"> 3768</a></span><span class="preprocessor">#define PWR_PDCRA_PD13            PWR_PDCRA_PD13_Msk                           </span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4222aa9fc233c7ae9f71d6d0699a5a"> 3769</a></span><span class="preprocessor">#define PWR_PDCRA_PD14_Pos        (14U)</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9820b0074c9c5ad0cf9e761456476880"> 3770</a></span><span class="preprocessor">#define PWR_PDCRA_PD14_Msk        (0x1UL &lt;&lt; PWR_PDCRA_PD14_Pos)                </span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab695000920fc04b4fa434dc40b6efeab"> 3771</a></span><span class="preprocessor">#define PWR_PDCRA_PD14            PWR_PDCRA_PD14_Msk                           </span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96bbb44d16e67f4052dacade197331da"> 3772</a></span><span class="preprocessor">#define PWR_PDCRA_PD15_Pos        (15U)</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91412603c1bc597f48f3e0b2ad08b8b6"> 3773</a></span><span class="preprocessor">#define PWR_PDCRA_PD15_Msk        (0x1UL &lt;&lt; PWR_PDCRA_PD15_Pos)                </span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c0f87ba5447ec24ab4d40d626f9b6f6"> 3774</a></span><span class="preprocessor">#define PWR_PDCRA_PD15            PWR_PDCRA_PD15_Msk                           </span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span><span class="comment">/********************  Bit definition for PWR_PUCRB register  *****************/</span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22f505011741e91cf5dec70d1981d594"> 3777</a></span><span class="preprocessor">#define PWR_PUCRB_PU0_Pos         (0U)</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e091698fea2a13edb66db5705753e01"> 3778</a></span><span class="preprocessor">#define PWR_PUCRB_PU0_Msk         (0x1UL &lt;&lt; PWR_PUCRB_PU0_Pos)                 </span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga129d8d156c55e148ecd0fea5305c4834"> 3779</a></span><span class="preprocessor">#define PWR_PUCRB_PU0             PWR_PUCRB_PU0_Msk                            </span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01de46035aa38d820dbea3642c2fb15b"> 3780</a></span><span class="preprocessor">#define PWR_PUCRB_PU1_Pos         (1U)</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6f59d7c348bdaa0998ef1bf7ac2121f"> 3781</a></span><span class="preprocessor">#define PWR_PUCRB_PU1_Msk         (0x1UL &lt;&lt; PWR_PUCRB_PU1_Pos)                 </span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga273f1d0f7acfb46d5c85fe6da76cd018"> 3782</a></span><span class="preprocessor">#define PWR_PUCRB_PU1             PWR_PUCRB_PU1_Msk                            </span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc0db0b599cb801e3cb104504d752679"> 3783</a></span><span class="preprocessor">#define PWR_PUCRB_PU2_Pos         (2U)</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga194b18756104386229bcba2108af88c4"> 3784</a></span><span class="preprocessor">#define PWR_PUCRB_PU2_Msk         (0x1UL &lt;&lt; PWR_PUCRB_PU2_Pos)                 </span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a5a0f62c13d529f2e87f5b3e109a23c"> 3785</a></span><span class="preprocessor">#define PWR_PUCRB_PU2             PWR_PUCRB_PU2_Msk                            </span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9411c5a0d691198516741e81de4ee5ba"> 3786</a></span><span class="preprocessor">#define PWR_PUCRB_PU3_Pos         (3U)</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e916dcb3e45c7d29c21171e6d63ac2d"> 3787</a></span><span class="preprocessor">#define PWR_PUCRB_PU3_Msk         (0x1UL &lt;&lt; PWR_PUCRB_PU3_Pos)                 </span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cb996d5a064c2e142f106d502c44743"> 3788</a></span><span class="preprocessor">#define PWR_PUCRB_PU3             PWR_PUCRB_PU3_Msk                            </span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601ff7205b9d34fac7f2d496388a92ef"> 3789</a></span><span class="preprocessor">#define PWR_PUCRB_PU4_Pos         (4U)</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4702b6326bcb3355dbcc317b1f47fc6e"> 3790</a></span><span class="preprocessor">#define PWR_PUCRB_PU4_Msk         (0x1UL &lt;&lt; PWR_PUCRB_PU4_Pos)                 </span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d893e072e835738dfb08388a7d994f"> 3791</a></span><span class="preprocessor">#define PWR_PUCRB_PU4             PWR_PUCRB_PU4_Msk                            </span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f6de34902b5ed5a45a8bc652e34937"> 3792</a></span><span class="preprocessor">#define PWR_PUCRB_PU5_Pos         (5U)</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e02ad765d2e602be7859bd5d4479c29"> 3793</a></span><span class="preprocessor">#define PWR_PUCRB_PU5_Msk         (0x1UL &lt;&lt; PWR_PUCRB_PU5_Pos)                 </span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac51029d76b517d12d9f47a2d6b5ecd53"> 3794</a></span><span class="preprocessor">#define PWR_PUCRB_PU5             PWR_PUCRB_PU5_Msk                            </span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d0dd25f2f9256f4b316a99e1dc9062a"> 3795</a></span><span class="preprocessor">#define PWR_PUCRB_PU6_Pos         (6U)</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga346b48a723b3c425141101d4c573c664"> 3796</a></span><span class="preprocessor">#define PWR_PUCRB_PU6_Msk         (0x1UL &lt;&lt; PWR_PUCRB_PU6_Pos)                 </span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b8affb0fc930e62f94728667e4d0f0"> 3797</a></span><span class="preprocessor">#define PWR_PUCRB_PU6             PWR_PUCRB_PU6_Msk                            </span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46c2996349ea0bacec88b2c20727473"> 3798</a></span><span class="preprocessor">#define PWR_PUCRB_PU7_Pos         (7U)</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadedbf067834e6331459df69de9bbb23b"> 3799</a></span><span class="preprocessor">#define PWR_PUCRB_PU7_Msk         (0x1UL &lt;&lt; PWR_PUCRB_PU7_Pos)                 </span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88fc11e9be618a451ad965b9b0a4c8c"> 3800</a></span><span class="preprocessor">#define PWR_PUCRB_PU7             PWR_PUCRB_PU7_Msk                            </span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2095315b10a7fc95a80a62cb64178530"> 3801</a></span><span class="preprocessor">#define PWR_PUCRB_PU8_Pos         (8U)</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb72ccaea96e3a73ba3ebeb666c5b8e"> 3802</a></span><span class="preprocessor">#define PWR_PUCRB_PU8_Msk         (0x1UL &lt;&lt; PWR_PUCRB_PU8_Pos)                 </span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ffd00a4bf2d4fd28217433411babb53"> 3803</a></span><span class="preprocessor">#define PWR_PUCRB_PU8             PWR_PUCRB_PU8_Msk                            </span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad58f19cabcf2265e07e1e62b7f601a96"> 3804</a></span><span class="preprocessor">#define PWR_PUCRB_PU9_Pos         (9U)</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab31e25a13c30591bd2d6df9247653fdf"> 3805</a></span><span class="preprocessor">#define PWR_PUCRB_PU9_Msk         (0x1UL &lt;&lt; PWR_PUCRB_PU9_Pos)                 </span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5111c01bf0f827eee13624386f8c87a8"> 3806</a></span><span class="preprocessor">#define PWR_PUCRB_PU9             PWR_PUCRB_PU9_Msk                            </span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc570f592335b6771414de04a00dae3"> 3807</a></span><span class="preprocessor">#define PWR_PUCRB_PU10_Pos        (10U)</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga615bc0c94d668f9eec1a09de806390bf"> 3808</a></span><span class="preprocessor">#define PWR_PUCRB_PU10_Msk        (0x1UL &lt;&lt; PWR_PUCRB_PU10_Pos)                </span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fdb6cfc29eb36d313449ebc323e7486"> 3809</a></span><span class="preprocessor">#define PWR_PUCRB_PU10            PWR_PUCRB_PU10_Msk                           </span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3474798e0804fcfabe8a9af4f0fc9fc0"> 3810</a></span><span class="preprocessor">#define PWR_PUCRB_PU11_Pos        (11U)</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0abcc1589f22b52aab50f7673ad96ad7"> 3811</a></span><span class="preprocessor">#define PWR_PUCRB_PU11_Msk        (0x1UL &lt;&lt; PWR_PUCRB_PU11_Pos)                </span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga024e24eaec5399dbbf9383d3f4ac448b"> 3812</a></span><span class="preprocessor">#define PWR_PUCRB_PU11            PWR_PUCRB_PU11_Msk                           </span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c21fc2718610526b6697e3464a8080"> 3813</a></span><span class="preprocessor">#define PWR_PUCRB_PU12_Pos        (12U)</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32fb49b277c9a85cd22d42c392372a76"> 3814</a></span><span class="preprocessor">#define PWR_PUCRB_PU12_Msk        (0x1UL &lt;&lt; PWR_PUCRB_PU12_Pos)                </span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad52ef628fddff9aac9a2fa2a337024c8"> 3815</a></span><span class="preprocessor">#define PWR_PUCRB_PU12            PWR_PUCRB_PU12_Msk                           </span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d9e3e4e44d64385d61e69e4ea33ae90"> 3816</a></span><span class="preprocessor">#define PWR_PUCRB_PU13_Pos        (13U)</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4ba5fcf1174b06db3576f880443c4d"> 3817</a></span><span class="preprocessor">#define PWR_PUCRB_PU13_Msk        (0x1UL &lt;&lt; PWR_PUCRB_PU13_Pos)                </span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e2d8d78d59882983fa36fce0b99db2"> 3818</a></span><span class="preprocessor">#define PWR_PUCRB_PU13            PWR_PUCRB_PU13_Msk                           </span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae52d4e117220bdd5b890293d82b32f97"> 3819</a></span><span class="preprocessor">#define PWR_PUCRB_PU14_Pos        (14U)</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5bbd42e19782a3ae78379c9856bb02b"> 3820</a></span><span class="preprocessor">#define PWR_PUCRB_PU14_Msk        (0x1UL &lt;&lt; PWR_PUCRB_PU14_Pos)                </span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052aaf6d241cdb6f42020e1e664dbe8"> 3821</a></span><span class="preprocessor">#define PWR_PUCRB_PU14            PWR_PUCRB_PU14_Msk                           </span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90edce6b6e8abf5a586aa86a62d61dec"> 3822</a></span><span class="preprocessor">#define PWR_PUCRB_PU15_Pos        (15U)</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ddc43e0f304deb653b59b5c9c28488d"> 3823</a></span><span class="preprocessor">#define PWR_PUCRB_PU15_Msk        (0x1UL &lt;&lt; PWR_PUCRB_PU15_Pos)                </span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e44fdf385168cb4c12857c97f344dc8"> 3824</a></span><span class="preprocessor">#define PWR_PUCRB_PU15            PWR_PUCRB_PU15_Msk                           </span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span><span class="comment">/********************  Bit definition for PWR_PDCRB register  *****************/</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3156cff88079f992cfecf83fc4c24a0f"> 3827</a></span><span class="preprocessor">#define PWR_PDCRB_PD0_Pos         (0U)</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c4ef8f13f7e806f98a1a107054e64e"> 3828</a></span><span class="preprocessor">#define PWR_PDCRB_PD0_Msk         (0x1UL &lt;&lt; PWR_PDCRB_PD0_Pos)                 </span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2cd588c2b969829e1f88833a6d3b5a"> 3829</a></span><span class="preprocessor">#define PWR_PDCRB_PD0             PWR_PDCRB_PD0_Msk                            </span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga156b16d1c95a62c302f60168eed1bc97"> 3830</a></span><span class="preprocessor">#define PWR_PDCRB_PD1_Pos         (1U)</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3046adb6cc5fcd53679decc7eeb667d0"> 3831</a></span><span class="preprocessor">#define PWR_PDCRB_PD1_Msk         (0x1UL &lt;&lt; PWR_PDCRB_PD1_Pos)                 </span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b949b9b188ed4f5d32e21d861b2c736"> 3832</a></span><span class="preprocessor">#define PWR_PDCRB_PD1             PWR_PDCRB_PD1_Msk                            </span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a48f771c9cf3be1c8cf65b25ec4228"> 3833</a></span><span class="preprocessor">#define PWR_PDCRB_PD2_Pos         (2U)</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf80e2b161cd9ba4ef414c83752140ec"> 3834</a></span><span class="preprocessor">#define PWR_PDCRB_PD2_Msk         (0x1UL &lt;&lt; PWR_PDCRB_PD2_Pos)                 </span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1534c44014b4d535b508cc20c40fa85"> 3835</a></span><span class="preprocessor">#define PWR_PDCRB_PD2             PWR_PDCRB_PD2_Msk                            </span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf55c2d7566fdcae357c256d6a1072b7b"> 3836</a></span><span class="preprocessor">#define PWR_PDCRB_PD3_Pos         (3U)</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac149e0ffb9cf021f8afde154186d2b4"> 3837</a></span><span class="preprocessor">#define PWR_PDCRB_PD3_Msk         (0x1UL &lt;&lt; PWR_PDCRB_PD3_Pos)                 </span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28cd3a2704ae28a983913740bbc802c0"> 3838</a></span><span class="preprocessor">#define PWR_PDCRB_PD3             PWR_PDCRB_PD3_Msk                            </span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacfd79bac58dcd1111148fd2ad3e6c57"> 3839</a></span><span class="preprocessor">#define PWR_PDCRB_PD4_Pos         (4U)</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb31d96291d2dd0d45e97ec87b6cfe5a"> 3840</a></span><span class="preprocessor">#define PWR_PDCRB_PD4_Msk         (0x1UL &lt;&lt; PWR_PDCRB_PD4_Pos)                 </span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a33156121113bf23f5795b19e1c6a9"> 3841</a></span><span class="preprocessor">#define PWR_PDCRB_PD4             PWR_PDCRB_PD4_Msk                            </span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b6fe9aca960e2b622af76b00afed7b"> 3842</a></span><span class="preprocessor">#define PWR_PDCRB_PD5_Pos         (5U)</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b76693d639162d39822be322427fb6c"> 3843</a></span><span class="preprocessor">#define PWR_PDCRB_PD5_Msk         (0x1UL &lt;&lt; PWR_PDCRB_PD5_Pos)                 </span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09ae046425088d62d3d265bcad357a6"> 3844</a></span><span class="preprocessor">#define PWR_PDCRB_PD5             PWR_PDCRB_PD5_Msk                            </span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73a01c8f15f9abdffd5aa391e345d44a"> 3845</a></span><span class="preprocessor">#define PWR_PDCRB_PD6_Pos         (6U)</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9208bbc9128c870e98c9c4ae00e7ee0"> 3846</a></span><span class="preprocessor">#define PWR_PDCRB_PD6_Msk         (0x1UL &lt;&lt; PWR_PDCRB_PD6_Pos)                 </span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd3165b4d4c17a1ffdf1761e814ea78"> 3847</a></span><span class="preprocessor">#define PWR_PDCRB_PD6             PWR_PDCRB_PD6_Msk                            </span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e6f73e160ae53ec8244aa6b938b0bfd"> 3848</a></span><span class="preprocessor">#define PWR_PDCRB_PD7_Pos         (7U)</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1d22b879885b7e2e1c1c328e3407363"> 3849</a></span><span class="preprocessor">#define PWR_PDCRB_PD7_Msk         (0x1UL &lt;&lt; PWR_PDCRB_PD7_Pos)                 </span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga427674dc4f9623ea074bd724d824be2b"> 3850</a></span><span class="preprocessor">#define PWR_PDCRB_PD7             PWR_PDCRB_PD7_Msk                            </span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48dbfde94a1d38564187a69a54b44024"> 3851</a></span><span class="preprocessor">#define PWR_PDCRB_PD8_Pos         (8U)</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf168ca98f9d5d679c8bcabc10797a7a4"> 3852</a></span><span class="preprocessor">#define PWR_PDCRB_PD8_Msk         (0x1UL &lt;&lt; PWR_PDCRB_PD8_Pos)                 </span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc7b3cadcebc65aa0540a5b8121615c5"> 3853</a></span><span class="preprocessor">#define PWR_PDCRB_PD8             PWR_PDCRB_PD8_Msk                            </span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6858f7cd6b90b601a1a76cc7218f890"> 3854</a></span><span class="preprocessor">#define PWR_PDCRB_PD9_Pos         (9U)</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25496cda63d6a5addbe27d9758c53c12"> 3855</a></span><span class="preprocessor">#define PWR_PDCRB_PD9_Msk         (0x1UL &lt;&lt; PWR_PDCRB_PD9_Pos)                 </span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7140323ffa8f79cb2bcf8d14267b1bb"> 3856</a></span><span class="preprocessor">#define PWR_PDCRB_PD9             PWR_PDCRB_PD9_Msk                            </span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5bbb790b54a8abeb7765b51d514e00d"> 3857</a></span><span class="preprocessor">#define PWR_PDCRB_PD10_Pos        (10U)</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805eef2115f36ec8992b5817816a9013"> 3858</a></span><span class="preprocessor">#define PWR_PDCRB_PD10_Msk        (0x1UL &lt;&lt; PWR_PDCRB_PD10_Pos)                </span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145eea973616f1beeeddef967a35c0a8"> 3859</a></span><span class="preprocessor">#define PWR_PDCRB_PD10            PWR_PDCRB_PD10_Msk                           </span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85e9f12fc025838b85f1ee3e2e86074"> 3860</a></span><span class="preprocessor">#define PWR_PDCRB_PD11_Pos        (11U)</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf99a8fbd71e32c6c620a870f7a3e09a3"> 3861</a></span><span class="preprocessor">#define PWR_PDCRB_PD11_Msk        (0x1UL &lt;&lt; PWR_PDCRB_PD11_Pos)                </span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeeeb285cd10bd9fa5c6618ccb5fa92d4"> 3862</a></span><span class="preprocessor">#define PWR_PDCRB_PD11            PWR_PDCRB_PD11_Msk                           </span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77c1ee247b264f12063aeda96fbc7ea1"> 3863</a></span><span class="preprocessor">#define PWR_PDCRB_PD12_Pos        (12U)</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966242f38aa6ae348158bd1094f36510"> 3864</a></span><span class="preprocessor">#define PWR_PDCRB_PD12_Msk        (0x1UL &lt;&lt; PWR_PDCRB_PD12_Pos)                </span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1dceca90bf3674c055892630b3ad036"> 3865</a></span><span class="preprocessor">#define PWR_PDCRB_PD12            PWR_PDCRB_PD12_Msk                           </span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07062c1ca4fba6c5cdbda2f1345dc933"> 3866</a></span><span class="preprocessor">#define PWR_PDCRB_PD13_Pos        (13U)</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8a3668b5dad81b73dadfc8e2e5c78f"> 3867</a></span><span class="preprocessor">#define PWR_PDCRB_PD13_Msk        (0x1UL &lt;&lt; PWR_PDCRB_PD13_Pos)                </span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93fcb404ee72c54c6bd279b46915323"> 3868</a></span><span class="preprocessor">#define PWR_PDCRB_PD13            PWR_PDCRB_PD13_Msk                           </span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5eb763660136684e61e909b2bc00f3"> 3869</a></span><span class="preprocessor">#define PWR_PDCRB_PD14_Pos        (14U)</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad556df0f36ce40c149a8d5f0726786be"> 3870</a></span><span class="preprocessor">#define PWR_PDCRB_PD14_Msk        (0x1UL &lt;&lt; PWR_PDCRB_PD14_Pos)                </span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c47f77664abf38d779cf450fc2a81cd"> 3871</a></span><span class="preprocessor">#define PWR_PDCRB_PD14            PWR_PDCRB_PD14_Msk                           </span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bc9388aa3238970b99f63aa24624512"> 3872</a></span><span class="preprocessor">#define PWR_PDCRB_PD15_Pos        (15U)</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117f563c92eef321e0b7cb753373a732"> 3873</a></span><span class="preprocessor">#define PWR_PDCRB_PD15_Msk        (0x1UL &lt;&lt; PWR_PDCRB_PD15_Pos)                </span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa163adf76bffcca1feda11e6c1e327c1"> 3874</a></span><span class="preprocessor">#define PWR_PDCRB_PD15            PWR_PDCRB_PD15_Msk                           </span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span><span class="comment">/********************  Bit definition for PWR_PUCRC register  *****************/</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b5c3b26900c618745e0292ef6c61ec"> 3877</a></span><span class="preprocessor">#define PWR_PUCRC_PU6_Pos         (6U)</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeccc86058cabe9d8272e4289b6a67ac5"> 3878</a></span><span class="preprocessor">#define PWR_PUCRC_PU6_Msk         (0x1UL &lt;&lt; PWR_PUCRC_PU6_Pos)                 </span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa5d9c889b89c0d17e0dad80f420393"> 3879</a></span><span class="preprocessor">#define PWR_PUCRC_PU6             PWR_PUCRC_PU6_Msk                            </span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04478e0841ed42e7f1e23c22f6231c34"> 3880</a></span><span class="preprocessor">#define PWR_PUCRC_PU7_Pos         (7U)</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab600e39e2c857efd052a936e8b772ea8"> 3881</a></span><span class="preprocessor">#define PWR_PUCRC_PU7_Msk         (0x1UL &lt;&lt; PWR_PUCRC_PU7_Pos)                 </span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c7beb8ab26d9b74a3d348e62ad72b64"> 3882</a></span><span class="preprocessor">#define PWR_PUCRC_PU7             PWR_PUCRC_PU7_Msk                            </span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d33c9b627a71e2700b92a2179618afa"> 3883</a></span><span class="preprocessor">#define PWR_PUCRC_PU13_Pos        (13U)</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga509dd7b59452db9b752a4476ead4ecd1"> 3884</a></span><span class="preprocessor">#define PWR_PUCRC_PU13_Msk        (0x1UL &lt;&lt; PWR_PUCRC_PU13_Pos)                </span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ea38e2db4485556e9afd4150e9f410"> 3885</a></span><span class="preprocessor">#define PWR_PUCRC_PU13            PWR_PUCRC_PU13_Msk                           </span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga512943e419cbd638d6132b8f4c0d7f69"> 3886</a></span><span class="preprocessor">#define PWR_PUCRC_PU14_Pos        (14U)</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b87975ea24465572b410384628263eb"> 3887</a></span><span class="preprocessor">#define PWR_PUCRC_PU14_Msk        (0x1UL &lt;&lt; PWR_PUCRC_PU14_Pos)                </span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac17fcae122bdf758e1ebe5d15131596b"> 3888</a></span><span class="preprocessor">#define PWR_PUCRC_PU14            PWR_PUCRC_PU14_Msk                           </span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8de4fefb5083aa897c6c166a75488cb6"> 3889</a></span><span class="preprocessor">#define PWR_PUCRC_PU15_Pos        (15U)</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d3f030981d74c9eb62b7edabe47e833"> 3890</a></span><span class="preprocessor">#define PWR_PUCRC_PU15_Msk        (0x1UL &lt;&lt; PWR_PUCRC_PU15_Pos)                </span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab0592f15fc3919c269f89dbfbbb352a"> 3891</a></span><span class="preprocessor">#define PWR_PUCRC_PU15            PWR_PUCRC_PU15_Msk                           </span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span><span class="comment">/********************  Bit definition for PWR_PDCRC register  *****************/</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga576e84cc390705ed5c86ac9f5b7bd640"> 3894</a></span><span class="preprocessor">#define PWR_PDCRC_PD6_Pos         (6U)</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc521c14f90c27c4c97deb1aa298cd3"> 3895</a></span><span class="preprocessor">#define PWR_PDCRC_PD6_Msk         (0x1UL &lt;&lt; PWR_PDCRC_PD6_Pos)                 </span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf19c03f355595fe94bf88d2f3635d07"> 3896</a></span><span class="preprocessor">#define PWR_PDCRC_PD6             PWR_PDCRC_PD6_Msk                            </span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b95da9907637ccc6efd8bab5e01892"> 3897</a></span><span class="preprocessor">#define PWR_PDCRC_PD7_Pos         (7U)</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae90d51604c60dc6d8ec297f8fb155a9b"> 3898</a></span><span class="preprocessor">#define PWR_PDCRC_PD7_Msk         (0x1UL &lt;&lt; PWR_PDCRC_PD7_Pos)                 </span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1d14b198926f28cb6ba79a3d39e670"> 3899</a></span><span class="preprocessor">#define PWR_PDCRC_PD7             PWR_PDCRC_PD7_Msk                            </span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79c725a8460db1cac44f2e7f612ae8f"> 3900</a></span><span class="preprocessor">#define PWR_PDCRC_PD13_Pos        (13U)</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985a08c2969bd5a0242a31d6987dae7d"> 3901</a></span><span class="preprocessor">#define PWR_PDCRC_PD13_Msk        (0x1UL &lt;&lt; PWR_PDCRC_PD13_Pos)                </span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d48bfbbeed282a3d27e7ad7afbd57c"> 3902</a></span><span class="preprocessor">#define PWR_PDCRC_PD13            PWR_PDCRC_PD13_Msk                           </span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ab1d27359dfa01d62770f5546372b53"> 3903</a></span><span class="preprocessor">#define PWR_PDCRC_PD14_Pos        (14U)</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56e4e7929dc0ad5afb4f327d83cf98c8"> 3904</a></span><span class="preprocessor">#define PWR_PDCRC_PD14_Msk        (0x1UL &lt;&lt; PWR_PDCRC_PD14_Pos)                </span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1aba7010bed582c742640c33b9a2461"> 3905</a></span><span class="preprocessor">#define PWR_PDCRC_PD14            PWR_PDCRC_PD14_Msk                           </span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63dd56cd215ff13435b4f8a07057a4e1"> 3906</a></span><span class="preprocessor">#define PWR_PDCRC_PD15_Pos        (15U)</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb43d71a8c0c024f437001bb567b7b8"> 3907</a></span><span class="preprocessor">#define PWR_PDCRC_PD15_Msk        (0x1UL &lt;&lt; PWR_PDCRC_PD15_Pos)                </span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44c8334eb583ca5ca8e93dc4e40b83d"> 3908</a></span><span class="preprocessor">#define PWR_PDCRC_PD15            PWR_PDCRC_PD15_Msk                           </span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="comment">/********************  Bit definition for PWR_PUCRD register  *****************/</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad656882c092c20d7934c118780fb0838"> 3911</a></span><span class="preprocessor">#define PWR_PUCRD_PU0_Pos         (0U)</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59d519933176da58e2d2c078f5d9eb4a"> 3912</a></span><span class="preprocessor">#define PWR_PUCRD_PU0_Msk         (0x1UL &lt;&lt; PWR_PUCRD_PU0_Pos)                 </span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec009a2fe9d9b2ea09db1f185dba3f17"> 3913</a></span><span class="preprocessor">#define PWR_PUCRD_PU0             PWR_PUCRD_PU0_Msk                            </span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e816ad13261e2627dce12f5613b933"> 3914</a></span><span class="preprocessor">#define PWR_PUCRD_PU1_Pos         (1U)</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fed6ded509da9f52743fb3dc180fb7f"> 3915</a></span><span class="preprocessor">#define PWR_PUCRD_PU1_Msk         (0x1UL &lt;&lt; PWR_PUCRD_PU1_Pos)                 </span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde0090cf6bfdbb67253cef05ca33de5"> 3916</a></span><span class="preprocessor">#define PWR_PUCRD_PU1             PWR_PUCRD_PU1_Msk                            </span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94e1169f89c2fade28e60d17280b8946"> 3917</a></span><span class="preprocessor">#define PWR_PUCRD_PU2_Pos         (2U)</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadded0c87cda196798e09377b98c2eb28"> 3918</a></span><span class="preprocessor">#define PWR_PUCRD_PU2_Msk         (0x1UL &lt;&lt; PWR_PUCRD_PU2_Pos)                 </span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1986f6ede1947d946d788cda11d8cf87"> 3919</a></span><span class="preprocessor">#define PWR_PUCRD_PU2             PWR_PUCRD_PU2_Msk                            </span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7e8f1097351b923169ead745dbb18da"> 3920</a></span><span class="preprocessor">#define PWR_PUCRD_PU3_Pos         (3U)</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a83b7e8e99396f7eaf6c08cd6f8d9fd"> 3921</a></span><span class="preprocessor">#define PWR_PUCRD_PU3_Msk         (0x1UL &lt;&lt; PWR_PUCRD_PU3_Pos)                 </span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28ce5e04a2065648ce6bcb8cd966fa48"> 3922</a></span><span class="preprocessor">#define PWR_PUCRD_PU3             PWR_PUCRD_PU3_Msk                            </span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span><span class="comment">/********************  Bit definition for PWR_PDCRD register  *****************/</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cb79cdee2a23c946d1fbe504d59fa00"> 3925</a></span><span class="preprocessor">#define PWR_PDCRD_PD0_Pos         (0U)</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d543ffaaaf0a81b35d8495a570fddc"> 3926</a></span><span class="preprocessor">#define PWR_PDCRD_PD0_Msk         (0x1UL &lt;&lt; PWR_PDCRD_PD0_Pos)                 </span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga446f536123f4db180005115066f224ab"> 3927</a></span><span class="preprocessor">#define PWR_PDCRD_PD0             PWR_PDCRD_PD0_Msk                            </span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d08bd7a5a2174236f568fb78733115"> 3928</a></span><span class="preprocessor">#define PWR_PDCRD_PD1_Pos         (1U)</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ff3dc96bd5edc7707762cb6fb7d555"> 3929</a></span><span class="preprocessor">#define PWR_PDCRD_PD1_Msk         (0x1UL &lt;&lt; PWR_PDCRD_PD1_Pos)                 </span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63f1696de0249d1278c09aba65ea08"> 3930</a></span><span class="preprocessor">#define PWR_PDCRD_PD1             PWR_PDCRD_PD1_Msk                            </span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c7c3ea2ff6df5d154c8cb113e40c355"> 3931</a></span><span class="preprocessor">#define PWR_PDCRD_PD2_Pos         (2U)</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb06503b5cef878ad11d30a1ab3c8133"> 3932</a></span><span class="preprocessor">#define PWR_PDCRD_PD2_Msk         (0x1UL &lt;&lt; PWR_PDCRD_PD2_Pos)                 </span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5f536a9ed4498efc381b92ab2b142e"> 3933</a></span><span class="preprocessor">#define PWR_PDCRD_PD2             PWR_PDCRD_PD2_Msk                            </span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394349ab7e96b6fd0359367b1f40c003"> 3934</a></span><span class="preprocessor">#define PWR_PDCRD_PD3_Pos         (3U)</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8ed6c631b989fa252d35ec03c0ea0e"> 3935</a></span><span class="preprocessor">#define PWR_PDCRD_PD3_Msk         (0x1UL &lt;&lt; PWR_PDCRD_PD3_Pos)                 </span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7abf4a6a4b4132dd28c49ed344532375"> 3936</a></span><span class="preprocessor">#define PWR_PDCRD_PD3             PWR_PDCRD_PD3_Msk                            </span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span><span class="comment">/********************  Bit definition for PWR_PUCRF register  *****************/</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d9e088d981f33152d9f213d5cc515f8"> 3939</a></span><span class="preprocessor">#define PWR_PUCRF_PU0_Pos         (0U)</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ee756aacdfbf1ad4cf94b80042c6325"> 3940</a></span><span class="preprocessor">#define PWR_PUCRF_PU0_Msk         (0x1UL &lt;&lt; PWR_PUCRF_PU0_Pos)                 </span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c99a9ab72532c8186d473f3bb814d4"> 3941</a></span><span class="preprocessor">#define PWR_PUCRF_PU0             PWR_PUCRF_PU0_Msk                            </span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9742eb3a8cbf7e1bb07c06e36f5b75fc"> 3942</a></span><span class="preprocessor">#define PWR_PUCRF_PU1_Pos         (1U)</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb6b0fa5853d1784097fc36dc1e4ea9"> 3943</a></span><span class="preprocessor">#define PWR_PUCRF_PU1_Msk         (0x1UL &lt;&lt; PWR_PUCRF_PU1_Pos)                 </span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7c96b86dc20bc53e8fda9354c692fef"> 3944</a></span><span class="preprocessor">#define PWR_PUCRF_PU1             PWR_PUCRF_PU1_Msk                            </span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5b19fb395fd0f6dab242063b184170"> 3945</a></span><span class="preprocessor">#define PWR_PUCRF_PU2_Pos         (2U)</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf62c2604d05912f6f234ba5953e74c"> 3946</a></span><span class="preprocessor">#define PWR_PUCRF_PU2_Msk         (0x1UL &lt;&lt; PWR_PUCRF_PU2_Pos)                 </span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74b00c325a10469dc4a5d2b177603dc"> 3947</a></span><span class="preprocessor">#define PWR_PUCRF_PU2             PWR_PUCRF_PU2_Msk                            </span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span><span class="comment">/********************  Bit definition for PWR_PDCRF register  *****************/</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab990af506e6999d0118130550acc5193"> 3950</a></span><span class="preprocessor">#define PWR_PDCRF_PD0_Pos         (0U)</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1cd1bf771eb55dde8c34f1a76152bf"> 3951</a></span><span class="preprocessor">#define PWR_PDCRF_PD0_Msk         (0x1UL &lt;&lt; PWR_PDCRF_PD0_Pos)                 </span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb6af22a1f3005bf9bd52fda6911425"> 3952</a></span><span class="preprocessor">#define PWR_PDCRF_PD0             PWR_PDCRF_PD0_Msk                            </span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac89e435cee72c7260102a62c4edc6b0"> 3953</a></span><span class="preprocessor">#define PWR_PDCRF_PD1_Pos         (1U)</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6760bffc0a93838dc937fc4391946364"> 3954</a></span><span class="preprocessor">#define PWR_PDCRF_PD1_Msk         (0x1UL &lt;&lt; PWR_PDCRF_PD1_Pos)                 </span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga021e94adc92b34eafd09f59a056f1d62"> 3955</a></span><span class="preprocessor">#define PWR_PDCRF_PD1             PWR_PDCRF_PD1_Msk                            </span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e75ab5dcb840d657440a1d7502fdd69"> 3956</a></span><span class="preprocessor">#define PWR_PDCRF_PD2_Pos         (2U)</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11858ab211b1595ad56a67a41003f3e0"> 3957</a></span><span class="preprocessor">#define PWR_PDCRF_PD2_Msk         (0x1UL &lt;&lt; PWR_PDCRF_PD2_Pos)                 </span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7eda4716fda2c075b6338889bbd352"> 3958</a></span><span class="preprocessor">#define PWR_PDCRF_PD2             PWR_PDCRF_PD2_Msk                            </span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span><span class="comment">/*                           Reset and Clock Control                          */</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span><span class="comment">/*</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span><span class="comment">* @brief Specific device feature definitions  (not present on all devices in the STM32G0 series)</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span><span class="comment">*/</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span> </div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span><span class="comment">/********************  Bit definition for RCC_CR register  *****************/</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585"> 3970</a></span><span class="preprocessor">#define RCC_CR_HSION_Pos                 (8U)</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 3971</a></span><span class="preprocessor">#define RCC_CR_HSION_Msk                 (0x1UL &lt;&lt; RCC_CR_HSION_Pos)           </span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 3972</a></span><span class="preprocessor">#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      </span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33c2b9f22004361c069c6cd35d14952"> 3973</a></span><span class="preprocessor">#define RCC_CR_HSIKERON_Pos              (9U)</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366"> 3974</a></span><span class="preprocessor">#define RCC_CR_HSIKERON_Msk              (0x1UL &lt;&lt; RCC_CR_HSIKERON_Pos)        </span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0"> 3975</a></span><span class="preprocessor">#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   </span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9"> 3976</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_Pos                (10U)</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947"> 3977</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_Msk                (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)          </span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 3978</a></span><span class="preprocessor">#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     </span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf010d03073d246be618d38dfc02e003d"> 3979</a></span><span class="preprocessor">#define RCC_CR_HSIDIV_Pos                (11U)</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d5a6a84aa21bf04c2980e0bb9a441d"> 3980</a></span><span class="preprocessor">#define RCC_CR_HSIDIV_Msk                (0x7UL &lt;&lt; RCC_CR_HSIDIV_Pos)          </span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9"> 3981</a></span><span class="preprocessor">#define RCC_CR_HSIDIV                    RCC_CR_HSIDIV_Msk                     </span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ce41d86b3de48ec80f230381bcd5046"> 3982</a></span><span class="preprocessor">#define RCC_CR_HSIDIV_0                  (0x1UL &lt;&lt; RCC_CR_HSIDIV_Pos)          </span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga468823398f54d90a0769f9cc24327091"> 3983</a></span><span class="preprocessor">#define RCC_CR_HSIDIV_1                  (0x2UL &lt;&lt; RCC_CR_HSIDIV_Pos)          </span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955d82cf94af28b08afcb83a9f852f2c"> 3984</a></span><span class="preprocessor">#define RCC_CR_HSIDIV_2                  (0x4UL &lt;&lt; RCC_CR_HSIDIV_Pos)          </span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a"> 3985</a></span><span class="preprocessor">#define RCC_CR_HSEON_Pos                 (16U)</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 3986</a></span><span class="preprocessor">#define RCC_CR_HSEON_Msk                 (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)           </span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 3987</a></span><span class="preprocessor">#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      </span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285"> 3988</a></span><span class="preprocessor">#define RCC_CR_HSERDY_Pos                (17U)</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 3989</a></span><span class="preprocessor">#define RCC_CR_HSERDY_Msk                (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)          </span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 3990</a></span><span class="preprocessor">#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     </span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9"> 3991</a></span><span class="preprocessor">#define RCC_CR_HSEBYP_Pos                (18U)</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 3992</a></span><span class="preprocessor">#define RCC_CR_HSEBYP_Msk                (0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)          </span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 3993</a></span><span class="preprocessor">#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     </span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa"> 3994</a></span><span class="preprocessor">#define RCC_CR_CSSON_Pos                 (19U)</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 3995</a></span><span class="preprocessor">#define RCC_CR_CSSON_Msk                 (0x1UL &lt;&lt; RCC_CR_CSSON_Pos)           </span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 3996</a></span><span class="preprocessor">#define RCC_CR_CSSON                     RCC_CR_CSSON_Msk                      </span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3"> 3998</a></span><span class="preprocessor">#define RCC_CR_PLLON_Pos                 (24U)</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 3999</a></span><span class="preprocessor">#define RCC_CR_PLLON_Msk                 (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)           </span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 4000</a></span><span class="preprocessor">#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      </span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4"> 4001</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_Pos                (25U)</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 4002</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_Msk                (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)          </span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 4003</a></span><span class="preprocessor">#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     </span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span><span class="comment">/********************  Bit definition for RCC_ICSCR register  ***************/</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92"> 4007</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_Pos             (0U)</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef"> 4008</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_Msk             (0xFFUL &lt;&lt; RCC_ICSCR_HSICAL_Pos)      </span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b"> 4009</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  </span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6688742a2bc2e5ea2b702ce3e8ba2141"> 4010</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_0               (0x01UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)      </span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d4a13a545aa927c0798a8c9d2e19b9c"> 4011</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_1               (0x02UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)      </span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a51d24a0526539fc1b887e495448ff"> 4012</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_2               (0x04UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)      </span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c33c0fd16ffda9c72e5bfcf9fd664a2"> 4013</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_3               (0x08UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)      </span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa093104b6fe728a9316d2a91f9d093d2"> 4014</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_4               (0x10UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)      </span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb5ecf162fa836674dc702b33fd1dfc"> 4015</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_5               (0x20UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)      </span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20b19d7f5baccc4a317b4f7c19d9f62"> 4016</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_6               (0x40UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)      </span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span><span class="preprocessor">#define RCC_ICSCR_HSICAL_7               (0x80UL &lt;&lt; RCC_ICSCR_HSICAL_Pos)      </span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330"> 4020</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_Pos            (8U)</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa"> 4021</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_Msk            (0x7FUL &lt;&lt; RCC_ICSCR_HSITRIM_Pos)     </span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804"> 4022</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 </span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga796dd9b257a665ff659f3fd40ad0eb2c"> 4023</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_0              (0x01UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos)     </span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fdf632fe37d9899d684fc1a80073102"> 4024</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_1              (0x02UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos)     </span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc6417d0cbbbb5895833fdf228bf7a9"> 4025</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_2              (0x04UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos)     </span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga545703865fb4ca029ffc560de246032d"> 4026</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_3              (0x08UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos)     </span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34fb8669719bb81fd869780c725f61a"> 4027</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_4              (0x10UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos)     </span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a97e3b5287853cbb0f4cabc7122a9e"> 4028</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_5              (0x20UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos)     </span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa4114cb273eed7b2c46fe0827f5be6"> 4029</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_6              (0x40UL &lt;&lt; RCC_ICSCR_HSITRIM_Pos)     </span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span><span class="comment">/********************  Bit definition for RCC_CFGR register  ***************/</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 4033</a></span><span class="preprocessor">#define RCC_CFGR_SW_Pos                (0U)</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 4034</a></span><span class="preprocessor">#define RCC_CFGR_SW_Msk                (0x7UL &lt;&lt; RCC_CFGR_SW_Pos)              </span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 4035</a></span><span class="preprocessor">#define RCC_CFGR_SW                    RCC_CFGR_SW_Msk                         </span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 4036</a></span><span class="preprocessor">#define RCC_CFGR_SW_0                  (0x1UL &lt;&lt; RCC_CFGR_SW_Pos)              </span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 4037</a></span><span class="preprocessor">#define RCC_CFGR_SW_1                  (0x2UL &lt;&lt; RCC_CFGR_SW_Pos)              </span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span><span class="preprocessor">#define RCC_CFGR_SW_2                  (0x4UL &lt;&lt; RCC_CFGR_SW_Pos)              </span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d"> 4041</a></span><span class="preprocessor">#define RCC_CFGR_SWS_Pos               (3U)</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 4042</a></span><span class="preprocessor">#define RCC_CFGR_SWS_Msk               (0x7UL &lt;&lt; RCC_CFGR_SWS_Pos)             </span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 4043</a></span><span class="preprocessor">#define RCC_CFGR_SWS                   RCC_CFGR_SWS_Msk                        </span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 4044</a></span><span class="preprocessor">#define RCC_CFGR_SWS_0                 (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)             </span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 4045</a></span><span class="preprocessor">#define RCC_CFGR_SWS_1                 (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)             </span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span><span class="preprocessor">#define RCC_CFGR_SWS_2                 (0x4UL &lt;&lt; RCC_CFGR_SWS_Pos)             </span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90"> 4049</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_Pos              (8U)</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 4050</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_Msk              (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)            </span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 4051</a></span><span class="preprocessor">#define RCC_CFGR_HPRE                  RCC_CFGR_HPRE_Msk                       </span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 4052</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_0                (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)            </span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 4053</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_1                (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)            </span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 4054</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_2                (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)            </span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span><span class="preprocessor">#define RCC_CFGR_HPRE_3                (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)            </span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe1acf457bc2a337808600a972dc3bc4"> 4058</a></span><span class="preprocessor">#define RCC_CFGR_PPRE_Pos              (12U)</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e"> 4059</a></span><span class="preprocessor">#define RCC_CFGR_PPRE_Msk              (0x7UL &lt;&lt; RCC_CFGR_PPRE_Pos)            </span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9"> 4060</a></span><span class="preprocessor">#define RCC_CFGR_PPRE                  RCC_CFGR_PPRE_Msk                       </span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad"> 4061</a></span><span class="preprocessor">#define RCC_CFGR_PPRE_0                (0x1UL &lt;&lt; RCC_CFGR_PPRE_Pos)            </span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c"> 4062</a></span><span class="preprocessor">#define RCC_CFGR_PPRE_1                (0x2UL &lt;&lt; RCC_CFGR_PPRE_Pos)            </span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span><span class="preprocessor">#define RCC_CFGR_PPRE_2                (0x4UL &lt;&lt; RCC_CFGR_PPRE_Pos)            </span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7"> 4067</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_Pos            (24U)</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b"> 4068</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_Msk            (0x7UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)          </span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd"> 4069</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL                RCC_CFGR_MCOSEL_Msk                     </span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9"> 4070</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_0              (0x1UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)          </span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64"> 4071</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_1              (0x2UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)          </span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span><span class="preprocessor">#define RCC_CFGR_MCOSEL_2              (0x4UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)          </span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"> 4075</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_Pos            (28U)</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831"> 4076</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_Msk            (0x7UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)          </span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 4077</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE                RCC_CFGR_MCOPRE_Msk                     </span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9"> 4078</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_0              (0x1UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)          </span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b"> 4079</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_1              (0x2UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)          </span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246"> 4080</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_2              (0x4UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)          </span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span><span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7"> 4083</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Pos           (0U)</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393"> 4084</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Msk           (0x3UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos)     </span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e"> 4085</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC               RCC_PLLCFGR_PLLSRC_Msk</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514f23373e286ede2b5cc0284317e828"> 4086</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_0             (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos)     </span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cbc29d047ec699803a691c9317ef24f"> 4087</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_1             (0x2UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos)     </span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f40b0b45a8647419c0eb1adaf12298"> 4089</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_NONE          (0x00000000UL)                        </span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e06b54feb2732997394687699ed7bd7"> 4090</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI_Pos       (1U)</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e0cf8b92e20fe74cc2371ebb8477e04"> 4091</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI_Msk       (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_HSI_Pos) </span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7"> 4092</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI           RCC_PLLCFGR_PLLSRC_HSI_Msk            </span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e65d80de700a9c5f202f1c7c777679"> 4093</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Pos       (0U)</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909"> 4094</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Msk       (0x3UL &lt;&lt; RCC_PLLCFGR_PLLSRC_HSE_Pos) </span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587"> 4095</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE           RCC_PLLCFGR_PLLSRC_HSE_Msk            </span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810"> 4097</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Pos             (4U)</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686"> 4098</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Msk             (0x7UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)       </span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1"> 4099</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM                 RCC_PLLCFGR_PLLM_Msk</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01"> 4100</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_0               (0x1UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)       </span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10"> 4101</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_1               (0x2UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)       </span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6"> 4102</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_2               (0x4UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)       </span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84"> 4104</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Pos             (8U)</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be"> 4105</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Msk             (0x7FUL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)      </span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a"> 4106</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN                 RCC_PLLCFGR_PLLN_Msk</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c"> 4107</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_0               (0x01UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)      </span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3"> 4108</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_1               (0x02UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)      </span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3"> 4109</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_2               (0x04UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)      </span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365"> 4110</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_3               (0x08UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)      </span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475"> 4111</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_4               (0x10UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)      </span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab"> 4112</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_5               (0x20UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)      </span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39"> 4113</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_6               (0x40UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)      </span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9f087fdb34b3295498a061a7d0f9c7"> 4115</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN_Pos           (16U)</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d796f7b71c3f1b372cc47b51657cef5"> 4116</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN_Msk           (0x1UL &lt;&lt; RCC_PLLCFGR_PLLPEN_Pos)     </span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5"> 4117</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLPEN               RCC_PLLCFGR_PLLPEN_Msk</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span> </div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742"> 4119</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Pos              (17U)</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca"> 4120</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Msk              (0x1FUL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)     </span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d"> 4121</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP                  RCC_PLLCFGR_PLLP_Msk</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd"> 4122</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_0                (0x01UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)     </span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73"> 4123</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_1                (0x02UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)     </span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f4839d151670ea8577beeff3cdcfee"> 4124</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_2                (0x04UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)     </span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac297881593ba1ee6d60869f9cc4ee9ad"> 4125</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_3                (0x08UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)     </span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09fa6f143b4d402fb04f4c5ed79abc8e"> 4126</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_4                (0x10UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)     </span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga141f250e20c86fe8bfd7298b94c9ce5f"> 4129</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN_Pos           (28U)</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17486e6d7892417919d5fa25599c7fb7"> 4130</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN_Msk           (0x1UL &lt;&lt; RCC_PLLCFGR_PLLREN_Pos)     </span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562"> 4131</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLREN               RCC_PLLCFGR_PLLREN_Msk</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span> </div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b"> 4133</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_Pos             (29U)</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359"> 4134</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_Msk             (0x7UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)       </span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050"> 4135</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR                 RCC_PLLCFGR_PLLR_Msk</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e"> 4136</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_0               (0x1UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)       </span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f"> 4137</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_1               (0x2UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)       </span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c459dbcfa99d3854861a87cdcf75a39"> 4138</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_2               (0x4UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)       </span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span><span class="comment">/********************  Bit definition for RCC_CIER register  ******************/</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37a46fade5761ec5777ac5d4be7e00e"> 4141</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE_Pos            (0U)</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531"> 4142</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_LSIRDYIE_Pos)      </span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a"> 4143</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6f495943190412c9844f8ca8875e4e1"> 4144</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE_Pos            (1U)</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34"> 4145</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_LSERDYIE_Pos)      </span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450"> 4146</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c18da75896a86f2ce98bc6f6a724375"> 4147</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE_Pos            (3U)</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10"> 4148</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_HSIRDYIE_Pos)      </span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3"> 4149</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f679f47e2b8f7fb916eda21b8a75dd"> 4150</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE_Pos            (4U)</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8"> 4151</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_HSERDYIE_Pos)      </span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962"> 4152</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4bb16a765fa054058945da510f669d"> 4153</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE_Pos            (5U)</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f"> 4154</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_PLLRDYIE_Pos)      </span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba"> 4155</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span> </div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span><span class="comment">/********************  Bit definition for RCC_CIFR register  ******************/</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4865182223e73ef6e2a647a888dd34d6"> 4158</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF_Pos             (0U)</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047"> 4159</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_LSIRDYF_Pos)       </span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13"> 4160</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4733b5ff45b14ebb2314e0b79093d351"> 4161</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF_Pos             (1U)</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2"> 4162</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_LSERDYF_Pos)       </span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93"> 4163</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafae6bef7c81f7cc1783cd1009ec7f188"> 4164</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF_Pos             (3U)</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c"> 4165</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_HSIRDYF_Pos)       </span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a"> 4166</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4590e369304fa040f05dadcc99ca6fa5"> 4167</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF_Pos             (4U)</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72"> 4168</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_HSERDYF_Pos)       </span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50"> 4169</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffe72cda820cd4ad01701e9f4fdfd2f"> 4170</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF_Pos             (5U)</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee"> 4171</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_PLLRDYF_Pos)       </span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"> 4172</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54d094b6b47c90dbee84bd224018e019"> 4173</a></span><span class="preprocessor">#define RCC_CIFR_CSSF_Pos                (8U)</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087d5e54bf2efb5e58f9864c1a25499e"> 4174</a></span><span class="preprocessor">#define RCC_CIFR_CSSF_Msk                (0x1UL &lt;&lt; RCC_CIFR_CSSF_Pos)          </span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9"> 4175</a></span><span class="preprocessor">#define RCC_CIFR_CSSF                    RCC_CIFR_CSSF_Msk</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5ed769793b2b0929e760a1f76a72f1"> 4176</a></span><span class="preprocessor">#define RCC_CIFR_LSECSSF_Pos             (9U)</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bcaa72ae38f4b5735a7b4a0d860603e"> 4177</a></span><span class="preprocessor">#define RCC_CIFR_LSECSSF_Msk             (0x1UL &lt;&lt; RCC_CIFR_LSECSSF_Pos)       </span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5"> 4178</a></span><span class="preprocessor">#define RCC_CIFR_LSECSSF                 RCC_CIFR_LSECSSF_Msk</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span> </div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span><span class="comment">/********************  Bit definition for RCC_CICR register  ******************/</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33c3a5054612b0f09f72d8fdbdf2a77"> 4181</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC_Pos             (0U)</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f"> 4182</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_LSIRDYC_Pos)       </span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf"> 4183</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fae4e0c0deabb9b1f6c7bea04ce59b5"> 4184</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC_Pos             (1U)</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5"> 4185</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_LSERDYC_Pos)       </span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33"> 4186</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439925a99f08c02cbb88b3b0f62d6db9"> 4187</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC_Pos             (3U)</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428"> 4188</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_HSIRDYC_Pos)       </span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d"> 4189</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47609cc31b2f50e8c5c5868a104584fa"> 4190</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC_Pos             (4U)</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e"> 4191</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_HSERDYC_Pos)       </span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a"> 4192</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ed1bfd28891cf7dece35090d0c1ce6"> 4193</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC_Pos             (5U)</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57"> 4194</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_PLLRDYC_Pos)       </span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7"> 4195</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab69c93975fed67f29f1e3624dbca5f80"> 4196</a></span><span class="preprocessor">#define RCC_CICR_CSSC_Pos                (8U)</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a46bb299823d9474f17fc1a8f8758a7"> 4197</a></span><span class="preprocessor">#define RCC_CICR_CSSC_Msk                (0x1UL &lt;&lt; RCC_CICR_CSSC_Pos)          </span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23"> 4198</a></span><span class="preprocessor">#define RCC_CICR_CSSC                    RCC_CICR_CSSC_Msk</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15ae024de8da6714373fa1e5dccb8766"> 4199</a></span><span class="preprocessor">#define RCC_CICR_LSECSSC_Pos             (9U)</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e7944506eb4db0f439911ab33b94ea"> 4200</a></span><span class="preprocessor">#define RCC_CICR_LSECSSC_Msk             (0x1UL &lt;&lt; RCC_CICR_LSECSSC_Pos)       </span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250"> 4201</a></span><span class="preprocessor">#define RCC_CICR_LSECSSC                 RCC_CICR_LSECSSC_Msk</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span> </div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span><span class="comment">/********************  Bit definition for RCC_IOPRSTR register  ****************/</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a585107f7a9ff2b34ff8669dbf1652a"> 4204</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOARST_Pos         (0U)</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13ddb15d329527367109c7380f3e35c5"> 4205</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOARST_Msk         (0x1UL &lt;&lt; RCC_IOPRSTR_GPIOARST_Pos)   </span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3cc5ebc56679104889fa22e7ac56b4d"> 4206</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOARST             RCC_IOPRSTR_GPIOARST_Msk</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46936c1d22c8a189479a074273e9962"> 4207</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOBRST_Pos         (1U)</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ea142b966cec45636f069cc354b297"> 4208</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOBRST_Msk         (0x1UL &lt;&lt; RCC_IOPRSTR_GPIOBRST_Pos)   </span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd7143365e752aaa5c8586d7e1d2d96b"> 4209</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOBRST             RCC_IOPRSTR_GPIOBRST_Msk</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a42538e385be29058faf8f18154d82d"> 4210</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOCRST_Pos         (2U)</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89c4dbabb381b4ae570db43456589efa"> 4211</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOCRST_Msk         (0x1UL &lt;&lt; RCC_IOPRSTR_GPIOCRST_Pos)   </span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26e9fc173b7010591fa2a85f8bb9eca2"> 4212</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOCRST             RCC_IOPRSTR_GPIOCRST_Msk</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9067dc027f31a93adf8e822ff3b5bc5"> 4213</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIODRST_Pos         (3U)</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad23f062c910cdc789081b80d58835382"> 4214</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIODRST_Msk         (0x1UL &lt;&lt; RCC_IOPRSTR_GPIODRST_Pos)   </span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c9ef9d71ea21f69c85d747c51b9066"> 4215</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIODRST             RCC_IOPRSTR_GPIODRST_Msk</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcce75788628e4673f50e067099323ad"> 4216</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOFRST_Pos         (5U)</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe718daa1e3a48277696c8a966305c37"> 4217</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOFRST_Msk         (0x1UL &lt;&lt; RCC_IOPRSTR_GPIOFRST_Pos)   </span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa34066ed27da008a66a34723d8d7eae6"> 4218</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOFRST             RCC_IOPRSTR_GPIOFRST_Msk</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span> </div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"> 4220</span><span class="comment">/********************  Bit definition for RCC_AHBRSTR register  ***************/</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648f02c2e2112d42a051b4f9be1d1ffb"> 4221</a></span><span class="preprocessor">#define RCC_AHBRSTR_DMA1RST_Pos          (0U)</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace5daedc1c964a6d1e35789ce3c9bd60"> 4222</a></span><span class="preprocessor">#define RCC_AHBRSTR_DMA1RST_Msk          (0x1UL &lt;&lt; RCC_AHBRSTR_DMA1RST_Pos)    </span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c"> 4223</a></span><span class="preprocessor">#define RCC_AHBRSTR_DMA1RST              RCC_AHBRSTR_DMA1RST_Msk</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f55361e0a5828382ace99cbba3fd4c"> 4224</a></span><span class="preprocessor">#define RCC_AHBRSTR_FLASHRST_Pos         (8U)</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78fb330ca029e8e10f9073e5fc2bff79"> 4225</a></span><span class="preprocessor">#define RCC_AHBRSTR_FLASHRST_Msk         (0x1UL &lt;&lt; RCC_AHBRSTR_FLASHRST_Pos)   </span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a685d0179ded022bd830450f6cf0c7"> 4226</a></span><span class="preprocessor">#define RCC_AHBRSTR_FLASHRST             RCC_AHBRSTR_FLASHRST_Msk</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4cf3cffb97606f4cede77caa849cf7"> 4227</a></span><span class="preprocessor">#define RCC_AHBRSTR_CRCRST_Pos           (12U)</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2e30f4eedbfd579e4710ab5b023706"> 4228</a></span><span class="preprocessor">#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL &lt;&lt; RCC_AHBRSTR_CRCRST_Pos)     </span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde"> 4229</a></span><span class="preprocessor">#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span> </div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span><span class="comment">/********************  Bit definition for RCC_APBRSTR1 register  **************/</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3622c30cf8df5721b273fe511c00ec3c"> 4232</a></span><span class="preprocessor">#define RCC_APBRSTR1_TIM3RST_Pos         (1U)</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade0902b4b73f84207c43b883a2a1d71e"> 4233</a></span><span class="preprocessor">#define RCC_APBRSTR1_TIM3RST_Msk         (0x1UL &lt;&lt; RCC_APBRSTR1_TIM3RST_Pos)   </span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02994806baab1d59ce466d1d68b9298"> 4234</a></span><span class="preprocessor">#define RCC_APBRSTR1_TIM3RST             RCC_APBRSTR1_TIM3RST_Msk</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd3b58568c766f780121eb4fe656a58"> 4235</a></span><span class="preprocessor">#define RCC_APBRSTR1_SPI2RST_Pos         (14U)</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09271efcb44e40353b5b4aef63157c5c"> 4236</a></span><span class="preprocessor">#define RCC_APBRSTR1_SPI2RST_Msk         (0x1UL &lt;&lt; RCC_APBRSTR1_SPI2RST_Pos)   </span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa6ac70242216cf38b26813eae44391"> 4237</a></span><span class="preprocessor">#define RCC_APBRSTR1_SPI2RST             RCC_APBRSTR1_SPI2RST_Msk</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c26ad9bc591996987b90e474e7822c"> 4238</a></span><span class="preprocessor">#define RCC_APBRSTR1_USART2RST_Pos       (17U)</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ef1145a6dc9770754b97cb7ae8782e"> 4239</a></span><span class="preprocessor">#define RCC_APBRSTR1_USART2RST_Msk       (0x1UL &lt;&lt; RCC_APBRSTR1_USART2RST_Pos) </span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b9932ad794e936d02cfb2d06e2bec2"> 4240</a></span><span class="preprocessor">#define RCC_APBRSTR1_USART2RST           RCC_APBRSTR1_USART2RST_Msk</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeac854f1bd09f4964982c1f6f35f84f9"> 4241</a></span><span class="preprocessor">#define RCC_APBRSTR1_I2C1RST_Pos         (21U)</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad416a87404d7bd919c691d3e9510084a"> 4242</a></span><span class="preprocessor">#define RCC_APBRSTR1_I2C1RST_Msk         (0x1UL &lt;&lt; RCC_APBRSTR1_I2C1RST_Pos)    </span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a437b1b1be12043b06c060097ee0997"> 4243</a></span><span class="preprocessor">#define RCC_APBRSTR1_I2C1RST             RCC_APBRSTR1_I2C1RST_Msk</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c476e5895b5e9464492ae7eaed34c5"> 4244</a></span><span class="preprocessor">#define RCC_APBRSTR1_I2C2RST_Pos         (22U)</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28a9aba6d3571cfab4882c5c44f95a47"> 4245</a></span><span class="preprocessor">#define RCC_APBRSTR1_I2C2RST_Msk         (0x1UL &lt;&lt; RCC_APBRSTR1_I2C2RST_Pos)    </span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e4d16e480df3a94978a0b1f905b924"> 4246</a></span><span class="preprocessor">#define RCC_APBRSTR1_I2C2RST             RCC_APBRSTR1_I2C2RST_Msk</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a3a87f800463c324615edc5013ba1f"> 4247</a></span><span class="preprocessor">#define RCC_APBRSTR1_DBGRST_Pos          (27U)</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e43a6f1ca891ef42b3284ec83eb3a8"> 4248</a></span><span class="preprocessor">#define RCC_APBRSTR1_DBGRST_Msk          (0x1UL &lt;&lt; RCC_APBRSTR1_DBGRST_Pos)     </span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9642bafac5262d7161c39b8dff0c2b67"> 4249</a></span><span class="preprocessor">#define RCC_APBRSTR1_DBGRST              RCC_APBRSTR1_DBGRST_Msk</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52cbb77d354a98da9a27b70f077b5373"> 4250</a></span><span class="preprocessor">#define RCC_APBRSTR1_PWRRST_Pos          (28U)</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa010f3207da7ad13601469a1da727d86"> 4251</a></span><span class="preprocessor">#define RCC_APBRSTR1_PWRRST_Msk          (0x1UL &lt;&lt; RCC_APBRSTR1_PWRRST_Pos)     </span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga074a08bb7cd0ea4490198e41b383b4a5"> 4252</a></span><span class="preprocessor">#define RCC_APBRSTR1_PWRRST              RCC_APBRSTR1_PWRRST_Msk</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span> </div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span><span class="comment">/********************  Bit definition for RCC_APBRSTR2 register  **************/</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46a19ecb25ed89d7dfaaeffcb2cc1e85"> 4255</a></span><span class="preprocessor">#define RCC_APBRSTR2_SYSCFGRST_Pos       (0U)</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7401af2d045e9648180b7a3e7d80ed8"> 4256</a></span><span class="preprocessor">#define RCC_APBRSTR2_SYSCFGRST_Msk       (0x1UL &lt;&lt; RCC_APBRSTR2_SYSCFGRST_Pos)  </span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c568971a6ce2c89bb6587f7c860ad04"> 4257</a></span><span class="preprocessor">#define RCC_APBRSTR2_SYSCFGRST           RCC_APBRSTR2_SYSCFGRST_Msk</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ad653cbb0ec2d96c7bce5350fb1294"> 4258</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM1RST_Pos         (11U)</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1099811fecf87bb5f7e068ec1673f435"> 4259</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM1RST_Msk         (0x1UL &lt;&lt; RCC_APBRSTR2_TIM1RST_Pos)    </span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea304eb0d282ab32011e9c56eb76b0d7"> 4260</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM1RST             RCC_APBRSTR2_TIM1RST_Msk</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b367e2b8836799a2101b9ed3d5c0162"> 4261</a></span><span class="preprocessor">#define RCC_APBRSTR2_SPI1RST_Pos         (12U)</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c06f0cdc28b77e7143accc62652db31"> 4262</a></span><span class="preprocessor">#define RCC_APBRSTR2_SPI1RST_Msk         (0x1UL &lt;&lt; RCC_APBRSTR2_SPI1RST_Pos)    </span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4185deab269b48d707f07bdc8396a7a0"> 4263</a></span><span class="preprocessor">#define RCC_APBRSTR2_SPI1RST             RCC_APBRSTR2_SPI1RST_Msk</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b31e044d7f59f2a6b4a61a3cdb94345"> 4264</a></span><span class="preprocessor">#define RCC_APBRSTR2_USART1RST_Pos       (14U)</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91e0cee20871c2c9b51160ef8011044d"> 4265</a></span><span class="preprocessor">#define RCC_APBRSTR2_USART1RST_Msk       (0x1UL &lt;&lt; RCC_APBRSTR2_USART1RST_Pos)  </span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb888ea7292e3a5b8693b09784dd7b56"> 4266</a></span><span class="preprocessor">#define RCC_APBRSTR2_USART1RST           RCC_APBRSTR2_USART1RST_Msk</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339d6d45be4d9f1d9315826555fd7078"> 4267</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM14RST_Pos        (15U)</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3e0e2f49cf7cf529b49b3f7c7ccb32"> 4268</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM14RST_Msk        (0x1UL &lt;&lt; RCC_APBRSTR2_TIM14RST_Pos)   </span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a07ae9b4b068a094e9e606e2fea4a1"> 4269</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM14RST            RCC_APBRSTR2_TIM14RST_Msk</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1413015889e3b429fab90cdc8d2bc659"> 4270</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM16RST_Pos        (17U)</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560dd1d1f1c706a1615dbc7d37edc2ea"> 4271</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM16RST_Msk        (0x1UL &lt;&lt; RCC_APBRSTR2_TIM16RST_Pos)   </span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b65ffa67d2eda41c25aa97f86850420"> 4272</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM16RST            RCC_APBRSTR2_TIM16RST_Msk</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88dcec5fa65e063c9064e5db769d5840"> 4273</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM17RST_Pos        (18U)</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed42ebd985d2a6b43a7a23efbf7bd397"> 4274</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM17RST_Msk        (0x1UL &lt;&lt; RCC_APBRSTR2_TIM17RST_Pos)   </span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eac82e8f2ea5fa711b9da50702a5135"> 4275</a></span><span class="preprocessor">#define RCC_APBRSTR2_TIM17RST            RCC_APBRSTR2_TIM17RST_Msk</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75fc341fca6fe380d5687b2ebaffe4b4"> 4276</a></span><span class="preprocessor">#define RCC_APBRSTR2_ADCRST_Pos          (20U)</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44a8eb86b7ea4290723ce16079439e9f"> 4277</a></span><span class="preprocessor">#define RCC_APBRSTR2_ADCRST_Msk          (0x1UL &lt;&lt; RCC_APBRSTR2_ADCRST_Pos)     </span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cabd26f431c657f8203a3d9f319485f"> 4278</a></span><span class="preprocessor">#define RCC_APBRSTR2_ADCRST              RCC_APBRSTR2_ADCRST_Msk</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span> </div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><span class="comment">/********************  Bit definition for RCC_IOPENR register  ****************/</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89d5081d3a6cf9a10dbd9768f758e59f"> 4281</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOAEN_Pos           (0U)</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb7cbc3576cf4b29c898e96ac6fb78f2"> 4282</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOAEN_Msk           (0x1UL &lt;&lt; RCC_IOPENR_GPIOAEN_Pos)      </span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73"> 4283</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOAEN               RCC_IOPENR_GPIOAEN_Msk</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27883762f18452339403a8469feb803d"> 4284</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOBEN_Pos           (1U)</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680f1b838a7c7d916d0d1cd8ad8ae401"> 4285</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOBEN_Msk           (0x1UL &lt;&lt; RCC_IOPENR_GPIOBEN_Pos)      </span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad"> 4286</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOBEN               RCC_IOPENR_GPIOBEN_Msk</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b09bdb64081105b63fb454df580def"> 4287</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOCEN_Pos           (2U)</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8643ea3c54ee768366d856c808ebcf1"> 4288</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOCEN_Msk           (0x1UL &lt;&lt; RCC_IOPENR_GPIOCEN_Pos)      </span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d"> 4289</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOCEN               RCC_IOPENR_GPIOCEN_Msk</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5592092ee0039500d4013659228c3d"> 4290</a></span><span class="preprocessor">#define RCC_IOPENR_GPIODEN_Pos           (3U)</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga357df9343975efbc637fe7c8810c11d4"> 4291</a></span><span class="preprocessor">#define RCC_IOPENR_GPIODEN_Msk           (0x1UL &lt;&lt; RCC_IOPENR_GPIODEN_Pos)      </span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga789058c061757d96aee97ecea898943b"> 4292</a></span><span class="preprocessor">#define RCC_IOPENR_GPIODEN               RCC_IOPENR_GPIODEN_Msk</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9b4f24cd7ea36eed0f15c1f90935bf"> 4293</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOFEN_Pos           (5U)</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39364c8f24a930e55ab4fbdc99f6a275"> 4294</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOFEN_Msk           (0x1UL &lt;&lt; RCC_IOPENR_GPIOFEN_Pos)      </span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a8b27c62fb23c2118d88b3eaaeb702"> 4295</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOFEN               RCC_IOPENR_GPIOFEN_Msk</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span> </div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span><span class="comment">/********************  Bit definition for RCC_AHBENR register  ****************/</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209a543465500a77de162d3695ddd800"> 4298</a></span><span class="preprocessor">#define RCC_AHBENR_DMA1EN_Pos            (0U)</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7"> 4299</a></span><span class="preprocessor">#define RCC_AHBENR_DMA1EN_Msk            (0x1UL &lt;&lt; RCC_AHBENR_DMA1EN_Pos)       </span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea"> 4300</a></span><span class="preprocessor">#define RCC_AHBENR_DMA1EN                RCC_AHBENR_DMA1EN_Msk</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c1d96ed602c51442cd1676df42b054"> 4301</a></span><span class="preprocessor">#define RCC_AHBENR_FLASHEN_Pos           (8U)</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5dd799aa337004e601c623fcfec0bed"> 4302</a></span><span class="preprocessor">#define RCC_AHBENR_FLASHEN_Msk           (0x1UL &lt;&lt; RCC_AHBENR_FLASHEN_Pos)      </span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8d9c84356530f36e7b349d38c033928"> 4303</a></span><span class="preprocessor">#define RCC_AHBENR_FLASHEN               RCC_AHBENR_FLASHEN_Msk</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc"> 4304</a></span><span class="preprocessor">#define RCC_AHBENR_CRCEN_Pos             (12U)</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0"> 4305</a></span><span class="preprocessor">#define RCC_AHBENR_CRCEN_Msk             (0x1UL &lt;&lt; RCC_AHBENR_CRCEN_Pos)        </span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 4306</a></span><span class="preprocessor">#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span> </div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span><span class="comment">/********************  Bit definition for RCC_APBENR1 register  ***************/</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2391f9f4f9e178e60fc6ae8b0f5dc6e8"> 4309</a></span><span class="preprocessor">#define RCC_APBENR1_TIM3EN_Pos           (1U)</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb44de0c0557798c1aecfab10a905e6a"> 4310</a></span><span class="preprocessor">#define RCC_APBENR1_TIM3EN_Msk           (0x1UL &lt;&lt; RCC_APBENR1_TIM3EN_Pos)      </span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f1d5ec8eb20c9c8719d0dd04987993"> 4311</a></span><span class="preprocessor">#define RCC_APBENR1_TIM3EN               RCC_APBENR1_TIM3EN_Msk</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae0522220988eef2c2f90ed4f4f555e"> 4312</a></span><span class="preprocessor">#define RCC_APBENR1_RTCAPBEN_Pos         (10U)</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a2fa6a62547c54882c6b9abe6c2c465"> 4313</a></span><span class="preprocessor">#define RCC_APBENR1_RTCAPBEN_Msk         (0x1UL &lt;&lt; RCC_APBENR1_RTCAPBEN_Pos)    </span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96e4940e637f5d872919098290901cef"> 4314</a></span><span class="preprocessor">#define RCC_APBENR1_RTCAPBEN             RCC_APBENR1_RTCAPBEN_Msk</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8f0d83854125bae59ddbc4f34a2d89"> 4315</a></span><span class="preprocessor">#define RCC_APBENR1_WWDGEN_Pos           (11U)</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea9ded955001ea842107910d1239fbd"> 4316</a></span><span class="preprocessor">#define RCC_APBENR1_WWDGEN_Msk           (0x1UL &lt;&lt; RCC_APBENR1_WWDGEN_Pos)      </span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfb2f7345df75e3ea1aa6b00ae12cdd"> 4317</a></span><span class="preprocessor">#define RCC_APBENR1_WWDGEN               RCC_APBENR1_WWDGEN_Msk</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a9c0b394d2a54a2f270a59bdb3bb88a"> 4318</a></span><span class="preprocessor">#define RCC_APBENR1_SPI2EN_Pos           (14U)</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b4a7ae308e39114fba414f68406119"> 4319</a></span><span class="preprocessor">#define RCC_APBENR1_SPI2EN_Msk           (0x1UL &lt;&lt; RCC_APBENR1_SPI2EN_Pos)      </span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a2b6ebd5f763811e7ad2e122f924bff"> 4320</a></span><span class="preprocessor">#define RCC_APBENR1_SPI2EN               RCC_APBENR1_SPI2EN_Msk</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8db3c31cd9456f2cf0d1ff9b91149b75"> 4321</a></span><span class="preprocessor">#define RCC_APBENR1_USART2EN_Pos         (17U)</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43ed47585321001ce032654c9bbcd755"> 4322</a></span><span class="preprocessor">#define RCC_APBENR1_USART2EN_Msk         (0x1UL &lt;&lt; RCC_APBENR1_USART2EN_Pos)    </span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b93124bda3d29b9441f4fdfa27032ad"> 4323</a></span><span class="preprocessor">#define RCC_APBENR1_USART2EN             RCC_APBENR1_USART2EN_Msk</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc1421a432876cdf7b1d55bf211b7b89"> 4324</a></span><span class="preprocessor">#define RCC_APBENR1_I2C1EN_Pos           (21U)</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf31be4ee6e79a852b03fb1092f97ee1f"> 4325</a></span><span class="preprocessor">#define RCC_APBENR1_I2C1EN_Msk           (0x1UL &lt;&lt; RCC_APBENR1_I2C1EN_Pos)      </span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab81b671b8acda0069ed928e7b2715530"> 4326</a></span><span class="preprocessor">#define RCC_APBENR1_I2C1EN               RCC_APBENR1_I2C1EN_Msk</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcbe79721659e308a31d7a3c7cbe1c7"> 4327</a></span><span class="preprocessor">#define RCC_APBENR1_I2C2EN_Pos           (22U)</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3847ab1642a2b07fcfd0a5dc221bc92"> 4328</a></span><span class="preprocessor">#define RCC_APBENR1_I2C2EN_Msk           (0x1UL &lt;&lt; RCC_APBENR1_I2C2EN_Pos)      </span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3578e2f41d9aeaf9acad97e4610634e"> 4329</a></span><span class="preprocessor">#define RCC_APBENR1_I2C2EN               RCC_APBENR1_I2C2EN_Msk</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3b1bd37b5f03c71f6a83c27f9eaec4"> 4330</a></span><span class="preprocessor">#define RCC_APBENR1_DBGEN_Pos            (27U)</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba89e61867380fdf16cc6dc9af1c178"> 4331</a></span><span class="preprocessor">#define RCC_APBENR1_DBGEN_Msk            (0x1UL &lt;&lt; RCC_APBENR1_DBGEN_Pos)       </span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d6b84afa00844763d73ea36fb140758"> 4332</a></span><span class="preprocessor">#define RCC_APBENR1_DBGEN                RCC_APBENR1_DBGEN_Msk</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ce75469832b3ef580f656db338283fb"> 4333</a></span><span class="preprocessor">#define RCC_APBENR1_PWREN_Pos            (28U)</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a84216f8fb057e03c659becb3b30a5"> 4334</a></span><span class="preprocessor">#define RCC_APBENR1_PWREN_Msk            (0x1UL &lt;&lt; RCC_APBENR1_PWREN_Pos)       </span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99324657dd1adf8b0a3b55732055e6d1"> 4335</a></span><span class="preprocessor">#define RCC_APBENR1_PWREN                RCC_APBENR1_PWREN_Msk</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span> </div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span><span class="comment">/********************  Bit definition for RCC_APBENR2 register  **************/</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf66fa09c160e3c89346a0bdf2c7c7465"> 4338</a></span><span class="preprocessor">#define RCC_APBENR2_SYSCFGEN_Pos         (0U)</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1088105c52af96aa847b8ffaf414c818"> 4339</a></span><span class="preprocessor">#define RCC_APBENR2_SYSCFGEN_Msk         (0x1UL &lt;&lt; RCC_APBENR2_SYSCFGEN_Pos)    </span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9542ae577219d7d83e0bd18944136cc6"> 4340</a></span><span class="preprocessor">#define RCC_APBENR2_SYSCFGEN             RCC_APBENR2_SYSCFGEN_Msk</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2905751f87d7ef476f737be24b17cb3d"> 4341</a></span><span class="preprocessor">#define RCC_APBENR2_TIM1EN_Pos           (11U)</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b660fdee9beb731f8874a5f11c9773c"> 4342</a></span><span class="preprocessor">#define RCC_APBENR2_TIM1EN_Msk           (0x1UL &lt;&lt; RCC_APBENR2_TIM1EN_Pos)      </span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02b38d79863391d5ad0938e5542d0ff"> 4343</a></span><span class="preprocessor">#define RCC_APBENR2_TIM1EN               RCC_APBENR2_TIM1EN_Msk</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dc6482eff15ecd7d19a3ddca8ecaadf"> 4344</a></span><span class="preprocessor">#define RCC_APBENR2_SPI1EN_Pos           (12U)</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4994899c0fe7324c99b8fec892527d2c"> 4345</a></span><span class="preprocessor">#define RCC_APBENR2_SPI1EN_Msk           (0x1UL &lt;&lt; RCC_APBENR2_SPI1EN_Pos)      </span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3df3dbadaf9d4b4f216280a04a38ad0"> 4346</a></span><span class="preprocessor">#define RCC_APBENR2_SPI1EN               RCC_APBENR2_SPI1EN_Msk</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d638daf6190b9079f18689b1e9029f"> 4347</a></span><span class="preprocessor">#define RCC_APBENR2_USART1EN_Pos         (14U)</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39feb49bc1cd9dc330c70e289197caa5"> 4348</a></span><span class="preprocessor">#define RCC_APBENR2_USART1EN_Msk         (0x1UL &lt;&lt; RCC_APBENR2_USART1EN_Pos)    </span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6fc2200f262ff397292841a744c4bfb"> 4349</a></span><span class="preprocessor">#define RCC_APBENR2_USART1EN             RCC_APBENR2_USART1EN_Msk</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f7498daf36cfa17c0d121f37ba76a9"> 4350</a></span><span class="preprocessor">#define RCC_APBENR2_TIM14EN_Pos          (15U)</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23bc93e3ddc1c875aa55571503f1d77e"> 4351</a></span><span class="preprocessor">#define RCC_APBENR2_TIM14EN_Msk          (0x1UL &lt;&lt; RCC_APBENR2_TIM14EN_Pos)     </span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bc9a6d6d688435b11f1dac7dcd029a"> 4352</a></span><span class="preprocessor">#define RCC_APBENR2_TIM14EN              RCC_APBENR2_TIM14EN_Msk</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ca2d606dd164de15ad92b6e5abed50"> 4353</a></span><span class="preprocessor">#define RCC_APBENR2_TIM16EN_Pos          (17U)</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dca80189f017b0c732307f1432828ca"> 4354</a></span><span class="preprocessor">#define RCC_APBENR2_TIM16EN_Msk          (0x1UL &lt;&lt; RCC_APBENR2_TIM16EN_Pos)     </span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2958e6568c987fe824d2f1be053809e2"> 4355</a></span><span class="preprocessor">#define RCC_APBENR2_TIM16EN              RCC_APBENR2_TIM16EN_Msk</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91e8a1baa3d02f3ece603ba8e7e9bbd6"> 4356</a></span><span class="preprocessor">#define RCC_APBENR2_TIM17EN_Pos          (18U)</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2428576c9f5d2e570e4065bf3706d1fc"> 4357</a></span><span class="preprocessor">#define RCC_APBENR2_TIM17EN_Msk          (0x1UL &lt;&lt; RCC_APBENR2_TIM17EN_Pos)     </span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bf031737f9b3c60c563d03ed72cb950"> 4358</a></span><span class="preprocessor">#define RCC_APBENR2_TIM17EN              RCC_APBENR2_TIM17EN_Msk</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9bdbca3f7e29a6c751d29a871b2350c"> 4359</a></span><span class="preprocessor">#define RCC_APBENR2_ADCEN_Pos            (20U)</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17576a8b842648fc4e5250502e96e39a"> 4360</a></span><span class="preprocessor">#define RCC_APBENR2_ADCEN_Msk            (0x1UL &lt;&lt; RCC_APBENR2_ADCEN_Pos)       </span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a2058e993b3249fa8549ae59df6143"> 4361</a></span><span class="preprocessor">#define RCC_APBENR2_ADCEN                RCC_APBENR2_ADCEN_Msk</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span> </div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span><span class="comment">/********************  Bit definition for RCC_IOPSMENR register  *************/</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b17e561563731c3f4b8bac3abda14a"> 4364</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOASMEN_Pos       (0U)</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a075aa12e5cfef468fe51a8d896edd"> 4365</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOASMEN_Msk       (0x1UL &lt;&lt; RCC_IOPSMENR_GPIOASMEN_Pos)  </span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0"> 4366</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOASMEN           RCC_IOPSMENR_GPIOASMEN_Msk</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43653f3e84607bedf16eaf8243a690cc"> 4367</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOBSMEN_Pos       (1U)</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18168017bd53b9824991d0ce380b86bb"> 4368</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOBSMEN_Msk       (0x1UL &lt;&lt; RCC_IOPSMENR_GPIOBSMEN_Pos)  </span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a"> 4369</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOBSMEN           RCC_IOPSMENR_GPIOBSMEN_Msk</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad37503ccb45e1b9e5a79cc8cc156b3b1"> 4370</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOCSMEN_Pos       (2U)</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0a89ed2face068fe594b4e1fa780b7"> 4371</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOCSMEN_Msk       (0x1UL &lt;&lt; RCC_IOPSMENR_GPIOCSMEN_Pos)  </span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7"> 4372</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOCSMEN           RCC_IOPSMENR_GPIOCSMEN_Msk</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c632ee6f47bf0cee99d0d7fcb62243"> 4373</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIODSMEN_Pos       (3U)</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478297b15b54b0f6cdb945942a7be4ea"> 4374</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIODSMEN_Msk       (0x1UL &lt;&lt; RCC_IOPSMENR_GPIODSMEN_Pos)  </span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701"> 4375</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIODSMEN           RCC_IOPSMENR_GPIODSMEN_Msk</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4346c47ae24da3ac2d1001cc1e6b1c"> 4376</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOFSMEN_Pos       (5U)</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d764c14de70182630a0a5e2b1e8d2ed"> 4377</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOFSMEN_Msk       (0x1UL &lt;&lt; RCC_IOPSMENR_GPIOFSMEN_Pos)  </span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8029baefa5f18bdfea6aa4a553805401"> 4378</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOFSMEN           RCC_IOPSMENR_GPIOFSMEN_Msk</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span> </div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span><span class="comment">/********************  Bit definition for RCC_AHBSMENR register  *************/</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2c91f7be7813aa6e3373addee97e783"> 4381</a></span><span class="preprocessor">#define RCC_AHBSMENR_DMA1SMEN_Pos        (0U)</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6985dfb0aa5ab8f53997d5174642e65e"> 4382</a></span><span class="preprocessor">#define RCC_AHBSMENR_DMA1SMEN_Msk        (0x1UL &lt;&lt; RCC_AHBSMENR_DMA1SMEN_Pos)   </span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe"> 4383</a></span><span class="preprocessor">#define RCC_AHBSMENR_DMA1SMEN            RCC_AHBSMENR_DMA1SMEN_Msk</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab90ba058382c17d8d45d26c323c9d77c"> 4384</a></span><span class="preprocessor">#define RCC_AHBSMENR_FLASHSMEN_Pos       (8U)</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff5222c290b6eb942ccf514470728f88"> 4385</a></span><span class="preprocessor">#define RCC_AHBSMENR_FLASHSMEN_Msk       (0x1UL &lt;&lt; RCC_AHBSMENR_FLASHSMEN_Pos)  </span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae5deb2bf72cd11dfed9d7f904543d2"> 4386</a></span><span class="preprocessor">#define RCC_AHBSMENR_FLASHSMEN           RCC_AHBSMENR_FLASHSMEN_Msk</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25f94df39c3d57989066a6e5b33bb203"> 4387</a></span><span class="preprocessor">#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U)</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc1ca97421c7c64eea81043d3598dd5"> 4388</a></span><span class="preprocessor">#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL &lt;&lt; RCC_AHBSMENR_SRAMSMEN_Pos)   </span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534"> 4389</a></span><span class="preprocessor">#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff5e3dd050596c1c7ce1aeea4721bd8c"> 4390</a></span><span class="preprocessor">#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbb8ea5813f10b6f22b7c702de7f1e03"> 4391</a></span><span class="preprocessor">#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL &lt;&lt; RCC_AHBSMENR_CRCSMEN_Pos)    </span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96"> 4392</a></span><span class="preprocessor">#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span> </div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span><span class="comment">/********************  Bit definition for RCC_APBSMENR1 register  *************/</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30b55618507e23d51076e405967b9248"> 4395</a></span><span class="preprocessor">#define RCC_APBSMENR1_TIM3SMEN_Pos       (1U)</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dd34bc52abfea7bf8775a356017209"> 4396</a></span><span class="preprocessor">#define RCC_APBSMENR1_TIM3SMEN_Msk       (0x1UL &lt;&lt; RCC_APBSMENR1_TIM3SMEN_Pos)  </span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce2f0de4e0df15a9e87d35fcdaf1481"> 4397</a></span><span class="preprocessor">#define RCC_APBSMENR1_TIM3SMEN           RCC_APBSMENR1_TIM3SMEN_Msk</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886437af2cc86e71663d6dd886d66757"> 4398</a></span><span class="preprocessor">#define RCC_APBSMENR1_RTCAPBSMEN_Pos     (10U)</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf25cb469d59bec6a52d9d4aff03f2e7"> 4399</a></span><span class="preprocessor">#define RCC_APBSMENR1_RTCAPBSMEN_Msk     (0x1UL &lt;&lt; RCC_APBSMENR1_RTCAPBSMEN_Pos) </span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f9e22d6f52028adabb4d3925613e90"> 4400</a></span><span class="preprocessor">#define RCC_APBSMENR1_RTCAPBSMEN         RCC_APBSMENR1_RTCAPBSMEN_Msk</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1dd34d65e57fff87cd92a01e09933e8"> 4401</a></span><span class="preprocessor">#define RCC_APBSMENR1_WWDGSMEN_Pos       (11U)</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1cc90597fe76502a43dce0e0ff1768"> 4402</a></span><span class="preprocessor">#define RCC_APBSMENR1_WWDGSMEN_Msk       (0x1UL &lt;&lt; RCC_APBSMENR1_WWDGSMEN_Pos)   </span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a7fdb060f7f47a04e09bca71940efb"> 4403</a></span><span class="preprocessor">#define RCC_APBSMENR1_WWDGSMEN           RCC_APBSMENR1_WWDGSMEN_Msk</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18805f2ddcb79b02b011a8d1d754c77"> 4404</a></span><span class="preprocessor">#define RCC_APBSMENR1_SPI2SMEN_Pos       (14U)</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad298e108d9346a50676e9279b6bb1972"> 4405</a></span><span class="preprocessor">#define RCC_APBSMENR1_SPI2SMEN_Msk       (0x1UL &lt;&lt; RCC_APBSMENR1_SPI2SMEN_Pos)   </span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eadb95ad4d059982851d9f92893fd18"> 4406</a></span><span class="preprocessor">#define RCC_APBSMENR1_SPI2SMEN           RCC_APBSMENR1_SPI2SMEN_Msk</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c981ea3d992811d22eb90f257184434"> 4407</a></span><span class="preprocessor">#define RCC_APBSMENR1_USART2SMEN_Pos     (17U)</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b4620954be80f7cfd458c921a00cb36"> 4408</a></span><span class="preprocessor">#define RCC_APBSMENR1_USART2SMEN_Msk     (0x1UL &lt;&lt; RCC_APBSMENR1_USART2SMEN_Pos) </span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9baaea1d69e0f0742a8f5494a115989"> 4409</a></span><span class="preprocessor">#define RCC_APBSMENR1_USART2SMEN         RCC_APBSMENR1_USART2SMEN_Msk</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28639fc60843cc3c5c69ff70ea440f7e"> 4410</a></span><span class="preprocessor">#define RCC_APBSMENR1_I2C1SMEN_Pos       (21U)</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e1e233768a364447524500a5dd0c223"> 4411</a></span><span class="preprocessor">#define RCC_APBSMENR1_I2C1SMEN_Msk       (0x1UL &lt;&lt; RCC_APBSMENR1_I2C1SMEN_Pos)   </span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fd994772f8e4bf0571ae59198a5229"> 4412</a></span><span class="preprocessor">#define RCC_APBSMENR1_I2C1SMEN           RCC_APBSMENR1_I2C1SMEN_Msk</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27d57756df39c9f2af66345bfa144a6"> 4413</a></span><span class="preprocessor">#define RCC_APBSMENR1_I2C2SMEN_Pos       (22U)</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52043e5ee3dae87914418cf722d5c89b"> 4414</a></span><span class="preprocessor">#define RCC_APBSMENR1_I2C2SMEN_Msk       (0x1UL &lt;&lt; RCC_APBSMENR1_I2C2SMEN_Pos)   </span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97c2d01472167cd009ff1df960f42996"> 4415</a></span><span class="preprocessor">#define RCC_APBSMENR1_I2C2SMEN           RCC_APBSMENR1_I2C2SMEN_Msk</span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05d1564c8e4c9cc8c34a8cba32effcd"> 4416</a></span><span class="preprocessor">#define RCC_APBSMENR1_DBGSMEN_Pos        (27U)</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260c9350fcb44d26cccb94fe3fd2e289"> 4417</a></span><span class="preprocessor">#define RCC_APBSMENR1_DBGSMEN_Msk        (0x1UL &lt;&lt; RCC_APBSMENR1_DBGSMEN_Pos)    </span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadef949dabb3b022492fa8693437f873d"> 4418</a></span><span class="preprocessor">#define RCC_APBSMENR1_DBGSMEN            RCC_APBSMENR1_DBGSMEN_Msk</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a485466c02e72e8979d2b3ae4f14c08"> 4419</a></span><span class="preprocessor">#define RCC_APBSMENR1_PWRSMEN_Pos        (28U)</span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a1f3e0971265a0cf4d66e13a786134"> 4420</a></span><span class="preprocessor">#define RCC_APBSMENR1_PWRSMEN_Msk        (0x1UL &lt;&lt; RCC_APBSMENR1_PWRSMEN_Pos)    </span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0392e29dad3dc4a2c68260c2c4f0e50"> 4421</a></span><span class="preprocessor">#define RCC_APBSMENR1_PWRSMEN            RCC_APBSMENR1_PWRSMEN_Msk</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span> </div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span><span class="comment">/********************  Bit definition for RCC_APBSMENR2 register  *************/</span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae90e3694c8caebf6189a10e4a2150ef7"> 4424</a></span><span class="preprocessor">#define RCC_APBSMENR2_SYSCFGSMEN_Pos     (0U)</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac545eb6d3745d61990678eddd9d4bfba"> 4425</a></span><span class="preprocessor">#define RCC_APBSMENR2_SYSCFGSMEN_Msk     (0x1UL &lt;&lt; RCC_APBSMENR2_SYSCFGSMEN_Pos) </span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0780bc497f34d5ec9dd2531eefab2257"> 4426</a></span><span class="preprocessor">#define RCC_APBSMENR2_SYSCFGSMEN         RCC_APBSMENR2_SYSCFGSMEN_Msk</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f16e7ed97c5b7cd8e4e61ae2cb5d474"> 4427</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM1SMEN_Pos       (11U)</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639fb56c47ceba2a6e0d95989c0c3a0c"> 4428</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM1SMEN_Msk       (0x1UL &lt;&lt; RCC_APBSMENR2_TIM1SMEN_Pos)  </span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae416903818139a5948149bbd74f78a87"> 4429</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM1SMEN           RCC_APBSMENR2_TIM1SMEN_Msk</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga740878c8f62c86a69b48fc2a138c68b6"> 4430</a></span><span class="preprocessor">#define RCC_APBSMENR2_SPI1SMEN_Pos       (12U)</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga287c910770e7540bf14dc329fb5a7dd6"> 4431</a></span><span class="preprocessor">#define RCC_APBSMENR2_SPI1SMEN_Msk       (0x1UL &lt;&lt; RCC_APBSMENR2_SPI1SMEN_Pos)  </span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c49cfba4c4b2f15890098ff5d29501"> 4432</a></span><span class="preprocessor">#define RCC_APBSMENR2_SPI1SMEN           RCC_APBSMENR2_SPI1SMEN_Msk</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac015329e895391f02e75a4acf79ba9c7"> 4433</a></span><span class="preprocessor">#define RCC_APBSMENR2_USART1SMEN_Pos     (14U)</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4ea2e879163e6a930aa7d4012adecb"> 4434</a></span><span class="preprocessor">#define RCC_APBSMENR2_USART1SMEN_Msk     (0x1UL &lt;&lt; RCC_APBSMENR2_USART1SMEN_Pos) </span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e8b65ca8fc100c52d9ec2ff8435a4a8"> 4435</a></span><span class="preprocessor">#define RCC_APBSMENR2_USART1SMEN         RCC_APBSMENR2_USART1SMEN_Msk</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c536e1d01734329fb89178a834a842e"> 4436</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM14SMEN_Pos      (15U)</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fded1ea9e552039afd34773153dacda"> 4437</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM14SMEN_Msk      (0x1UL &lt;&lt; RCC_APBSMENR2_TIM14SMEN_Pos) </span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e9c7bf2243c4ad07b6d154d1904e09"> 4438</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM14SMEN          RCC_APBSMENR2_TIM14SMEN_Msk</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8bc154808d4b2358b41d5f9eff688b"> 4439</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM16SMEN_Pos      (17U)</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b3ce7ddc3c0f0f8d6634cda682bfea"> 4440</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM16SMEN_Msk      (0x1UL &lt;&lt; RCC_APBSMENR2_TIM16SMEN_Pos) </span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0599e05f2f0da2677ed2bd79671648f3"> 4441</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM16SMEN          RCC_APBSMENR2_TIM16SMEN_Msk</span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37ec57ea1a5744874c80d67e06c6a4cd"> 4442</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM17SMEN_Pos      (18U)</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga488af6086927139df75ab77d1ea9bf79"> 4443</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM17SMEN_Msk      (0x1UL &lt;&lt; RCC_APBSMENR2_TIM17SMEN_Pos) </span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83625787a0c19dfd16bfe7fcb25c226c"> 4444</a></span><span class="preprocessor">#define RCC_APBSMENR2_TIM17SMEN          RCC_APBSMENR2_TIM17SMEN_Msk</span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac684fb2deb6110539213c7c509ef5d5b"> 4445</a></span><span class="preprocessor">#define RCC_APBSMENR2_ADCSMEN_Pos        (20U)</span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde54eb7fe4657bbf46474d390770362"> 4446</a></span><span class="preprocessor">#define RCC_APBSMENR2_ADCSMEN_Msk        (0x1UL &lt;&lt; RCC_APBSMENR2_ADCSMEN_Pos)   </span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8081eeef778404080c55db53731c5f7b"> 4447</a></span><span class="preprocessor">#define RCC_APBSMENR2_ADCSMEN            RCC_APBSMENR2_ADCSMEN_Msk</span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span> </div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span><span class="comment">/********************  Bit definition for RCC_CCIPR register  ******************/</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96"> 4450</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_Pos          (0U)</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047"> 4451</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_Msk          (0x3UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos)     </span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c"> 4452</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk</span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c"> 4453</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_0            (0x1UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos)     </span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e"> 4454</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_1            (0x2UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos)     </span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3"> 4459</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Pos            (12U)</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8"> 4460</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)       </span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653"> 4461</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7"> 4462</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_0              (0x1UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)       </span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda"> 4463</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_1              (0x2UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)       </span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56e28ac4eddbe086a83d22922f2a1a0d"> 4465</a></span><span class="preprocessor">#define RCC_CCIPR_I2S1SEL_Pos            (14U)</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d23cc05f20af25673f982fce1a50096"> 4466</a></span><span class="preprocessor">#define RCC_CCIPR_I2S1SEL_Msk            (0x3UL &lt;&lt; RCC_CCIPR_I2S1SEL_Pos)       </span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5b01dcf9e78c02c362b8bc1b9d73f4"> 4467</a></span><span class="preprocessor">#define RCC_CCIPR_I2S1SEL                RCC_CCIPR_I2S1SEL_Msk</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b1ca14a2fdb0fc162ce9be4d8906916"> 4468</a></span><span class="preprocessor">#define RCC_CCIPR_I2S1SEL_0              (0x1UL &lt;&lt; RCC_CCIPR_I2S1SEL_Pos)       </span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07f20e83d3d2693ee70eea1e0e1fa04"> 4469</a></span><span class="preprocessor">#define RCC_CCIPR_I2S1SEL_1              (0x2UL &lt;&lt; RCC_CCIPR_I2S1SEL_Pos)       </span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf099a6eb7fd495afc545e4fcd9c875dc"> 4474</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_Pos             (30U)</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09eca5ca06c9d3f7e105c19446e700c"> 4475</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_Msk             (0x3UL &lt;&lt; RCC_CCIPR_ADCSEL_Pos)        </span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b65c3f939aa4de02340b35a065ee29"> 4476</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL                 RCC_CCIPR_ADCSEL_Msk</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10b1e9c342fc4fd2d4b19df7849db2a"> 4477</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_0               (0x1UL &lt;&lt; RCC_CCIPR_ADCSEL_Pos)        </span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec606efbea74aa3425b7f911f51fe6c"> 4478</a></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_1               (0x2UL &lt;&lt; RCC_CCIPR_ADCSEL_Pos)        </span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span><span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68"> 4481</a></span><span class="preprocessor">#define RCC_BDCR_LSEON_Pos               (0U)</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4"> 4482</a></span><span class="preprocessor">#define RCC_BDCR_LSEON_Msk               (0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)          </span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 4483</a></span><span class="preprocessor">#define RCC_BDCR_LSEON                   RCC_BDCR_LSEON_Msk</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02"> 4484</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY_Pos              (1U)</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c"> 4485</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY_Msk              (0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)         </span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 4486</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY                  RCC_BDCR_LSERDY_Msk</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4"> 4487</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos              (2U)</span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2"> 4488</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk              (0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)         </span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 4489</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP                  RCC_BDCR_LSEBYP_Msk</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span> </div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425a5ddbf5a2d50a33c79c5f9d58f67a"> 4491</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_Pos              (3U)</span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6"> 4492</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_Msk              (0x3UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)         </span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c"> 4493</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV                  RCC_BDCR_LSEDRV_Msk</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58"> 4494</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_0                (0x1UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)         </span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e"> 4495</a></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_1                (0x2UL &lt;&lt; RCC_BDCR_LSEDRV_Pos)         </span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a5cfcc27fe5e48b07bdf1b26363409d"> 4497</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSON_Pos            (5U)</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cd642ca3ebb0b8f811bce9eaa066ba6"> 4498</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSON_Msk            (0x1UL &lt;&lt; RCC_BDCR_LSECSSON_Pos)       </span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209"> 4499</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSON                RCC_BDCR_LSECSSON_Msk</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3371131b4dbacbab3f44241f6f05a35d"> 4500</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSD_Pos             (6U)</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b86cd62114e3d5e7f1f9baa255e1b6d"> 4501</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSD_Msk             (0x1UL &lt;&lt; RCC_BDCR_LSECSSD_Pos)        </span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga309cd200707f6f378f1370aa6d777d4e"> 4502</a></span><span class="preprocessor">#define RCC_BDCR_LSECSSD                 RCC_BDCR_LSECSSD_Msk</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"> 4503</span> </div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d"> 4504</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos              (8U)</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e"> 4505</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk              (0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)         </span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 4506</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL                  RCC_BDCR_RTCSEL_Msk</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 4507</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_0                (0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)         </span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 4508</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_1                (0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)         </span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d"> 4510</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN_Pos               (15U)</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 4511</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN_Msk               (0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)          </span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 4512</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN                   RCC_BDCR_RTCEN_Msk</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e"> 4513</a></span><span class="preprocessor">#define RCC_BDCR_BDRST_Pos               (16U)</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17"> 4514</a></span><span class="preprocessor">#define RCC_BDCR_BDRST_Msk               (0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)          </span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 4515</a></span><span class="preprocessor">#define RCC_BDCR_BDRST                   RCC_BDCR_BDRST_Msk</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span> </div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9be80b15f761bb4b08800a27c1edc126"> 4517</a></span><span class="preprocessor">#define RCC_BDCR_LSCOEN_Pos              (24U)</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180e546bb330c924e12a1d225562720d"> 4518</a></span><span class="preprocessor">#define RCC_BDCR_LSCOEN_Msk              (0x1UL &lt;&lt; RCC_BDCR_LSCOEN_Pos)         </span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab489bcd8bef87f479cdcc3802240aa0a"> 4519</a></span><span class="preprocessor">#define RCC_BDCR_LSCOEN                  RCC_BDCR_LSCOEN_Msk</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81519864c39d624341e8e04f1e23a5db"> 4520</a></span><span class="preprocessor">#define RCC_BDCR_LSCOSEL_Pos             (25U)</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12720e5ac2ce93d3b16bce539a519299"> 4521</a></span><span class="preprocessor">#define RCC_BDCR_LSCOSEL_Msk             (0x1UL &lt;&lt; RCC_BDCR_LSCOSEL_Pos)        </span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55399cf055b6581bc74be6059cab2cf0"> 4522</a></span><span class="preprocessor">#define RCC_BDCR_LSCOSEL                 RCC_BDCR_LSCOSEL_Msk</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span> </div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span><span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8"> 4525</a></span><span class="preprocessor">#define RCC_CSR_LSION_Pos                (0U)</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 4526</a></span><span class="preprocessor">#define RCC_CSR_LSION_Msk                (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)           </span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 4527</a></span><span class="preprocessor">#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55"> 4528</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_Pos               (1U)</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 4529</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_Msk               (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)          </span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 4530</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span> </div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4"> 4532</a></span><span class="preprocessor">#define RCC_CSR_RMVF_Pos                 (23U)</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 4533</a></span><span class="preprocessor">#define RCC_CSR_RMVF_Msk                 (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)            </span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 4534</a></span><span class="preprocessor">#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb"> 4535</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_Pos              (25U)</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d"> 4536</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_Msk              (0x1UL &lt;&lt; RCC_CSR_OBLRSTF_Pos)         </span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef"> 4537</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227"> 4538</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_Pos              (26U)</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 4539</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_Msk              (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)         </span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 4540</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad26546b87a4aa0bb5b67404ebed8501"> 4541</a></span><span class="preprocessor">#define RCC_CSR_PWRRSTF_Pos              (27U)</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb4dbbb5960a41390a381504a112e00"> 4542</a></span><span class="preprocessor">#define RCC_CSR_PWRRSTF_Msk              (0x1UL &lt;&lt; RCC_CSR_PWRRSTF_Pos)         </span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7e4e5a9b75f995cfe8af4201b1899a3"> 4543</a></span><span class="preprocessor">#define RCC_CSR_PWRRSTF                  RCC_CSR_PWRRSTF_Msk</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af"> 4544</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos              (28U)</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 4545</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk              (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)         </span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 4546</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3"> 4547</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos             (29U)</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 4548</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk             (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)        </span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 4549</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81"> 4550</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos             (30U)</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 4551</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk             (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)        </span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 4552</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0"> 4553</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos             (31U)</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 4554</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk             (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)        </span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 4555</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span> </div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span><span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span><span class="comment">/*</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span><span class="comment">* @brief Specific device feature definitions</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span><span class="comment">*/</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272"> 4565</a></span><span class="preprocessor">#define RTC_WAKEUP_SUPPORT</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd"> 4566</a></span><span class="preprocessor">#define RTC_BACKUP_SUPPORT</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span> </div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span><span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73"> 4569</a></span><span class="preprocessor">#define RTC_TR_PM_Pos                (22U)</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 4570</a></span><span class="preprocessor">#define RTC_TR_PM_Msk                (0x1UL &lt;&lt; RTC_TR_PM_Pos)                   </span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9"> 4571</a></span><span class="preprocessor">#define RTC_TR_PM                    RTC_TR_PM_Msk</span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c"> 4572</a></span><span class="preprocessor">#define RTC_TR_HT_Pos                (20U)</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 4573</a></span><span class="preprocessor">#define RTC_TR_HT_Msk                (0x3UL &lt;&lt; RTC_TR_HT_Pos)                   </span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655"> 4574</a></span><span class="preprocessor">#define RTC_TR_HT                    RTC_TR_HT_Msk</span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 4575</a></span><span class="preprocessor">#define RTC_TR_HT_0                  (0x1UL &lt;&lt; RTC_TR_HT_Pos)                   </span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 4576</a></span><span class="preprocessor">#define RTC_TR_HT_1                  (0x2UL &lt;&lt; RTC_TR_HT_Pos)                   </span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14"> 4577</a></span><span class="preprocessor">#define RTC_TR_HU_Pos                (16U)</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 4578</a></span><span class="preprocessor">#define RTC_TR_HU_Msk                (0xFUL &lt;&lt; RTC_TR_HU_Pos)                   </span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5"> 4579</a></span><span class="preprocessor">#define RTC_TR_HU                    RTC_TR_HU_Msk</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 4580</a></span><span class="preprocessor">#define RTC_TR_HU_0                  (0x1UL &lt;&lt; RTC_TR_HU_Pos)                   </span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 4581</a></span><span class="preprocessor">#define RTC_TR_HU_1                  (0x2UL &lt;&lt; RTC_TR_HU_Pos)                   </span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 4582</a></span><span class="preprocessor">#define RTC_TR_HU_2                  (0x4UL &lt;&lt; RTC_TR_HU_Pos)                   </span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 4583</a></span><span class="preprocessor">#define RTC_TR_HU_3                  (0x8UL &lt;&lt; RTC_TR_HU_Pos)                   </span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a"> 4584</a></span><span class="preprocessor">#define RTC_TR_MNT_Pos               (12U)</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 4585</a></span><span class="preprocessor">#define RTC_TR_MNT_Msk               (0x7UL &lt;&lt; RTC_TR_MNT_Pos)                  </span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a"> 4586</a></span><span class="preprocessor">#define RTC_TR_MNT                   RTC_TR_MNT_Msk</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 4587</a></span><span class="preprocessor">#define RTC_TR_MNT_0                 (0x1UL &lt;&lt; RTC_TR_MNT_Pos)                  </span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 4588</a></span><span class="preprocessor">#define RTC_TR_MNT_1                 (0x2UL &lt;&lt; RTC_TR_MNT_Pos)                  </span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 4589</a></span><span class="preprocessor">#define RTC_TR_MNT_2                 (0x4UL &lt;&lt; RTC_TR_MNT_Pos)                  </span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173"> 4590</a></span><span class="preprocessor">#define RTC_TR_MNU_Pos               (8U)</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 4591</a></span><span class="preprocessor">#define RTC_TR_MNU_Msk               (0xFUL &lt;&lt; RTC_TR_MNU_Pos)                  </span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06"> 4592</a></span><span class="preprocessor">#define RTC_TR_MNU                   RTC_TR_MNU_Msk</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 4593</a></span><span class="preprocessor">#define RTC_TR_MNU_0                 (0x1UL &lt;&lt; RTC_TR_MNU_Pos)                  </span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 4594</a></span><span class="preprocessor">#define RTC_TR_MNU_1                 (0x2UL &lt;&lt; RTC_TR_MNU_Pos)                  </span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 4595</a></span><span class="preprocessor">#define RTC_TR_MNU_2                 (0x4UL &lt;&lt; RTC_TR_MNU_Pos)                  </span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 4596</a></span><span class="preprocessor">#define RTC_TR_MNU_3                 (0x8UL &lt;&lt; RTC_TR_MNU_Pos)                  </span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66"> 4597</a></span><span class="preprocessor">#define RTC_TR_ST_Pos                (4U)</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419"> 4598</a></span><span class="preprocessor">#define RTC_TR_ST_Msk                (0x7UL &lt;&lt; RTC_TR_ST_Pos)                   </span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f"> 4599</a></span><span class="preprocessor">#define RTC_TR_ST                    RTC_TR_ST_Msk</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 4600</a></span><span class="preprocessor">#define RTC_TR_ST_0                  (0x1UL &lt;&lt; RTC_TR_ST_Pos)                   </span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 4601</a></span><span class="preprocessor">#define RTC_TR_ST_1                  (0x2UL &lt;&lt; RTC_TR_ST_Pos)                   </span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 4602</a></span><span class="preprocessor">#define RTC_TR_ST_2                  (0x4UL &lt;&lt; RTC_TR_ST_Pos)                   </span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca"> 4603</a></span><span class="preprocessor">#define RTC_TR_SU_Pos                (0U)</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 4604</a></span><span class="preprocessor">#define RTC_TR_SU_Msk                (0xFUL &lt;&lt; RTC_TR_SU_Pos)                   </span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1"> 4605</a></span><span class="preprocessor">#define RTC_TR_SU                    RTC_TR_SU_Msk</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 4606</a></span><span class="preprocessor">#define RTC_TR_SU_0                  (0x1UL &lt;&lt; RTC_TR_SU_Pos)                   </span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 4607</a></span><span class="preprocessor">#define RTC_TR_SU_1                  (0x2UL &lt;&lt; RTC_TR_SU_Pos)                   </span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 4608</a></span><span class="preprocessor">#define RTC_TR_SU_2                  (0x4UL &lt;&lt; RTC_TR_SU_Pos)                   </span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 4609</a></span><span class="preprocessor">#define RTC_TR_SU_3                  (0x8UL &lt;&lt; RTC_TR_SU_Pos)                   </span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span><span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609"> 4612</a></span><span class="preprocessor">#define RTC_DR_YT_Pos                (20U)</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 4613</a></span><span class="preprocessor">#define RTC_DR_YT_Msk                (0xFUL &lt;&lt; RTC_DR_YT_Pos)                   </span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83"> 4614</a></span><span class="preprocessor">#define RTC_DR_YT                    RTC_DR_YT_Msk</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 4615</a></span><span class="preprocessor">#define RTC_DR_YT_0                  (0x1UL &lt;&lt; RTC_DR_YT_Pos)                   </span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 4616</a></span><span class="preprocessor">#define RTC_DR_YT_1                  (0x2UL &lt;&lt; RTC_DR_YT_Pos)                   </span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 4617</a></span><span class="preprocessor">#define RTC_DR_YT_2                  (0x4UL &lt;&lt; RTC_DR_YT_Pos)                   </span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 4618</a></span><span class="preprocessor">#define RTC_DR_YT_3                  (0x8UL &lt;&lt; RTC_DR_YT_Pos)                   </span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062"> 4619</a></span><span class="preprocessor">#define RTC_DR_YU_Pos                (16U)</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb"> 4620</a></span><span class="preprocessor">#define RTC_DR_YU_Msk                (0xFUL &lt;&lt; RTC_DR_YU_Pos)                   </span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e"> 4621</a></span><span class="preprocessor">#define RTC_DR_YU                    RTC_DR_YU_Msk</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 4622</a></span><span class="preprocessor">#define RTC_DR_YU_0                  (0x1UL &lt;&lt; RTC_DR_YU_Pos)                   </span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 4623</a></span><span class="preprocessor">#define RTC_DR_YU_1                  (0x2UL &lt;&lt; RTC_DR_YU_Pos)                   </span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 4624</a></span><span class="preprocessor">#define RTC_DR_YU_2                  (0x4UL &lt;&lt; RTC_DR_YU_Pos)                   </span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 4625</a></span><span class="preprocessor">#define RTC_DR_YU_3                  (0x8UL &lt;&lt; RTC_DR_YU_Pos)                   </span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af"> 4626</a></span><span class="preprocessor">#define RTC_DR_WDU_Pos               (13U)</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 4627</a></span><span class="preprocessor">#define RTC_DR_WDU_Msk               (0x7UL &lt;&lt; RTC_DR_WDU_Pos)                  </span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f"> 4628</a></span><span class="preprocessor">#define RTC_DR_WDU                   RTC_DR_WDU_Msk</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 4629</a></span><span class="preprocessor">#define RTC_DR_WDU_0                 (0x1UL &lt;&lt; RTC_DR_WDU_Pos)                  </span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 4630</a></span><span class="preprocessor">#define RTC_DR_WDU_1                 (0x2UL &lt;&lt; RTC_DR_WDU_Pos)                  </span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 4631</a></span><span class="preprocessor">#define RTC_DR_WDU_2                 (0x4UL &lt;&lt; RTC_DR_WDU_Pos)                  </span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab"> 4632</a></span><span class="preprocessor">#define RTC_DR_MT_Pos                (12U)</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483"> 4633</a></span><span class="preprocessor">#define RTC_DR_MT_Msk                (0x1UL &lt;&lt; RTC_DR_MT_Pos)                   </span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31"> 4634</a></span><span class="preprocessor">#define RTC_DR_MT                    RTC_DR_MT_Msk</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4"> 4635</a></span><span class="preprocessor">#define RTC_DR_MU_Pos                (8U)</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 4636</a></span><span class="preprocessor">#define RTC_DR_MU_Msk                (0xFUL &lt;&lt; RTC_DR_MU_Pos)                   </span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372"> 4637</a></span><span class="preprocessor">#define RTC_DR_MU                    RTC_DR_MU_Msk</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 4638</a></span><span class="preprocessor">#define RTC_DR_MU_0                  (0x1UL &lt;&lt; RTC_DR_MU_Pos)                   </span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 4639</a></span><span class="preprocessor">#define RTC_DR_MU_1                  (0x2UL &lt;&lt; RTC_DR_MU_Pos)                   </span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 4640</a></span><span class="preprocessor">#define RTC_DR_MU_2                  (0x4UL &lt;&lt; RTC_DR_MU_Pos)                   </span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 4641</a></span><span class="preprocessor">#define RTC_DR_MU_3                  (0x8UL &lt;&lt; RTC_DR_MU_Pos)                   </span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a"> 4642</a></span><span class="preprocessor">#define RTC_DR_DT_Pos                (4U)</span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09"> 4643</a></span><span class="preprocessor">#define RTC_DR_DT_Msk                (0x3UL &lt;&lt; RTC_DR_DT_Pos)                   </span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350"> 4644</a></span><span class="preprocessor">#define RTC_DR_DT                    RTC_DR_DT_Msk</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 4645</a></span><span class="preprocessor">#define RTC_DR_DT_0                  (0x1UL &lt;&lt; RTC_DR_DT_Pos)                   </span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 4646</a></span><span class="preprocessor">#define RTC_DR_DT_1                  (0x2UL &lt;&lt; RTC_DR_DT_Pos)                   </span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d"> 4647</a></span><span class="preprocessor">#define RTC_DR_DU_Pos                (0U)</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 4648</a></span><span class="preprocessor">#define RTC_DR_DU_Msk                (0xFUL &lt;&lt; RTC_DR_DU_Pos)                   </span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663"> 4649</a></span><span class="preprocessor">#define RTC_DR_DU                    RTC_DR_DU_Msk</span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 4650</a></span><span class="preprocessor">#define RTC_DR_DU_0                  (0x1UL &lt;&lt; RTC_DR_DU_Pos)                   </span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 4651</a></span><span class="preprocessor">#define RTC_DR_DU_1                  (0x2UL &lt;&lt; RTC_DR_DU_Pos)                   </span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 4652</a></span><span class="preprocessor">#define RTC_DR_DU_2                  (0x4UL &lt;&lt; RTC_DR_DU_Pos)                   </span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 4653</a></span><span class="preprocessor">#define RTC_DR_DU_3                  (0x8UL &lt;&lt; RTC_DR_DU_Pos)                   </span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span><span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7"> 4656</a></span><span class="preprocessor">#define RTC_SSR_SS_Pos               (0U)</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304"> 4657</a></span><span class="preprocessor">#define RTC_SSR_SS_Msk               (0xFFFFUL &lt;&lt; RTC_SSR_SS_Pos)               </span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed"> 4658</a></span><span class="preprocessor">#define RTC_SSR_SS                   RTC_SSR_SS_Msk</span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span> </div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span><span class="comment">/********************  Bits definition for RTC_ICSR register  ******************/</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50176e9aad653ce5f16828a686a4cd5c"> 4661</a></span><span class="preprocessor">#define RTC_ICSR_RECALPF_Pos         (16U)</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc6870c1bb5190ae962bc6fe0767b54"> 4662</a></span><span class="preprocessor">#define RTC_ICSR_RECALPF_Msk         (0x1UL &lt;&lt; RTC_ICSR_RECALPF_Pos)            </span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7330d8e1bf26d8feba7281a69360a24"> 4663</a></span><span class="preprocessor">#define RTC_ICSR_RECALPF             RTC_ICSR_RECALPF_Msk</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed522c953adf878e7de8a4ee40c77b27"> 4664</a></span><span class="preprocessor">#define RTC_ICSR_INIT_Pos            (7U)</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076ecc3440d5d0779a7e753e29ac926c"> 4665</a></span><span class="preprocessor">#define RTC_ICSR_INIT_Msk            (0x1UL &lt;&lt; RTC_ICSR_INIT_Pos)               </span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2237e7a42cee007a2619d3b330f4da98"> 4666</a></span><span class="preprocessor">#define RTC_ICSR_INIT                RTC_ICSR_INIT_Msk</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4160e0bca02137c4125d8a420fcae95"> 4667</a></span><span class="preprocessor">#define RTC_ICSR_INITF_Pos           (6U)</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c75b70ae25fadedf156679b7c1f54f3"> 4668</a></span><span class="preprocessor">#define RTC_ICSR_INITF_Msk           (0x1UL &lt;&lt; RTC_ICSR_INITF_Pos)              </span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga924a779262e796d444ee731b37055e48"> 4669</a></span><span class="preprocessor">#define RTC_ICSR_INITF               RTC_ICSR_INITF_Msk</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc3f013ee9718ae69dd861c899a78a7"> 4670</a></span><span class="preprocessor">#define RTC_ICSR_RSF_Pos             (5U)</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead30cc12241f79f3c83a3a751d67fb7"> 4671</a></span><span class="preprocessor">#define RTC_ICSR_RSF_Msk             (0x1UL &lt;&lt; RTC_ICSR_RSF_Pos)                </span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga271ed3f5bed03ab8a770cccb6647358b"> 4672</a></span><span class="preprocessor">#define RTC_ICSR_RSF                 RTC_ICSR_RSF_Msk</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32c0d3a3ca75b3e47d19ec237f07ac26"> 4673</a></span><span class="preprocessor">#define RTC_ICSR_INITS_Pos           (4U)</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga710097f165af57b70e8bf5569c207a52"> 4674</a></span><span class="preprocessor">#define RTC_ICSR_INITS_Msk           (0x1UL &lt;&lt; RTC_ICSR_INITS_Pos)              </span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9c92642fb82b05bcf144d455facf2e"> 4675</a></span><span class="preprocessor">#define RTC_ICSR_INITS               RTC_ICSR_INITS_Msk</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b13041150c5a3fa4ca1e9b7b6882b1"> 4676</a></span><span class="preprocessor">#define RTC_ICSR_SHPF_Pos            (3U)</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad828a4fea03ed6b0814754612bdbe55"> 4677</a></span><span class="preprocessor">#define RTC_ICSR_SHPF_Msk            (0x1UL &lt;&lt; RTC_ICSR_SHPF_Pos)               </span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51a9b5897c45588cbb494d9bc3b39387"> 4678</a></span><span class="preprocessor">#define RTC_ICSR_SHPF                RTC_ICSR_SHPF_Msk</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17987642401a314f72e2415d10485fa1"> 4679</a></span><span class="preprocessor">#define RTC_ICSR_WUTWF_Pos           (2U)</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8844955c31310a194adcc869f93536"> 4680</a></span><span class="preprocessor">#define RTC_ICSR_WUTWF_Msk           (0x1UL &lt;&lt; RTC_ICSR_WUTWF_Pos)              </span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5694e6cd5c02911c3128555910debb80"> 4681</a></span><span class="preprocessor">#define RTC_ICSR_WUTWF               RTC_ICSR_WUTWF_Msk                         </span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98d03407498a4ec3f3604efedd8c00df"> 4682</a></span><span class="preprocessor">#define RTC_ICSR_ALRBWF_Pos          (1U)</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c945f9d38d934c1426bc98bef5b02f0"> 4683</a></span><span class="preprocessor">#define RTC_ICSR_ALRBWF_Msk          (0x1UL &lt;&lt; RTC_ICSR_ALRBWF_Pos)             </span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2b8f30e225d1181370882688e58c353"> 4684</a></span><span class="preprocessor">#define RTC_ICSR_ALRBWF              RTC_ICSR_ALRBWF_Msk</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5dfe12d5bbb5bcd16d2aa23bb2ce483"> 4685</a></span><span class="preprocessor">#define RTC_ICSR_ALRAWF_Pos          (0U)</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74cf5a69fa868dfd95c120b484ec3c68"> 4686</a></span><span class="preprocessor">#define RTC_ICSR_ALRAWF_Msk          (0x1UL &lt;&lt; RTC_ICSR_ALRAWF_Pos)             </span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6b054d0becfac4b64b5427027cf681"> 4687</a></span><span class="preprocessor">#define RTC_ICSR_ALRAWF              RTC_ICSR_ALRAWF_Msk</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span> </div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span><span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe"> 4690</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos        (16U)</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15"> 4691</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk        (0x7FUL &lt;&lt; RTC_PRER_PREDIV_A_Pos)          </span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711"> 4692</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf"> 4693</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos        (0U)</span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab"> 4694</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk        (0x7FFFUL &lt;&lt; RTC_PRER_PREDIV_S_Pos)        </span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb"> 4695</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span> </div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span><span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e"> 4698</a></span><span class="preprocessor">#define RTC_WUTR_WUT_Pos             (0U)</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0"> 4699</a></span><span class="preprocessor">#define RTC_WUTR_WUT_Msk             (0xFFFFUL &lt;&lt; RTC_WUTR_WUT_Pos)            </span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb"> 4700</a></span><span class="preprocessor">#define RTC_WUTR_WUT                 RTC_WUTR_WUT_Msk                          </span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span><span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcff87e504709eb31156bb980f8d800f"> 4703</a></span><span class="preprocessor">#define RTC_CR_OUT2EN_Pos            (31U)</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e09851eac67b59b566fa6441300795"> 4704</a></span><span class="preprocessor">#define RTC_CR_OUT2EN_Msk            (0x1UL &lt;&lt; RTC_CR_OUT2EN_Pos)              </span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17707eb6fa39c0b51d394b5a0e9c144e"> 4705</a></span><span class="preprocessor">#define RTC_CR_OUT2EN                RTC_CR_OUT2EN_Msk                         </span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb10ba165961aa26608a5df7c063fcb2"> 4706</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_TYPE_Pos     (30U)</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9fff27a46194cf7e54c5ea9e71ccaf8"> 4707</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_TYPE_Msk     (0x1UL &lt;&lt; RTC_CR_TAMPALRM_TYPE_Pos)       </span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892e6abf4b08f178e932c3ca2aa4f391"> 4708</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_TYPE         RTC_CR_TAMPALRM_TYPE_Msk                  </span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9598152eafcb76c4bc6a8aa2e7c6eaf8"> 4709</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_PU_Pos       (29U)</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7bb33cdcb9312219a2a26a247935c47"> 4710</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_PU_Msk       (0x1UL &lt;&lt; RTC_CR_TAMPALRM_PU_Pos)         </span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352a9cb8aec3a7a72a1fe42522d60a7e"> 4711</a></span><span class="preprocessor">#define RTC_CR_TAMPALRM_PU           RTC_CR_TAMPALRM_PU_Msk                    </span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1335a4ec133e9130fc231e7c4ec96307"> 4712</a></span><span class="preprocessor">#define RTC_CR_TAMPOE_Pos            (26U)</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cdda7d78995d333a42e9436d5781882"> 4713</a></span><span class="preprocessor">#define RTC_CR_TAMPOE_Msk            (0x1UL &lt;&lt; RTC_CR_TAMPOE_Pos)              </span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dec31097c149b56a79149ba888e2dfa"> 4714</a></span><span class="preprocessor">#define RTC_CR_TAMPOE                RTC_CR_TAMPOE_Msk                         </span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7b6f0a7ee505af1b1c7c24eb2be3984"> 4715</a></span><span class="preprocessor">#define RTC_CR_TAMPTS_Pos            (25U)</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga714da5ae67763afbbf7370bcfe17c5f5"> 4716</a></span><span class="preprocessor">#define RTC_CR_TAMPTS_Msk            (0x1UL &lt;&lt; RTC_CR_TAMPTS_Pos)              </span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9951b9b5ab363c7c68e6b95418be1f5"> 4717</a></span><span class="preprocessor">#define RTC_CR_TAMPTS                RTC_CR_TAMPTS_Msk                         </span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe2238e3fe7714652026804af576d1f"> 4718</a></span><span class="preprocessor">#define RTC_CR_ITSE_Pos              (24U)</span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae780c849bc9af9fb23d805fa41d6ec4f"> 4719</a></span><span class="preprocessor">#define RTC_CR_ITSE_Msk              (0x1UL &lt;&lt; RTC_CR_ITSE_Pos)                </span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fe4c391ecbb12afa9d760cf4073dc3b"> 4720</a></span><span class="preprocessor">#define RTC_CR_ITSE                  RTC_CR_ITSE_Msk                           </span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac"> 4721</a></span><span class="preprocessor">#define RTC_CR_COE_Pos               (23U)</span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 4722</a></span><span class="preprocessor">#define RTC_CR_COE_Msk               (0x1UL &lt;&lt; RTC_CR_COE_Pos)                 </span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60"> 4723</a></span><span class="preprocessor">#define RTC_CR_COE                   RTC_CR_COE_Msk</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c"> 4724</a></span><span class="preprocessor">#define RTC_CR_OSEL_Pos              (21U)</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f"> 4725</a></span><span class="preprocessor">#define RTC_CR_OSEL_Msk              (0x3UL &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b"> 4726</a></span><span class="preprocessor">#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 4727</a></span><span class="preprocessor">#define RTC_CR_OSEL_0                (0x1UL &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 4728</a></span><span class="preprocessor">#define RTC_CR_OSEL_1                (0x2UL &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511"> 4729</a></span><span class="preprocessor">#define RTC_CR_POL_Pos               (20U)</span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 4730</a></span><span class="preprocessor">#define RTC_CR_POL_Msk               (0x1UL &lt;&lt; RTC_CR_POL_Pos)                  </span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb"> 4731</a></span><span class="preprocessor">#define RTC_CR_POL                   RTC_CR_POL_Msk</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1"> 4732</a></span><span class="preprocessor">#define RTC_CR_COSEL_Pos             (19U)</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 4733</a></span><span class="preprocessor">#define RTC_CR_COSEL_Msk             (0x1UL &lt;&lt; RTC_CR_COSEL_Pos)                </span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41"> 4734</a></span><span class="preprocessor">#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f"> 4735</a></span><span class="preprocessor">#define RTC_CR_BKP_Pos               (18U)</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2"> 4736</a></span><span class="preprocessor">#define RTC_CR_BKP_Msk               (0x1UL &lt;&lt; RTC_CR_BKP_Pos)                  </span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289"> 4737</a></span><span class="preprocessor">#define RTC_CR_BKP                   RTC_CR_BKP_Msk</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f"> 4738</a></span><span class="preprocessor">#define RTC_CR_SUB1H_Pos             (17U)</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880"> 4739</a></span><span class="preprocessor">#define RTC_CR_SUB1H_Msk             (0x1UL &lt;&lt; RTC_CR_SUB1H_Pos)                </span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f"> 4740</a></span><span class="preprocessor">#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0"> 4741</a></span><span class="preprocessor">#define RTC_CR_ADD1H_Pos             (16U)</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 4742</a></span><span class="preprocessor">#define RTC_CR_ADD1H_Msk             (0x1UL &lt;&lt; RTC_CR_ADD1H_Pos)                </span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b"> 4743</a></span><span class="preprocessor">#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk</span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700"> 4744</a></span><span class="preprocessor">#define RTC_CR_TSIE_Pos              (15U)</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 4745</a></span><span class="preprocessor">#define RTC_CR_TSIE_Msk              (0x1UL &lt;&lt; RTC_CR_TSIE_Pos)                </span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d"> 4746</a></span><span class="preprocessor">#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           </span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2"> 4747</a></span><span class="preprocessor">#define RTC_CR_WUTIE_Pos             (14U)</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b"> 4748</a></span><span class="preprocessor">#define RTC_CR_WUTIE_Msk             (0x1UL &lt;&lt; RTC_CR_WUTIE_Pos)               </span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226"> 4749</a></span><span class="preprocessor">#define RTC_CR_WUTIE                 RTC_CR_WUTIE_Msk                          </span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8"> 4750</a></span><span class="preprocessor">#define RTC_CR_ALRBIE_Pos            (13U)</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260"> 4751</a></span><span class="preprocessor">#define RTC_CR_ALRBIE_Msk            (0x1UL &lt;&lt; RTC_CR_ALRBIE_Pos)              </span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d"> 4752</a></span><span class="preprocessor">#define RTC_CR_ALRBIE                RTC_CR_ALRBIE_Msk</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70"> 4753</a></span><span class="preprocessor">#define RTC_CR_ALRAIE_Pos            (12U)</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 4754</a></span><span class="preprocessor">#define RTC_CR_ALRAIE_Msk            (0x1UL &lt;&lt; RTC_CR_ALRAIE_Pos)              </span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583"> 4755</a></span><span class="preprocessor">#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884"> 4756</a></span><span class="preprocessor">#define RTC_CR_TSE_Pos               (11U)</span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 4757</a></span><span class="preprocessor">#define RTC_CR_TSE_Msk               (0x1UL &lt;&lt; RTC_CR_TSE_Pos)                 </span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0"> 4758</a></span><span class="preprocessor">#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            </span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d"> 4759</a></span><span class="preprocessor">#define RTC_CR_WUTE_Pos              (10U)</span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a"> 4760</a></span><span class="preprocessor">#define RTC_CR_WUTE_Msk              (0x1UL &lt;&lt; RTC_CR_WUTE_Pos)                </span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3"> 4761</a></span><span class="preprocessor">#define RTC_CR_WUTE                  RTC_CR_WUTE_Msk                           </span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2"> 4762</a></span><span class="preprocessor">#define RTC_CR_ALRBE_Pos             (9U)</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a"> 4763</a></span><span class="preprocessor">#define RTC_CR_ALRBE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRBE_Pos)               </span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586"> 4764</a></span><span class="preprocessor">#define RTC_CR_ALRBE                 RTC_CR_ALRBE_Msk</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b"> 4765</a></span><span class="preprocessor">#define RTC_CR_ALRAE_Pos             (8U)</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 4766</a></span><span class="preprocessor">#define RTC_CR_ALRAE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRAE_Pos)                </span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584"> 4767</a></span><span class="preprocessor">#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e"> 4768</a></span><span class="preprocessor">#define RTC_CR_FMT_Pos               (6U)</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347"> 4769</a></span><span class="preprocessor">#define RTC_CR_FMT_Msk               (0x1UL &lt;&lt; RTC_CR_FMT_Pos)                  </span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3"> 4770</a></span><span class="preprocessor">#define RTC_CR_FMT                   RTC_CR_FMT_Msk</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130"> 4771</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD_Pos           (5U)</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 4772</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD_Msk           (0x1UL &lt;&lt; RTC_CR_BYPSHAD_Pos)              </span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054"> 4773</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c"> 4774</a></span><span class="preprocessor">#define RTC_CR_REFCKON_Pos           (4U)</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 4775</a></span><span class="preprocessor">#define RTC_CR_REFCKON_Msk           (0x1UL &lt;&lt; RTC_CR_REFCKON_Pos)              </span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021"> 4776</a></span><span class="preprocessor">#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b"> 4777</a></span><span class="preprocessor">#define RTC_CR_TSEDGE_Pos            (3U)</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 4778</a></span><span class="preprocessor">#define RTC_CR_TSEDGE_Msk            (0x1UL &lt;&lt; RTC_CR_TSEDGE_Pos)              </span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7"> 4779</a></span><span class="preprocessor">#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         </span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea"> 4780</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_Pos           (0U)</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a"> 4781</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_Msk           (0x7UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0"> 4782</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL               RTC_CR_WUCKSEL_Msk                        </span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 4783</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_0             (0x1UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 4784</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_1             (0x2UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 4785</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_2             (0x4UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span><span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846"> 4788</a></span><span class="preprocessor">#define RTC_WPR_KEY_Pos              (0U)</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 4789</a></span><span class="preprocessor">#define RTC_WPR_KEY_Msk              (0xFFUL &lt;&lt; RTC_WPR_KEY_Pos)                </span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07"> 4790</a></span><span class="preprocessor">#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span> </div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span><span class="comment">/********************  Bits definition for RTC_CALR register  *****************/</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d"> 4793</a></span><span class="preprocessor">#define RTC_CALR_CALP_Pos            (15U)</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 4794</a></span><span class="preprocessor">#define RTC_CALR_CALP_Msk            (0x1UL &lt;&lt; RTC_CALR_CALP_Pos)               </span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528"> 4795</a></span><span class="preprocessor">#define RTC_CALR_CALP                RTC_CALR_CALP_Msk</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c"> 4796</a></span><span class="preprocessor">#define RTC_CALR_CALW8_Pos           (14U)</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 4797</a></span><span class="preprocessor">#define RTC_CALR_CALW8_Msk           (0x1UL &lt;&lt; RTC_CALR_CALW8_Pos)              </span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557"> 4798</a></span><span class="preprocessor">#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9"> 4799</a></span><span class="preprocessor">#define RTC_CALR_CALW16_Pos          (13U)</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 4800</a></span><span class="preprocessor">#define RTC_CALR_CALW16_Msk          (0x1UL &lt;&lt; RTC_CALR_CALW16_Pos)             </span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583"> 4801</a></span><span class="preprocessor">#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6"> 4802</a></span><span class="preprocessor">#define RTC_CALR_CALM_Pos            (0U)</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 4803</a></span><span class="preprocessor">#define RTC_CALR_CALM_Msk            (0x1FFUL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663"> 4804</a></span><span class="preprocessor">#define RTC_CALR_CALM                RTC_CALR_CALM_Msk</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 4805</a></span><span class="preprocessor">#define RTC_CALR_CALM_0              (0x001UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 4806</a></span><span class="preprocessor">#define RTC_CALR_CALM_1              (0x002UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 4807</a></span><span class="preprocessor">#define RTC_CALR_CALM_2              (0x004UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 4808</a></span><span class="preprocessor">#define RTC_CALR_CALM_3              (0x008UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 4809</a></span><span class="preprocessor">#define RTC_CALR_CALM_4              (0x010UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 4810</a></span><span class="preprocessor">#define RTC_CALR_CALM_5              (0x020UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 4811</a></span><span class="preprocessor">#define RTC_CALR_CALM_6              (0x040UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 4812</a></span><span class="preprocessor">#define RTC_CALR_CALM_7              (0x080UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 4813</a></span><span class="preprocessor">#define RTC_CALR_CALM_8              (0x100UL &lt;&lt; RTC_CALR_CALM_Pos)             </span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span><span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318"> 4816</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos         (0U)</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 4817</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFUL &lt;&lt; RTC_SHIFTR_SUBFS_Pos)         </span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450"> 4818</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f"> 4819</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos         (31U)</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63"> 4820</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk         (0x1UL &lt;&lt; RTC_SHIFTR_ADD1S_Pos)            </span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2"> 4821</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span> </div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6"> 4824</a></span><span class="preprocessor">#define RTC_TSTR_PM_Pos              (22U)</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a"> 4825</a></span><span class="preprocessor">#define RTC_TSTR_PM_Msk              (0x1UL &lt;&lt; RTC_TSTR_PM_Pos)                </span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0"> 4826</a></span><span class="preprocessor">#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           </span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379"> 4827</a></span><span class="preprocessor">#define RTC_TSTR_HT_Pos              (20U)</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba"> 4828</a></span><span class="preprocessor">#define RTC_TSTR_HT_Msk              (0x3UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a"> 4829</a></span><span class="preprocessor">#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 4830</a></span><span class="preprocessor">#define RTC_TSTR_HT_0                (0x1UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 4831</a></span><span class="preprocessor">#define RTC_TSTR_HT_1                (0x2UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11"> 4832</a></span><span class="preprocessor">#define RTC_TSTR_HU_Pos              (16U)</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 4833</a></span><span class="preprocessor">#define RTC_TSTR_HU_Msk              (0xFUL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846"> 4834</a></span><span class="preprocessor">#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 4835</a></span><span class="preprocessor">#define RTC_TSTR_HU_0                (0x1UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 4836</a></span><span class="preprocessor">#define RTC_TSTR_HU_1                (0x2UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 4837</a></span><span class="preprocessor">#define RTC_TSTR_HU_2                (0x4UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 4838</a></span><span class="preprocessor">#define RTC_TSTR_HU_3                (0x8UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23"> 4839</a></span><span class="preprocessor">#define RTC_TSTR_MNT_Pos             (12U)</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 4840</a></span><span class="preprocessor">#define RTC_TSTR_MNT_Msk             (0x7UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73"> 4841</a></span><span class="preprocessor">#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 4842</a></span><span class="preprocessor">#define RTC_TSTR_MNT_0               (0x1UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 4843</a></span><span class="preprocessor">#define RTC_TSTR_MNT_1               (0x2UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 4844</a></span><span class="preprocessor">#define RTC_TSTR_MNT_2               (0x4UL &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8"> 4845</a></span><span class="preprocessor">#define RTC_TSTR_MNU_Pos             (8U)</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57"> 4846</a></span><span class="preprocessor">#define RTC_TSTR_MNU_Msk             (0xFUL &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9"> 4847</a></span><span class="preprocessor">#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 4848</a></span><span class="preprocessor">#define RTC_TSTR_MNU_0               (0x1UL &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 4849</a></span><span class="preprocessor">#define RTC_TSTR_MNU_1               (0x2UL &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 4850</a></span><span class="preprocessor">#define RTC_TSTR_MNU_2               (0x4UL &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 4851</a></span><span class="preprocessor">#define RTC_TSTR_MNU_3               (0x8UL &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74"> 4852</a></span><span class="preprocessor">#define RTC_TSTR_ST_Pos              (4U)</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 4853</a></span><span class="preprocessor">#define RTC_TSTR_ST_Msk              (0x7UL &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15"> 4854</a></span><span class="preprocessor">#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 4855</a></span><span class="preprocessor">#define RTC_TSTR_ST_0                (0x1UL &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 4856</a></span><span class="preprocessor">#define RTC_TSTR_ST_1                (0x2UL &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 4857</a></span><span class="preprocessor">#define RTC_TSTR_ST_2                (0x4UL &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4"> 4858</a></span><span class="preprocessor">#define RTC_TSTR_SU_Pos              (0U)</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4"> 4859</a></span><span class="preprocessor">#define RTC_TSTR_SU_Msk              (0xFUL &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a"> 4860</a></span><span class="preprocessor">#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 4861</a></span><span class="preprocessor">#define RTC_TSTR_SU_0                (0x1UL &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 4862</a></span><span class="preprocessor">#define RTC_TSTR_SU_1                (0x2UL &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 4863</a></span><span class="preprocessor">#define RTC_TSTR_SU_2                (0x4UL &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 4864</a></span><span class="preprocessor">#define RTC_TSTR_SU_3                (0x8UL &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span><span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33"> 4867</a></span><span class="preprocessor">#define RTC_TSDR_WDU_Pos             (13U)</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf"> 4868</a></span><span class="preprocessor">#define RTC_TSDR_WDU_Msk             (0x7UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f"> 4869</a></span><span class="preprocessor">#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          </span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 4870</a></span><span class="preprocessor">#define RTC_TSDR_WDU_0               (0x1UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 4871</a></span><span class="preprocessor">#define RTC_TSDR_WDU_1               (0x2UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 4872</a></span><span class="preprocessor">#define RTC_TSDR_WDU_2               (0x4UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98"> 4873</a></span><span class="preprocessor">#define RTC_TSDR_MT_Pos              (12U)</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 4874</a></span><span class="preprocessor">#define RTC_TSDR_MT_Msk              (0x1UL &lt;&lt; RTC_TSDR_MT_Pos)                </span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7"> 4875</a></span><span class="preprocessor">#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539"> 4876</a></span><span class="preprocessor">#define RTC_TSDR_MU_Pos              (8U)</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 4877</a></span><span class="preprocessor">#define RTC_TSDR_MU_Msk              (0xFUL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4"> 4878</a></span><span class="preprocessor">#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 4879</a></span><span class="preprocessor">#define RTC_TSDR_MU_0                (0x1UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 4880</a></span><span class="preprocessor">#define RTC_TSDR_MU_1                (0x2UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 4881</a></span><span class="preprocessor">#define RTC_TSDR_MU_2                (0x4UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 4882</a></span><span class="preprocessor">#define RTC_TSDR_MU_3                (0x8UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8"> 4883</a></span><span class="preprocessor">#define RTC_TSDR_DT_Pos              (4U)</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 4884</a></span><span class="preprocessor">#define RTC_TSDR_DT_Msk              (0x3UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e"> 4885</a></span><span class="preprocessor">#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 4886</a></span><span class="preprocessor">#define RTC_TSDR_DT_0                (0x1UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 4887</a></span><span class="preprocessor">#define RTC_TSDR_DT_1                (0x2UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c"> 4888</a></span><span class="preprocessor">#define RTC_TSDR_DU_Pos              (0U)</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 4889</a></span><span class="preprocessor">#define RTC_TSDR_DU_Msk              (0xFUL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a"> 4890</a></span><span class="preprocessor">#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 4891</a></span><span class="preprocessor">#define RTC_TSDR_DU_0                (0x1UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 4892</a></span><span class="preprocessor">#define RTC_TSDR_DU_1                (0x2UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 4893</a></span><span class="preprocessor">#define RTC_TSDR_DU_2                (0x4UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 4894</a></span><span class="preprocessor">#define RTC_TSDR_DU_3                (0x8UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f"> 4897</a></span><span class="preprocessor">#define RTC_TSSSR_SS_Pos             (0U)</span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 4898</a></span><span class="preprocessor">#define RTC_TSSSR_SS_Msk             (0xFFFFUL &lt;&lt; RTC_TSSSR_SS_Pos)            </span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9"> 4899</a></span><span class="preprocessor">#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          </span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span><span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb"> 4902</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos          (31U)</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500"> 4903</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK4_Pos)            </span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9"> 4904</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649"> 4905</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos         (30U)</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b"> 4906</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk         (0x1UL &lt;&lt; RTC_ALRMAR_WDSEL_Pos)           </span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92"> 4907</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk</span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436"> 4908</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_Pos            (28U)</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f"> 4909</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_Msk            (0x3UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b"> 4910</a></span><span class="preprocessor">#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 4911</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_0              (0x1UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 4912</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_1              (0x2UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622"> 4913</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_Pos            (24U)</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1"> 4914</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf"> 4915</a></span><span class="preprocessor">#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 4916</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_0              (0x1UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 4917</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_1              (0x2UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 4918</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_2              (0x4UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 4919</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_3              (0x8UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b"> 4920</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos          (23U)</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 4921</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK3_Pos)            </span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3"> 4922</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk</span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f"> 4923</a></span><span class="preprocessor">#define RTC_ALRMAR_PM_Pos            (22U)</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 4924</a></span><span class="preprocessor">#define RTC_ALRMAR_PM_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_PM_Pos)              </span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900"> 4925</a></span><span class="preprocessor">#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2"> 4926</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_Pos            (20U)</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 4927</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_Msk            (0x3UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb"> 4928</a></span><span class="preprocessor">#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 4929</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_0              (0x1UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 4930</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_1              (0x2UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222"> 4931</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_Pos            (16U)</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 4932</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142"> 4933</a></span><span class="preprocessor">#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 4934</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_0              (0x1UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 4935</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_1              (0x2UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 4936</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_2              (0x4UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 4937</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_3              (0x8UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30"> 4938</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos          (15U)</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409"> 4939</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK2_Pos)            </span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc"> 4940</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450"> 4941</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_Pos           (12U)</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 4942</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_Msk           (0x7UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297"> 4943</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 4944</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_0             (0x1UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 4945</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_1             (0x2UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 4946</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_2             (0x4UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93"> 4947</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_Pos           (8U)</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 4948</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_Msk           (0xFUL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845"> 4949</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk</span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 4950</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_0             (0x1UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 4951</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_1             (0x2UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 4952</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_2             (0x4UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 4953</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_3             (0x8UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52"> 4954</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos          (7U)</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb"> 4955</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_MSK1_Pos)            </span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1"> 4956</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd"> 4957</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_Pos            (4U)</span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 4958</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_Msk            (0x7UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a"> 4959</a></span><span class="preprocessor">#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 4960</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_0              (0x1UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 4961</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_1              (0x2UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 4962</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_2              (0x4UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3"> 4963</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_Pos            (0U)</span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866"> 4964</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b"> 4965</a></span><span class="preprocessor">#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 4966</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_0              (0x1UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 4967</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_1              (0x2UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 4968</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_2              (0x4UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 4969</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_3              (0x8UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span><span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63"> 4972</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos      (24U)</span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936"> 4973</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk      (0xFUL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c"> 4974</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 4975</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0        (0x1UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 4976</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1        (0x2UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 4977</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2        (0x4UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 4978</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3        (0x8UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be"> 4979</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS_Pos          (0U)</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229"> 4980</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS_Msk          (0x7FFFUL &lt;&lt; RTC_ALRMASSR_SS_Pos)         </span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203"> 4981</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span> </div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span><span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a"> 4984</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos          (31U)</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320"> 4985</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK4_Pos)            </span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d"> 4986</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4              RTC_ALRMBR_MSK4_Msk</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37"> 4987</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos         (30U)</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0"> 4988</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk         (0x1UL &lt;&lt; RTC_ALRMBR_WDSEL_Pos)           </span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285"> 4989</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL             RTC_ALRMBR_WDSEL_Msk</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022"> 4990</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_Pos            (28U)</span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e"> 4991</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_Msk            (0x3UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b"> 4992</a></span><span class="preprocessor">#define RTC_ALRMBR_DT                RTC_ALRMBR_DT_Msk</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 4993</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_0              (0x1UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d"> 4994</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_1              (0x2UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba"> 4995</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_Pos            (24U)</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83"> 4996</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671"> 4997</a></span><span class="preprocessor">#define RTC_ALRMBR_DU                RTC_ALRMBR_DU_Msk</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 4998</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_0              (0x1UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 4999</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_1              (0x2UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 5000</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_2              (0x4UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a"> 5001</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_3              (0x8UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7"> 5002</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos          (23U)</span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30"> 5003</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK3_Pos)            </span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4"> 5004</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3              RTC_ALRMBR_MSK3_Msk</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e"> 5005</a></span><span class="preprocessor">#define RTC_ALRMBR_PM_Pos            (22U)</span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1"> 5006</a></span><span class="preprocessor">#define RTC_ALRMBR_PM_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_PM_Pos)              </span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b"> 5007</a></span><span class="preprocessor">#define RTC_ALRMBR_PM                RTC_ALRMBR_PM_Msk</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1"> 5008</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_Pos            (20U)</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad"> 5009</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_Msk            (0x3UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d"> 5010</a></span><span class="preprocessor">#define RTC_ALRMBR_HT                RTC_ALRMBR_HT_Msk</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 5011</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_0              (0x1UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 5012</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_1              (0x2UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e"> 5013</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_Pos            (16U)</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a"> 5014</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d"> 5015</a></span><span class="preprocessor">#define RTC_ALRMBR_HU                RTC_ALRMBR_HU_Msk</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 5016</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_0              (0x1UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 5017</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_1              (0x2UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 5018</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_2              (0x4UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5"> 5019</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_3              (0x8UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0"> 5020</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos          (15U)</span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10"> 5021</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK2_Pos)            </span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1"> 5022</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2              RTC_ALRMBR_MSK2_Msk</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325"> 5023</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_Pos           (12U)</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250"> 5024</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_Msk           (0x7UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571"> 5025</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT               RTC_ALRMBR_MNT_Msk</span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 5026</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_0             (0x1UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40"> 5027</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_1             (0x2UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 5028</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_2             (0x4UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93"> 5029</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_Pos           (8U)</span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b"> 5030</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_Msk           (0xFUL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056"> 5031</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU               RTC_ALRMBR_MNU_Msk</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 5032</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_0             (0x1UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 5033</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_1             (0x2UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 5034</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_2             (0x4UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 5035</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_3             (0x8UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90"> 5036</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos          (7U)</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d"> 5037</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_MSK1_Pos)            </span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489"> 5038</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1              RTC_ALRMBR_MSK1_Msk</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5"> 5039</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_Pos            (4U)</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7"> 5040</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_Msk            (0x7UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c"> 5041</a></span><span class="preprocessor">#define RTC_ALRMBR_ST                RTC_ALRMBR_ST_Msk</span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 5042</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_0              (0x1UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 5043</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_1              (0x2UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 5044</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_2              (0x4UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b"> 5045</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_Pos            (0U)</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2"> 5046</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf"> 5047</a></span><span class="preprocessor">#define RTC_ALRMBR_SU                RTC_ALRMBR_SU_Msk</span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 5048</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_0              (0x1UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 5049</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_1              (0x2UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 5050</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_2              (0x4UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 5051</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_3              (0x8UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"> 5053</span><span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a"> 5054</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos      (24U)</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f"> 5055</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk      (0xFUL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244"> 5056</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS          RTC_ALRMBSSR_MASKSS_Msk</span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 5057</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0        (0x1UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 5058</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1        (0x2UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 5059</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2        (0x4UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b"> 5060</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3        (0x8UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76"> 5061</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos          (0U)</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe"> 5062</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk          (0x7FFFUL &lt;&lt; RTC_ALRMBSSR_SS_Pos)         </span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305"> 5063</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS              RTC_ALRMBSSR_SS_Msk</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span> </div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span><span class="comment">/********************  Bits definition for RTC_SR register  *******************/</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465a7af4efbcfba11a655a4aa31cfee1"> 5066</a></span><span class="preprocessor">#define RTC_SR_ITSF_Pos              (5U)</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae81891aaef2c521eded8936e0679291e"> 5067</a></span><span class="preprocessor">#define RTC_SR_ITSF_Msk              (0x1UL &lt;&lt; RTC_SR_ITSF_Pos)                </span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051aaf50556af76e42bc4dd4e4638c12"> 5068</a></span><span class="preprocessor">#define RTC_SR_ITSF                  RTC_SR_ITSF_Msk</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab93a5efd62091459bba0dc124118208c"> 5069</a></span><span class="preprocessor">#define RTC_SR_TSOVF_Pos             (4U)</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf8d82295ff10ce4d17b6ffaaa4f881e"> 5070</a></span><span class="preprocessor">#define RTC_SR_TSOVF_Msk             (0x1UL &lt;&lt; RTC_SR_TSOVF_Pos)               </span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e28555498ebc7a3adaa36d0a8ce034"> 5071</a></span><span class="preprocessor">#define RTC_SR_TSOVF                 RTC_SR_TSOVF_Msk                          </span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bf968b86cf3d5a193b9ac2c29e48d4"> 5072</a></span><span class="preprocessor">#define RTC_SR_TSF_Pos               (3U)</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fa320df04dd6aaa354e6b126d438c6"> 5073</a></span><span class="preprocessor">#define RTC_SR_TSF_Msk               (0x1UL &lt;&lt; RTC_SR_TSF_Pos)                 </span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7865113a9ca4faf8697aa627263cee39"> 5074</a></span><span class="preprocessor">#define RTC_SR_TSF                   RTC_SR_TSF_Msk                            </span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209d901c04142c5c4ce7f735837872c2"> 5075</a></span><span class="preprocessor">#define RTC_SR_WUTF_Pos              (2U)</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d04ef6108b6dc8e83b8fdd4a2750ca3"> 5076</a></span><span class="preprocessor">#define RTC_SR_WUTF_Msk              (0x1UL &lt;&lt; RTC_SR_WUTF_Pos)                </span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565cba919762e70a1b454088efd8b1d6"> 5077</a></span><span class="preprocessor">#define RTC_SR_WUTF                  RTC_SR_WUTF_Msk                           </span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c7492a36d99bde2ed3c4dccaf63bd55"> 5078</a></span><span class="preprocessor">#define RTC_SR_ALRBF_Pos             (1U)</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1123177d64462e844b9c7f164b7de7c2"> 5079</a></span><span class="preprocessor">#define RTC_SR_ALRBF_Msk             (0x1UL &lt;&lt; RTC_SR_ALRBF_Pos)               </span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8259e3d637a017694fe4f3da856935c"> 5080</a></span><span class="preprocessor">#define RTC_SR_ALRBF                 RTC_SR_ALRBF_Msk</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c2c59753defddeca43e3c8d24e433a"> 5081</a></span><span class="preprocessor">#define RTC_SR_ALRAF_Pos             (0U)</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cb46128a8239337e94bbfac6690a0af"> 5082</a></span><span class="preprocessor">#define RTC_SR_ALRAF_Msk             (0x1UL &lt;&lt; RTC_SR_ALRAF_Pos)               </span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b04b7a9446308cba84f39750d3baa0"> 5083</a></span><span class="preprocessor">#define RTC_SR_ALRAF                 RTC_SR_ALRAF_Msk</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span> </div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"> 5085</span><span class="comment">/********************  Bits definition for RTC_MISR register  *****************/</span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8263ba3c5adbb4961d2f71e5b70c058a"> 5086</a></span><span class="preprocessor">#define RTC_MISR_ITSMF_Pos           (5U)</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c52bfbe4e94b40097306250c3ce42e7"> 5087</a></span><span class="preprocessor">#define RTC_MISR_ITSMF_Msk           (0x1UL &lt;&lt; RTC_MISR_ITSMF_Pos)             </span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae02773c131960b4ea7475826c66b299b"> 5088</a></span><span class="preprocessor">#define RTC_MISR_ITSMF               RTC_MISR_ITSMF_Msk</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c8c7907f21ae6b5ca21cc07dce2c24"> 5089</a></span><span class="preprocessor">#define RTC_MISR_TSOVMF_Pos          (4U)</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7557aba50812f83d7e3d64efc2b0e22"> 5090</a></span><span class="preprocessor">#define RTC_MISR_TSOVMF_Msk          (0x1UL &lt;&lt; RTC_MISR_TSOVMF_Pos)            </span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19476acd98d995ca756b10d69efa0f2"> 5091</a></span><span class="preprocessor">#define RTC_MISR_TSOVMF              RTC_MISR_TSOVMF_Msk                       </span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga685343741e9e0532c2b01e177aef712a"> 5092</a></span><span class="preprocessor">#define RTC_MISR_TSMF_Pos            (3U)</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8dd591b72d4d45b04420d10a71acd75"> 5093</a></span><span class="preprocessor">#define RTC_MISR_TSMF_Msk            (0x1UL &lt;&lt; RTC_MISR_TSMF_Pos)              </span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a16f21d19b5309e896a2bd3f6186c6"> 5094</a></span><span class="preprocessor">#define RTC_MISR_TSMF                RTC_MISR_TSMF_Msk                         </span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c7ea91b99c4a0af4b9cc146ffecfb6"> 5095</a></span><span class="preprocessor">#define RTC_MISR_WUTMF_Pos           (2U)</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab71ca623f558f420eeba943e8644047d"> 5096</a></span><span class="preprocessor">#define RTC_MISR_WUTMF_Msk           (0x1UL &lt;&lt; RTC_MISR_WUTMF_Pos)             </span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc34e442f8c4ac7c265e0a0612e427d"> 5097</a></span><span class="preprocessor">#define RTC_MISR_WUTMF               RTC_MISR_WUTMF_Msk                        </span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae91deba66095810be3699329adb07b42"> 5098</a></span><span class="preprocessor">#define RTC_MISR_ALRBMF_Pos          (1U)</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32836d22c582dca1dc6dfd782b90772f"> 5099</a></span><span class="preprocessor">#define RTC_MISR_ALRBMF_Msk          (0x1UL &lt;&lt; RTC_MISR_ALRBMF_Pos)            </span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4065ac6def0b83a06c36826215aa8441"> 5100</a></span><span class="preprocessor">#define RTC_MISR_ALRBMF              RTC_MISR_ALRBMF_Msk</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc7029de1c88893ea5ad44f1539d821"> 5101</a></span><span class="preprocessor">#define RTC_MISR_ALRAMF_Pos          (0U)</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ad43f9def2d370536f8ef8a067fc04"> 5102</a></span><span class="preprocessor">#define RTC_MISR_ALRAMF_Msk          (0x1UL &lt;&lt; RTC_MISR_ALRAMF_Pos)            </span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f69a35969eedc5c6b838b7e34ade57"> 5103</a></span><span class="preprocessor">#define RTC_MISR_ALRAMF              RTC_MISR_ALRAMF_Msk</span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span> </div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span><span class="comment">/********************  Bits definition for RTC_SCR register  ******************/</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdd2ccf0f8cb2b36368c889092b46ca6"> 5106</a></span><span class="preprocessor">#define RTC_SCR_CITSF_Pos            (5U)</span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100b31a68264780c2c717f050041c85a"> 5107</a></span><span class="preprocessor">#define RTC_SCR_CITSF_Msk            (0x1UL &lt;&lt; RTC_SCR_CITSF_Pos)              </span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375ec23d31dff4d3fdf77bfc79b8744d"> 5108</a></span><span class="preprocessor">#define RTC_SCR_CITSF                RTC_SCR_CITSF_Msk</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7cf4a0915e43c36cf38100e7d212168"> 5109</a></span><span class="preprocessor">#define RTC_SCR_CTSOVF_Pos           (4U)</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae360137d8b42a9ab4dbe5ec5908a859"> 5110</a></span><span class="preprocessor">#define RTC_SCR_CTSOVF_Msk           (0x1UL &lt;&lt; RTC_SCR_CTSOVF_Pos)             </span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae158f920db6192a5cea298c413eaa638"> 5111</a></span><span class="preprocessor">#define RTC_SCR_CTSOVF               RTC_SCR_CTSOVF_Msk                        </span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaddacdefbeab0f3c1dc8b5f35e33b12"> 5112</a></span><span class="preprocessor">#define RTC_SCR_CTSF_Pos             (3U)</span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d68e3c17ff48feb447a27e1be75b3c2"> 5113</a></span><span class="preprocessor">#define RTC_SCR_CTSF_Msk             (0x1UL &lt;&lt; RTC_SCR_CTSF_Pos)               </span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaf0454cf14feb21eea98dde44587346"> 5114</a></span><span class="preprocessor">#define RTC_SCR_CTSF                 RTC_SCR_CTSF_Msk                          </span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae582b4de4e95680fd5380ddccb3179a1"> 5115</a></span><span class="preprocessor">#define RTC_SCR_CWUTF_Pos            (2U)</span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab69e8ae28c1b4ab6c572fad95afdd943"> 5116</a></span><span class="preprocessor">#define RTC_SCR_CWUTF_Msk            (0x1UL &lt;&lt; RTC_SCR_CWUTF_Pos)              </span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b90f9a88cae4496854e72899c27b71b"> 5117</a></span><span class="preprocessor">#define RTC_SCR_CWUTF                RTC_SCR_CWUTF_Msk                         </span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5256f5a312640a5b3fbb85bc193b383"> 5118</a></span><span class="preprocessor">#define RTC_SCR_CALRBF_Pos           (1U)</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f3ba328a0b2f55206a006575b7df4e1"> 5119</a></span><span class="preprocessor">#define RTC_SCR_CALRBF_Msk           (0x1UL &lt;&lt; RTC_SCR_CALRBF_Pos)             </span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd1312fe3012372d9559db7a11150343"> 5120</a></span><span class="preprocessor">#define RTC_SCR_CALRBF               RTC_SCR_CALRBF_Msk</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d1d090c911dc85319b1c277b9eaafe"> 5121</a></span><span class="preprocessor">#define RTC_SCR_CALRAF_Pos           (0U)</span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaab8e18576cf9f38319bef566fc76b9"> 5122</a></span><span class="preprocessor">#define RTC_SCR_CALRAF_Msk           (0x1UL &lt;&lt; RTC_SCR_CALRAF_Pos)             </span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8689ea45bac4bd6c90fb459de3c59e2d"> 5123</a></span><span class="preprocessor">#define RTC_SCR_CALRAF               RTC_SCR_CALRAF_Msk</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span> </div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"> 5127</span><span class="comment">/*                     Tamper and backup register (TAMP)                      */</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span><span class="comment">/********************  Bits definition for TAMP_CR1 register  *****************/</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc6e19c5e983f911969fc145510a295a"> 5131</a></span><span class="preprocessor">#define TAMP_CR1_TAMP1E_Pos          (0U)</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f438ad40ce76bf67fbb7531be73a11"> 5132</a></span><span class="preprocessor">#define TAMP_CR1_TAMP1E_Msk          (0x1UL &lt;&lt; TAMP_CR1_TAMP1E_Pos)             </span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1748f790cfef882104296b61031f205c"> 5133</a></span><span class="preprocessor">#define TAMP_CR1_TAMP1E              TAMP_CR1_TAMP1E_Msk</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb"> 5134</a></span><span class="preprocessor">#define TAMP_CR1_TAMP2E_Pos          (1U)</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab4195eedc91a7953dfe5fc443b8bd2"> 5135</a></span><span class="preprocessor">#define TAMP_CR1_TAMP2E_Msk          (0x1UL &lt;&lt; TAMP_CR1_TAMP2E_Pos)             </span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd29dbf6023df48f66962f9817f9b7ac"> 5136</a></span><span class="preprocessor">#define TAMP_CR1_TAMP2E              TAMP_CR1_TAMP2E_Msk</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34d3c1119dd5c940403221fe822fa4fb"> 5137</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP3E_Pos         (18U)</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae567ccc24fd2c2c1d975f0926b12ac5b"> 5138</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP3E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP3E_Pos)            </span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4381d30702543c8b4e98701fa65e844f"> 5139</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP3E             TAMP_CR1_ITAMP3E_Msk</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcde7a1d45fa56cfefa07a55ea7f60b2"> 5140</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP4E_Pos         (19U)</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fd70f7600811dee4bb9a2b4cfad6ed8"> 5141</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP4E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP4E_Pos)            </span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1994f76cfbafc3e3db85a1e05e37d6b6"> 5142</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP4E             TAMP_CR1_ITAMP4E_Msk</span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076e1eb05c9c313be2e7697c8b8c0bb6"> 5143</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP5E_Pos         (20U)</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga764a22fd71999a00b7560a3f1b4cfb40"> 5144</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP5E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP5E_Pos)            </span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58793f51f8b8116aee207b93046dbbb4"> 5145</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP5E             TAMP_CR1_ITAMP5E_Msk</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2996eb42ebc116fd15df07ebd8fca8c"> 5146</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP6E_Pos         (21U)</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc3b51a89e9951baaf1b6cbc3271582"> 5147</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP6E_Msk         (0x1UL &lt;&lt; TAMP_CR1_ITAMP6E_Pos)            </span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20a6d0580f0587735433a4dae3745fa4"> 5148</a></span><span class="preprocessor">#define TAMP_CR1_ITAMP6E             TAMP_CR1_ITAMP6E_Msk</span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span> </div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span><span class="comment">/********************  Bits definition for TAMP_CR2 register  *****************/</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed5e8aa6257bddd497a1207adc4abde"> 5151</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1NOERASE_Pos    (0U)</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca897cf2862140894c71f8d5d3cca8f"> 5152</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1NOERASE_Msk    (0x1UL &lt;&lt; TAMP_CR2_TAMP1NOERASE_Pos)       </span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4c7f085ee768fa6eb0f212f022087fa"> 5153</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1NOERASE        TAMP_CR2_TAMP1NOERASE_Msk</span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d7a4f90cfeea34250853f1cf70102be"> 5154</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2NOERASE_Pos    (1U)</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga737e125303dba4862b8180c96641677d"> 5155</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2NOERASE_Msk    (0x1UL &lt;&lt; TAMP_CR2_TAMP2NOERASE_Pos)       </span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70de8d09978068be03521b7085d61c3"> 5156</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2NOERASE        TAMP_CR2_TAMP2NOERASE_Msk</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d947f93551568a9c8221c9062e13ca"> 5157</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1MSK_Pos        (16U)</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2bd0fd3dfa008b56c26b232bd782aa"> 5158</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1MSK_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP1MSK_Pos)           </span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77069215dfbb87ad3c7920b2526645b8"> 5159</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1MSK            TAMP_CR2_TAMP1MSK_Msk</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3df4f28aceb075a692b893585243668e"> 5160</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2MSK_Pos        (17U)</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395734d1d0f27e0b4f8f552ac7d0f400"> 5161</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2MSK_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP2MSK_Pos)           </span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921281dcf55af10990f3e96723f76c50"> 5162</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2MSK            TAMP_CR2_TAMP2MSK_Msk</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37984bf229397f49d929a4c021b8676d"> 5163</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1TRG_Pos        (24U)</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47bded665f1738281a4beaa66b2231b"> 5164</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1TRG_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP1TRG_Pos)           </span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182facc5faa307d2985439e818db2c4a"> 5165</a></span><span class="preprocessor">#define TAMP_CR2_TAMP1TRG            TAMP_CR2_TAMP1TRG_Msk</span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac69c3e27b4eba44a4ef561aec11de1e8"> 5166</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2TRG_Pos        (25U)</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga432bb06fe25ba898b65faa339babdda4"> 5167</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2TRG_Msk        (0x1UL &lt;&lt; TAMP_CR2_TAMP2TRG_Pos)           </span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga810f591823cfca2dbcddd2e94f6bb8da"> 5168</a></span><span class="preprocessor">#define TAMP_CR2_TAMP2TRG            TAMP_CR2_TAMP2TRG_Msk</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span> </div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span><span class="comment">/********************  Bits definition for TAMP_FLTCR register  ***************/</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3667d4ea6dfd4223425d3c648332902d"> 5171</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_0        0x00000001U</span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfcb433cb1df98fe4643ee7650819fe1"> 5172</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_1        0x00000002U</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga624f5675e876069ce2864841fb5799a3"> 5173</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_2        0x00000004U</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552f83ca0bb591050b3b62f0ba1b9624"> 5174</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_Pos      (0U)</span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d57c65e1bcbc78263afc4a2a5b58cf2"> 5175</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ_Msk      (0x7UL &lt;&lt; TAMP_FLTCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga074273c1ea0ed65de0f9ad0cddc2cc15"> 5176</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFREQ          TAMP_FLTCR_TAMPFREQ_Msk</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c756d1b062398ab07eb91427199ab3"> 5177</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_0         0x00000008U</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8c46e0b2a808d4ce1f23ec7eff9fba"> 5178</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_1         0x00000010U</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01a8acf6caa091f7890fcd9de80e13ba"> 5179</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_Pos       (3U)</span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdce9e2efbb31a8979d187b2ec5430ab"> 5180</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT_Msk       (0x3UL &lt;&lt; TAMP_FLTCR_TAMPFLT_Pos)          </span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4336408e093aa80a7a4e8f6331586537"> 5181</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPFLT           TAMP_FLTCR_TAMPFLT_Msk</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbb3d83271e00ddbd2394b30314d8af4"> 5182</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_0        0x00000020U</span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2641bd7a30e8897cd60dc4981ff1060c"> 5183</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_1        0x00000040U</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139c98eed035088153494907225a1469"> 5184</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_Pos      (5U)</span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b23afddc14e563941ff31262aeef6c3"> 5185</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH_Msk      (0x3UL &lt;&lt; TAMP_FLTCR_TAMPPRCH_Pos)         </span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aded2a3edef720b3fde44adc2a16967"> 5186</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPRCH          TAMP_FLTCR_TAMPPRCH_Msk</span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cea92a942ae34823531dd06a370bbf5"> 5187</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPUDIS_Pos     (7U)</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4e6c9b994d4f42afb15065483a0d2"> 5188</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPUDIS_Msk     (0x1UL &lt;&lt; TAMP_FLTCR_TAMPPUDIS_Pos)        </span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce860f7de28618278c7c3624ef1f1b0"> 5189</a></span><span class="preprocessor">#define TAMP_FLTCR_TAMPPUDIS         TAMP_FLTCR_TAMPPUDIS_Msk</span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span> </div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"> 5191</span><span class="comment">/********************  Bits definition for TAMP_IER register  *****************/</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga563ca75045b17aa28b4c28587a908aa7"> 5192</a></span><span class="preprocessor">#define TAMP_IER_TAMP1IE_Pos         (0U)</span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e852ad37be831c5d07114ab03f967c3"> 5193</a></span><span class="preprocessor">#define TAMP_IER_TAMP1IE_Msk         (0x1UL &lt;&lt; TAMP_IER_TAMP1IE_Pos)            </span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga792642e651d3a7ad078dd4676bd7e5a0"> 5194</a></span><span class="preprocessor">#define TAMP_IER_TAMP1IE             TAMP_IER_TAMP1IE_Msk</span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638f2e8e074c8cfb30c9aff0e5214902"> 5195</a></span><span class="preprocessor">#define TAMP_IER_TAMP2IE_Pos         (1U)</span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga219f1e26007d38201bfa11c2bb329c00"> 5196</a></span><span class="preprocessor">#define TAMP_IER_TAMP2IE_Msk         (0x1UL &lt;&lt; TAMP_IER_TAMP2IE_Pos)            </span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd83e8aa3da0e87d56f872593efab75"> 5197</a></span><span class="preprocessor">#define TAMP_IER_TAMP2IE             TAMP_IER_TAMP2IE_Msk</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2ed0f0f4533fd0bcc361c28b164aee"> 5198</a></span><span class="preprocessor">#define TAMP_IER_ITAMP3IE_Pos        (18U)</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4968f4685ed249df061f4d998bc0fc7b"> 5199</a></span><span class="preprocessor">#define TAMP_IER_ITAMP3IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP3IE_Pos)           </span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54c9a70f2b95745866f4cc2cfc32a0b4"> 5200</a></span><span class="preprocessor">#define TAMP_IER_ITAMP3IE            TAMP_IER_ITAMP3IE_Msk</span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d575a87d33e3b7621c08d6e65002d25"> 5201</a></span><span class="preprocessor">#define TAMP_IER_ITAMP4IE_Pos        (19U)</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba6b35d839c9da5d811c60020220c06c"> 5202</a></span><span class="preprocessor">#define TAMP_IER_ITAMP4IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP4IE_Pos)           </span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe517ed9ebecf07bb09920185d36ae0f"> 5203</a></span><span class="preprocessor">#define TAMP_IER_ITAMP4IE            TAMP_IER_ITAMP4IE_Msk</span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ced3bcf2fafafd50954338b8c843fa"> 5204</a></span><span class="preprocessor">#define TAMP_IER_ITAMP5IE_Pos        (20U)</span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga282cfc6b87a867f67b4d3ac63c0be0be"> 5205</a></span><span class="preprocessor">#define TAMP_IER_ITAMP5IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP5IE_Pos)           </span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee1a0931de53ecd43cce3e6fd1f23a2"> 5206</a></span><span class="preprocessor">#define TAMP_IER_ITAMP5IE            TAMP_IER_ITAMP5IE_Msk</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac52167e9473ac0989bdf548afe28c548"> 5207</a></span><span class="preprocessor">#define TAMP_IER_ITAMP6IE_Pos        (21U)</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6b7ba3c3b98d438333fc29a0b6b3c0"> 5208</a></span><span class="preprocessor">#define TAMP_IER_ITAMP6IE_Msk        (0x1UL &lt;&lt; TAMP_IER_ITAMP6IE_Pos)           </span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd2ed81bffe206520efe169fa5425eb"> 5209</a></span><span class="preprocessor">#define TAMP_IER_ITAMP6IE            TAMP_IER_ITAMP6IE_Msk</span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"> 5210</span> </div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span><span class="comment">/********************  Bits definition for TAMP_SR register  ******************/</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99b68119407a9c8a3d734e10e24e38a1"> 5212</a></span><span class="preprocessor">#define TAMP_SR_TAMP1F_Pos           (0U)</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac56e9c3f88039b25514fba1485e105b9"> 5213</a></span><span class="preprocessor">#define TAMP_SR_TAMP1F_Msk           (0x1UL &lt;&lt; TAMP_SR_TAMP1F_Pos)              </span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8c6348c70f7cb1b77ec230a7b327a"> 5214</a></span><span class="preprocessor">#define TAMP_SR_TAMP1F               TAMP_SR_TAMP1F_Msk</span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc1b6e14d4b39af465b42aa576e32b8f"> 5215</a></span><span class="preprocessor">#define TAMP_SR_TAMP2F_Pos           (1U)</span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee435293813e8d028dbb67f09ea3927"> 5216</a></span><span class="preprocessor">#define TAMP_SR_TAMP2F_Msk           (0x1UL &lt;&lt; TAMP_SR_TAMP2F_Pos)              </span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba906cb02b9c301a234c1d1056631931"> 5217</a></span><span class="preprocessor">#define TAMP_SR_TAMP2F               TAMP_SR_TAMP2F_Msk</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3637fe38f0ebb86d165844f79f2a82cc"> 5218</a></span><span class="preprocessor">#define TAMP_SR_ITAMP3F_Pos          (18U)</span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b68fe2c935c236ed1134a3253bd5887"> 5219</a></span><span class="preprocessor">#define TAMP_SR_ITAMP3F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP3F_Pos)             </span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6add27bfd767ad4703d5a19db9f9a9dc"> 5220</a></span><span class="preprocessor">#define TAMP_SR_ITAMP3F              TAMP_SR_ITAMP3F_Msk</span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16eceaf72bdad4c832187ae447079382"> 5221</a></span><span class="preprocessor">#define TAMP_SR_ITAMP4F_Pos          (19U)</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c3bc13739e73e0759f913341d19287"> 5222</a></span><span class="preprocessor">#define TAMP_SR_ITAMP4F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP4F_Pos)             </span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef4a641dfdd8decc5aff10c8630c897"> 5223</a></span><span class="preprocessor">#define TAMP_SR_ITAMP4F              TAMP_SR_ITAMP4F_Msk</span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b54273b4a53daf411ab87b1e856adaf"> 5224</a></span><span class="preprocessor">#define TAMP_SR_ITAMP5F_Pos          (20U)</span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73591b34246e4f3856d6872c6ba764b3"> 5225</a></span><span class="preprocessor">#define TAMP_SR_ITAMP5F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP5F_Pos)             </span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1edccee40c1de260277d8f61641e5aa5"> 5226</a></span><span class="preprocessor">#define TAMP_SR_ITAMP5F              TAMP_SR_ITAMP5F_Msk</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4f9355ceb746b93e8194ddc317b679"> 5227</a></span><span class="preprocessor">#define TAMP_SR_ITAMP6F_Pos          (21U)</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef43ca61cb3e23a9141e59f23234d26"> 5228</a></span><span class="preprocessor">#define TAMP_SR_ITAMP6F_Msk          (0x1UL &lt;&lt; TAMP_SR_ITAMP6F_Pos)             </span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d5aa1aa48dca53d1c0926b4bdc43158"> 5229</a></span><span class="preprocessor">#define TAMP_SR_ITAMP6F              TAMP_SR_ITAMP6F_Msk</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span> </div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span><span class="comment">/********************  Bits definition for TAMP_MISR register  ****************/</span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b76cd32cf982d8de01dac8ecff55cd8"> 5232</a></span><span class="preprocessor">#define TAMP_MISR_TAMP1MF_Pos        (0U)</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18e7e8100fbc679cb3e2ed5dbc02060b"> 5233</a></span><span class="preprocessor">#define TAMP_MISR_TAMP1MF_Msk        (0x1UL &lt;&lt; TAMP_MISR_TAMP1MF_Pos)           </span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae14e657e3d53a1db6d475d9508779d"> 5234</a></span><span class="preprocessor">#define TAMP_MISR_TAMP1MF            TAMP_MISR_TAMP1MF_Msk</span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa273ab1e3c8a226ea129ad18f206de"> 5235</a></span><span class="preprocessor">#define TAMP_MISR_TAMP2MF_Pos        (1U)</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86e506c162b59201f135f3992cde63f"> 5236</a></span><span class="preprocessor">#define TAMP_MISR_TAMP2MF_Msk        (0x1UL &lt;&lt; TAMP_MISR_TAMP2MF_Pos)           </span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c5f07af28e21d97c6c93c7d7ce43d6c"> 5237</a></span><span class="preprocessor">#define TAMP_MISR_TAMP2MF            TAMP_MISR_TAMP2MF_Msk</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad05d42a1d01dadd0335e064358b98d70"> 5238</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP3MF_Pos       (18U)</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad325e225877c2a14781b2233d11d2a15"> 5239</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP3MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP3MF_Pos)          </span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71276de1250fe722d9c08b175c79a1eb"> 5240</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP3MF           TAMP_MISR_ITAMP3MF_Msk</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca81bb5a0be90cba7b2b7d936617d4e"> 5241</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP4MF_Pos       (19U)</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39dc13864e15539fb5397e88bbbc2702"> 5242</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP4MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP4MF_Pos)          </span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55279cb0bcd1e17008f65e7a09909e22"> 5243</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP4MF           TAMP_MISR_ITAMP4MF_Msk</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8a0cf371cba6f3cba9b12ad7b5fd43"> 5244</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP5MF_Pos       (20U)</span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41a3a2912836d3b475cac6a5f5c921ce"> 5245</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP5MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP5MF_Pos)          </span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7a105fab26bd19c7e2958a7241341a"> 5246</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP5MF           TAMP_MISR_ITAMP5MF_Msk</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5cd161bcb46233f3891b81376d1256"> 5247</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP6MF_Pos       (21U)</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac524ca79653c89e34c8e1d9a0144f1c5"> 5248</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP6MF_Msk       (0x1UL &lt;&lt; TAMP_MISR_ITAMP6MF_Pos)          </span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf466559b3e08103d70f2b2fea4592b3"> 5249</a></span><span class="preprocessor">#define TAMP_MISR_ITAMP6MF           TAMP_MISR_ITAMP6MF_Msk</span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"> 5250</span> </div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span><span class="comment">/********************  Bits definition for TAMP_SCR register  *****************/</span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5cabdb97033da5e346566afbfc8291d"> 5252</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP1F_Pos         (0U)</span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701877f32c5f1f851c084138388b1225"> 5253</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP1F_Msk         (0x1UL &lt;&lt; TAMP_SCR_CTAMP1F_Pos)            </span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33fe4cb087eaea6d219f5a9ef1ec39d6"> 5254</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP1F             TAMP_SCR_CTAMP1F_Msk</span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa23a2820c97dbd9215f89573f994e76f"> 5255</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP2F_Pos         (1U)</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a7c982b6b1ce61b44e025e81935acc2"> 5256</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP2F_Msk         (0x1UL &lt;&lt; TAMP_SCR_CTAMP2F_Pos)            </span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50cab65b61650a424ced4f7939004e9"> 5257</a></span><span class="preprocessor">#define TAMP_SCR_CTAMP2F             TAMP_SCR_CTAMP2F_Msk</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga593453784e0284d3d0f51a093fd954ed"> 5258</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP3F_Pos        (18U)</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59e2ece4d3d12beb483c3f50e7090f2"> 5259</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP3F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP3F_Pos)           </span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga954c4f053670a7e20299b7bec7f62b91"> 5260</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP3F            TAMP_SCR_CITAMP3F_Msk</span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17eb554164d9acf00828ddf52a64135e"> 5261</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP4F_Pos        (19U)</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f1c3429941cd26e45268bfad52ee74"> 5262</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP4F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP4F_Pos)           </span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb07022a0af1f0f10bf9555c82ffc584"> 5263</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP4F            TAMP_SCR_CITAMP4F_Msk</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d10a431933093933b8012077d16f9df"> 5264</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP5F_Pos        (20U)</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e4a564630b1d1061dd1ce19ec1d91d3"> 5265</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP5F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP5F_Pos)           </span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga470c6b070a4e6d5f92199a2a9b92f310"> 5266</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP5F            TAMP_SCR_CITAMP5F_Msk</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61fb772c94bbd4b0d3fedf5b0cc6606d"> 5267</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP6F_Pos        (21U)</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc391a375a4afc0ab8dcbe8254c7d20b"> 5268</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP6F_Msk        (0x1UL &lt;&lt; TAMP_SCR_CITAMP6F_Pos)           </span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9337b38b253a0898ed68cb95affa61c"> 5269</a></span><span class="preprocessor">#define TAMP_SCR_CITAMP6F            TAMP_SCR_CITAMP6F_Msk</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"> 5270</span> </div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span><span class="comment">/********************  Bits definition for TAMP_BKP0R register  ***************/</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e842be843f6091f68fc193334dc06ea"> 5272</a></span><span class="preprocessor">#define TAMP_BKP0R_Pos               (0U)</span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8306c6fb239b55d710249707d2c1a942"> 5273</a></span><span class="preprocessor">#define TAMP_BKP0R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP0R_Pos)           </span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea260442c7008c59673a7229eeac24ac"> 5274</a></span><span class="preprocessor">#define TAMP_BKP0R                   TAMP_BKP0R_Msk</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span> </div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span><span class="comment">/********************  Bits definition for TAMP_BKP1R register  ***************/</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1f19ce93435ad7abb303d8a32ff5bf0"> 5277</a></span><span class="preprocessor">#define TAMP_BKP1R_Pos               (0U)</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b065f9e5d20e6e24c2cb15bfa83d16"> 5278</a></span><span class="preprocessor">#define TAMP_BKP1R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP1R_Pos)           </span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e032ee44727d64dcb4e2c852e41d3f8"> 5279</a></span><span class="preprocessor">#define TAMP_BKP1R                   TAMP_BKP1R_Msk</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span> </div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span><span class="comment">/********************  Bits definition for TAMP_BKP2R register  ***************/</span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f6f4b804f75f7098546735a10d1b0a"> 5282</a></span><span class="preprocessor">#define TAMP_BKP2R_Pos               (0U)</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ba4d9e980b03c556f748eb858b2dea"> 5283</a></span><span class="preprocessor">#define TAMP_BKP2R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP2R_Pos)           </span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85f99284579c57ae926488413dd7a3f"> 5284</a></span><span class="preprocessor">#define TAMP_BKP2R                   TAMP_BKP2R_Msk</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span> </div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span><span class="comment">/********************  Bits definition for TAMP_BKP3R register  ***************/</span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72cc57a94eadc8e98bb27b49ed4ec54f"> 5287</a></span><span class="preprocessor">#define TAMP_BKP3R_Pos               (0U)</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3db497a8d742ce7a2b1c6a5acbda0dd"> 5288</a></span><span class="preprocessor">#define TAMP_BKP3R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP3R_Pos)           </span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4e328f8371a8a2842ae849ca03b4536"> 5289</a></span><span class="preprocessor">#define TAMP_BKP3R                   TAMP_BKP3R_Msk</span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span> </div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span><span class="comment">/********************  Bits definition for TAMP_BKP4R register  ***************/</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4850ae24ae56f1a3465d1b256f1c7d8a"> 5292</a></span><span class="preprocessor">#define TAMP_BKP4R_Pos               (0U)</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c184fa06f1a80f8c524e107b58c6369"> 5293</a></span><span class="preprocessor">#define TAMP_BKP4R_Msk               (0xFFFFFFFFUL &lt;&lt; TAMP_BKP4R_Pos)           </span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c6c7ddbbd4dd4d4c0c1d58e3cddbf4"> 5294</a></span><span class="preprocessor">#define TAMP_BKP4R                   TAMP_BKP4R_Msk</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"> 5295</span> </div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"> 5298</span><span class="comment">/*                        Serial Peripheral Interface (SPI)                   */</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"> 5301</span><span class="comment">/*</span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"> 5302</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32G0 series)</span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"> 5303</span><span class="comment"> */</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4758fe671118c1c69fafdf728d70aa1"> 5304</a></span><span class="preprocessor">#define SPI_I2S_SUPPORT                       </span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span><span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a"> 5307</a></span><span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)</span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522"> 5308</a></span><span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)                </span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 5309</a></span><span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be"> 5310</a></span><span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)</span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0"> 5311</a></span><span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)                </span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 5312</a></span><span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71"> 5313</a></span><span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d"> 5314</a></span><span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)                </span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 5315</a></span><span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9"> 5317</a></span><span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)</span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23"> 5318</a></span><span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 5319</a></span><span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 5320</a></span><span class="preprocessor">#define SPI_CR1_BR_0                (0x1UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 5321</a></span><span class="preprocessor">#define SPI_CR1_BR_1                (0x2UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 5322</a></span><span class="preprocessor">#define SPI_CR1_BR_2                (0x4UL &lt;&lt; SPI_CR1_BR_Pos)                  </span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284"> 5324</a></span><span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 5325</a></span><span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)                 </span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 5326</a></span><span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27"> 5327</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 5328</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)            </span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 5329</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e"> 5330</a></span><span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 5331</a></span><span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)                 </span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 5332</a></span><span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c"> 5333</a></span><span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb"> 5334</a></span><span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)                 </span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 5335</a></span><span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b"> 5336</a></span><span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)</span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64"> 5337</a></span><span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)              </span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 5338</a></span><span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e0d520a4bc6e5d181cfab0156888df5"> 5339</a></span><span class="preprocessor">#define SPI_CR1_CRCL_Pos            (11U)</span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00"> 5340</a></span><span class="preprocessor">#define SPI_CR1_CRCL_Msk            (0x1UL &lt;&lt; SPI_CR1_CRCL_Pos)                </span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c"> 5341</a></span><span class="preprocessor">#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           </span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7"> 5342</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)</span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816"> 5343</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)             </span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 5344</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac"> 5345</a></span><span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 5346</a></span><span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)               </span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 5347</a></span><span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d"> 5348</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 5349</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)              </span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 5350</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711"> 5351</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)</span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15"> 5352</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)            </span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 5353</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021"> 5356</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 5357</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)             </span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 5358</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81"> 5359</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 5360</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)             </span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 5361</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896"> 5362</a></span><span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 5363</a></span><span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)                </span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 5364</a></span><span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f3d219a0dd2637fb87e10a081f4a298"> 5365</a></span><span class="preprocessor">#define SPI_CR2_NSSP_Pos            (3U)</span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509"> 5366</a></span><span class="preprocessor">#define SPI_CR2_NSSP_Msk            (0x1UL &lt;&lt; SPI_CR2_NSSP_Pos)                </span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2"> 5367</a></span><span class="preprocessor">#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           </span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222"> 5368</a></span><span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 5369</a></span><span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1UL &lt;&lt; SPI_CR2_FRF_Pos)                 </span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 5370</a></span><span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7"> 5371</a></span><span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 5372</a></span><span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)               </span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 5373</a></span><span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971"> 5374</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 5375</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)              </span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 5376</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262"> 5377</a></span><span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 5378</a></span><span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)               </span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 5379</a></span><span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d99d892c07e86bdec0167e55afefea2"> 5380</a></span><span class="preprocessor">#define SPI_CR2_DS_Pos              (8U)</span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865"> 5381</a></span><span class="preprocessor">#define SPI_CR2_DS_Msk              (0xFUL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e"> 5382</a></span><span class="preprocessor">#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             </span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da"> 5383</a></span><span class="preprocessor">#define SPI_CR2_DS_0                (0x1UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e"> 5384</a></span><span class="preprocessor">#define SPI_CR2_DS_1                (0x2UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802"> 5385</a></span><span class="preprocessor">#define SPI_CR2_DS_2                (0x4UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34"> 5386</a></span><span class="preprocessor">#define SPI_CR2_DS_3                (0x8UL &lt;&lt; SPI_CR2_DS_Pos)                  </span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8140a279ef9c9bcbf108177185b95ee7"> 5387</a></span><span class="preprocessor">#define SPI_CR2_FRXTH_Pos           (12U)</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2"> 5388</a></span><span class="preprocessor">#define SPI_CR2_FRXTH_Msk           (0x1UL &lt;&lt; SPI_CR2_FRXTH_Pos)               </span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477"> 5389</a></span><span class="preprocessor">#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          </span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fb6b0a429f5c9c32744b957921fb2b"> 5390</a></span><span class="preprocessor">#define SPI_CR2_LDMARX_Pos          (13U)</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985"> 5391</a></span><span class="preprocessor">#define SPI_CR2_LDMARX_Msk          (0x1UL &lt;&lt; SPI_CR2_LDMARX_Pos)              </span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc"> 5392</a></span><span class="preprocessor">#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         </span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e7407f185f89e5c5a82a7aa8141002"> 5393</a></span><span class="preprocessor">#define SPI_CR2_LDMATX_Pos          (14U)</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17aed0276aab29fd9f996bfd02db3ce"> 5394</a></span><span class="preprocessor">#define SPI_CR2_LDMATX_Msk          (0x1UL &lt;&lt; SPI_CR2_LDMATX_Pos)              </span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d"> 5395</a></span><span class="preprocessor">#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         </span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b"> 5398</a></span><span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)</span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 5399</a></span><span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)                 </span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 5400</a></span><span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d"> 5401</a></span><span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)</span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03"> 5402</a></span><span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1UL &lt;&lt; SPI_SR_TXE_Pos)                  </span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 5403</a></span><span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c"> 5404</a></span><span class="preprocessor">#define SPI_SR_CHSIDE_Pos           (2U)</span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4"> 5405</a></span><span class="preprocessor">#define SPI_SR_CHSIDE_Msk           (0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)               </span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 5406</a></span><span class="preprocessor">#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          </span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0"> 5407</a></span><span class="preprocessor">#define SPI_SR_UDR_Pos              (3U)</span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e"> 5408</a></span><span class="preprocessor">#define SPI_SR_UDR_Msk              (0x1UL &lt;&lt; SPI_SR_UDR_Pos)                  </span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 5409</a></span><span class="preprocessor">#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             </span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c"> 5410</a></span><span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)</span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 5411</a></span><span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)               </span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 5412</a></span><span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73"> 5413</a></span><span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)</span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c"> 5414</a></span><span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1UL &lt;&lt; SPI_SR_MODF_Pos)                 </span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 5415</a></span><span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be"> 5416</a></span><span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 5417</a></span><span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1UL &lt;&lt; SPI_SR_OVR_Pos)                  </span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 5418</a></span><span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8"> 5419</a></span><span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 5420</a></span><span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1UL &lt;&lt; SPI_SR_BSY_Pos)                  </span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 5421</a></span><span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6"> 5422</a></span><span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 5423</a></span><span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1UL &lt;&lt; SPI_SR_FRE_Pos)                  </span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 5424</a></span><span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f440bc7e9a34e9094268fe763eeb53a"> 5425</a></span><span class="preprocessor">#define SPI_SR_FRLVL_Pos            (9U)</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1"> 5426</a></span><span class="preprocessor">#define SPI_SR_FRLVL_Msk            (0x3UL &lt;&lt; SPI_SR_FRLVL_Pos)                </span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665"> 5427</a></span><span class="preprocessor">#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           </span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6"> 5428</a></span><span class="preprocessor">#define SPI_SR_FRLVL_0              (0x1UL &lt;&lt; SPI_SR_FRLVL_Pos)                </span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495"> 5429</a></span><span class="preprocessor">#define SPI_SR_FRLVL_1              (0x2UL &lt;&lt; SPI_SR_FRLVL_Pos)                </span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66cece750fe7dcf3edf1bbb432c16c5"> 5430</a></span><span class="preprocessor">#define SPI_SR_FTLVL_Pos            (11U)</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd"> 5431</a></span><span class="preprocessor">#define SPI_SR_FTLVL_Msk            (0x3UL &lt;&lt; SPI_SR_FTLVL_Pos)                </span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371"> 5432</a></span><span class="preprocessor">#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           </span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39582c6501a37d23965a05094b45b960"> 5433</a></span><span class="preprocessor">#define SPI_SR_FTLVL_0              (0x1UL &lt;&lt; SPI_SR_FTLVL_Pos)                </span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702"> 5434</a></span><span class="preprocessor">#define SPI_SR_FTLVL_1              (0x2UL &lt;&lt; SPI_SR_FTLVL_Pos)                </span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f"> 5437</a></span><span class="preprocessor">#define SPI_DR_DR_Pos               (0U)</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966"> 5438</a></span><span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)                </span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 5439</a></span><span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac"> 5442</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056"> 5443</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)        </span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 5444</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"> 5446</span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129"> 5447</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)</span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da"> 5448</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)         </span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 5449</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1"> 5452</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)</span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d"> 5453</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)         </span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 5454</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea301a1a44423c53d2d388a9c7677bd"> 5457</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos       (0U)</span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50"> 5458</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)           </span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 5459</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      </span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66"> 5460</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos      (1U)</span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169"> 5461</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)          </span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 5462</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     </span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 5463</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0        (0x1UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)          </span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 5464</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1        (0x2UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)          </span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d"> 5465</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos       (3U)</span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5"> 5466</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)           </span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 5467</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      </span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986"> 5468</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos      (4U)</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a"> 5469</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)          </span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 5470</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     </span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 5471</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)          </span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 5472</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)          </span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf486d8ce50abc465f372b6fcc7a0704d"> 5473</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)</span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1"> 5474</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)         </span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 5475</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    </span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619"> 5476</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos      (8U)</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"> 5477</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)          </span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 5478</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     </span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 5479</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)          </span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 5480</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)          </span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3"> 5481</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos        (10U)</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b"> 5482</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SE_Pos)            </span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 5483</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       </span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443830d47e0ebc5e0141dad4a7d43978"> 5484</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos      (11U)</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a"> 5485</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)          </span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 5486</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     </span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4f01c11a1364ad5c130d956d395ec7"> 5487</a></span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)</span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dc65165d65e19f30514bf67a9ccfcac"> 5488</a></span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL &lt;&lt; SPI_I2SCFGR_ASTRTEN_Pos)         </span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37"> 5489</a></span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    </span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa"> 5492</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos        (0U)</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4"> 5493</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL &lt;&lt; SPI_I2SPR_I2SDIV_Pos)           </span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 5494</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       </span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9"> 5495</a></span><span class="preprocessor">#define SPI_I2SPR_ODD_Pos           (8U)</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc"> 5496</a></span><span class="preprocessor">#define SPI_I2SPR_ODD_Msk           (0x1UL &lt;&lt; SPI_I2SPR_ODD_Pos)               </span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 5497</a></span><span class="preprocessor">#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          </span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1219b3f0097930dd635f434a019d38c6"> 5498</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos         (9U)</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4"> 5499</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk         (0x1UL &lt;&lt; SPI_I2SPR_MCKOE_Pos)             </span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 5500</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        </span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span><span class="comment">/*                                 SYSCFG                                     */</span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5bf6592886caf0084ec852df151295"> 5507</a></span><span class="preprocessor">#define SYSCFG_CDEN_SUPPORT</span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/</span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e491769fbddf2ab68b1c8621e1c3dd6"> 5509</a></span><span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Pos             (0U)</span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd"> 5510</a></span><span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Msk             (0x3UL &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d"> 5511</a></span><span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Msk            </span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc84f4abe53c4d2516ab017626477817"> 5512</a></span><span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_0               (0x1UL &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3"> 5513</a></span><span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_1               (0x2UL &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bace2bfc721a65ee1b8c340af8c65f8"> 5514</a></span><span class="preprocessor">#define SYSCFG_CFGR1_PA11_RMP_Pos             (3U)</span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37168713b0326dc1141b2a1abecbf2f8"> 5515</a></span><span class="preprocessor">#define SYSCFG_CFGR1_PA11_RMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR1_PA11_RMP_Pos) </span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fe3903131e9fad916e455baff842985"> 5516</a></span><span class="preprocessor">#define SYSCFG_CFGR1_PA11_RMP                 SYSCFG_CFGR1_PA11_RMP_Msk            </span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460585e425ebdd7aeced041b1f432f26"> 5517</a></span><span class="preprocessor">#define SYSCFG_CFGR1_PA12_RMP_Pos             (4U)</span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ebb2bc57b273fd6c59ec07868b2a4c4"> 5518</a></span><span class="preprocessor">#define SYSCFG_CFGR1_PA12_RMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR1_PA12_RMP_Pos) </span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4371a505d41d5db9c3f7a895044f7b3c"> 5519</a></span><span class="preprocessor">#define SYSCFG_CFGR1_PA12_RMP                 SYSCFG_CFGR1_PA12_RMP_Msk            </span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376ca372a33df3be6df14eb64887535e"> 5520</a></span><span class="preprocessor">#define SYSCFG_CFGR1_IR_POL_Pos               (5U)</span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98d8c0e0cb83f363734737feef3a40cd"> 5521</a></span><span class="preprocessor">#define SYSCFG_CFGR1_IR_POL_Msk               (0x1UL &lt;&lt; SYSCFG_CFGR1_IR_POL_Pos) </span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7177e17b6fc0241514b6667d318fe9"> 5522</a></span><span class="preprocessor">#define SYSCFG_CFGR1_IR_POL                   SYSCFG_CFGR1_IR_POL_Msk            </span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad85a0e68f3d69c3982f1b299bb92c649"> 5523</a></span><span class="preprocessor">#define SYSCFG_CFGR1_IR_MOD_Pos               (6U)</span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cad904b347aaff6dc7646dfa00c44"> 5524</a></span><span class="preprocessor">#define SYSCFG_CFGR1_IR_MOD_Msk               (0x3UL &lt;&lt; SYSCFG_CFGR1_IR_MOD_Pos) </span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60f9d9a19609cd9f8720a0b07335045"> 5525</a></span><span class="preprocessor">#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Msk            </span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a0d0596649da4f30605f2c68cf4db4"> 5526</a></span><span class="preprocessor">#define SYSCFG_CFGR1_IR_MOD_0                 (0x1UL &lt;&lt; SYSCFG_CFGR1_IR_MOD_Pos) </span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba055ff7faab7019755d148a17be370"> 5527</a></span><span class="preprocessor">#define SYSCFG_CFGR1_IR_MOD_1                 (0x2UL &lt;&lt; SYSCFG_CFGR1_IR_MOD_Pos) </span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1899e756148f7c17d240ef52344a184f"> 5528</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN_Pos              (8U)</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb31e569eae913f4707024e66fde991"> 5529</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN_Msk              (0x1UL &lt;&lt; SYSCFG_CFGR1_BOOSTEN_Pos) </span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948471b86a4c7bf56000670b10b203ab"> 5530</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOSTEN                  SYSCFG_CFGR1_BOOSTEN_Msk            </span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga826fba242f6edc42c0c6895d42f5c2b0"> 5531</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          (16U)</span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga301d3b5ac2e8801ba6ff3c00c55299e1"> 5532</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk          (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB6_FMP_Pos)  </span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee5a1ca3b0408d359907fdc8ae1e44ae"> 5533</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Msk             </span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01a42ee69d7be6f9390bfd8c1970edc1"> 5534</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          (17U)</span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac594ec163e1f4c32fce0d01c8ec73187"> 5535</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk          (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB7_FMP_Pos)  </span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga218ec7f8116e53121ba41a9a57f2ab9c"> 5536</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Msk             </span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf79aa03fbdd4e3c09c11c4a8c59440ab"> 5537</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          (18U)</span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b4b8600bf8f38f0efe204db6b02b9d"> 5538</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk          (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB8_FMP_Pos)  </span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa82a8f51624e4fa343996c0d6166c2"> 5539</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Msk             </span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a527d4fff85610f26103ebf330047c5"> 5540</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          (19U)</span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988f9843b6c6d9a38ec09b30193f1037"> 5541</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk          (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PB9_FMP_Pos)  </span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc009692a61536e59a135d5a6b63afc"> 5542</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Msk             </span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e370599c91d80625491b2e3ad7669f6"> 5543</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP_Pos             (20U)</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea318d04aaef50492a399bd5a8e3ac4"> 5544</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C1_FMP_Pos)     </span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e28a2c5e89597d5d447b3d206a3fd6"> 5545</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Msk                </span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88009c154ecd16c483f8d2a4af002dce"> 5546</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C2_FMP_Pos             (21U)</span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga789d8696c461275e1679e60953dd5cab"> 5547</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C2_FMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C2_FMP_Pos)     </span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e2f2a75b970e887cd2c8fb0b11e54"> 5548</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Msk                </span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ff8a32ecb68e0fcd9c99936f36aa5b9"> 5549</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          (22U)</span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11bc93382e6ebba8f4a16c1f87e20bb7"> 5550</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk          (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PA9_FMP_Pos)  </span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a89de3f7d1d3c4e38edab2784be3ac"> 5551</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Msk             </span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dc4c01e4ca37f112c3a7b33be023a0f"> 5552</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         (23U)</span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f68933a1926e36161a6540d0a88b0d"> 5553</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk         (0x1UL &lt;&lt; SYSCFG_CFGR1_I2C_PA10_FMP_Pos) </span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0ef23809f7b83bb7e70f95edf17478f"> 5554</a></span><span class="preprocessor">#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Msk            </span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span><span class="comment">/******************  Bit definition for SYSCFG_CFGR2 register  ****************/</span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360c802b41e1bc7fa89de9319e296d73"> 5557</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CLL_Pos                  (0U)</span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1fc0165248de4dad33629111e39a048"> 5558</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CLL_Msk                  (0x1UL &lt;&lt; SYSCFG_CFGR2_CLL_Pos)   </span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37867c85a6455883bf60424879a281f4"> 5559</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CLL                      SYSCFG_CFGR2_CLL_Msk              </span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588495646475add997a5175ea2f87234"> 5560</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPL_Pos                  (1U)</span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c8e9869fb0f6f6fa266974085ac312"> 5561</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPL_Msk                  (0x1UL &lt;&lt; SYSCFG_CFGR2_SPL_Pos)   </span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbf387c6e12d90c012dd85636c5dc31b"> 5562</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPL                      SYSCFG_CFGR2_SPL_Msk              </span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa719052c0d5d3f901424ce0809e085ed"> 5563</a></span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL_Pos                 (3U)</span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbbcc01e11ce7e4606f73ef4ca5fb4c0"> 5564</a></span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL_Msk                 (0x1UL &lt;&lt; SYSCFG_CFGR2_ECCL_Pos)  </span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae75e85c4c032560b4db88cd8fcb3aaf9"> 5565</a></span><span class="preprocessor">#define SYSCFG_CFGR2_ECCL                     SYSCFG_CFGR2_ECCL_Msk             </span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d49969c9310a2cede78a3636ef4d8d"> 5566</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPF_Pos                  (8U)</span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b73007bdcf65cdd09998fca7d298bc"> 5567</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPF_Msk                  (0x1UL &lt;&lt; SYSCFG_CFGR2_SPF_Pos)   </span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155014fba33b6dc281892ec1ff27e4da"> 5568</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SPF                      SYSCFG_CFGR2_SPF_Msk              </span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98"> 5569</a></span><span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PE                  SYSCFG_CFGR2_SPF                  </span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e32d9dafb613028eef0eb5470ffb151"> 5571</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA1_CDEN_Pos             (16U)</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7eb481abb98fd8249367a042bd22dc7"> 5572</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA1_CDEN_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_PA1_CDEN_Pos)   </span><span class="comment">/* 0x00010000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d622d3498f8f5018aaa2499705d0138"> 5573</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA1_CDEN                 SYSCFG_CFGR2_PA1_CDEN_Msk              </span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30323f14276a92db12efb980fad1e90b"> 5574</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA3_CDEN_Pos             (17U)</span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad561b9146d33027f0f9c18e16138748b"> 5575</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA3_CDEN_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_PA3_CDEN_Pos)   </span><span class="comment">/* 0x00020000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad370ddeaa0b849b5aba7784949bb89a4"> 5576</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA3_CDEN                 SYSCFG_CFGR2_PA3_CDEN_Msk              </span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad662663fddc27f3f685a988bbeb2c600"> 5577</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA5_CDEN_Pos             (18U)</span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627b12e6d7e2d7409233c049fb36889c"> 5578</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA5_CDEN_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_PA5_CDEN_Pos)   </span><span class="comment">/* 0x00040000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f5413b0b86c27a063c14975ca5c06e"> 5579</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA5_CDEN                 SYSCFG_CFGR2_PA5_CDEN_Msk              </span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8d37e9e08183ea5356af914d410ce9c"> 5580</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA6_CDEN_Pos             (19U)</span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6a3a69a73412fdc130b9a8d6ac889e"> 5581</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA6_CDEN_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_PA6_CDEN_Pos)   </span><span class="comment">/* 0x00080000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8be2932e7c27d2e65c12a7d23c3aff3"> 5582</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA6_CDEN                 SYSCFG_CFGR2_PA6_CDEN_Msk              </span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33967096ee1576ae953d3f9c1a1732a9"> 5583</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA13_CDEN_Pos            (20U)</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcbcdc476f5cb8272224c73635d8fd9f"> 5584</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA13_CDEN_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR2_PA13_CDEN_Pos)  </span><span class="comment">/* 0x00100000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94d4b86590e05880432bb2266e7f77f2"> 5585</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PA13_CDEN                 SYSCFG_CFGR2_PA13_CDEN_Msk            </span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9993af8b994f021a6c773cc9fe6f91bf"> 5586</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PB0_CDEN_Pos             (21U)</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab442dcd6a0ab807b39108d5ccf37ac0a"> 5587</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PB0_CDEN_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_PB0_CDEN_Pos)   </span><span class="comment">/* 0x00200000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga120fcd976feb255bc3ea0fa67702ddbf"> 5588</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PB0_CDEN                 SYSCFG_CFGR2_PB0_CDEN_Msk              </span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3872ea6a3529a44d88ed020f9a8e5c"> 5589</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PB1_CDEN_Pos             (22U)</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a836e8ba2dd7b7a9e0728013267ad20"> 5590</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PB1_CDEN_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_PB1_CDEN_Pos)   </span><span class="comment">/* 0x00400000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6e295d345f1c34f869fc0c14dd667c"> 5591</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PB1_CDEN                 SYSCFG_CFGR2_PB1_CDEN_Msk              </span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64239ad13b7626cc3d452ff4b7ffc7da"> 5592</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PB2_CDEN_Pos             (23U)</span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec509e557583ba0388252a9416085a1"> 5593</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PB2_CDEN_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_PB2_CDEN_Pos)   </span><span class="comment">/* 0x00800000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89164687d1920904bf5335d218f77a9b"> 5594</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PB2_CDEN                 SYSCFG_CFGR2_PB2_CDEN_Msk              </span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span><span class="comment">/*****************  Bit definition for SYSCFG_ITLINEx ISR Wrapper register  ****************/</span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f79914c59921aea7515f1e8d061296"> 5596</a></span><span class="preprocessor">#define SYSCFG_ITLINE0_SR_EWDG_Pos            (0U)</span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac72938fa1a37291f53068dfb1cac9fc4"> 5597</a></span><span class="preprocessor">#define SYSCFG_ITLINE0_SR_EWDG_Msk            (0x1UL &lt;&lt; SYSCFG_ITLINE0_SR_EWDG_Pos) </span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga223647ca8a84874004d06190ae5055a0"> 5598</a></span><span class="preprocessor">#define SYSCFG_ITLINE0_SR_EWDG                SYSCFG_ITLINE0_SR_EWDG_Msk       </span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452d0742d8f7c937992cfd9df0f158"> 5599</a></span><span class="preprocessor">#define SYSCFG_ITLINE2_SR_TAMPER_Pos          (0U)</span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd80a0fad892439795a09376894b501"> 5600</a></span><span class="preprocessor">#define SYSCFG_ITLINE2_SR_TAMPER_Msk          (0x1UL &lt;&lt; SYSCFG_ITLINE2_SR_TAMPER_Pos) </span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0337a756d4fc45703a75a92db6eaa5a8"> 5601</a></span><span class="preprocessor">#define SYSCFG_ITLINE2_SR_TAMPER              SYSCFG_ITLINE2_SR_TAMPER_Msk     </span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8a604be4c7ebbd31f9b7c5451da7359"> 5602</a></span><span class="preprocessor">#define SYSCFG_ITLINE2_SR_RTC_Pos             (1U)</span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9900dd7fede47e0151a3c921e02bf27a"> 5603</a></span><span class="preprocessor">#define SYSCFG_ITLINE2_SR_RTC_Msk             (0x1UL &lt;&lt; SYSCFG_ITLINE2_SR_RTC_Pos) </span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28066b1843d51b8239a29dadda5fcae9"> 5604</a></span><span class="preprocessor">#define SYSCFG_ITLINE2_SR_RTC                 SYSCFG_ITLINE2_SR_RTC_Msk </span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga041c08933462e63656cc7734f1205c89"> 5605</a></span><span class="preprocessor">#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos       (0U)</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga798446ebe320d79bdbc5f08651f9b13d"> 5606</a></span><span class="preprocessor">#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) </span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad89435ecedc79ef7795c2c9ee3cb8baa"> 5607</a></span><span class="preprocessor">#define SYSCFG_ITLINE3_SR_FLASH_ECC           SYSCFG_ITLINE3_SR_FLASH_ECC_Msk  </span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b2962f70ed1e9cfef5e0f758935b6a"> 5608</a></span><span class="preprocessor">#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos       (1U)</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc2db4d60e0766565b87de05ce4b93f"> 5609</a></span><span class="preprocessor">#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) </span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga330f14c7905da944f8cdf4c10ff60665"> 5610</a></span><span class="preprocessor">#define SYSCFG_ITLINE3_SR_FLASH_ITF           SYSCFG_ITLINE3_SR_FLASH_ITF_Msk  </span></div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1396ab3c21a559323145491f71a30d1c"> 5611</a></span><span class="preprocessor">#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos        (0U)</span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f86c3452be8f130b10416169e7460b"> 5612</a></span><span class="preprocessor">#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk        (0x1UL &lt;&lt; SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) </span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb55e04a5068985ac5c753a73a296238"> 5613</a></span><span class="preprocessor">#define SYSCFG_ITLINE4_SR_CLK_CTRL            SYSCFG_ITLINE4_SR_CLK_CTRL_Msk   </span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1197ae07f28df07b4960fb3714cba248"> 5614</a></span><span class="preprocessor">#define SYSCFG_ITLINE5_SR_EXTI0_Pos           (0U)</span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea3ca86b0258cf97a8a070d5ca6ca041"> 5615</a></span><span class="preprocessor">#define SYSCFG_ITLINE5_SR_EXTI0_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE5_SR_EXTI0_Pos) </span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga741120faa5773084b5907d2ceabe3d98"> 5616</a></span><span class="preprocessor">#define SYSCFG_ITLINE5_SR_EXTI0               SYSCFG_ITLINE5_SR_EXTI0_Msk      </span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8a4e44f845495fc6eb1ad2389fbe32"> 5617</a></span><span class="preprocessor">#define SYSCFG_ITLINE5_SR_EXTI1_Pos           (1U)</span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cbfb5588a7afe3b53fa067ef39424b7"> 5618</a></span><span class="preprocessor">#define SYSCFG_ITLINE5_SR_EXTI1_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE5_SR_EXTI1_Pos) </span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126917c002628d929d29ee5dbcf2c615"> 5619</a></span><span class="preprocessor">#define SYSCFG_ITLINE5_SR_EXTI1               SYSCFG_ITLINE5_SR_EXTI1_Msk      </span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1355081741673fe49e1a8e696488cfd"> 5620</a></span><span class="preprocessor">#define SYSCFG_ITLINE6_SR_EXTI2_Pos           (0U)</span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319d2c8a02ebed8694bc9d981afbc5fa"> 5621</a></span><span class="preprocessor">#define SYSCFG_ITLINE6_SR_EXTI2_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE6_SR_EXTI2_Pos) </span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga818edda0a7662e459ca90685f6c9d761"> 5622</a></span><span class="preprocessor">#define SYSCFG_ITLINE6_SR_EXTI2               SYSCFG_ITLINE6_SR_EXTI2_Msk      </span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef90de489428bcf96a11275ebbeb978"> 5623</a></span><span class="preprocessor">#define SYSCFG_ITLINE6_SR_EXTI3_Pos           (1U)</span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee90e3106fac126e501b3589d1a109ad"> 5624</a></span><span class="preprocessor">#define SYSCFG_ITLINE6_SR_EXTI3_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE6_SR_EXTI3_Pos) </span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835c72678133096c8deee4fd25064b69"> 5625</a></span><span class="preprocessor">#define SYSCFG_ITLINE6_SR_EXTI3               SYSCFG_ITLINE6_SR_EXTI3_Msk      </span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2842427d2a4260d1c9019a57c09d615"> 5626</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI4_Pos           (0U)</span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300ff452b6963e53aa1d9510dd872211"> 5627</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI4_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI4_Pos) </span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bab34ab51b9f38f9b67494a2b0dc4a9"> 5628</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI4               SYSCFG_ITLINE7_SR_EXTI4_Msk      </span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4865131795ae361e0f7f3d6e73a37d66"> 5629</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI5_Pos           (1U)</span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6304de67312198963f32b3a7acd4fb89"> 5630</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI5_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI5_Pos) </span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e2c33ca18e282bd1f13c984d11df903"> 5631</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI5               SYSCFG_ITLINE7_SR_EXTI5_Msk      </span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0bbb0f30a5d97bd2ebab6b23d7c1b1b"> 5632</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI6_Pos           (2U)</span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a40de32549e967a220f217c22e27e58"> 5633</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI6_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI6_Pos) </span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1043d8b2f3862af68406e56d19d7e339"> 5634</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI6               SYSCFG_ITLINE7_SR_EXTI6_Msk      </span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ba14be4fb77474e15ff3d2d3b37ccb4"> 5635</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI7_Pos           (3U)</span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03e24473f96663a03d27a289c57b18de"> 5636</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI7_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI7_Pos) </span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9b1ce1123491573a51ab24a5115c0d3"> 5637</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI7               SYSCFG_ITLINE7_SR_EXTI7_Msk      </span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f13ef4f79befa5c886c92b2a9e01819"> 5638</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI8_Pos           (4U)</span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4813c0dd6683d7902287cd6ab72c477"> 5639</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI8_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI8_Pos) </span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f359bf6ff0d2ff7f68238361302eae"> 5640</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI8               SYSCFG_ITLINE7_SR_EXTI8_Msk      </span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04ed62153caec0d9a5bd7d4121acefee"> 5641</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI9_Pos           (5U)</span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae97448ebd2b0c9511dbc75d607dfc7b"> 5642</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI9_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI9_Pos) </span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4cb76d27712a0b1daebb613216e911"> 5643</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI9               SYSCFG_ITLINE7_SR_EXTI9_Msk      </span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0ecdd6a5e078e4bd639cfea660d1141"> 5644</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI10_Pos          (6U)</span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8382db0073e6ca2aee4e52ef2999dae"> 5645</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI10_Msk          (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI10_Pos) </span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a1806d027733dbb7b7568034de57479"> 5646</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI10              SYSCFG_ITLINE7_SR_EXTI10_Msk     </span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cedec82468dfdf44604b811b8f46d3c"> 5647</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI11_Pos          (7U)</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab32905ae0e92d9bb5b893919cb690c5"> 5648</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI11_Msk          (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI11_Pos) </span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93431885ad913507a2e27abb2f2c08f"> 5649</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI11              SYSCFG_ITLINE7_SR_EXTI11_Msk     </span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e97e2b8bbc81a4a07e462f15b10c81"> 5650</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI12_Pos          (8U)</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c202b234ae703d15fdf6ee46012578d"> 5651</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI12_Msk          (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI12_Pos) </span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga796bed258b2c8dc344eaed9bb5b29a7d"> 5652</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI12              SYSCFG_ITLINE7_SR_EXTI12_Msk     </span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe8bfccb398ad98a07ea41e4d80c44a9"> 5653</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI13_Pos          (9U)</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5674e35868b5b8920f517d85e376be5d"> 5654</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI13_Msk          (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI13_Pos) </span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb8862768adb5419a9ca7029d3c8c28d"> 5655</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI13              SYSCFG_ITLINE7_SR_EXTI13_Msk     </span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb6f4064610e9043337741ffc4352a48"> 5656</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI14_Pos          (10U)</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2eca07e0913a6e739b12ae423058ff"> 5657</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI14_Msk          (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI14_Pos) </span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga726ba17f8be1fcc6ce8f02d5a14232e7"> 5658</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI14              SYSCFG_ITLINE7_SR_EXTI14_Msk     </span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4881581d4df1794ff11c7470b38b38a5"> 5659</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI15_Pos          (11U)</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ad3b02c556949072195c2154e2cd45f"> 5660</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI15_Msk          (0x1UL &lt;&lt; SYSCFG_ITLINE7_SR_EXTI15_Pos) </span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f0041357cc7fc4899359dd6f529496"> 5661</a></span><span class="preprocessor">#define SYSCFG_ITLINE7_SR_EXTI15              SYSCFG_ITLINE7_SR_EXTI15_Msk     </span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92becf0a949a6ac19877380b90c2006f"> 5662</a></span><span class="preprocessor">#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos        (0U)</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac527a60d1a231e1f0eadb1b174693d01"> 5663</a></span><span class="preprocessor">#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk        (0x1UL &lt;&lt; SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) </span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9085372238829d2971c78066739d591c"> 5664</a></span><span class="preprocessor">#define SYSCFG_ITLINE9_SR_DMA1_CH1            SYSCFG_ITLINE9_SR_DMA1_CH1_Msk   </span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4563907f79847f24737f73ce7618cee0"> 5665</a></span><span class="preprocessor">#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos       (0U)</span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2207703fcbc39308dabab4bcaee5220"> 5666</a></span><span class="preprocessor">#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) </span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0dffe393973568471ced0832a8d0cc9"> 5667</a></span><span class="preprocessor">#define SYSCFG_ITLINE10_SR_DMA1_CH2           SYSCFG_ITLINE10_SR_DMA1_CH2_Msk  </span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2157d4ed7e5d5826fda4ee4107f732"> 5668</a></span><span class="preprocessor">#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos       (1U)</span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e606cea8f58ddb1e5ee7009658a0ec5"> 5669</a></span><span class="preprocessor">#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) </span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2953ba8c131e3e72e9a95bd9790fc5"> 5670</a></span><span class="preprocessor">#define SYSCFG_ITLINE10_SR_DMA1_CH3           SYSCFG_ITLINE10_SR_DMA1_CH3_Msk  </span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eac1ad6a6d3fd0a93079f3c24ffda1b"> 5671</a></span><span class="preprocessor">#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos        (0U)</span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3842facb0ce00757849754250b8efff9"> 5672</a></span><span class="preprocessor">#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk        (0x1UL &lt;&lt; SYSCFG_ITLINE11_SR_DMAMUX1_Pos) </span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05845da6f8b217eeb74b435eb6b798b7"> 5673</a></span><span class="preprocessor">#define SYSCFG_ITLINE11_SR_DMAMUX1            SYSCFG_ITLINE11_SR_DMAMUX1_Msk    </span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966ff113e45d9ad98e90417b3b1de874"> 5674</a></span><span class="preprocessor">#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos       (1U)</span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150e5a2b4184449a40af909e630ab34a"> 5675</a></span><span class="preprocessor">#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) </span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d57fa71b228f255df4a9b8a64bdea8"> 5676</a></span><span class="preprocessor">#define SYSCFG_ITLINE11_SR_DMA1_CH4           SYSCFG_ITLINE11_SR_DMA1_CH4_Msk  </span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f27e6d392d14c7d9aa15307fe0b6633"> 5677</a></span><span class="preprocessor">#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos       (2U)</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07a119d1f49570ed0f801cb62e09bc6"> 5678</a></span><span class="preprocessor">#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) </span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ec2b0d202418ed25ca8718c8db9b097"> 5679</a></span><span class="preprocessor">#define SYSCFG_ITLINE11_SR_DMA1_CH5           SYSCFG_ITLINE11_SR_DMA1_CH5_Msk  </span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1d67e6e672b09ec5a9b46243e0aceab"> 5680</a></span><span class="preprocessor">#define SYSCFG_ITLINE12_SR_ADC_Pos            (0U)</span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70edfee41a768fdacbbbbd04268d69c1"> 5681</a></span><span class="preprocessor">#define SYSCFG_ITLINE12_SR_ADC_Msk            (0x1UL &lt;&lt; SYSCFG_ITLINE12_SR_ADC_Pos) </span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85532ebb0901b3dec2ab54d09f756c7d"> 5682</a></span><span class="preprocessor">#define SYSCFG_ITLINE12_SR_ADC                SYSCFG_ITLINE12_SR_ADC_Msk       </span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga216464a384a30029adef06b13292f57e"> 5683</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos       (0U)</span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0002cfbb462f4544478f933d14c0d8af"> 5684</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) </span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d826ca1e3928f27b9c6bb127f5f5ea9"> 5685</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_CCU           SYSCFG_ITLINE13_SR_TIM1_CCU_Msk  </span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ce5554dd672ea1371e76440d00d640"> 5686</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos       (1U)</span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98ec853a448135e0aace30110f34dde2"> 5687</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) </span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga266ce23fdd3f44d8b7e8ebaba640fd4a"> 5688</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_TRG           SYSCFG_ITLINE13_SR_TIM1_TRG_Msk  </span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d3ccdb747f8b515bcb8ab7d37b24910"> 5689</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos       (2U)</span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7ae35242868d08408034bf48ff6541f"> 5690</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) </span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6aa553c29fd6e0dac1aede3dfea6f4"> 5691</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_UPD           SYSCFG_ITLINE13_SR_TIM1_UPD_Msk  </span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafab28b8d5703b271ca9eecd75d4c4b08"> 5692</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos       (3U)</span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0347556a9f0a0a41277ff0aa08750f3"> 5693</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) </span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace238071b9632a9b822bcfdc82e8463e"> 5694</a></span><span class="preprocessor">#define SYSCFG_ITLINE13_SR_TIM1_BRK           SYSCFG_ITLINE13_SR_TIM1_BRK_Msk  </span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga511e309876f90adb2d76a150debf2cc0"> 5695</a></span><span class="preprocessor">#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos        (0U)</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325e339104d5a9a745bd4b35ba6b6926"> 5696</a></span><span class="preprocessor">#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk        (0x1UL &lt;&lt; SYSCFG_ITLINE14_SR_TIM1_CC_Pos) </span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5eb8f269036a43dbd6964511524a62a"> 5697</a></span><span class="preprocessor">#define SYSCFG_ITLINE14_SR_TIM1_CC            SYSCFG_ITLINE14_SR_TIM1_CC_Msk   </span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ae17d3a281c5a0f1fd4bdc139e174b"> 5698</a></span><span class="preprocessor">#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos       (0U)</span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782a910528d9c041cc5dd3facc794b28"> 5699</a></span><span class="preprocessor">#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) </span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7534fecc4a4c921321398a1049143f21"> 5700</a></span><span class="preprocessor">#define SYSCFG_ITLINE16_SR_TIM3_GLB           SYSCFG_ITLINE16_SR_TIM3_GLB_Msk  </span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeddf873990b50e1c17c2dab5fb1316e"> 5701</a></span><span class="preprocessor">#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos      (0U)</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae14d446baaff6deadd685b9296dae663"> 5702</a></span><span class="preprocessor">#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk      (0x1UL &lt;&lt; SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) </span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05c22c12fcfcd060b88fd00d5e07ce80"> 5703</a></span><span class="preprocessor">#define SYSCFG_ITLINE19_SR_TIM14_GLB          SYSCFG_ITLINE19_SR_TIM14_GLB_Msk </span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b1d2e0b7e00c70a0b85be20c176f393"> 5704</a></span><span class="preprocessor">#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos      (0U)</span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad968dc69f78deadf3214b105dafad3b1"> 5705</a></span><span class="preprocessor">#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk      (0x1UL &lt;&lt; SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) </span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab10211329fcc785b31236c23e73d7934"> 5706</a></span><span class="preprocessor">#define SYSCFG_ITLINE21_SR_TIM16_GLB          SYSCFG_ITLINE21_SR_TIM16_GLB_Msk </span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad94ff3771b5df387a1782c394bddd6bf"> 5707</a></span><span class="preprocessor">#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos      (0U)</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d52bb710b7e4f8c3d3354d39916240"> 5708</a></span><span class="preprocessor">#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk      (0x1UL &lt;&lt; SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) </span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83c07f6948e9a5349c7ca5c614be6a"> 5709</a></span><span class="preprocessor">#define SYSCFG_ITLINE22_SR_TIM17_GLB          SYSCFG_ITLINE22_SR_TIM17_GLB_Msk </span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9821be5cff8fe91523099eb1d13ed4b7"> 5710</a></span><span class="preprocessor">#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos       (0U)</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab85fe7295ef9d4b742cb79e8f4044219"> 5711</a></span><span class="preprocessor">#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) </span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaeff4b6c8faabc32ea45159ddef6368"> 5712</a></span><span class="preprocessor">#define SYSCFG_ITLINE23_SR_I2C1_GLB           SYSCFG_ITLINE23_SR_I2C1_GLB_Msk  </span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97cc6b266ee936673f6076ec7a6539dc"> 5713</a></span><span class="preprocessor">#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos       (0U)</span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95848d4e216d298a37df86bde184d6b0"> 5714</a></span><span class="preprocessor">#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk       (0x1UL &lt;&lt; SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) </span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga593b370eb8fd5418349c55f5df9f63df"> 5715</a></span><span class="preprocessor">#define SYSCFG_ITLINE24_SR_I2C2_GLB           SYSCFG_ITLINE24_SR_I2C2_GLB_Msk  </span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7095022f3f6511f4a6364146d6af428c"> 5716</a></span><span class="preprocessor">#define SYSCFG_ITLINE25_SR_SPI1_Pos           (0U)</span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga679316e851a78ee5177e02d3e3118f2c"> 5717</a></span><span class="preprocessor">#define SYSCFG_ITLINE25_SR_SPI1_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE25_SR_SPI1_Pos) </span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f4c89fed1557294a22728428752a295"> 5718</a></span><span class="preprocessor">#define SYSCFG_ITLINE25_SR_SPI1               SYSCFG_ITLINE25_SR_SPI1_Msk      </span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037556e26cb904a484a69a79b350ad63"> 5719</a></span><span class="preprocessor">#define SYSCFG_ITLINE26_SR_SPI2_Pos           (0U)</span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7cd066629bab4fa413273ce045a677f"> 5720</a></span><span class="preprocessor">#define SYSCFG_ITLINE26_SR_SPI2_Msk           (0x1UL &lt;&lt; SYSCFG_ITLINE26_SR_SPI2_Pos) </span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e2ae78b58e2f78285416663156cb93"> 5721</a></span><span class="preprocessor">#define SYSCFG_ITLINE26_SR_SPI2               SYSCFG_ITLINE26_SR_SPI2_Msk      </span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f09837c20ae40ae14e5d8db21c6c35a"> 5722</a></span><span class="preprocessor">#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos     (0U)</span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3492bc24c188db39bb05812733a1f6cc"> 5723</a></span><span class="preprocessor">#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk     (0x1UL &lt;&lt; SYSCFG_ITLINE27_SR_USART1_GLB_Pos) </span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78edd382629b8d278327a9ff9f5cfeae"> 5724</a></span><span class="preprocessor">#define SYSCFG_ITLINE27_SR_USART1_GLB         SYSCFG_ITLINE27_SR_USART1_GLB_Msk </span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7e11ae37ec9ecd7efc3a9f47c3ce75d"> 5725</a></span><span class="preprocessor">#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos     (0U)</span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee60159da5b008e3f58d90e4697ffbd"> 5726</a></span><span class="preprocessor">#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk     (0x1UL &lt;&lt; SYSCFG_ITLINE28_SR_USART2_GLB_Pos) </span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfd80da7db6145a4437fa148452a5a8"> 5727</a></span><span class="preprocessor">#define SYSCFG_ITLINE28_SR_USART2_GLB         SYSCFG_ITLINE28_SR_USART2_GLB_Msk </span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"> 5729</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span><span class="comment">/*                                    TIM                                     */</span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"> 5732</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"> 5733</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"> 5734</span><span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584"> 5735</a></span><span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)</span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 5736</a></span><span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)                   </span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 5737</a></span><span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d"> 5738</a></span><span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)</span></div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 5739</a></span><span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)                  </span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 5740</a></span><span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239"> 5741</a></span><span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)</span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 5742</a></span><span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1UL &lt;&lt; TIM_CR1_URS_Pos)                   </span></div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 5743</a></span><span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e"> 5744</a></span><span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)</span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 5745</a></span><span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)                   </span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 5746</a></span><span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48"> 5747</a></span><span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)</span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa"> 5748</a></span><span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)                   </span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 5749</a></span><span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a"> 5751</a></span><span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)</span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 5752</a></span><span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 5753</a></span><span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 5754</a></span><span class="preprocessor">#define TIM_CR1_CMS_0             (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 5755</a></span><span class="preprocessor">#define TIM_CR1_CMS_1             (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)                   </span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29"> 5757</a></span><span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)</span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8"> 5758</a></span><span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)                  </span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 5759</a></span><span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856"> 5761</a></span><span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)</span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 5762</a></span><span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 5763</a></span><span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 5764</a></span><span class="preprocessor">#define TIM_CR1_CKD_0             (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 5765</a></span><span class="preprocessor">#define TIM_CR1_CKD_1             (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)                   </span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf464343e7584974eb24dd05fadeb3edc"> 5767</a></span><span class="preprocessor">#define TIM_CR1_UIFREMAP_Pos      (11U)</span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa09b833467a8a80aea28716d5807c5d7"> 5768</a></span><span class="preprocessor">#define TIM_CR1_UIFREMAP_Msk      (0x1UL &lt;&lt; TIM_CR1_UIFREMAP_Pos)              </span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7"> 5769</a></span><span class="preprocessor">#define TIM_CR1_UIFREMAP          TIM_CR1_UIFREMAP_Msk                         </span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a631cdfa58f91c731b709e27ee6d0d"> 5772</a></span><span class="preprocessor">#define TIM_CR2_CCPC_Pos          (0U)</span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9"> 5773</a></span><span class="preprocessor">#define TIM_CR2_CCPC_Msk          (0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)                  </span></div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 5774</a></span><span class="preprocessor">#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             </span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944661589a5e77ab328c5df5569d967a"> 5775</a></span><span class="preprocessor">#define TIM_CR2_CCUS_Pos          (2U)</span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347"> 5776</a></span><span class="preprocessor">#define TIM_CR2_CCUS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)                  </span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 5777</a></span><span class="preprocessor">#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             </span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5"> 5778</a></span><span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)</span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b"> 5779</a></span><span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)                  </span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 5780</a></span><span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91"> 5782</a></span><span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)</span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 5783</a></span><span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 5784</a></span><span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 5785</a></span><span class="preprocessor">#define TIM_CR2_MMS_0             (0x1UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 5786</a></span><span class="preprocessor">#define TIM_CR2_MMS_1             (0x2UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 5787</a></span><span class="preprocessor">#define TIM_CR2_MMS_2             (0x4UL &lt;&lt; TIM_CR2_MMS_Pos)                   </span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54"> 5789</a></span><span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 5790</a></span><span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)                  </span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 5791</a></span><span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a3877d7270c1ddf25da016cc40ed21"> 5792</a></span><span class="preprocessor">#define TIM_CR2_OIS1_Pos          (8U)</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1"> 5793</a></span><span class="preprocessor">#define TIM_CR2_OIS1_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)                  </span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 5794</a></span><span class="preprocessor">#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             </span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820e5a3fe5cf4265bc144c8bd697d839"> 5795</a></span><span class="preprocessor">#define TIM_CR2_OIS1N_Pos         (9U)</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc"> 5796</a></span><span class="preprocessor">#define TIM_CR2_OIS1N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)                 </span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 5797</a></span><span class="preprocessor">#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            </span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7e01ac6a03a0903067f24c11540e2f0"> 5798</a></span><span class="preprocessor">#define TIM_CR2_OIS2_Pos          (10U)</span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446"> 5799</a></span><span class="preprocessor">#define TIM_CR2_OIS2_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)                  </span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 5800</a></span><span class="preprocessor">#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             </span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60d70395acf83574da7c53ca126bdd4d"> 5801</a></span><span class="preprocessor">#define TIM_CR2_OIS2N_Pos         (11U)</span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37"> 5802</a></span><span class="preprocessor">#define TIM_CR2_OIS2N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)                 </span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 5803</a></span><span class="preprocessor">#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            </span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56da9ea6f82692b87573a45abab7447"> 5804</a></span><span class="preprocessor">#define TIM_CR2_OIS3_Pos          (12U)</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a"> 5805</a></span><span class="preprocessor">#define TIM_CR2_OIS3_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)                  </span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 5806</a></span><span class="preprocessor">#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             </span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0849600336151b9eb3a0b405913bdd96"> 5807</a></span><span class="preprocessor">#define TIM_CR2_OIS3N_Pos         (13U)</span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08"> 5808</a></span><span class="preprocessor">#define TIM_CR2_OIS3N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)                 </span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 5809</a></span><span class="preprocessor">#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            </span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab672f9b97f3346360d6d740328a780f7"> 5810</a></span><span class="preprocessor">#define TIM_CR2_OIS4_Pos          (14U)</span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48"> 5811</a></span><span class="preprocessor">#define TIM_CR2_OIS4_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)                  </span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 5812</a></span><span class="preprocessor">#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             </span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f8a9d183deacc7abfe7233e6f55df"> 5813</a></span><span class="preprocessor">#define TIM_CR2_OIS5_Pos          (16U)</span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3b0a193707e2d7ba1421a526a531e2"> 5814</a></span><span class="preprocessor">#define TIM_CR2_OIS5_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS5_Pos)                  </span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c885772c50b24cbef001463b4d6d618"> 5815</a></span><span class="preprocessor">#define TIM_CR2_OIS5              TIM_CR2_OIS5_Msk                             </span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306dee1554fc8797ff3ce61ccbfd8b2f"> 5816</a></span><span class="preprocessor">#define TIM_CR2_OIS6_Pos          (18U)</span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b38c4fd500502e9489ef59908d5633"> 5817</a></span><span class="preprocessor">#define TIM_CR2_OIS6_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS6_Pos)                  </span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf1e1eb07347f77426b72990438c934"> 5818</a></span><span class="preprocessor">#define TIM_CR2_OIS6              TIM_CR2_OIS6_Msk                             </span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4e2d35d6e1cb12cb78e7abfc276d14"> 5820</a></span><span class="preprocessor">#define TIM_CR2_MMS2_Pos          (20U)</span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f56183c230729b98063b3f3876bad47"> 5821</a></span><span class="preprocessor">#define TIM_CR2_MMS2_Msk          (0xFUL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033"> 5822</a></span><span class="preprocessor">#define TIM_CR2_MMS2              TIM_CR2_MMS2_Msk                             </span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07efe60d8d7305b78085233ddaecb990"> 5823</a></span><span class="preprocessor">#define TIM_CR2_MMS2_0            (0x1UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0248e35956d0d22ac66dcd67aab317c5"> 5824</a></span><span class="preprocessor">#define TIM_CR2_MMS2_1            (0x2UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa49670c71a446e5201994716b08b1527"> 5825</a></span><span class="preprocessor">#define TIM_CR2_MMS2_2            (0x4UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3503937610adbf78153c1fcfa4bcd6ea"> 5826</a></span><span class="preprocessor">#define TIM_CR2_MMS2_3            (0x8UL &lt;&lt; TIM_CR2_MMS2_Pos)                  </span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"> 5828</span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb"> 5829</a></span><span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)</span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace"> 5830</a></span><span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x10007UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 5831</a></span><span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 5832</a></span><span class="preprocessor">#define TIM_SMCR_SMS_0            (0x00001UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 5833</a></span><span class="preprocessor">#define TIM_SMCR_SMS_1            (0x00002UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 5834</a></span><span class="preprocessor">#define TIM_SMCR_SMS_2            (0x00004UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf87a33432788ed16b0582056d03bc29"> 5835</a></span><span class="preprocessor">#define TIM_SMCR_SMS_3            (0x10000UL &lt;&lt; TIM_SMCR_SMS_Pos)              </span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea721a2c84d19eb7ccb3a75b4262f5e7"> 5837</a></span><span class="preprocessor">#define TIM_SMCR_OCCS_Pos         (3U)</span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105"> 5838</a></span><span class="preprocessor">#define TIM_SMCR_OCCS_Msk         (0x1UL &lt;&lt; TIM_SMCR_OCCS_Pos)                 </span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9"> 5839</a></span><span class="preprocessor">#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            </span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b"> 5841</a></span><span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)</span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 5842</a></span><span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x30007UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 5843</a></span><span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 5844</a></span><span class="preprocessor">#define TIM_SMCR_TS_0             (0x00001UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 5845</a></span><span class="preprocessor">#define TIM_SMCR_TS_1             (0x00002UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 5846</a></span><span class="preprocessor">#define TIM_SMCR_TS_2             (0x00004UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6abf2e23327e612d1363e664bf1e1221"> 5847</a></span><span class="preprocessor">#define TIM_SMCR_TS_3             (0x10000UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf33c88c2d65cf2bcf20dbf80f4ea60"> 5848</a></span><span class="preprocessor">#define TIM_SMCR_TS_4             (0x20000UL &lt;&lt; TIM_SMCR_TS_Pos)               </span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187"> 5850</a></span><span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)</span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2"> 5851</a></span><span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)                  </span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 5852</a></span><span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd"> 5854</a></span><span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)</span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 5855</a></span><span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 5856</a></span><span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 5857</a></span><span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 5858</a></span><span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 5859</a></span><span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 5860</a></span><span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)                  </span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b"> 5862</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)</span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 5863</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 5864</a></span><span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 5865</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 5866</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)                 </span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0"> 5868</a></span><span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)</span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 5869</a></span><span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)                  </span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 5870</a></span><span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439"> 5871</a></span><span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)</span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3"> 5872</a></span><span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)                  </span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 5873</a></span><span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6"> 5876</a></span><span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)</span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662"> 5877</a></span><span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)                  </span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 5878</a></span><span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364"> 5879</a></span><span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)</span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 5880</a></span><span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)                </span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 5881</a></span><span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90"> 5882</a></span><span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)</span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 5883</a></span><span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)                </span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 5884</a></span><span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d"> 5885</a></span><span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)</span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 5886</a></span><span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)                </span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 5887</a></span><span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98"> 5888</a></span><span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)</span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 5889</a></span><span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)                </span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 5890</a></span><span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f87983f6cb8450b975286079c19ff29"> 5891</a></span><span class="preprocessor">#define TIM_DIER_COMIE_Pos        (5U)</span></div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f"> 5892</a></span><span class="preprocessor">#define TIM_DIER_COMIE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)                </span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 5893</a></span><span class="preprocessor">#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           </span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6"> 5894</a></span><span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)</span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 5895</a></span><span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)                  </span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 5896</a></span><span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f1acf20b177e729494b03d389fc879"> 5897</a></span><span class="preprocessor">#define TIM_DIER_BIE_Pos          (7U)</span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982"> 5898</a></span><span class="preprocessor">#define TIM_DIER_BIE_Msk          (0x1UL &lt;&lt; TIM_DIER_BIE_Pos)                  </span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 5899</a></span><span class="preprocessor">#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             </span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3"> 5900</a></span><span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09"> 5901</a></span><span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)                  </span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 5902</a></span><span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4"> 5903</a></span><span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)</span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22"> 5904</a></span><span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)                </span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 5905</a></span><span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420"> 5906</a></span><span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)</span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 5907</a></span><span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)                </span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 5908</a></span><span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373"> 5909</a></span><span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)</span></div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 5910</a></span><span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)                </span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 5911</a></span><span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39"> 5912</a></span><span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)</span></div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 5913</a></span><span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)                </span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 5914</a></span><span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed"> 5915</a></span><span class="preprocessor">#define TIM_DIER_COMDE_Pos        (13U)</span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6"> 5916</a></span><span class="preprocessor">#define TIM_DIER_COMDE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)                </span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 5917</a></span><span class="preprocessor">#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           </span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557"> 5918</a></span><span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)</span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020"> 5919</a></span><span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)                  </span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 5920</a></span><span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19"> 5923</a></span><span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)</span></div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2"> 5924</a></span><span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1UL &lt;&lt; TIM_SR_UIF_Pos)                    </span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 5925</a></span><span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c"> 5926</a></span><span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)</span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 5927</a></span><span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)                  </span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 5928</a></span><span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae"> 5929</a></span><span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)</span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902"> 5930</a></span><span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)                  </span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 5931</a></span><span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a"> 5932</a></span><span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)</span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 5933</a></span><span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)                  </span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 5934</a></span><span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9"> 5935</a></span><span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)</span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 5936</a></span><span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)                  </span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 5937</a></span><span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa44f0ec2b4134ef80ce28d7a878772af"> 5938</a></span><span class="preprocessor">#define TIM_SR_COMIF_Pos          (5U)</span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337"> 5939</a></span><span class="preprocessor">#define TIM_SR_COMIF_Msk          (0x1UL &lt;&lt; TIM_SR_COMIF_Pos)                  </span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 5940</a></span><span class="preprocessor">#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             </span></div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563"> 5941</a></span><span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)</span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a"> 5942</a></span><span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1UL &lt;&lt; TIM_SR_TIF_Pos)                    </span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 5943</a></span><span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61bc5fc1383047eb82dd66cb44a52ff3"> 5944</a></span><span class="preprocessor">#define TIM_SR_BIF_Pos            (7U)</span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826"> 5945</a></span><span class="preprocessor">#define TIM_SR_BIF_Msk            (0x1UL &lt;&lt; TIM_SR_BIF_Pos)                    </span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 5946</a></span><span class="preprocessor">#define TIM_SR_BIF                TIM_SR_BIF_Msk                               </span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f9773dcf1820ffbf5223529b607c7b"> 5947</a></span><span class="preprocessor">#define TIM_SR_B2IF_Pos           (8U)</span></div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad64da46f96903b3c765a23c742523ceb"> 5948</a></span><span class="preprocessor">#define TIM_SR_B2IF_Msk           (0x1UL &lt;&lt; TIM_SR_B2IF_Pos)                   </span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645"> 5949</a></span><span class="preprocessor">#define TIM_SR_B2IF               TIM_SR_B2IF_Msk                              </span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6"> 5950</a></span><span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)</span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f"> 5951</a></span><span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)                  </span></div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 5952</a></span><span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3"> 5953</a></span><span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)</span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4"> 5954</a></span><span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)                  </span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 5955</a></span><span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb"> 5956</a></span><span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)</span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d"> 5957</a></span><span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)                  </span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 5958</a></span><span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996"> 5959</a></span><span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)</span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5"> 5960</a></span><span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)                  </span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 5961</a></span><span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c7c1fa324513963663efc33746d2824"> 5962</a></span><span class="preprocessor">#define TIM_SR_SBIF_Pos           (13U)</span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0ac27a9dc42c76846ae62f4c9e10ac2"> 5963</a></span><span class="preprocessor">#define TIM_SR_SBIF_Msk           (0x1UL &lt;&lt; TIM_SR_SBIF_Pos)                   </span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06"> 5964</a></span><span class="preprocessor">#define TIM_SR_SBIF               TIM_SR_SBIF_Msk                              </span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8534da998a3c083d65ffb2faae4e99fe"> 5965</a></span><span class="preprocessor">#define TIM_SR_CC5IF_Pos          (16U)</span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03cd6a0a4254e5b25bcd29ef3261f65"> 5966</a></span><span class="preprocessor">#define TIM_SR_CC5IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC5IF_Pos)                  </span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f"> 5967</a></span><span class="preprocessor">#define TIM_SR_CC5IF              TIM_SR_CC5IF_Msk                             </span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384924af9f6b51bc3009bfd1b1f698e0"> 5968</a></span><span class="preprocessor">#define TIM_SR_CC6IF_Pos          (17U)</span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3081500be344dacdcb4dfc6e4f7c3a1"> 5969</a></span><span class="preprocessor">#define TIM_SR_CC6IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC6IF_Pos)                  </span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db"> 5970</a></span><span class="preprocessor">#define TIM_SR_CC6IF              TIM_SR_CC6IF_Msk                             </span></div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"> 5973</span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593"> 5974</a></span><span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)</span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 5975</a></span><span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1UL &lt;&lt; TIM_EGR_UG_Pos)                    </span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 5976</a></span><span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211"> 5977</a></span><span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)</span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 5978</a></span><span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)                  </span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 5979</a></span><span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea"> 5980</a></span><span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)</span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67"> 5981</a></span><span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)                  </span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 5982</a></span><span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145"> 5983</a></span><span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)</span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 5984</a></span><span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)                  </span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 5985</a></span><span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26"> 5986</a></span><span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e"> 5987</a></span><span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)                  </span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 5988</a></span><span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga235c6ad9b108e6640f0c3fb7b3b9e278"> 5989</a></span><span class="preprocessor">#define TIM_EGR_COMG_Pos          (5U)</span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20"> 5990</a></span><span class="preprocessor">#define TIM_EGR_COMG_Msk          (0x1UL &lt;&lt; TIM_EGR_COMG_Pos)                  </span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 5991</a></span><span class="preprocessor">#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             </span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2"> 5992</a></span><span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)</span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5"> 5993</a></span><span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1UL &lt;&lt; TIM_EGR_TG_Pos)                    </span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 5994</a></span><span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga068531a673c44015bef074e6c926ce77"> 5995</a></span><span class="preprocessor">#define TIM_EGR_BG_Pos            (7U)</span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941"> 5996</a></span><span class="preprocessor">#define TIM_EGR_BG_Msk            (0x1UL &lt;&lt; TIM_EGR_BG_Pos)                    </span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 5997</a></span><span class="preprocessor">#define TIM_EGR_BG                TIM_EGR_BG_Msk                               </span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd90bade3c3486602bcad1cfc58d5ed"> 5998</a></span><span class="preprocessor">#define TIM_EGR_B2G_Pos           (8U)</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab679f7e61fd5fed9512b4f0bdd1a81a3"> 5999</a></span><span class="preprocessor">#define TIM_EGR_B2G_Msk           (0x1UL &lt;&lt; TIM_EGR_B2G_Pos)                   </span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a7335ccbf7565d45b3efd51c213af2"> 6000</a></span><span class="preprocessor">#define TIM_EGR_B2G               TIM_EGR_B2G_Msk                              </span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469"> 6004</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)</span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80"> 6005</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 6006</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 6007</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 6008</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                </span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"> 6010</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)</span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 6011</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)               </span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 6012</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7"> 6013</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)</span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02"> 6014</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)               </span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 6015</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d"> 6017</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)</span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 6018</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x1007UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 6019</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 6020</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x0001UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 6021</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x0002UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 6022</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x0004UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93dfe7865726bc84363684b9fa01c93"> 6023</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_3          (0x1000UL &lt;&lt; TIM_CCMR1_OC1M_Pos)             </span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2"> 6025</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)</span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045"> 6026</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)               </span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 6027</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e"> 6029</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)</span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 6030</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 6031</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 6032</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 6033</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                </span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511"> 6035</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)</span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 6036</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)               </span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 6037</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7"> 6038</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)</span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395"> 6039</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)               </span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 6040</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1"> 6042</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 6043</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x1007UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 6044</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 6045</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x0001UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 6046</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x0002UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 6047</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x0004UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4afde805ac7d80768b0e8a94133cc108"> 6048</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_3          (0x1000UL &lt;&lt; TIM_CCMR1_OC2M_Pos)             </span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd"> 6050</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5"> 6051</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)               </span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 6052</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"> 6054</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a"> 6055</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)</span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 6056</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 6057</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 6058</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 6059</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)              </span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0"> 6061</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)</span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13"> 6062</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 6063</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 6064</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 6065</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 6066</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 6067</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                </span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3"> 6069</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)</span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 6070</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 6071</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 6072</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 6073</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)              </span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964"> 6075</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)</span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887"> 6076</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 6077</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 6078</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 6079</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 6080</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 6081</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                </span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"> 6083</span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b"> 6084</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)</span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392"> 6085</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 6086</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 6087</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 6088</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                </span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8"> 6090</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)</span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 6091</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)               </span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 6092</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf"> 6093</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)</span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9"> 6094</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)               </span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 6095</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91"> 6097</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)</span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 6098</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x1007UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 6099</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 6100</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x0001UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 6101</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x0002UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 6102</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x0004UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa715c5b88b33870f6f8763f6df5dab4e"> 6103</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_3          (0x1000UL &lt;&lt; TIM_CCMR2_OC3M_Pos)             </span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6"> 6105</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)</span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942"> 6106</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)               </span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 6107</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6"> 6109</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)</span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 6110</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 6111</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 6112</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 6113</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                </span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09"> 6115</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)</span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 6116</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)               </span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 6117</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca"> 6118</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)</span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4"> 6119</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)               </span></div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 6120</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400"> 6122</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)</span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 6123</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x1007UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 6124</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 6125</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x0001UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 6126</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x0002UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 6127</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x0004UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00088921276b0185b802397e30e45f6"> 6128</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_3          (0x1000UL &lt;&lt; TIM_CCMR2_OC4M_Pos)             </span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b"> 6130</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)</span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc"> 6131</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)               </span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 6132</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2"> 6135</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)</span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 6136</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 6137</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 6138</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 6139</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)              </span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62"> 6141</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)</span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 6142</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 6143</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 6144</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 6145</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 6146</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 6147</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                </span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f"> 6149</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)</span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4"> 6150</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 6151</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 6152</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 6153</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)              </span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2"> 6155</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)</span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 6156</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 6157</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 6158</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 6159</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 6160</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 6161</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                </span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"> 6163</span><span class="comment">/******************  Bit definition for TIM_CCMR3 register  *******************/</span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32822f2cd21a18c96f7e29c0b49c9521"> 6164</a></span><span class="preprocessor">#define TIM_CCMR3_OC5FE_Pos       (2U)</span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41440b5b66b657da3b56d964d5c98e6b"> 6165</a></span><span class="preprocessor">#define TIM_CCMR3_OC5FE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5FE_Pos)               </span></div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1bfc494938e6bc6cecf58fe5200956a"> 6166</a></span><span class="preprocessor">#define TIM_CCMR3_OC5FE           TIM_CCMR3_OC5FE_Msk                          </span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8797e16e9a271f511855e2d78cf32e2"> 6167</a></span><span class="preprocessor">#define TIM_CCMR3_OC5PE_Pos       (3U)</span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9d1be96a903e2317f0fc926e74f2e0"> 6168</a></span><span class="preprocessor">#define TIM_CCMR3_OC5PE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5PE_Pos)               </span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efaf0e7c00e772ba4662978f4793666"> 6169</a></span><span class="preprocessor">#define TIM_CCMR3_OC5PE           TIM_CCMR3_OC5PE_Msk                          </span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc55654cfbb3416e4207046c90c2a718"> 6171</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_Pos        (4U)</span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1114d6b40d2a93c67e6d6e8b3544aeac"> 6172</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_Msk        (0x1007UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9288ac5e548cd27131a8178dbb439148"> 6173</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M            TIM_CCMR3_OC5M_Msk                           </span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97fd07a7ae92aa6a6b2566d91cbe32fb"> 6174</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_0          (0x0001UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba30d9baa5e308b080bc7c0bc20b388"> 6175</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_1          (0x0002UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc049a5a0b8a82af4416e64229e5a478"> 6176</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_2          (0x0004UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf78cb1c998cc7cf37399aa471e338ab0"> 6177</a></span><span class="preprocessor">#define TIM_CCMR3_OC5M_3          (0x1000UL &lt;&lt; TIM_CCMR3_OC5M_Pos)             </span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33a60e86a6796eafd5562dec9814263"> 6179</a></span><span class="preprocessor">#define TIM_CCMR3_OC5CE_Pos       (7U)</span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a806bf0c14b4a19f160feb99409e41a"> 6180</a></span><span class="preprocessor">#define TIM_CCMR3_OC5CE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC5CE_Pos)               </span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9317192d013659f6d1708faeeda26922"> 6181</a></span><span class="preprocessor">#define TIM_CCMR3_OC5CE           TIM_CCMR3_OC5CE_Msk                          </span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga278195e7652134e746fbaddc08b82ff9"> 6183</a></span><span class="preprocessor">#define TIM_CCMR3_OC6FE_Pos       (10U)</span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04ba362e1f4bb4f6e1cc441d2c66c8de"> 6184</a></span><span class="preprocessor">#define TIM_CCMR3_OC6FE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6FE_Pos)               </span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0edb08af3da878d46153477508fbbbf8"> 6185</a></span><span class="preprocessor">#define TIM_CCMR3_OC6FE           TIM_CCMR3_OC6FE_Msk                          </span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad2b24b8d25496f8a06717b73a73c29"> 6186</a></span><span class="preprocessor">#define TIM_CCMR3_OC6PE_Pos       (11U)</span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1634df85bbd21e3be7b5d09164d961"> 6187</a></span><span class="preprocessor">#define TIM_CCMR3_OC6PE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6PE_Pos)               </span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421f1263c2900e4c952424d5cb062476"> 6188</a></span><span class="preprocessor">#define TIM_CCMR3_OC6PE           TIM_CCMR3_OC6PE_Msk                          </span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga466e3ed64b59a46aef001bb7915e1366"> 6190</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_Pos        (12U)</span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf8ce57a967a976fa5a23029743d3cf"> 6191</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_Msk        (0x1007UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41403a6becee1f75d12757fb922559cb"> 6192</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M            TIM_CCMR3_OC6M_Msk                           </span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bec0b0b21d7f999ac1296bff0d065ca"> 6193</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_0          (0x0001UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga918d4cefba958f09580585eb55e0c253"> 6194</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_1          (0x0002UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7faa4f85b1118969ec7f596ed986cb56"> 6195</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_2          (0x0004UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff0202c101a1709dbf736a349995e7d1"> 6196</a></span><span class="preprocessor">#define TIM_CCMR3_OC6M_3          (0x1000UL &lt;&lt; TIM_CCMR3_OC6M_Pos)             </span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0998bdd67b7778deb48cc0d063ba574d"> 6198</a></span><span class="preprocessor">#define TIM_CCMR3_OC6CE_Pos       (15U)</span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43e090b350a0cf1c09071d94970f5f9"> 6199</a></span><span class="preprocessor">#define TIM_CCMR3_OC6CE_Msk       (0x1UL &lt;&lt; TIM_CCMR3_OC6CE_Pos)               </span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d91bdb4d4c027143628767929f996b9"> 6200</a></span><span class="preprocessor">#define TIM_CCMR3_OC6CE           TIM_CCMR3_OC6CE_Msk                          </span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1"> 6203</a></span><span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)</span></div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 6204</a></span><span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)                 </span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 6205</a></span><span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb"> 6206</a></span><span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)</span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f"> 6207</a></span><span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)                 </span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 6208</a></span><span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27744605da2a44ce88bcd692a6dd639"> 6209</a></span><span class="preprocessor">#define TIM_CCER_CC1NE_Pos        (2U)</span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6"> 6210</a></span><span class="preprocessor">#define TIM_CCER_CC1NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)                </span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 6211</a></span><span class="preprocessor">#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           </span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3"> 6212</a></span><span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)</span></div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 6213</a></span><span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)                </span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 6214</a></span><span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84"> 6215</a></span><span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)</span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215"> 6216</a></span><span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)                 </span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 6217</a></span><span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f"> 6218</a></span><span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)</span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 6219</a></span><span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)                 </span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 6220</a></span><span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a035ed74e6d62a0fcf54bd0b31f785a"> 6221</a></span><span class="preprocessor">#define TIM_CCER_CC2NE_Pos        (6U)</span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b"> 6222</a></span><span class="preprocessor">#define TIM_CCER_CC2NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)                </span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 6223</a></span><span class="preprocessor">#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           </span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab"> 6224</a></span><span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)</span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 6225</a></span><span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)                </span></div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 6226</a></span><span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899"> 6227</a></span><span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 6228</a></span><span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)                 </span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 6229</a></span><span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb"> 6230</a></span><span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)</span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 6231</a></span><span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)                 </span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 6232</a></span><span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e4ec9ec3d3f6b778c7750f4861de8dc"> 6233</a></span><span class="preprocessor">#define TIM_CCER_CC3NE_Pos        (10U)</span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3"> 6234</a></span><span class="preprocessor">#define TIM_CCER_CC3NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)                </span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 6235</a></span><span class="preprocessor">#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           </span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a"> 6236</a></span><span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)</span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 6237</a></span><span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)                </span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 6238</a></span><span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3"> 6239</a></span><span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)</span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 6240</a></span><span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)                 </span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 6241</a></span><span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8"> 6242</a></span><span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)</span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 6243</a></span><span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)                 </span></div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 6244</a></span><span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4"> 6245</a></span><span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)</span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e"> 6246</a></span><span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC4NP_Pos)                </span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 6247</a></span><span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb96234a35d5c12b13cc5b84a95145fc"> 6248</a></span><span class="preprocessor">#define TIM_CCER_CC5E_Pos         (16U)</span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aabdb39bf8e7840ea4aa0a6a342650e"> 6249</a></span><span class="preprocessor">#define TIM_CCER_CC5E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC5E_Pos)                 </span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ee3a244dfa78f27f9e248f142defd0"> 6250</a></span><span class="preprocessor">#define TIM_CCER_CC5E             TIM_CCER_CC5E_Msk                            </span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136a467d3f0e5bb516adaee089516802"> 6251</a></span><span class="preprocessor">#define TIM_CCER_CC5P_Pos         (17U)</span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb78c4138706b523ac3a879782702c7"> 6252</a></span><span class="preprocessor">#define TIM_CCER_CC5P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC5P_Pos)                 </span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cfe53a9c0e07852a83ec2dd09cbb016"> 6253</a></span><span class="preprocessor">#define TIM_CCER_CC5P             TIM_CCER_CC5P_Msk                            </span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d24bc5620b196c6255c2209a29164a5"> 6254</a></span><span class="preprocessor">#define TIM_CCER_CC6E_Pos         (20U)</span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef4ea79463170df9a037e2582631e03"> 6255</a></span><span class="preprocessor">#define TIM_CCER_CC6E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC6E_Pos)                 </span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325a9db5038e4031b332099f9a0c990d"> 6256</a></span><span class="preprocessor">#define TIM_CCER_CC6E             TIM_CCER_CC6E_Msk                            </span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4e03148897b4f8d664b77cb11f3a66"> 6257</a></span><span class="preprocessor">#define TIM_CCER_CC6P_Pos         (21U)</span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ce2c07d9587bf60ca858a9d14b555c"> 6258</a></span><span class="preprocessor">#define TIM_CCER_CC6P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC6P_Pos)                 </span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80cc5355d63f2bcf28a31921e2a165e7"> 6259</a></span><span class="preprocessor">#define TIM_CCER_CC6P             TIM_CCER_CC6P_Msk                            </span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"> 6261</span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2"> 6262</a></span><span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)</span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0"> 6263</a></span><span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)            </span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 6264</a></span><span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              </span></div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0736a57db06ead26456234444a8a74ba"> 6265</a></span><span class="preprocessor">#define TIM_CNT_UIFCPY_Pos        (31U)</span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31400d488e545a45eba6e90e0958c069"> 6266</a></span><span class="preprocessor">#define TIM_CNT_UIFCPY_Msk        (0x1UL &lt;&lt; TIM_CNT_UIFCPY_Pos)                </span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16"> 6267</a></span><span class="preprocessor">#define TIM_CNT_UIFCPY            TIM_CNT_UIFCPY_Msk                           </span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"> 6269</span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4"> 6270</a></span><span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)</span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df"> 6271</a></span><span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)                </span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 6272</a></span><span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b"> 6275</a></span><span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)</span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3"> 6276</a></span><span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)            </span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 6277</a></span><span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"> 6279</span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab062a3ee5ed93cef0fd1de937719fe5c"> 6280</a></span><span class="preprocessor">#define TIM_RCR_REP_Pos           (0U)</span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc"> 6281</a></span><span class="preprocessor">#define TIM_RCR_REP_Msk           (0xFFFFUL &lt;&lt; TIM_RCR_REP_Pos)                </span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 6282</a></span><span class="preprocessor">#define TIM_RCR_REP               TIM_RCR_REP_Msk                              </span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6"> 6285</a></span><span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)</span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb"> 6286</a></span><span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)              </span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 6287</a></span><span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"> 6289</span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf"> 6290</a></span><span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)</span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1"> 6291</a></span><span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)              </span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 6292</a></span><span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"> 6294</span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697"> 6295</a></span><span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)</span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024"> 6296</a></span><span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)              </span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 6297</a></span><span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"> 6299</span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa"> 6300</a></span><span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)</span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f"> 6301</a></span><span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)              </span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 6302</a></span><span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span><span class="comment">/*******************  Bit definition for TIM_CCR5 register  *******************/</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga913b286e9b9adc82f44b5792aed666cb"> 6305</a></span><span class="preprocessor">#define TIM_CCR5_CCR5_Pos         (0U)</span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f5145f8b7d32afc9558b07c0dc5e4a"> 6306</a></span><span class="preprocessor">#define TIM_CCR5_CCR5_Msk         (0xFFFFFFFFUL &lt;&lt; TIM_CCR5_CCR5_Pos)          </span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7"> 6307</a></span><span class="preprocessor">#define TIM_CCR5_CCR5             TIM_CCR5_CCR5_Msk                            </span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf5c3fcf05bbe2b2c3d92af39f0e2615"> 6308</a></span><span class="preprocessor">#define TIM_CCR5_GC5C1_Pos        (29U)</span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7707fe708a5d704159008c77655f7b"> 6309</a></span><span class="preprocessor">#define TIM_CCR5_GC5C1_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C1_Pos)                </span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e"> 6310</a></span><span class="preprocessor">#define TIM_CCR5_GC5C1            TIM_CCR5_GC5C1_Msk                           </span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dccb0aa764e1d8a39876ab07e09a74d"> 6311</a></span><span class="preprocessor">#define TIM_CCR5_GC5C2_Pos        (30U)</span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b6fd57d6e5600ce69a758e54ffdb98"> 6312</a></span><span class="preprocessor">#define TIM_CCR5_GC5C2_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C2_Pos)                </span></div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027"> 6313</a></span><span class="preprocessor">#define TIM_CCR5_GC5C2            TIM_CCR5_GC5C2_Msk                           </span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d34a39b754ea3f0ffb75030a0b66d8"> 6314</a></span><span class="preprocessor">#define TIM_CCR5_GC5C3_Pos        (31U)</span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea9e79e0528eefb3b45918774246531"> 6315</a></span><span class="preprocessor">#define TIM_CCR5_GC5C3_Msk        (0x1UL &lt;&lt; TIM_CCR5_GC5C3_Pos)                </span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e"> 6316</a></span><span class="preprocessor">#define TIM_CCR5_GC5C3            TIM_CCR5_GC5C3_Msk                           </span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"> 6318</span><span class="comment">/*******************  Bit definition for TIM_CCR6 register  *******************/</span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe6722765cf52f67b80cd3f59f1494f"> 6319</a></span><span class="preprocessor">#define TIM_CCR6_CCR6_Pos         (0U)</span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf3f84efc6a97c06036734752c90b890"> 6320</a></span><span class="preprocessor">#define TIM_CCR6_CCR6_Msk         (0xFFFFUL &lt;&lt; TIM_CCR6_CCR6_Pos)              </span></div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac811f82d51257abd39a3ade0b7e2d990"> 6321</a></span><span class="preprocessor">#define TIM_CCR6_CCR6             TIM_CCR6_CCR6_Msk                            </span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"> 6323</span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20f8f8f7a4e2e060b4b51e0a8adc6201"> 6324</a></span><span class="preprocessor">#define TIM_BDTR_DTG_Pos          (0U)</span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875"> 6325</a></span><span class="preprocessor">#define TIM_BDTR_DTG_Msk          (0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 6326</a></span><span class="preprocessor">#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             </span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 6327</a></span><span class="preprocessor">#define TIM_BDTR_DTG_0            (0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 6328</a></span><span class="preprocessor">#define TIM_BDTR_DTG_1            (0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 6329</a></span><span class="preprocessor">#define TIM_BDTR_DTG_2            (0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 6330</a></span><span class="preprocessor">#define TIM_BDTR_DTG_3            (0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 6331</a></span><span class="preprocessor">#define TIM_BDTR_DTG_4            (0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 6332</a></span><span class="preprocessor">#define TIM_BDTR_DTG_5            (0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 6333</a></span><span class="preprocessor">#define TIM_BDTR_DTG_6            (0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 6334</a></span><span class="preprocessor">#define TIM_BDTR_DTG_7            (0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)                 </span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71810028fd9aba73ee3b92d59017cb8d"> 6336</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_Pos         (8U)</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82"> 6337</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_Msk         (0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 6338</a></span><span class="preprocessor">#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            </span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 6339</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_0           (0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 6340</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_1           (0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)                 </span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508a8d8aea6def7bd3dd689ff5f47312"> 6342</a></span><span class="preprocessor">#define TIM_BDTR_OSSI_Pos         (10U)</span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420"> 6343</a></span><span class="preprocessor">#define TIM_BDTR_OSSI_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)                 </span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 6344</a></span><span class="preprocessor">#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            </span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5738bf6a27c598bc93b37db41f1a21c1"> 6345</a></span><span class="preprocessor">#define TIM_BDTR_OSSR_Pos         (11U)</span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c"> 6346</a></span><span class="preprocessor">#define TIM_BDTR_OSSR_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)                 </span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 6347</a></span><span class="preprocessor">#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            </span></div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27bff46bd1b077d0a152e4600397f98d"> 6348</a></span><span class="preprocessor">#define TIM_BDTR_BKE_Pos          (12U)</span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415"> 6349</a></span><span class="preprocessor">#define TIM_BDTR_BKE_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)                  </span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 6350</a></span><span class="preprocessor">#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             </span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42525a0a24fac15595720c1ef01d57a"> 6351</a></span><span class="preprocessor">#define TIM_BDTR_BKP_Pos          (13U)</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130"> 6352</a></span><span class="preprocessor">#define TIM_BDTR_BKP_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)                  </span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 6353</a></span><span class="preprocessor">#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             </span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c59af6d6570d3f4c7bff1efcde8fd5a"> 6354</a></span><span class="preprocessor">#define TIM_BDTR_AOE_Pos          (14U)</span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda"> 6355</a></span><span class="preprocessor">#define TIM_BDTR_AOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)                  </span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 6356</a></span><span class="preprocessor">#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             </span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1874eb52559400db69885a6dee768c4"> 6357</a></span><span class="preprocessor">#define TIM_BDTR_MOE_Pos          (15U)</span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e"> 6358</a></span><span class="preprocessor">#define TIM_BDTR_MOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)                  </span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 6359</a></span><span class="preprocessor">#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             </span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a276db9f8f1830064dd5905a73df612"> 6361</a></span><span class="preprocessor">#define TIM_BDTR_BKF_Pos          (16U)</span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7d2ec92bc1d9f2380f35ec05f17b4"> 6362</a></span><span class="preprocessor">#define TIM_BDTR_BKF_Msk          (0xFUL &lt;&lt; TIM_BDTR_BKF_Pos)                  </span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6"> 6363</a></span><span class="preprocessor">#define TIM_BDTR_BKF              TIM_BDTR_BKF_Msk                             </span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8259adbdbe9ba5bd8f40d508504d2d0"> 6364</a></span><span class="preprocessor">#define TIM_BDTR_BK2F_Pos         (20U)</span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5227d19ecfa2559de4271672ed8c3e75"> 6365</a></span><span class="preprocessor">#define TIM_BDTR_BK2F_Msk         (0xFUL &lt;&lt; TIM_BDTR_BK2F_Pos)                 </span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705"> 6366</a></span><span class="preprocessor">#define TIM_BDTR_BK2F             TIM_BDTR_BK2F_Msk                            </span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecfb172630ebfd6dc86f7634ea8826ff"> 6368</a></span><span class="preprocessor">#define TIM_BDTR_BK2E_Pos         (24U)</span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910d00d0c755277ce1f85e74cdd2ef93"> 6369</a></span><span class="preprocessor">#define TIM_BDTR_BK2E_Msk         (0x1UL &lt;&lt; TIM_BDTR_BK2E_Pos)                 </span></div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5"> 6370</a></span><span class="preprocessor">#define TIM_BDTR_BK2E             TIM_BDTR_BK2E_Msk                            </span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd1378c80f27716d7322e296bf4c90e"> 6371</a></span><span class="preprocessor">#define TIM_BDTR_BK2P_Pos         (25U)</span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1760db2566652821d0c0853b898049"> 6372</a></span><span class="preprocessor">#define TIM_BDTR_BK2P_Msk         (0x1UL &lt;&lt; TIM_BDTR_BK2P_Pos)                 </span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590"> 6373</a></span><span class="preprocessor">#define TIM_BDTR_BK2P             TIM_BDTR_BK2P_Msk                            </span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab718d04f3fadaba7c5caf79ca015bbc7"> 6375</a></span><span class="preprocessor">#define TIM_BDTR_BKDSRM_Pos       (26U)</span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b6f0983b98efad36bba7aa5868f5df"> 6376</a></span><span class="preprocessor">#define TIM_BDTR_BKDSRM_Msk       (0x1UL &lt;&lt; TIM_BDTR_BKDSRM_Pos)               </span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed336e59081fe830617f97dcb71678b"> 6377</a></span><span class="preprocessor">#define TIM_BDTR_BKDSRM           TIM_BDTR_BKDSRM_Msk                          </span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4229c7b08dd96ff74beea9ce130e5d"> 6378</a></span><span class="preprocessor">#define TIM_BDTR_BK2DSRM_Pos      (27U)</span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978f2466e3874ec0b0a0eafeb8b05620"> 6379</a></span><span class="preprocessor">#define TIM_BDTR_BK2DSRM_Msk      (0x1UL &lt;&lt; TIM_BDTR_BK2DSRM_Pos)              </span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga759883f669298c750d8dbf3d2fd2fab2"> 6380</a></span><span class="preprocessor">#define TIM_BDTR_BK2DSRM          TIM_BDTR_BK2DSRM_Msk                         </span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac75725cd45f69c38741ed6954f160e0"> 6382</a></span><span class="preprocessor">#define TIM_BDTR_BKBID_Pos        (28U)</span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1bf3263a1093fd5fc7d64532ef5d46"> 6383</a></span><span class="preprocessor">#define TIM_BDTR_BKBID_Msk        (0x1UL &lt;&lt; TIM_BDTR_BKBID_Pos)                </span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c65231de95b67cb2d115064ab57f60"> 6384</a></span><span class="preprocessor">#define TIM_BDTR_BKBID            TIM_BDTR_BKBID_Msk                           </span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f021f54538b6e82345ad6c473a45132"> 6385</a></span><span class="preprocessor">#define TIM_BDTR_BK2BID_Pos       (29U)</span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72088db15cb4b988545ebadb85bf2"> 6386</a></span><span class="preprocessor">#define TIM_BDTR_BK2BID_Msk       (0x1UL &lt;&lt; TIM_BDTR_BK2BID_Pos)               </span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c8126b8cc13f3338b59f1e91202d43"> 6387</a></span><span class="preprocessor">#define TIM_BDTR_BK2BID           TIM_BDTR_BK2BID_Msk                          </span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"> 6389</span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9"> 6390</a></span><span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)</span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 6391</a></span><span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 6392</a></span><span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 6393</a></span><span class="preprocessor">#define TIM_DCR_DBA_0             (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 6394</a></span><span class="preprocessor">#define TIM_DCR_DBA_1             (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 6395</a></span><span class="preprocessor">#define TIM_DCR_DBA_2             (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 6396</a></span><span class="preprocessor">#define TIM_DCR_DBA_3             (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 6397</a></span><span class="preprocessor">#define TIM_DCR_DBA_4             (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)                  </span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610"> 6399</a></span><span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)</span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 6400</a></span><span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 6401</a></span><span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 6402</a></span><span class="preprocessor">#define TIM_DCR_DBL_0             (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 6403</a></span><span class="preprocessor">#define TIM_DCR_DBL_1             (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 6404</a></span><span class="preprocessor">#define TIM_DCR_DBL_2             (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 6405</a></span><span class="preprocessor">#define TIM_DCR_DBL_3             (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 6406</a></span><span class="preprocessor">#define TIM_DCR_DBL_4             (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)                  </span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0"> 6409</a></span><span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)</span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a"> 6410</a></span><span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)              </span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 6411</a></span><span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"> 6413</span><span class="comment">/*******************  Bit definition for TIM1_OR1 register  *******************/</span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b97af58959e89c235bf720fbd856ae"> 6414</a></span><span class="preprocessor">#define TIM1_OR1_OCREF_CLR_Pos     (0U)</span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b152868dcb361d3e6e9a55c90235a0f"> 6415</a></span><span class="preprocessor">#define TIM1_OR1_OCREF_CLR_Msk     (0x1UL &lt;&lt; TIM1_OR1_OCREF_CLR_Pos)           </span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44655dc2dd0e2b7cb0f725b8d9b6659f"> 6416</a></span><span class="preprocessor">#define TIM1_OR1_OCREF_CLR         TIM1_OR1_OCREF_CLR_Msk                      </span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"> 6418</span><span class="comment">/*******************  Bit definition for TIM1_AF1 register  *******************/</span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7771eb1579de4b3d50b15c54982780fb"> 6419</a></span><span class="preprocessor">#define TIM1_AF1_BKINE_Pos        (0U)</span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ee0049b8df69119f14139645af6b35"> 6420</a></span><span class="preprocessor">#define TIM1_AF1_BKINE_Msk        (0x1UL &lt;&lt; TIM1_AF1_BKINE_Pos)                </span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf57bc819e4bbae6a1a797ee450ca47b"> 6421</a></span><span class="preprocessor">#define TIM1_AF1_BKINE            TIM1_AF1_BKINE_Msk                           </span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b18cf7e72e593b16bc59b0047d15c1f"> 6422</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1E_Pos      (1U)</span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5471d0e33d3064325df00e364c56a88b"> 6423</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1E_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP1E_Pos)              </span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6399c9c24e9b6e1ff6cabd1592143668"> 6424</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1E          TIM1_AF1_BKCMP1E_Msk                         </span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga660886139284457742fc193140e0d554"> 6425</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2E_Pos      (2U)</span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93fc7d19d888dda408c14a6475e2076f"> 6426</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2E_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP2E_Pos)              </span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f736982f07370994aef89395917cea8"> 6427</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2E          TIM1_AF1_BKCMP2E_Msk                         </span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d430dca75f094a5c1e84d74c331eb0e"> 6428</a></span><span class="preprocessor">#define TIM1_AF1_BKINP_Pos        (9U)</span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63f3e5646d07373a18e2fd4d25a30f50"> 6429</a></span><span class="preprocessor">#define TIM1_AF1_BKINP_Msk        (0x1UL &lt;&lt; TIM1_AF1_BKINP_Pos)                </span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6a36ab915b60400a91c98ee58954b58"> 6430</a></span><span class="preprocessor">#define TIM1_AF1_BKINP            TIM1_AF1_BKINP_Msk                           </span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ecfc2021a9fffcc951b6b9314e1e43"> 6431</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1P_Pos      (10U)</span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf777667ea69156bf65616087e1739a4"> 6432</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1P_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP1P_Pos)              </span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga075fca200013e9d58737dab7e829fdbf"> 6433</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP1P          TIM1_AF1_BKCMP1P_Msk                         </span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc5c612dd51b522bac03e047f9eb719"> 6434</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2P_Pos      (11U)</span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619dfd825321a33aa414de0a255cd31e"> 6435</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2P_Msk      (0x1UL &lt;&lt; TIM1_AF1_BKCMP2P_Pos)              </span></div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa4b524885c20bf3e4c796383e2c917"> 6436</a></span><span class="preprocessor">#define TIM1_AF1_BKCMP2P          TIM1_AF1_BKCMP2P_Msk                         </span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81cd30c4209eda646842e0b531c61b09"> 6438</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_Pos       (14U)</span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8a9f934b4338484cb0260dc2944dba"> 6439</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_Msk       (0xFUL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c1167c4290d2312a3f3500cc514f2f"> 6440</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL           TIM1_AF1_ETRSEL_Msk                          </span></div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56"> 6441</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_0         (0x1UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3"> 6442</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_1         (0x2UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c"> 6443</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_2         (0x4UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e"> 6444</a></span><span class="preprocessor">#define TIM1_AF1_ETRSEL_3         (0x8UL &lt;&lt; TIM1_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"> 6446</span><span class="comment">/*******************  Bit definition for TIM1_AF2 register  *******************/</span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76a23192b3501ffbc01e74fafc02f48"> 6447</a></span><span class="preprocessor">#define TIM1_AF2_BK2INE_Pos       (0U)</span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182745436a70d9bdc070c70d617b9397"> 6448</a></span><span class="preprocessor">#define TIM1_AF2_BK2INE_Msk       (0x1UL &lt;&lt; TIM1_AF2_BK2INE_Pos)               </span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17600cf5d71dd85e964f69fd1242f4fc"> 6449</a></span><span class="preprocessor">#define TIM1_AF2_BK2INE           TIM1_AF2_BK2INE_Msk                          </span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef9c10da74c071debc337fd2d4e93b7"> 6450</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1E_Pos     (1U)</span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3088620df5c506be8bddc9c59ea85808"> 6451</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1E_Msk     (0x1UL &lt;&lt; TIM1_AF2_BK2CMP1E_Pos)             </span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab34af298b16e0ee8725bb15117fcde16"> 6452</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1E         TIM1_AF2_BK2CMP1E_Msk                        </span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46d9ca5171473840c8c357e9b44d73f"> 6453</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2E_Pos     (2U)</span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d68660be2bf13088befdec7812b2cad"> 6454</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2E_Msk     (0x1UL &lt;&lt; TIM1_AF2_BK2CMP2E_Pos)             </span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3db5b472095c6cb069628f0906d89e"> 6455</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2E         TIM1_AF2_BK2CMP2E_Msk                        </span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74b8c5768e427cdcd09aa3ea63d92755"> 6456</a></span><span class="preprocessor">#define TIM1_AF2_BK2INP_Pos       (9U)</span></div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c16d5098cc269a12ee29ca98e19a952"> 6457</a></span><span class="preprocessor">#define TIM1_AF2_BK2INP_Msk       (0x1UL &lt;&lt; TIM1_AF2_BK2INP_Pos)               </span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7b34a4506a128eea0c4a6e1adb76fc"> 6458</a></span><span class="preprocessor">#define TIM1_AF2_BK2INP           TIM1_AF2_BK2INP_Msk                          </span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f01b7c0ee82925ab1e1581e00fb148"> 6459</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1P_Pos     (10U)</span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73201b6468785d4d7b1bfae8410fe0a5"> 6460</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1P_Msk     (0x1UL &lt;&lt; TIM1_AF2_BK2CMP1P_Pos)             </span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c63826c16a444589bde2347eb50d91"> 6461</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP1P         TIM1_AF2_BK2CMP1P_Msk                        </span></div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9d89dfafde3d75be95073f5469dda28"> 6462</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2P_Pos     (11U)</span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a421ad91cc7d458b4b2c0bab2df5014"> 6463</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2P_Msk     (0x1UL &lt;&lt; TIM1_AF2_BK2CMP2P_Pos)             </span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6612065423ecb49ccbadd6df73f4f543"> 6464</a></span><span class="preprocessor">#define TIM1_AF2_BK2CMP2P         TIM1_AF2_BK2CMP2P_Msk                        </span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"> 6467</span><span class="comment">/*******************  Bit definition for TIM3_OR1 register  *******************/</span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace86a1657596cf8d8fc53a4a63477c72"> 6468</a></span><span class="preprocessor">#define TIM3_OR1_OCREF_CLR_Pos     (0U)</span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69bb8671014c7f6b966cfd03ee2c4acd"> 6469</a></span><span class="preprocessor">#define TIM3_OR1_OCREF_CLR_Msk     (0x1UL &lt;&lt; TIM3_OR1_OCREF_CLR_Pos)           </span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad23798565b76fcc34d6e0486837afc"> 6470</a></span><span class="preprocessor">#define TIM3_OR1_OCREF_CLR         TIM3_OR1_OCREF_CLR_Msk                      </span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"> 6472</span><span class="comment">/*******************  Bit definition for TIM3_AF1 register  *******************/</span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20dd1f0347047c38bda7517cced44940"> 6473</a></span><span class="preprocessor">#define TIM3_AF1_ETRSEL_Pos       (14U)</span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga154acf2bb62d9df55dbaf541d9a41245"> 6474</a></span><span class="preprocessor">#define TIM3_AF1_ETRSEL_Msk       (0xFUL &lt;&lt; TIM3_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad263a2b731cb8491121dc2fd7aad9030"> 6475</a></span><span class="preprocessor">#define TIM3_AF1_ETRSEL           TIM3_AF1_ETRSEL_Msk                          </span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf25073af3e775f18278b711d3719957"> 6476</a></span><span class="preprocessor">#define TIM3_AF1_ETRSEL_0         (0x1UL &lt;&lt; TIM3_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2f65c7035690a99aa19a8111299a73f"> 6477</a></span><span class="preprocessor">#define TIM3_AF1_ETRSEL_1         (0x2UL &lt;&lt; TIM3_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82db015f0d8579b208124f74a8be0c42"> 6478</a></span><span class="preprocessor">#define TIM3_AF1_ETRSEL_2         (0x4UL &lt;&lt; TIM3_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96abf3e7e1220666cad65d4a8c0db7c1"> 6479</a></span><span class="preprocessor">#define TIM3_AF1_ETRSEL_3         (0x8UL &lt;&lt; TIM3_AF1_ETRSEL_Pos)               </span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"> 6481</span><span class="comment">/*******************  Bit definition for TIM14_AF1 register  *******************/</span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01918773b82f5bee3f1828639ac38cc"> 6482</a></span><span class="preprocessor">#define TIM14_AF1_ETRSEL_Pos      (14U)</span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa60d3a32eba0727b3c0be7ab09ffb16f"> 6483</a></span><span class="preprocessor">#define TIM14_AF1_ETRSEL_Msk      (0xFUL &lt;&lt; TIM14_AF1_ETRSEL_Pos)              </span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga534389caae0792f50e5a68941b3ecee1"> 6484</a></span><span class="preprocessor">#define TIM14_AF1_ETRSEL          TIM14_AF1_ETRSEL_Msk                         </span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a9fbf48ea6c0d10d62032f606af543"> 6485</a></span><span class="preprocessor">#define TIM14_AF1_ETRSEL_0        (0x1UL &lt;&lt; TIM14_AF1_ETRSEL_Pos)              </span></div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166f5fcae22aca76d5cd9be19b546f13"> 6486</a></span><span class="preprocessor">#define TIM14_AF1_ETRSEL_1        (0x2UL &lt;&lt; TIM14_AF1_ETRSEL_Pos)              </span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4eba3be42c656b970d36a5747e5b18"> 6487</a></span><span class="preprocessor">#define TIM14_AF1_ETRSEL_2        (0x4UL &lt;&lt; TIM14_AF1_ETRSEL_Pos)              </span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae52db2ff6d4ee7e217719552979c0ea3"> 6488</a></span><span class="preprocessor">#define TIM14_AF1_ETRSEL_3        (0x8UL &lt;&lt; TIM14_AF1_ETRSEL_Pos)              </span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"> 6491</span><span class="comment">/*******************  Bit definition for TIM16_AF1 register  ******************/</span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7b40fbbe3ec4ab8621f14774236167e"> 6492</a></span><span class="preprocessor">#define TIM16_AF1_BKINE_Pos      (0U)</span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c0e918da26fe0c7aa8aea295a77092"> 6493</a></span><span class="preprocessor">#define TIM16_AF1_BKINE_Msk      (0x1UL &lt;&lt; TIM16_AF1_BKINE_Pos)                </span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7ebe720622e8bd73d07251a0ea1cac"> 6494</a></span><span class="preprocessor">#define TIM16_AF1_BKINE          TIM16_AF1_BKINE_Msk                           </span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cfeb81457bccb212c47fe31114bd12"> 6495</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1E_Pos    (1U)</span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f10d4c78145d36fce97c7a8d63bbb1"> 6496</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1E_Msk    (0x1UL &lt;&lt; TIM16_AF1_BKCMP1E_Pos)              </span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeae07798c0803560f9bb68cd46b8b17c"> 6497</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1E        TIM16_AF1_BKCMP1E_Msk                         </span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9dcd4c1e4462b1fe3a76eeb5aa9417f"> 6498</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2E_Pos    (2U)</span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba46c60184be073ff0b48ebfbcbde6c"> 6499</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2E_Msk    (0x1UL &lt;&lt; TIM16_AF1_BKCMP2E_Pos)              </span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de48fc94220b3ecaf90c69cee0355ec"> 6500</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2E        TIM16_AF1_BKCMP2E_Msk                         </span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24d405b0fe56f4b0bc43c37d74da8e3"> 6501</a></span><span class="preprocessor">#define TIM16_AF1_BKINP_Pos      (9U)</span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93b2f7221873b7f16f4cce1d5b88ae5f"> 6502</a></span><span class="preprocessor">#define TIM16_AF1_BKINP_Msk      (0x1UL &lt;&lt; TIM16_AF1_BKINP_Pos)                </span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee78e932866db35d04019420de0273a2"> 6503</a></span><span class="preprocessor">#define TIM16_AF1_BKINP          TIM16_AF1_BKINP_Msk                           </span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60732ae400d1a919cb4d6b6b526f5b63"> 6504</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1P_Pos    (10U)</span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398adbe1c2073a55175c5bd7ac21ac0e"> 6505</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1P_Msk    (0x1UL &lt;&lt; TIM16_AF1_BKCMP1P_Pos)              </span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d904cf5739614727b5f60d78a0966c"> 6506</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP1P        TIM16_AF1_BKCMP1P_Msk                         </span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e707298e6d24f0a3de20487c292a96"> 6507</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2P_Pos    (11U)</span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8659dd635e05e0664889cc772f1c8aef"> 6508</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2P_Msk    (0x1UL &lt;&lt; TIM16_AF1_BKCMP2P_Pos)              </span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd3d5a610e06136b06167fa6185dc98"> 6509</a></span><span class="preprocessor">#define TIM16_AF1_BKCMP2P        TIM16_AF1_BKCMP2P_Msk                         </span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span><span class="comment">/*******************  Bit definition for TIM17_AF1 register  ******************/</span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02bd0d676d4da812166cce6595f8e907"> 6512</a></span><span class="preprocessor">#define TIM17_AF1_BKINE_Pos      (0U)</span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1f0beb5130cfe4582f7ce595d5fff1"> 6513</a></span><span class="preprocessor">#define TIM17_AF1_BKINE_Msk      (0x1UL &lt;&lt; TIM17_AF1_BKINE_Pos)                </span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga313ac90616ab18fd3679402206b6f1ea"> 6514</a></span><span class="preprocessor">#define TIM17_AF1_BKINE          TIM17_AF1_BKINE_Msk                           </span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab62d98e27ecd66130faaa68aeb71ab7c"> 6515</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1E_Pos    (1U)</span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga504d4a2b93d1a7a963a32086a21a03c6"> 6516</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1E_Msk    (0x1UL &lt;&lt; TIM17_AF1_BKCMP1E_Pos)              </span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae26f3e134672eee78e618564e38366c3"> 6517</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1E        TIM17_AF1_BKCMP1E_Msk                         </span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a5996bd5cec03dd1589d3a43798de64"> 6518</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2E_Pos    (2U)</span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8449ff183ec8e71f90ff6b24055a5126"> 6519</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2E_Msk    (0x1UL &lt;&lt; TIM17_AF1_BKCMP2E_Pos)              </span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga883878f49409332d61314eb1f593082c"> 6520</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2E        TIM17_AF1_BKCMP2E_Msk                         </span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab183f79f3f024c4ae2923883b0e409aa"> 6521</a></span><span class="preprocessor">#define TIM17_AF1_BKINP_Pos      (9U)</span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747c4fbe23cceb857d6a9a83ce56f26c"> 6522</a></span><span class="preprocessor">#define TIM17_AF1_BKINP_Msk      (0x1UL &lt;&lt; TIM17_AF1_BKINP_Pos)                </span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2db62edd7a2a4203adb6c3994d8121b"> 6523</a></span><span class="preprocessor">#define TIM17_AF1_BKINP          TIM17_AF1_BKINP_Msk                           </span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e4c8221fcdfeb5fb0f4ba769eb7508"> 6524</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1P_Pos    (10U)</span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a347521592ad9753ed4c88385700629"> 6525</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1P_Msk    (0x1UL &lt;&lt; TIM17_AF1_BKCMP1P_Pos)              </span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccdf804a34961897bdfd2acf9cb62d0"> 6526</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP1P        TIM17_AF1_BKCMP1P_Msk                         </span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0d0eebf221b5488dcef91e5b5031e7"> 6527</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2P_Pos    (11U)</span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecd98ba7c5a3f97285667dda226ad34"> 6528</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2P_Msk    (0x1UL &lt;&lt; TIM17_AF1_BKCMP2P_Pos)              </span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47fd56b52dd9df06c5baaa001b558dc"> 6529</a></span><span class="preprocessor">#define TIM17_AF1_BKCMP2P        TIM17_AF1_BKCMP2P_Msk                         </span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"> 6531</span><span class="comment">/*******************  Bit definition for TIM_TISEL register  *********************/</span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b19918a23921fcc230f4365505a0b7c"> 6532</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL_Pos      (0U)</span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8915cb47ed508fdb2f101592ba95d0c4"> 6533</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL_Msk      (0xFUL &lt;&lt; TIM_TISEL_TI1SEL_Pos)              </span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5168e7f269c569c733b656bb86b5c3a5"> 6534</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL          TIM_TISEL_TI1SEL_Msk                         </span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2"> 6535</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL_0        (0x1UL &lt;&lt; TIM_TISEL_TI1SEL_Pos)              </span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90"> 6536</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL_1        (0x2UL &lt;&lt; TIM_TISEL_TI1SEL_Pos)              </span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7"> 6537</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL_2        (0x4UL &lt;&lt; TIM_TISEL_TI1SEL_Pos)              </span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf087e796eda8039e10ddd819886d7bb5"> 6538</a></span><span class="preprocessor">#define TIM_TISEL_TI1SEL_3        (0x8UL &lt;&lt; TIM_TISEL_TI1SEL_Pos)              </span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5882390468adc5a981313ca0d41f4fb5"> 6540</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL_Pos      (8U)</span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2444901e35b58b44e93e8d5becbe41a9"> 6541</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL_Msk      (0xFUL &lt;&lt; TIM_TISEL_TI2SEL_Pos)              </span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4d8ae0f229b42960fe34be62a3b499"> 6542</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL          TIM_TISEL_TI2SEL_Msk                         </span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb"> 6543</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL_0        (0x1UL &lt;&lt; TIM_TISEL_TI2SEL_Pos)              </span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532"> 6544</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL_1        (0x2UL &lt;&lt; TIM_TISEL_TI2SEL_Pos)              </span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5"> 6545</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL_2        (0x4UL &lt;&lt; TIM_TISEL_TI2SEL_Pos)              </span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bfe7ca7dfeccdf669b10d9f38a2cc3"> 6546</a></span><span class="preprocessor">#define TIM_TISEL_TI2SEL_3        (0x8UL &lt;&lt; TIM_TISEL_TI2SEL_Pos)              </span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09cd862098e08ec26a0e9343966d6296"> 6548</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL_Pos      (16U)</span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c7691289fe369fe66cdfc88269f610"> 6549</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL_Msk      (0xFUL &lt;&lt; TIM_TISEL_TI3SEL_Pos)              </span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c19a6840ec57afc1b9ae48703f60fc1"> 6550</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL          TIM_TISEL_TI3SEL_Msk                         </span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14728f104fbc694ec8e7b6113b8e590"> 6551</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL_0        (0x1UL &lt;&lt; TIM_TISEL_TI3SEL_Pos)              </span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8efb1835c07ece431e7dd9983babf23"> 6552</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL_1        (0x2UL &lt;&lt; TIM_TISEL_TI3SEL_Pos)              </span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90b4e8f53137929ce486beea98d834a6"> 6553</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL_2        (0x4UL &lt;&lt; TIM_TISEL_TI3SEL_Pos)              </span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bde81d7c849f05ad8b03baa22929e4"> 6554</a></span><span class="preprocessor">#define TIM_TISEL_TI3SEL_3        (0x8UL &lt;&lt; TIM_TISEL_TI3SEL_Pos)              </span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3af3f03cdb924bcc07a34f2a01ced70"> 6556</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL_Pos      (24U)</span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc54315dda6bd85b7b3c378f2279a89"> 6557</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL_Msk      (0xFUL &lt;&lt; TIM_TISEL_TI4SEL_Pos)              </span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eff9d6247daaa7bdbd6f009ab80d595"> 6558</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL          TIM_TISEL_TI4SEL_Msk                         </span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0b9c7718f9609776afdbb0ebcc3832"> 6559</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL_0        (0x1UL &lt;&lt; TIM_TISEL_TI4SEL_Pos)              </span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6106b6c27078a60113e888b0142ccb8"> 6560</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL_1        (0x2UL &lt;&lt; TIM_TISEL_TI4SEL_Pos)              </span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad079354984d07effaacf2ab3a27d92db"> 6561</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL_2        (0x4UL &lt;&lt; TIM_TISEL_TI4SEL_Pos)              </span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0300181c25de2b9790eeb4fe0976cb52"> 6562</a></span><span class="preprocessor">#define TIM_TISEL_TI4SEL_3        (0x8UL &lt;&lt; TIM_TISEL_TI4SEL_Pos)              </span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"> 6566</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"> 6567</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"> 6568</span><span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"> 6569</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"> 6570</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"> 6571</span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb"> 6572</a></span><span class="preprocessor">#define USART_CR1_UE_Pos             (0U)</span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83"> 6573</a></span><span class="preprocessor">#define USART_CR1_UE_Msk             (0x1UL &lt;&lt; USART_CR1_UE_Pos)               </span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 6574</a></span><span class="preprocessor">#define USART_CR1_UE                 USART_CR1_UE_Msk                          </span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga099541a7c10ddc409196eb14e87897a0"> 6575</a></span><span class="preprocessor">#define USART_CR1_UESM_Pos           (1U)</span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe"> 6576</a></span><span class="preprocessor">#define USART_CR1_UESM_Msk           (0x1UL &lt;&lt; USART_CR1_UESM_Pos)             </span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a"> 6577</a></span><span class="preprocessor">#define USART_CR1_UESM               USART_CR1_UESM_Msk                        </span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58"> 6578</a></span><span class="preprocessor">#define USART_CR1_RE_Pos             (2U)</span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682"> 6579</a></span><span class="preprocessor">#define USART_CR1_RE_Msk             (0x1UL &lt;&lt; USART_CR1_RE_Pos)               </span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 6580</a></span><span class="preprocessor">#define USART_CR1_RE                 USART_CR1_RE_Msk                          </span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564"> 6581</a></span><span class="preprocessor">#define USART_CR1_TE_Pos             (3U)</span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce"> 6582</a></span><span class="preprocessor">#define USART_CR1_TE_Msk             (0x1UL &lt;&lt; USART_CR1_TE_Pos)               </span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 6583</a></span><span class="preprocessor">#define USART_CR1_TE                 USART_CR1_TE_Msk                          </span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3"> 6584</a></span><span class="preprocessor">#define USART_CR1_IDLEIE_Pos         (4U)</span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa"> 6585</a></span><span class="preprocessor">#define USART_CR1_IDLEIE_Msk         (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 6586</a></span><span class="preprocessor">#define USART_CR1_IDLEIE             USART_CR1_IDLEIE_Msk                      </span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae752d24efb55514807e122dd0ba63bdc"> 6587</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_RXFNEIE_Pos   (5U)</span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9429c0ab60d7c8e4430465d4c0fc1ec8"> 6588</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_RXFNEIE_Msk   (0x1UL &lt;&lt; USART_CR1_RXNEIE_RXFNEIE_Pos) </span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8342cbdabe2a5ae03ee73452a9ebf935"> 6589</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE_Msk            </span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a"> 6590</a></span><span class="preprocessor">#define USART_CR1_TCIE_Pos           (6U)</span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7"> 6591</a></span><span class="preprocessor">#define USART_CR1_TCIE_Msk           (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)             </span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 6592</a></span><span class="preprocessor">#define USART_CR1_TCIE               USART_CR1_TCIE_Msk                        </span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3a5a839e841d7f468aa7a71d042e24"> 6593</a></span><span class="preprocessor">#define USART_CR1_TXEIE_TXFNFIE_Pos  (7U)</span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dab3533476c5c6e30d8316963053b4"> 6594</a></span><span class="preprocessor">#define USART_CR1_TXEIE_TXFNFIE_Msk   (0x1UL &lt;&lt; USART_CR1_TXEIE_TXFNFIE_Pos)   </span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ad128d8b96d94461290e19164bbfc3"> 6595</a></span><span class="preprocessor">#define USART_CR1_TXEIE_TXFNFIE       USART_CR1_TXEIE_TXFNFIE_Msk              </span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b"> 6596</a></span><span class="preprocessor">#define USART_CR1_PEIE_Pos           (8U)</span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1"> 6597</a></span><span class="preprocessor">#define USART_CR1_PEIE_Msk           (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)             </span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 6598</a></span><span class="preprocessor">#define USART_CR1_PEIE               USART_CR1_PEIE_Msk                        </span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16"> 6599</a></span><span class="preprocessor">#define USART_CR1_PS_Pos             (9U)</span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e"> 6600</a></span><span class="preprocessor">#define USART_CR1_PS_Msk             (0x1UL &lt;&lt; USART_CR1_PS_Pos)               </span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 6601</a></span><span class="preprocessor">#define USART_CR1_PS                 USART_CR1_PS_Msk                          </span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b"> 6602</a></span><span class="preprocessor">#define USART_CR1_PCE_Pos            (10U)</span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1"> 6603</a></span><span class="preprocessor">#define USART_CR1_PCE_Msk            (0x1UL &lt;&lt; USART_CR1_PCE_Pos)              </span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 6604</a></span><span class="preprocessor">#define USART_CR1_PCE                USART_CR1_PCE_Msk                         </span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492"> 6605</a></span><span class="preprocessor">#define USART_CR1_WAKE_Pos           (11U)</span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6"> 6606</a></span><span class="preprocessor">#define USART_CR1_WAKE_Msk           (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)             </span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 6607</a></span><span class="preprocessor">#define USART_CR1_WAKE               USART_CR1_WAKE_Msk                        </span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308"> 6608</a></span><span class="preprocessor">#define USART_CR1_M_Pos              (12U)</span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634"> 6609</a></span><span class="preprocessor">#define USART_CR1_M_Msk              (0x10001UL &lt;&lt; USART_CR1_M_Pos)            </span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 6610</a></span><span class="preprocessor">#define USART_CR1_M                  USART_CR1_M_Msk                           </span></div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45131329617759787a4866ce988d35e3"> 6611</a></span><span class="preprocessor">#define USART_CR1_M0_Pos             (12U)</span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d"> 6612</a></span><span class="preprocessor">#define USART_CR1_M0_Msk             (0x1UL &lt;&lt; USART_CR1_M0_Pos)               </span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8"> 6613</a></span><span class="preprocessor">#define USART_CR1_M0                 USART_CR1_M0_Msk                          </span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a0428a58ed317ba2baf6362123930f"> 6614</a></span><span class="preprocessor">#define USART_CR1_MME_Pos            (13U)</span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510"> 6615</a></span><span class="preprocessor">#define USART_CR1_MME_Msk            (0x1UL &lt;&lt; USART_CR1_MME_Pos)              </span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d"> 6616</a></span><span class="preprocessor">#define USART_CR1_MME                USART_CR1_MME_Msk                         </span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac313f7deb7198a2c0d53446c418e434b"> 6617</a></span><span class="preprocessor">#define USART_CR1_CMIE_Pos           (14U)</span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93"> 6618</a></span><span class="preprocessor">#define USART_CR1_CMIE_Msk           (0x1UL &lt;&lt; USART_CR1_CMIE_Pos)             </span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa"> 6619</a></span><span class="preprocessor">#define USART_CR1_CMIE               USART_CR1_CMIE_Msk                        </span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01"> 6620</a></span><span class="preprocessor">#define USART_CR1_OVER8_Pos          (15U)</span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02"> 6621</a></span><span class="preprocessor">#define USART_CR1_OVER8_Msk          (0x1UL &lt;&lt; USART_CR1_OVER8_Pos)            </span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 6622</a></span><span class="preprocessor">#define USART_CR1_OVER8              USART_CR1_OVER8_Msk                       </span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9"> 6623</a></span><span class="preprocessor">#define USART_CR1_DEDT_Pos           (16U)</span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e"> 6624</a></span><span class="preprocessor">#define USART_CR1_DEDT_Msk           (0x1FUL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38"> 6625</a></span><span class="preprocessor">#define USART_CR1_DEDT               USART_CR1_DEDT_Msk                        </span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142"> 6626</a></span><span class="preprocessor">#define USART_CR1_DEDT_0             (0x01UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396"> 6627</a></span><span class="preprocessor">#define USART_CR1_DEDT_1             (0x02UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1"> 6628</a></span><span class="preprocessor">#define USART_CR1_DEDT_2             (0x04UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b"> 6629</a></span><span class="preprocessor">#define USART_CR1_DEDT_3             (0x08UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306"> 6630</a></span><span class="preprocessor">#define USART_CR1_DEDT_4             (0x10UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda"> 6631</a></span><span class="preprocessor">#define USART_CR1_DEAT_Pos           (21U)</span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7"> 6632</a></span><span class="preprocessor">#define USART_CR1_DEAT_Msk           (0x1FUL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28"> 6633</a></span><span class="preprocessor">#define USART_CR1_DEAT               USART_CR1_DEAT_Msk                        </span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3"> 6634</a></span><span class="preprocessor">#define USART_CR1_DEAT_0             (0x01UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097"> 6635</a></span><span class="preprocessor">#define USART_CR1_DEAT_1             (0x02UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333"> 6636</a></span><span class="preprocessor">#define USART_CR1_DEAT_2             (0x04UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a"> 6637</a></span><span class="preprocessor">#define USART_CR1_DEAT_3             (0x08UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e"> 6638</a></span><span class="preprocessor">#define USART_CR1_DEAT_4             (0x10UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a808309c2809d8b08f0782fb321ae8"> 6639</a></span><span class="preprocessor">#define USART_CR1_RTOIE_Pos          (26U)</span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58"> 6640</a></span><span class="preprocessor">#define USART_CR1_RTOIE_Msk          (0x1UL &lt;&lt; USART_CR1_RTOIE_Pos)            </span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d"> 6641</a></span><span class="preprocessor">#define USART_CR1_RTOIE              USART_CR1_RTOIE_Msk                       </span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d4b4a174a7e19ee43b94891582b703"> 6642</a></span><span class="preprocessor">#define USART_CR1_EOBIE_Pos          (27U)</span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6"> 6643</a></span><span class="preprocessor">#define USART_CR1_EOBIE_Msk          (0x1UL &lt;&lt; USART_CR1_EOBIE_Pos)            </span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3"> 6644</a></span><span class="preprocessor">#define USART_CR1_EOBIE              USART_CR1_EOBIE_Msk                       </span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747b341323db9d1a6f4f6524ff93725e"> 6645</a></span><span class="preprocessor">#define USART_CR1_M1_Pos             (28U)</span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164"> 6646</a></span><span class="preprocessor">#define USART_CR1_M1_Msk             (0x1UL &lt;&lt; USART_CR1_M1_Pos)               </span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949"> 6647</a></span><span class="preprocessor">#define USART_CR1_M1                 USART_CR1_M1_Msk                          </span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef8242d8c82a9e6336950cb794030238"> 6648</a></span><span class="preprocessor">#define USART_CR1_FIFOEN_Pos         (29U)</span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df13e70aaef03c9f1f387b9f7225bd6"> 6649</a></span><span class="preprocessor">#define USART_CR1_FIFOEN_Msk         (0x1UL &lt;&lt; USART_CR1_FIFOEN_Pos)           </span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5e9fc4111b0159c65811f6a206c192"> 6650</a></span><span class="preprocessor">#define USART_CR1_FIFOEN             USART_CR1_FIFOEN_Msk                      </span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15d19ba8a8a33699eb7ffe986dca1d9f"> 6651</a></span><span class="preprocessor">#define USART_CR1_TXFEIE_Pos         (30U)</span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034591062f99513ae1cc055e4d1c6364"> 6652</a></span><span class="preprocessor">#define USART_CR1_TXFEIE_Msk         (0x1UL &lt;&lt; USART_CR1_TXFEIE_Pos)           </span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80e139b33533a335a75c58ef2e3ca3c"> 6653</a></span><span class="preprocessor">#define USART_CR1_TXFEIE             USART_CR1_TXFEIE_Msk                      </span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99c0f08f5e8aaab9c18589e358a7cfaf"> 6654</a></span><span class="preprocessor">#define USART_CR1_RXFFIE_Pos         (31U)</span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a93d3dee1458add2e7d2dd694128cd"> 6655</a></span><span class="preprocessor">#define USART_CR1_RXFFIE_Msk         (0x1UL &lt;&lt; USART_CR1_RXFFIE_Pos)           </span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d438200ec45e5fe92171128fcf48437"> 6656</a></span><span class="preprocessor">#define USART_CR1_RXFFIE             USART_CR1_RXFFIE_Msk                      </span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"> 6658</span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f5f66329b69f4fbb9ff10a952801c4"> 6659</a></span><span class="preprocessor">#define USART_CR2_SLVEN_Pos          (0U)</span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf899752e02436dbe09822a53ec11fcf"> 6660</a></span><span class="preprocessor">#define USART_CR2_SLVEN_Msk          (0x1UL &lt;&lt; USART_CR2_SLVEN_Pos)            </span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134485f9d7bc55e1e42ed5b9ad2aa63c"> 6661</a></span><span class="preprocessor">#define USART_CR2_SLVEN              USART_CR2_SLVEN_Msk                       </span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4c4f3661a5d26ca5b6d604b6d2a640"> 6662</a></span><span class="preprocessor">#define USART_CR2_DIS_NSS_Pos        (3U)</span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750047210c68047fa0f47ed4a229185a"> 6663</a></span><span class="preprocessor">#define USART_CR2_DIS_NSS_Msk        (0x1UL &lt;&lt; USART_CR2_DIS_NSS_Pos)          </span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2def80ad9addd71c47ae109056bd19b"> 6664</a></span><span class="preprocessor">#define USART_CR2_DIS_NSS            USART_CR2_DIS_NSS_Msk                     </span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c"> 6665</a></span><span class="preprocessor">#define USART_CR2_ADDM7_Pos          (4U)</span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a"> 6666</a></span><span class="preprocessor">#define USART_CR2_ADDM7_Msk          (0x1UL &lt;&lt; USART_CR2_ADDM7_Pos)            </span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823"> 6667</a></span><span class="preprocessor">#define USART_CR2_ADDM7              USART_CR2_ADDM7_Msk                       </span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624"> 6668</a></span><span class="preprocessor">#define USART_CR2_LBDL_Pos           (5U)</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5"> 6669</a></span><span class="preprocessor">#define USART_CR2_LBDL_Msk           (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)             </span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 6670</a></span><span class="preprocessor">#define USART_CR2_LBDL               USART_CR2_LBDL_Msk                        </span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f"> 6671</a></span><span class="preprocessor">#define USART_CR2_LBDIE_Pos          (6U)</span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b"> 6672</a></span><span class="preprocessor">#define USART_CR2_LBDIE_Msk          (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)            </span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 6673</a></span><span class="preprocessor">#define USART_CR2_LBDIE              USART_CR2_LBDIE_Msk                       </span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0"> 6674</a></span><span class="preprocessor">#define USART_CR2_LBCL_Pos           (8U)</span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94"> 6675</a></span><span class="preprocessor">#define USART_CR2_LBCL_Msk           (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)             </span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 6676</a></span><span class="preprocessor">#define USART_CR2_LBCL               USART_CR2_LBCL_Msk                        </span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a"> 6677</a></span><span class="preprocessor">#define USART_CR2_CPHA_Pos           (9U)</span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34"> 6678</a></span><span class="preprocessor">#define USART_CR2_CPHA_Msk           (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)             </span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 6679</a></span><span class="preprocessor">#define USART_CR2_CPHA               USART_CR2_CPHA_Msk                        </span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a"> 6680</a></span><span class="preprocessor">#define USART_CR2_CPOL_Pos           (10U)</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a"> 6681</a></span><span class="preprocessor">#define USART_CR2_CPOL_Msk           (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)             </span></div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 6682</a></span><span class="preprocessor">#define USART_CR2_CPOL               USART_CR2_CPOL_Msk                        </span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235"> 6683</a></span><span class="preprocessor">#define USART_CR2_CLKEN_Pos          (11U)</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2"> 6684</a></span><span class="preprocessor">#define USART_CR2_CLKEN_Msk          (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 6685</a></span><span class="preprocessor">#define USART_CR2_CLKEN              USART_CR2_CLKEN_Msk                       </span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51"> 6686</a></span><span class="preprocessor">#define USART_CR2_STOP_Pos           (12U)</span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c"> 6687</a></span><span class="preprocessor">#define USART_CR2_STOP_Msk           (0x3UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 6688</a></span><span class="preprocessor">#define USART_CR2_STOP               USART_CR2_STOP_Msk                        </span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 6689</a></span><span class="preprocessor">#define USART_CR2_STOP_0             (0x1UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 6690</a></span><span class="preprocessor">#define USART_CR2_STOP_1             (0x2UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f"> 6691</a></span><span class="preprocessor">#define USART_CR2_LINEN_Pos          (14U)</span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8"> 6692</a></span><span class="preprocessor">#define USART_CR2_LINEN_Msk          (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)            </span></div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 6693</a></span><span class="preprocessor">#define USART_CR2_LINEN              USART_CR2_LINEN_Msk                       </span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222983c0ec62822a37a0da9d114fb75e"> 6694</a></span><span class="preprocessor">#define USART_CR2_SWAP_Pos           (15U)</span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb"> 6695</a></span><span class="preprocessor">#define USART_CR2_SWAP_Msk           (0x1UL &lt;&lt; USART_CR2_SWAP_Pos)             </span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad"> 6696</a></span><span class="preprocessor">#define USART_CR2_SWAP               USART_CR2_SWAP_Msk                        </span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8bba63d44a14e161f561a5a3591dff4"> 6697</a></span><span class="preprocessor">#define USART_CR2_RXINV_Pos          (16U)</span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8"> 6698</a></span><span class="preprocessor">#define USART_CR2_RXINV_Msk          (0x1UL &lt;&lt; USART_CR2_RXINV_Pos)            </span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5"> 6699</a></span><span class="preprocessor">#define USART_CR2_RXINV              USART_CR2_RXINV_Msk                       </span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e85095255df25708af3998bfbc0f840"> 6700</a></span><span class="preprocessor">#define USART_CR2_TXINV_Pos          (17U)</span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d"> 6701</a></span><span class="preprocessor">#define USART_CR2_TXINV_Msk          (0x1UL &lt;&lt; USART_CR2_TXINV_Pos)            </span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211"> 6702</a></span><span class="preprocessor">#define USART_CR2_TXINV              USART_CR2_TXINV_Msk                       </span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabedc64f34c6631efb738a4c3146d4717"> 6703</a></span><span class="preprocessor">#define USART_CR2_DATAINV_Pos        (18U)</span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded"> 6704</a></span><span class="preprocessor">#define USART_CR2_DATAINV_Msk        (0x1UL &lt;&lt; USART_CR2_DATAINV_Pos)          </span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe"> 6705</a></span><span class="preprocessor">#define USART_CR2_DATAINV            USART_CR2_DATAINV_Msk                     </span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08"> 6706</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST_Pos       (19U)</span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f"> 6707</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST_Msk       (0x1UL &lt;&lt; USART_CR2_MSBFIRST_Pos)         </span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812"> 6708</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST           USART_CR2_MSBFIRST_Msk                    </span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd50e8338e173588e3e228cd36fea49b"> 6709</a></span><span class="preprocessor">#define USART_CR2_ABREN_Pos          (20U)</span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47"> 6710</a></span><span class="preprocessor">#define USART_CR2_ABREN_Msk          (0x1UL &lt;&lt; USART_CR2_ABREN_Pos)            </span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a"> 6711</a></span><span class="preprocessor">#define USART_CR2_ABREN              USART_CR2_ABREN_Msk                       </span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7"> 6712</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_Pos        (21U)</span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee"> 6713</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_Msk        (0x3UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be"> 6714</a></span><span class="preprocessor">#define USART_CR2_ABRMODE            USART_CR2_ABRMODE_Msk                     </span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689"> 6715</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_0          (0x1UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff"> 6716</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_1          (0x2UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c059ff69b8b03c14958fb24a214192"> 6717</a></span><span class="preprocessor">#define USART_CR2_RTOEN_Pos          (23U)</span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3"> 6718</a></span><span class="preprocessor">#define USART_CR2_RTOEN_Msk          (0x1UL &lt;&lt; USART_CR2_RTOEN_Pos)            </span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca"> 6719</a></span><span class="preprocessor">#define USART_CR2_RTOEN              USART_CR2_RTOEN_Msk                       </span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3"> 6720</a></span><span class="preprocessor">#define USART_CR2_ADD_Pos            (24U)</span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28"> 6721</a></span><span class="preprocessor">#define USART_CR2_ADD_Msk            (0xFFUL &lt;&lt; USART_CR2_ADD_Pos)             </span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 6722</a></span><span class="preprocessor">#define USART_CR2_ADD                USART_CR2_ADD_Msk                         </span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"> 6724</span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e"> 6725</a></span><span class="preprocessor">#define USART_CR3_EIE_Pos            (0U)</span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0"> 6726</a></span><span class="preprocessor">#define USART_CR3_EIE_Msk            (0x1UL &lt;&lt; USART_CR3_EIE_Pos)              </span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 6727</a></span><span class="preprocessor">#define USART_CR3_EIE                USART_CR3_EIE_Msk                         </span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57"> 6728</a></span><span class="preprocessor">#define USART_CR3_IREN_Pos           (1U)</span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c"> 6729</a></span><span class="preprocessor">#define USART_CR3_IREN_Msk           (0x1UL &lt;&lt; USART_CR3_IREN_Pos)             </span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 6730</a></span><span class="preprocessor">#define USART_CR3_IREN               USART_CR3_IREN_Msk                        </span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5"> 6731</a></span><span class="preprocessor">#define USART_CR3_IRLP_Pos           (2U)</span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633"> 6732</a></span><span class="preprocessor">#define USART_CR3_IRLP_Msk           (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)             </span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 6733</a></span><span class="preprocessor">#define USART_CR3_IRLP               USART_CR3_IRLP_Msk                        </span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9"> 6734</a></span><span class="preprocessor">#define USART_CR3_HDSEL_Pos          (3U)</span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d"> 6735</a></span><span class="preprocessor">#define USART_CR3_HDSEL_Msk          (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 6736</a></span><span class="preprocessor">#define USART_CR3_HDSEL              USART_CR3_HDSEL_Msk                       </span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049"> 6737</a></span><span class="preprocessor">#define USART_CR3_NACK_Pos           (4U)</span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a"> 6738</a></span><span class="preprocessor">#define USART_CR3_NACK_Msk           (0x1UL &lt;&lt; USART_CR3_NACK_Pos)             </span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 6739</a></span><span class="preprocessor">#define USART_CR3_NACK               USART_CR3_NACK_Msk                        </span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d"> 6740</a></span><span class="preprocessor">#define USART_CR3_SCEN_Pos           (5U)</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8"> 6741</a></span><span class="preprocessor">#define USART_CR3_SCEN_Msk           (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)             </span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 6742</a></span><span class="preprocessor">#define USART_CR3_SCEN               USART_CR3_SCEN_Msk                        </span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773"> 6743</a></span><span class="preprocessor">#define USART_CR3_DMAR_Pos           (6U)</span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf"> 6744</a></span><span class="preprocessor">#define USART_CR3_DMAR_Msk           (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)             </span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 6745</a></span><span class="preprocessor">#define USART_CR3_DMAR               USART_CR3_DMAR_Msk                        </span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f"> 6746</a></span><span class="preprocessor">#define USART_CR3_DMAT_Pos           (7U)</span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29"> 6747</a></span><span class="preprocessor">#define USART_CR3_DMAT_Msk           (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)             </span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 6748</a></span><span class="preprocessor">#define USART_CR3_DMAT               USART_CR3_DMAT_Msk                        </span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563"> 6749</a></span><span class="preprocessor">#define USART_CR3_RTSE_Pos           (8U)</span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152"> 6750</a></span><span class="preprocessor">#define USART_CR3_RTSE_Msk           (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)             </span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 6751</a></span><span class="preprocessor">#define USART_CR3_RTSE               USART_CR3_RTSE_Msk                        </span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01"> 6752</a></span><span class="preprocessor">#define USART_CR3_CTSE_Pos           (9U)</span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4"> 6753</a></span><span class="preprocessor">#define USART_CR3_CTSE_Msk           (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)             </span></div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 6754</a></span><span class="preprocessor">#define USART_CR3_CTSE               USART_CR3_CTSE_Msk                        </span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d"> 6755</a></span><span class="preprocessor">#define USART_CR3_CTSIE_Pos          (10U)</span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc"> 6756</a></span><span class="preprocessor">#define USART_CR3_CTSIE_Msk          (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 6757</a></span><span class="preprocessor">#define USART_CR3_CTSIE              USART_CR3_CTSIE_Msk                       </span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068"> 6758</a></span><span class="preprocessor">#define USART_CR3_ONEBIT_Pos         (11U)</span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac"> 6759</a></span><span class="preprocessor">#define USART_CR3_ONEBIT_Msk         (0x1UL &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 6760</a></span><span class="preprocessor">#define USART_CR3_ONEBIT             USART_CR3_ONEBIT_Msk                      </span></div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102a294cf149c9a0ef423a5c5178f51e"> 6761</a></span><span class="preprocessor">#define USART_CR3_OVRDIS_Pos         (12U)</span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1"> 6762</a></span><span class="preprocessor">#define USART_CR3_OVRDIS_Msk         (0x1UL &lt;&lt; USART_CR3_OVRDIS_Pos)           </span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a"> 6763</a></span><span class="preprocessor">#define USART_CR3_OVRDIS             USART_CR3_OVRDIS_Msk                      </span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315eff6532631e01c4b46241b8203120"> 6764</a></span><span class="preprocessor">#define USART_CR3_DDRE_Pos           (13U)</span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7"> 6765</a></span><span class="preprocessor">#define USART_CR3_DDRE_Msk           (0x1UL &lt;&lt; USART_CR3_DDRE_Pos)             </span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753"> 6766</a></span><span class="preprocessor">#define USART_CR3_DDRE               USART_CR3_DDRE_Msk                        </span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502aaea0f34e2ab34624ff66f1c8b101"> 6767</a></span><span class="preprocessor">#define USART_CR3_DEM_Pos            (14U)</span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f"> 6768</a></span><span class="preprocessor">#define USART_CR3_DEM_Msk            (0x1UL &lt;&lt; USART_CR3_DEM_Pos)              </span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441"> 6769</a></span><span class="preprocessor">#define USART_CR3_DEM                USART_CR3_DEM_Msk                         </span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35291bee983f8af47b6ad7193a06cc7"> 6770</a></span><span class="preprocessor">#define USART_CR3_DEP_Pos            (15U)</span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245"> 6771</a></span><span class="preprocessor">#define USART_CR3_DEP_Msk            (0x1UL &lt;&lt; USART_CR3_DEP_Pos)              </span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64"> 6772</a></span><span class="preprocessor">#define USART_CR3_DEP                USART_CR3_DEP_Msk                         </span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383"> 6773</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_Pos        (17U)</span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc"> 6774</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_Msk        (0x7UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece"> 6775</a></span><span class="preprocessor">#define USART_CR3_SCARCNT            USART_CR3_SCARCNT_Msk                     </span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e"> 6776</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_0          (0x1UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a"> 6777</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_1          (0x2UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27"> 6778</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_2          (0x4UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e"> 6779</a></span><span class="preprocessor">#define USART_CR3_WUS_Pos            (20U)</span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17"> 6780</a></span><span class="preprocessor">#define USART_CR3_WUS_Msk            (0x3UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293"> 6781</a></span><span class="preprocessor">#define USART_CR3_WUS                USART_CR3_WUS_Msk                         </span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf"> 6782</a></span><span class="preprocessor">#define USART_CR3_WUS_0              (0x1UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32"> 6783</a></span><span class="preprocessor">#define USART_CR3_WUS_1              (0x2UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c"> 6784</a></span><span class="preprocessor">#define USART_CR3_WUFIE_Pos          (22U)</span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15"> 6785</a></span><span class="preprocessor">#define USART_CR3_WUFIE_Msk          (0x1UL &lt;&lt; USART_CR3_WUFIE_Pos)            </span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c"> 6786</a></span><span class="preprocessor">#define USART_CR3_WUFIE              USART_CR3_WUFIE_Msk                       </span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed54d58380c1de4d248bfb8080d58c7"> 6787</a></span><span class="preprocessor">#define USART_CR3_TXFTIE_Pos         (23U)</span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac924ee84c84daaa8b58a438a528b8c03"> 6788</a></span><span class="preprocessor">#define USART_CR3_TXFTIE_Msk         (0x1UL &lt;&lt; USART_CR3_TXFTIE_Pos)           </span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55ca97ca5a14b5dfd06424324a35550f"> 6789</a></span><span class="preprocessor">#define USART_CR3_TXFTIE             USART_CR3_TXFTIE_Msk                      </span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139127c6694c96da27db678db86e65fa"> 6790</a></span><span class="preprocessor">#define USART_CR3_TCBGTIE_Pos        (24U)</span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da055779e9c573b7de6d88df4d74b36"> 6791</a></span><span class="preprocessor">#define USART_CR3_TCBGTIE_Msk        (0x1UL &lt;&lt; USART_CR3_TCBGTIE_Pos)          </span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4eac3d2b24fce9c627825571823ec4"> 6792</a></span><span class="preprocessor">#define USART_CR3_TCBGTIE            USART_CR3_TCBGTIE_Msk                     </span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6491228522aa7eb6e74591a4a6be9144"> 6793</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_Pos        (25U)</span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa20a31b23fbcb8e47ba4526562212c"> 6794</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_Msk        (0x7UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab90e1ecd73a2286ea1e5f056fb2b51d3"> 6795</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG            USART_CR3_RXFTCFG_Msk                     </span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b113e8d794dc256745b970cc2e4704"> 6796</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_0          (0x1UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga216b1b9afd21e8e4ba132605aacf7534"> 6797</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_1          (0x2UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24cb2175b76382753462bed1d36d518c"> 6798</a></span><span class="preprocessor">#define USART_CR3_RXFTCFG_2          (0x4UL &lt;&lt; USART_CR3_RXFTCFG_Pos)          </span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e18844a00d5f53de9a808d3412c7ff9"> 6799</a></span><span class="preprocessor">#define USART_CR3_RXFTIE_Pos         (28U)</span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19090b545d3531a914151d215b7b3b92"> 6800</a></span><span class="preprocessor">#define USART_CR3_RXFTIE_Msk         (0x1UL &lt;&lt; USART_CR3_RXFTIE_Pos)           </span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49fc035fafb880dadb6a60fdf2ba8795"> 6801</a></span><span class="preprocessor">#define USART_CR3_RXFTIE             USART_CR3_RXFTIE_Msk                      </span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1a8212466a19ac9c5e967d17f86f6bb"> 6802</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_Pos        (29U)</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe57ac1c6b9bce8b456e8eeba6220f3e"> 6803</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_Msk        (0x7UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fcfeb5d260242461009770e93fe5d63"> 6804</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG            USART_CR3_TXFTCFG_Msk                     </span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc91bacf5659188d4ef8d13fc48b5c3"> 6805</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_0          (0x1UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4651a05997c8bef8485185f7c8874142"> 6806</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_1          (0x2UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2683f01784119560144bd0c7fd8d85e"> 6807</a></span><span class="preprocessor">#define USART_CR3_TXFTCFG_2          (0x4UL &lt;&lt; USART_CR3_TXFTCFG_Pos)          </span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"> 6809</span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8873778bab3ffdb6117712f0b08429"> 6810</a></span><span class="preprocessor">#define USART_BRR_BRR                ((uint16_t)0xFFFF)                        </span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2"> 6813</a></span><span class="preprocessor">#define USART_GTPR_PSC_Pos           (0U)</span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588"> 6814</a></span><span class="preprocessor">#define USART_GTPR_PSC_Msk           (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 6815</a></span><span class="preprocessor">#define USART_GTPR_PSC               USART_GTPR_PSC_Msk                        </span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b"> 6816</a></span><span class="preprocessor">#define USART_GTPR_GT_Pos            (8U)</span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780"> 6817</a></span><span class="preprocessor">#define USART_GTPR_GT_Msk            (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)             </span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 6818</a></span><span class="preprocessor">#define USART_GTPR_GT                USART_GTPR_GT_Msk                         </span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"> 6820</span><span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8121420c036e48c9ec89bba961aef3ec"> 6821</a></span><span class="preprocessor">#define USART_RTOR_RTO_Pos           (0U)</span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac"> 6822</a></span><span class="preprocessor">#define USART_RTOR_RTO_Msk           (0xFFFFFFUL &lt;&lt; USART_RTOR_RTO_Pos)        </span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e"> 6823</a></span><span class="preprocessor">#define USART_RTOR_RTO               USART_RTOR_RTO_Msk                        </span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6"> 6824</a></span><span class="preprocessor">#define USART_RTOR_BLEN_Pos          (24U)</span></div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58"> 6825</a></span><span class="preprocessor">#define USART_RTOR_BLEN_Msk          (0xFFUL &lt;&lt; USART_RTOR_BLEN_Pos)           </span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d"> 6826</a></span><span class="preprocessor">#define USART_RTOR_BLEN              USART_RTOR_BLEN_Msk                       </span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"> 6828</span><span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b"> 6829</a></span><span class="preprocessor">#define USART_RQR_ABRRQ        ((uint16_t)0x0001)                              </span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1"> 6830</a></span><span class="preprocessor">#define USART_RQR_SBKRQ        ((uint16_t)0x0002)                              </span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a"> 6831</a></span><span class="preprocessor">#define USART_RQR_MMRQ         ((uint16_t)0x0004)                              </span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a"> 6832</a></span><span class="preprocessor">#define USART_RQR_RXFRQ        ((uint16_t)0x0008)                              </span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8"> 6833</a></span><span class="preprocessor">#define USART_RQR_TXFRQ        ((uint16_t)0x0010)                              </span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"> 6835</span><span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55ce53d1486d4ca5a13183e4d78418d"> 6836</a></span><span class="preprocessor">#define USART_ISR_PE_Pos             (0U)</span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973"> 6837</a></span><span class="preprocessor">#define USART_ISR_PE_Msk             (0x1UL &lt;&lt; USART_ISR_PE_Pos)               </span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6"> 6838</a></span><span class="preprocessor">#define USART_ISR_PE                 USART_ISR_PE_Msk                          </span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4876c9c39ec5710f92c15328d11af9e"> 6839</a></span><span class="preprocessor">#define USART_ISR_FE_Pos             (1U)</span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4"> 6840</a></span><span class="preprocessor">#define USART_ISR_FE_Msk             (0x1UL &lt;&lt; USART_ISR_FE_Pos)               </span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b"> 6841</a></span><span class="preprocessor">#define USART_ISR_FE                 USART_ISR_FE_Msk                          </span></div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa"> 6842</a></span><span class="preprocessor">#define USART_ISR_NE_Pos             (2U)</span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3"> 6843</a></span><span class="preprocessor">#define USART_ISR_NE_Msk             (0x1UL &lt;&lt; USART_ISR_NE_Pos)               </span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8"> 6844</a></span><span class="preprocessor">#define USART_ISR_NE                 USART_ISR_NE_Msk                          </span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7ac40cfc963f125654ba13d8ac6baf"> 6845</a></span><span class="preprocessor">#define USART_ISR_ORE_Pos            (3U)</span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542"> 6846</a></span><span class="preprocessor">#define USART_ISR_ORE_Msk            (0x1UL &lt;&lt; USART_ISR_ORE_Pos)              </span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542"> 6847</a></span><span class="preprocessor">#define USART_ISR_ORE                USART_ISR_ORE_Msk                         </span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04b64bc708038630eaf4f5ecf83d468b"> 6848</a></span><span class="preprocessor">#define USART_ISR_IDLE_Pos           (4U)</span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1"> 6849</a></span><span class="preprocessor">#define USART_ISR_IDLE_Msk           (0x1UL &lt;&lt; USART_ISR_IDLE_Pos)             </span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627"> 6850</a></span><span class="preprocessor">#define USART_ISR_IDLE               USART_ISR_IDLE_Msk                        </span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0af2fcdf9b5d3c84955a63018401dca3"> 6851</a></span><span class="preprocessor">#define USART_ISR_RXNE_RXFNE_Pos     (5U)</span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa26f637db52d8f73b1bcd9c74b224924"> 6852</a></span><span class="preprocessor">#define USART_ISR_RXNE_RXFNE_Msk     (0x1UL &lt;&lt; USART_ISR_RXNE_RXFNE_Pos)       </span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe52544cefa3642d3d1b3db7473bdbf2"> 6853</a></span><span class="preprocessor">#define USART_ISR_RXNE_RXFNE         USART_ISR_RXNE_RXFNE_Msk                  </span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0b0f21e1afde54bf44f4188f20bb72"> 6854</a></span><span class="preprocessor">#define USART_ISR_TC_Pos             (6U)</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db"> 6855</a></span><span class="preprocessor">#define USART_ISR_TC_Msk             (0x1UL &lt;&lt; USART_ISR_TC_Pos)               </span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb"> 6856</a></span><span class="preprocessor">#define USART_ISR_TC                 USART_ISR_TC_Msk                          </span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556a214f57d8111f89fd66ee6c85e224"> 6857</a></span><span class="preprocessor">#define USART_ISR_TXE_TXFNF_Pos      (7U)</span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6548a56e2956bbd19ed65b52bff4d4db"> 6858</a></span><span class="preprocessor">#define USART_ISR_TXE_TXFNF_Msk      (0x1UL &lt;&lt; USART_ISR_TXE_TXFNF_Pos)        </span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18793a28000fe6bf23a08265951eb3e5"> 6859</a></span><span class="preprocessor">#define USART_ISR_TXE_TXFNF          USART_ISR_TXE_TXFNF_Msk                   </span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbcca0fdb67c0c3094eb73142bd4d4fd"> 6860</a></span><span class="preprocessor">#define USART_ISR_LBDF_Pos           (8U)</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e"> 6861</a></span><span class="preprocessor">#define USART_ISR_LBDF_Msk           (0x1UL &lt;&lt; USART_ISR_LBDF_Pos)             </span></div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44"> 6862</a></span><span class="preprocessor">#define USART_ISR_LBDF               USART_ISR_LBDF_Msk                        </span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11421aa78a5d3f93b40b96a43170b128"> 6863</a></span><span class="preprocessor">#define USART_ISR_CTSIF_Pos          (9U)</span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1"> 6864</a></span><span class="preprocessor">#define USART_ISR_CTSIF_Msk          (0x1UL &lt;&lt; USART_ISR_CTSIF_Pos)            </span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1"> 6865</a></span><span class="preprocessor">#define USART_ISR_CTSIF              USART_ISR_CTSIF_Msk                       </span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6"> 6866</a></span><span class="preprocessor">#define USART_ISR_CTS_Pos            (10U)</span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492"> 6867</a></span><span class="preprocessor">#define USART_ISR_CTS_Msk            (0x1UL &lt;&lt; USART_ISR_CTS_Pos)              </span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c"> 6868</a></span><span class="preprocessor">#define USART_ISR_CTS                USART_ISR_CTS_Msk                         </span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74ca11e1c042b629896dfcfb7032a53"> 6869</a></span><span class="preprocessor">#define USART_ISR_RTOF_Pos           (11U)</span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981"> 6870</a></span><span class="preprocessor">#define USART_ISR_RTOF_Msk           (0x1UL &lt;&lt; USART_ISR_RTOF_Pos)             </span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8"> 6871</a></span><span class="preprocessor">#define USART_ISR_RTOF               USART_ISR_RTOF_Msk                        </span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99892796221d4d032b270b42e2a1b085"> 6872</a></span><span class="preprocessor">#define USART_ISR_EOBF_Pos           (12U)</span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c"> 6873</a></span><span class="preprocessor">#define USART_ISR_EOBF_Msk           (0x1UL &lt;&lt; USART_ISR_EOBF_Pos)             </span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904"> 6874</a></span><span class="preprocessor">#define USART_ISR_EOBF               USART_ISR_EOBF_Msk                        </span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12eca251f6a10d2176ac51152fb598f3"> 6875</a></span><span class="preprocessor">#define USART_ISR_UDR_Pos            (13U)</span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d375d77ff6e11b1b0e64d9602bc7e3e"> 6876</a></span><span class="preprocessor">#define USART_ISR_UDR_Msk            (0x1UL &lt;&lt; USART_ISR_UDR_Pos)              </span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5b4369d11e4acaf9a672947102534c"> 6877</a></span><span class="preprocessor">#define USART_ISR_UDR                 USART_ISR_UDR_Msk                        </span></div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6146e8fb3e393dce355eeda7757b8a6"> 6878</a></span><span class="preprocessor">#define USART_ISR_ABRE_Pos           (14U)</span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac"> 6879</a></span><span class="preprocessor">#define USART_ISR_ABRE_Msk           (0x1UL &lt;&lt; USART_ISR_ABRE_Pos)             </span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10"> 6880</a></span><span class="preprocessor">#define USART_ISR_ABRE               USART_ISR_ABRE_Msk                        </span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1543863e600874b79a1892e0074bd0c"> 6881</a></span><span class="preprocessor">#define USART_ISR_ABRF_Pos           (15U)</span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"> 6882</a></span><span class="preprocessor">#define USART_ISR_ABRF_Msk           (0x1UL &lt;&lt; USART_ISR_ABRF_Pos)             </span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2"> 6883</a></span><span class="preprocessor">#define USART_ISR_ABRF               USART_ISR_ABRF_Msk                        </span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008b5798e4bfb597a04f07a614145620"> 6884</a></span><span class="preprocessor">#define USART_ISR_BUSY_Pos           (16U)</span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09"> 6885</a></span><span class="preprocessor">#define USART_ISR_BUSY_Msk           (0x1UL &lt;&lt; USART_ISR_BUSY_Pos)             </span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc"> 6886</a></span><span class="preprocessor">#define USART_ISR_BUSY               USART_ISR_BUSY_Msk                        </span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3a66fe3b38311ff9c23d8b20331b0e"> 6887</a></span><span class="preprocessor">#define USART_ISR_CMF_Pos            (17U)</span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405"> 6888</a></span><span class="preprocessor">#define USART_ISR_CMF_Msk            (0x1UL &lt;&lt; USART_ISR_CMF_Pos)              </span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9"> 6889</a></span><span class="preprocessor">#define USART_ISR_CMF                USART_ISR_CMF_Msk                         </span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c66fcd9f462060dd82dd252f69b45bf"> 6890</a></span><span class="preprocessor">#define USART_ISR_SBKF_Pos           (18U)</span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c"> 6891</a></span><span class="preprocessor">#define USART_ISR_SBKF_Msk           (0x1UL &lt;&lt; USART_ISR_SBKF_Pos)             </span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1"> 6892</a></span><span class="preprocessor">#define USART_ISR_SBKF               USART_ISR_SBKF_Msk                        </span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4755fb0a6f9532f17cfe1346feb80bf"> 6893</a></span><span class="preprocessor">#define USART_ISR_RWU_Pos            (19U)</span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2"> 6894</a></span><span class="preprocessor">#define USART_ISR_RWU_Msk            (0x1UL &lt;&lt; USART_ISR_RWU_Pos)              </span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3"> 6895</a></span><span class="preprocessor">#define USART_ISR_RWU                USART_ISR_RWU_Msk                         </span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed75b8d511abd83bb3ff1a0ed150abd5"> 6896</a></span><span class="preprocessor">#define USART_ISR_WUF_Pos            (20U)</span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4"> 6897</a></span><span class="preprocessor">#define USART_ISR_WUF_Msk            (0x1UL &lt;&lt; USART_ISR_WUF_Pos)              </span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72"> 6898</a></span><span class="preprocessor">#define USART_ISR_WUF                USART_ISR_WUF_Msk                         </span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b2fb8a12f5e7e470d7d5d685cb167d"> 6899</a></span><span class="preprocessor">#define USART_ISR_TEACK_Pos          (21U)</span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59"> 6900</a></span><span class="preprocessor">#define USART_ISR_TEACK_Msk          (0x1UL &lt;&lt; USART_ISR_TEACK_Pos)            </span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81"> 6901</a></span><span class="preprocessor">#define USART_ISR_TEACK              USART_ISR_TEACK_Msk                       </span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b4830253f0b83aa34e8945ec1f2b990"> 6902</a></span><span class="preprocessor">#define USART_ISR_REACK_Pos          (22U)</span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda"> 6903</a></span><span class="preprocessor">#define USART_ISR_REACK_Msk          (0x1UL &lt;&lt; USART_ISR_REACK_Pos)            </span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5"> 6904</a></span><span class="preprocessor">#define USART_ISR_REACK              USART_ISR_REACK_Msk                       </span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef13bae85c990e8deceff60dfc4d0452"> 6905</a></span><span class="preprocessor">#define USART_ISR_TXFE_Pos           (23U)</span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b7932194cd92ea8ae66308167428f0c"> 6906</a></span><span class="preprocessor">#define USART_ISR_TXFE_Msk           (0x1UL &lt;&lt; USART_ISR_TXFE_Pos)             </span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf322143841cafcdbc2f46b0a99c8c7c5"> 6907</a></span><span class="preprocessor">#define USART_ISR_TXFE               USART_ISR_TXFE_Msk                        </span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff38419cb8f396d9f9bdbfd6e8ea1eb5"> 6908</a></span><span class="preprocessor">#define USART_ISR_RXFF_Pos           (24U)</span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07af5d09b3fbbe7798bfbf56f6a5d0c3"> 6909</a></span><span class="preprocessor">#define USART_ISR_RXFF_Msk           (0x1UL &lt;&lt; USART_ISR_RXFF_Pos)             </span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf5a3b29c38098274947c0b8782997f"> 6910</a></span><span class="preprocessor">#define USART_ISR_RXFF               USART_ISR_RXFF_Msk                        </span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02af1bee3602af5feeb3bef1bede411d"> 6911</a></span><span class="preprocessor">#define USART_ISR_TCBGT_Pos          (25U)</span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78aa85c1c9c3e1862bb0480b4111b30f"> 6912</a></span><span class="preprocessor">#define USART_ISR_TCBGT_Msk          (0x1UL &lt;&lt; USART_ISR_TCBGT_Pos)            </span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c861daca1188e562fc2cda3a434e15"> 6913</a></span><span class="preprocessor">#define USART_ISR_TCBGT              USART_ISR_TCBGT_Msk                       </span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55681f71d16befacc38abd310a37bfce"> 6914</a></span><span class="preprocessor">#define USART_ISR_RXFT_Pos           (26U)</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbcdf696b394c0c4b071d5776626f50"> 6915</a></span><span class="preprocessor">#define USART_ISR_RXFT_Msk           (0x1UL &lt;&lt; USART_ISR_RXFT_Pos)             </span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ab0ae314fb7a4b72f5cfa9ea870673"> 6916</a></span><span class="preprocessor">#define USART_ISR_RXFT               USART_ISR_RXFT_Msk                        </span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga704c556716afe17569a66b6e6a8c993b"> 6917</a></span><span class="preprocessor">#define USART_ISR_TXFT_Pos           (27U)</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c008bc69d6a4074c114ec7254374e08"> 6918</a></span><span class="preprocessor">#define USART_ISR_TXFT_Msk           (0x1UL &lt;&lt; USART_ISR_TXFT_Pos)             </span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19599526bda646dd6a990dad29458285"> 6919</a></span><span class="preprocessor">#define USART_ISR_TXFT               USART_ISR_TXFT_Msk                        </span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"> 6921</span><span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa925c201b665549469a6858d1040638"> 6922</a></span><span class="preprocessor">#define USART_ICR_PECF_Pos           (0U)</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d"> 6923</a></span><span class="preprocessor">#define USART_ICR_PECF_Msk           (0x1UL &lt;&lt; USART_ICR_PECF_Pos)             </span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411"> 6924</a></span><span class="preprocessor">#define USART_ICR_PECF               USART_ICR_PECF_Msk                        </span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565b3f9f5a5afd87a14435aec128a4af"> 6925</a></span><span class="preprocessor">#define USART_ICR_FECF_Pos           (1U)</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c"> 6926</a></span><span class="preprocessor">#define USART_ICR_FECF_Msk           (0x1UL &lt;&lt; USART_ICR_FECF_Pos)             </span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f"> 6927</a></span><span class="preprocessor">#define USART_ICR_FECF               USART_ICR_FECF_Msk                        </span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84ad55d359bf3027fb053bb9e985bfd"> 6928</a></span><span class="preprocessor">#define USART_ICR_NECF_Pos           (2U)</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bab7991f51b57e8357676d684564cf7"> 6929</a></span><span class="preprocessor">#define USART_ICR_NECF_Msk           (0x1UL &lt;&lt; USART_ICR_NECF_Pos)             </span></div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93fffe176d75c707e6bef9d15406331"> 6930</a></span><span class="preprocessor">#define USART_ICR_NECF               USART_ICR_NECF_Msk                        </span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd88555415ddcd62e99f62175c4157f"> 6931</a></span><span class="preprocessor">#define USART_ICR_ORECF_Pos          (3U)</span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500"> 6932</a></span><span class="preprocessor">#define USART_ICR_ORECF_Msk          (0x1UL &lt;&lt; USART_ICR_ORECF_Pos)            </span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422"> 6933</a></span><span class="preprocessor">#define USART_ICR_ORECF              USART_ICR_ORECF_Msk                       </span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf8e10f0165224f11b0349044d4aea5"> 6934</a></span><span class="preprocessor">#define USART_ICR_IDLECF_Pos         (4U)</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8"> 6935</a></span><span class="preprocessor">#define USART_ICR_IDLECF_Msk         (0x1UL &lt;&lt; USART_ICR_IDLECF_Pos)           </span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760"> 6936</a></span><span class="preprocessor">#define USART_ICR_IDLECF             USART_ICR_IDLECF_Msk                      </span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b04d05cd86b7cc54a1789e44df92e3"> 6937</a></span><span class="preprocessor">#define USART_ICR_TXFECF_Pos         (5U)</span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe92add7206cf84b0646ba159a6e1d57"> 6938</a></span><span class="preprocessor">#define USART_ICR_TXFECF_Msk         (0x1UL &lt;&lt; USART_ICR_TXFECF_Pos)           </span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482ed578140c2eb9d647195dba6c0e9c"> 6939</a></span><span class="preprocessor">#define USART_ICR_TXFECF             USART_ICR_TXFECF_Msk                      </span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78258e16838bdce42ad7fedce636127a"> 6940</a></span><span class="preprocessor">#define USART_ICR_TCCF_Pos           (6U)</span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410"> 6941</a></span><span class="preprocessor">#define USART_ICR_TCCF_Msk           (0x1UL &lt;&lt; USART_ICR_TCCF_Pos)             </span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250"> 6942</a></span><span class="preprocessor">#define USART_ICR_TCCF               USART_ICR_TCCF_Msk                        </span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d85c61ba2c31407e68210b25ef7bb"> 6943</a></span><span class="preprocessor">#define USART_ICR_TCBGTCF_Pos        (7U)</span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd09e13fb0ccaa76b09c3c64383aa0e5"> 6944</a></span><span class="preprocessor">#define USART_ICR_TCBGTCF_Msk        (0x1UL &lt;&lt; USART_ICR_TCBGTCF_Pos)          </span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e672683bf5d8ab04639694086dad96"> 6945</a></span><span class="preprocessor">#define USART_ICR_TCBGTCF            USART_ICR_TCBGTCF_Msk                     </span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d30a95fd19badc0897ca81f40793283"> 6946</a></span><span class="preprocessor">#define USART_ICR_LBDCF_Pos          (8U)</span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240"> 6947</a></span><span class="preprocessor">#define USART_ICR_LBDCF_Msk          (0x1UL &lt;&lt; USART_ICR_LBDCF_Pos)            </span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f"> 6948</a></span><span class="preprocessor">#define USART_ICR_LBDCF              USART_ICR_LBDCF_Msk                       </span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd73e9063595dc3781c6b23a52672ae"> 6949</a></span><span class="preprocessor">#define USART_ICR_CTSCF_Pos          (9U)</span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7"> 6950</a></span><span class="preprocessor">#define USART_ICR_CTSCF_Msk          (0x1UL &lt;&lt; USART_ICR_CTSCF_Pos)            </span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f"> 6951</a></span><span class="preprocessor">#define USART_ICR_CTSCF              USART_ICR_CTSCF_Msk                       </span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31f7558be732121ccde59529915144e0"> 6952</a></span><span class="preprocessor">#define USART_ICR_RTOCF_Pos          (11U)</span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820"> 6953</a></span><span class="preprocessor">#define USART_ICR_RTOCF_Msk          (0x1UL &lt;&lt; USART_ICR_RTOCF_Pos)            </span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3"> 6954</a></span><span class="preprocessor">#define USART_ICR_RTOCF              USART_ICR_RTOCF_Msk                       </span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e50712646964e9dede476adfa73278"> 6955</a></span><span class="preprocessor">#define USART_ICR_EOBCF_Pos          (12U)</span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826"> 6956</a></span><span class="preprocessor">#define USART_ICR_EOBCF_Msk          (0x1UL &lt;&lt; USART_ICR_EOBCF_Pos)            </span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616"> 6957</a></span><span class="preprocessor">#define USART_ICR_EOBCF              USART_ICR_EOBCF_Msk                       </span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f8815a119f997baf603bb4c4da0046d"> 6958</a></span><span class="preprocessor">#define USART_ICR_UDRCF_Pos          (13U)</span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f391c71125d52192444bf0dc9742680"> 6959</a></span><span class="preprocessor">#define USART_ICR_UDRCF_Msk          (0x1UL &lt;&lt; USART_ICR_UDRCF_Pos)            </span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2bf63e682e013f87e611d458e22d699"> 6960</a></span><span class="preprocessor">#define USART_ICR_UDRCF              USART_ICR_UDRCF_Msk                       </span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca9109c65632fd5615eab3c1364a744"> 6961</a></span><span class="preprocessor">#define USART_ICR_CMCF_Pos           (17U)</span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff"> 6962</a></span><span class="preprocessor">#define USART_ICR_CMCF_Msk           (0x1UL &lt;&lt; USART_ICR_CMCF_Pos)             </span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be"> 6963</a></span><span class="preprocessor">#define USART_ICR_CMCF               USART_ICR_CMCF_Msk                        </span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3118346ef1a57410585d7e005f94aa1"> 6964</a></span><span class="preprocessor">#define USART_ICR_WUCF_Pos           (20U)</span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483"> 6965</a></span><span class="preprocessor">#define USART_ICR_WUCF_Msk           (0x1UL &lt;&lt; USART_ICR_WUCF_Pos)             </span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa"> 6966</a></span><span class="preprocessor">#define USART_ICR_WUCF               USART_ICR_WUCF_Msk                        </span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"> 6968</span><span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span></div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a6f5a3b7ec5d7942edb63c33eb31d4"> 6969</a></span><span class="preprocessor">#define USART_RDR_RDR_Pos             (0U)</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d"> 6970</a></span><span class="preprocessor">#define USART_RDR_RDR_Msk             (0x1FFUL &lt;&lt; USART_RDR_RDR_Pos)           </span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184"> 6971</a></span><span class="preprocessor">#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        </span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"> 6973</span><span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b9e3f8c33baf080e823b37be46e396"> 6974</a></span><span class="preprocessor">#define USART_TDR_TDR_Pos             (0U)</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada03ee92e9e0d55959dbd64f19c5c43d"> 6975</a></span><span class="preprocessor">#define USART_TDR_TDR_Msk             (0x1FFUL &lt;&lt; USART_TDR_TDR_Pos)           </span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081"> 6976</a></span><span class="preprocessor">#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        </span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span><span class="comment">/*******************  Bit definition for USART_PRESC register  ****************/</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b891061982a5842b2e022ce72518679"> 6979</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_Pos    (0U)</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba8b45b959ea26453d47c869c03edad"> 6980</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_Msk    (0xFUL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga232a983aab5682e588622a06c176ebfa"> 6981</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER        USART_PRESC_PRESCALER_Msk                 </span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab40c13d13f0b171a0f661ac74845595"> 6982</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_0      (0x1UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798668508050868b73be18d4185a0cf"> 6983</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_1      (0x2UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eaad2f889bf5259e597222955c7701d"> 6984</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_2      (0x4UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fd9abaaab7effd11c082608e3b603bf"> 6985</a></span><span class="preprocessor">#define USART_PRESC_PRESCALER_3      (0x8UL &lt;&lt; USART_PRESC_PRESCALER_Pos)      </span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"> 6988</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"> 6989</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"> 6990</span><span class="comment">/*                            Window WATCHDOG                                 */</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"> 6991</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"> 6992</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"> 6993</span><span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e"> 6994</a></span><span class="preprocessor">#define WWDG_CR_T_Pos           (0U)</span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed"> 6995</a></span><span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FUL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 6996</a></span><span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c"> 6997</a></span><span class="preprocessor">#define WWDG_CR_T_0             (0x01UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 6998</a></span><span class="preprocessor">#define WWDG_CR_T_1             (0x02UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 6999</a></span><span class="preprocessor">#define WWDG_CR_T_2             (0x04UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930"> 7000</a></span><span class="preprocessor">#define WWDG_CR_T_3             (0x08UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe"> 7001</a></span><span class="preprocessor">#define WWDG_CR_T_4             (0x10UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64"> 7002</a></span><span class="preprocessor">#define WWDG_CR_T_5             (0x20UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 7003</a></span><span class="preprocessor">#define WWDG_CR_T_6             (0x40UL &lt;&lt; WWDG_CR_T_Pos)                      </span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c"> 7005</a></span><span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390"> 7006</a></span><span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)                    </span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 7007</a></span><span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"> 7009</span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b"> 7010</a></span><span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)</span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d"> 7011</a></span><span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 7012</a></span><span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d"> 7013</a></span><span class="preprocessor">#define WWDG_CFR_W_0            (0x01UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 7014</a></span><span class="preprocessor">#define WWDG_CFR_W_1            (0x02UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d"> 7015</a></span><span class="preprocessor">#define WWDG_CFR_W_2            (0x04UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 7016</a></span><span class="preprocessor">#define WWDG_CFR_W_3            (0x08UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7"> 7017</a></span><span class="preprocessor">#define WWDG_CFR_W_4            (0x10UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9"> 7018</a></span><span class="preprocessor">#define WWDG_CFR_W_5            (0x20UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 7019</a></span><span class="preprocessor">#define WWDG_CFR_W_6            (0x40UL &lt;&lt; WWDG_CFR_W_Pos)                     </span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1"> 7021</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (11U)</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64"> 7022</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x7UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 7023</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695"> 7024</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 7025</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa212cf015a764569f0434011a123d025"> 7026</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_2        (0x4UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                  </span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648"> 7028</a></span><span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117"> 7029</a></span><span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)                    </span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 7030</a></span><span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"> 7032</span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43"> 7033</a></span><span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)</span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c"> 7034</a></span><span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)                    </span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 7035</a></span><span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"> 7037</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"> 7038</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"> 7039</span><span class="comment">/*                                Debug MCU                                   */</span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"> 7040</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"> 7041</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"> 7042</span><span class="comment">/********************  Bit definition for DBG_IDCODE register  *************/</span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eb38aca39c62beaaaee76834be02485"> 7043</a></span><span class="preprocessor">#define DBG_IDCODE_DEV_ID_Pos                          (0U)</span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6936a7a0d077537db3d664b506224f1a"> 7044</a></span><span class="preprocessor">#define DBG_IDCODE_DEV_ID_Msk                          (0xFFFUL &lt;&lt; DBG_IDCODE_DEV_ID_Pos)  </span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf056583bf524c4ed3e5235ae099942b6"> 7045</a></span><span class="preprocessor">#define DBG_IDCODE_DEV_ID                              DBG_IDCODE_DEV_ID_Msk</span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc1d5caafc5901c7be36f89ef3ae7e2"> 7046</a></span><span class="preprocessor">#define DBG_IDCODE_REV_ID_Pos                          (16U)</span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7e417f4c2e923d8d2f138311911ddaa"> 7047</a></span><span class="preprocessor">#define DBG_IDCODE_REV_ID_Msk                          (0xFFFFUL &lt;&lt; DBG_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf863ccda27ce88b5592740c394616399"> 7048</a></span><span class="preprocessor">#define DBG_IDCODE_REV_ID                              DBG_IDCODE_REV_ID_Msk</span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"> 7049</span> </div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"> 7050</span><span class="comment">/********************  Bit definition for DBG_CR register  *****************/</span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0601d1fdb4e62cd29df0ad9604c30c49"> 7051</a></span><span class="preprocessor">#define DBG_CR_DBG_STOP_Pos                            (1U)</span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9da7bfdf9cc5691b72d4ad633c3a2a5"> 7052</a></span><span class="preprocessor">#define DBG_CR_DBG_STOP_Msk                            (0x1UL &lt;&lt; DBG_CR_DBG_STOP_Pos)      </span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed1e9e2341b0e53aeba12bdc755a560"> 7053</a></span><span class="preprocessor">#define DBG_CR_DBG_STOP                                DBG_CR_DBG_STOP_Msk</span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4019de7cee76c0f3e388771b235f1482"> 7054</a></span><span class="preprocessor">#define DBG_CR_DBG_STANDBY_Pos                         (2U)</span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6797bb7c214649f622665ec0eaa9523"> 7055</a></span><span class="preprocessor">#define DBG_CR_DBG_STANDBY_Msk                         (0x1UL &lt;&lt; DBG_CR_DBG_STANDBY_Pos)   </span></div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8390891483a51838628626c9cd44c5fc"> 7056</a></span><span class="preprocessor">#define DBG_CR_DBG_STANDBY                             DBG_CR_DBG_STANDBY_Msk</span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"> 7057</span> </div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span> </div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"> 7059</span><span class="comment">/********************  Bit definition for DBG_APB_FZ1 register  ***********/</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b4ca02192c2bf3fb5be61829a1f3464"> 7060</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos                  (1U)</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae198392ceda7baf58e6f09924a256a48"> 7061</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk                  (0x1UL &lt;&lt; DBG_APB_FZ1_DBG_TIM3_STOP_Pos) </span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8485be067dbde9d5e6715adfecf66b"> 7062</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_TIM3_STOP                      DBG_APB_FZ1_DBG_TIM3_STOP_Msk</span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e991418ea7d689e64fd00f1c5eb1eca"> 7063</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_RTC_STOP_Pos                   (10U)</span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56d4b10c4c33899d4217290a4b4e9e3b"> 7064</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_RTC_STOP_Msk                   (0x1UL &lt;&lt; DBG_APB_FZ1_DBG_RTC_STOP_Pos)  </span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c02bb0b2a84d475802141f3480b1e3a"> 7065</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_RTC_STOP                       DBG_APB_FZ1_DBG_RTC_STOP_Msk</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga349943db5ec7ac4488dcfd931586ff0b"> 7066</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos                  (11U)</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d52f211f2c63c73d5321ba73a3feb0a"> 7067</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk                  (0x1UL &lt;&lt; DBG_APB_FZ1_DBG_WWDG_STOP_Pos) </span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf42813b50182ad4e1e9c8e37db8371"> 7068</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_WWDG_STOP                      DBG_APB_FZ1_DBG_WWDG_STOP_Msk</span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98f5d87ce11e89cbea731c8e01146934"> 7069</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos                  (12U)</span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea712bc16dabb74d1df9a14e2c75d60"> 7070</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk                  (0x1UL &lt;&lt; DBG_APB_FZ1_DBG_IWDG_STOP_Pos) </span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d40ead22cf1254f26292587d3537be6"> 7071</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_IWDG_STOP                      DBG_APB_FZ1_DBG_IWDG_STOP_Msk</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17a1479e912aaf18b3762bf62a241287"> 7072</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos    (21U)</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28abe0338eb518351738795105b19779"> 7073</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk    (0x1UL &lt;&lt; DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos) </span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493ed9e363978fc31670796169a97965"> 7074</a></span><span class="preprocessor">#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP        DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"> 7075</span> </div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"> 7076</span><span class="comment">/********************  Bit definition for DBG_APB_FZ2 register  ************/</span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277d0470b88ff96ba76c9d6e65fd808f"> 7077</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos                  (11U)</span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ebf7ff65befa11575a10db0a37154f0"> 7078</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk                  (0x1UL &lt;&lt; DBG_APB_FZ2_DBG_TIM1_STOP_Pos)  </span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga540466c638bddd29800545e30dfb3b8e"> 7079</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM1_STOP                      DBG_APB_FZ2_DBG_TIM1_STOP_Msk</span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1959e5dbc1e900698d044ae83e459f29"> 7080</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos                 (15U)</span></div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa4b596a6b70c8975381d8a538adf405"> 7081</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk                 (0x1UL &lt;&lt; DBG_APB_FZ2_DBG_TIM14_STOP_Pos) </span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64e1e1a20c8b8fff6164546197d3afe3"> 7082</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM14_STOP                     DBG_APB_FZ2_DBG_TIM14_STOP_Msk</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad0d10382d8843b694b7c8c974af6275"> 7083</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos                 (17U)</span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293aadf81951b9e2bab50b016f5fe2b8"> 7084</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk                 (0x1UL &lt;&lt; DBG_APB_FZ2_DBG_TIM16_STOP_Pos) </span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4886e1565856952babcb753ded81b5"> 7085</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM16_STOP                     DBG_APB_FZ2_DBG_TIM16_STOP_Msk</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840422e517bfe8182bfa2b8d56b7d6bd"> 7086</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos                 (18U)</span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ab54f83d493629c889f277e8d756f7f"> 7087</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk                 (0x1UL &lt;&lt; DBG_APB_FZ2_DBG_TIM17_STOP_Pos) </span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb7451bc99ea42d816bfbec43f32435"> 7088</a></span><span class="preprocessor">#define DBG_APB_FZ2_DBG_TIM17_STOP                     DBG_APB_FZ2_DBG_TIM17_STOP_Msk</span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"> 7089</span> </div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"> 7090</span> </div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"> 7095</span><span class="comment">/******************************* ADC Instances ********************************/</span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23"> 7096</a></span><span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"> 7097</span> </div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2"> 7098</a></span><span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)</span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"> 7099</span> </div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"> 7100</span> </div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"> 7101</span> </div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"> 7102</span> </div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"> 7103</span><span class="comment">/******************************* CRC Instances ********************************/</span></div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1"> 7104</a></span><span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"> 7105</span> </div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"> 7106</span> </div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"> 7107</span><span class="comment">/******************************** DMA Instances *******************************/</span></div>
<div class="foldopen" id="foldopen07108" data-start="" data-end="">
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga40beb02b397c5f47e22a83fc28034afe"> 7108</a></span><span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"> 7109</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"> 7110</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"> 7111</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"> 7112</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5))</span></div>
</div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"> 7113</span><span class="comment">/******************************** DMAMUX Instances ****************************/</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga4cf9b6545e8c9fd1ff4b8717c7c5f147"> 7114</a></span><span class="preprocessor">#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX1)</span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"> 7115</span> </div>
<div class="foldopen" id="foldopen07116" data-start="" data-end="">
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaed72f51d7b6f8099ff8a37c87cf9c39b"> 7116</a></span><span class="preprocessor">#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \</span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"> 7117</span><span class="preprocessor">                                                      ((INSTANCE) == DMAMUX1_RequestGenerator1) || \</span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"> 7118</span><span class="preprocessor">                                                      ((INSTANCE) == DMAMUX1_RequestGenerator2) || \</span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"> 7119</span><span class="preprocessor">                                                      ((INSTANCE) == DMAMUX1_RequestGenerator3))</span></div>
</div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"> 7120</span> </div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"> 7121</span><span class="comment">/******************************* GPIO Instances *******************************/</span></div>
<div class="foldopen" id="foldopen07122" data-start="" data-end="">
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957"> 7122</a></span><span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"> 7123</span><span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"> 7124</span><span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"> 7125</span><span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"> 7126</span><span class="preprocessor">                                        ((INSTANCE) == GPIOF))</span></div>
</div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"> 7127</span><span class="comment">/******************************* GPIO AF Instances ****************************/</span></div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga9d2e0c4bb80b983730a3a5d98d56f535"> 7128</a></span><span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"> 7129</span> </div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"> 7130</span><span class="comment">/**************************** GPIO Lock Instances *****************************/</span></div>
<div class="foldopen" id="foldopen07131" data-start="" data-end="">
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaa84537785f7bf8425db6e392187ea2e6"> 7131</a></span><span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"> 7132</span><span class="preprocessor">                                         ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"> 7133</span><span class="preprocessor">                                         ((INSTANCE) == GPIOC))</span></div>
</div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"> 7134</span> </div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"> 7135</span><span class="comment">/******************************** I2C Instances *******************************/</span></div>
<div class="foldopen" id="foldopen07136" data-start="" data-end="">
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2"> 7136</a></span><span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"> 7137</span><span class="preprocessor">                                       ((INSTANCE) == I2C2))</span></div>
</div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"> 7138</span> </div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"> 7139</span> </div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"> 7140</span><span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce"> 7141</a></span><span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"> 7142</span> </div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"> 7143</span><span class="comment">/****************************** SMBUS Instances *******************************/</span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf492fcfe71eab8d1dadf4d837b840af6"> 7144</a></span><span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))</span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"> 7145</span> </div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"> 7146</span><span class="comment">/****************************** WAKEUP_FROMSTOP Instances *******************************/</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gadf692bda16bac3264bccff7f59ddaab9"> 7147</a></span><span class="preprocessor">#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1))</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"> 7148</span> </div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"> 7149</span><span class="comment">/******************************** SPI Instances *******************************/</span></div>
<div class="foldopen" id="foldopen07150" data-start="" data-end="">
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c"> 7150</a></span><span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"> 7151</span><span class="preprocessor">                                       ((INSTANCE) == SPI2))</span></div>
</div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"> 7152</span> </div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"> 7153</span><span class="comment">/******************************** SPI Instances *******************************/</span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0b35685911e3c7a38ee89e5cdc5a82fa"> 7154</a></span><span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI1)</span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"> 7155</span> </div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"> 7156</span> </div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"> 7157</span><span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div>
<div class="foldopen" id="foldopen07158" data-start="" data-end="">
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98"> 7158</a></span><span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"> 7159</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"> 7160</span><span class="preprocessor">                                         ((INSTANCE) == TIM14)  || \</span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"> 7161</span><span class="preprocessor">                                         ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"> 7162</span><span class="preprocessor">                                         ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"> 7163</span> </div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"> 7164</span><span class="comment">/****************** TIM Instances : supporting 32 bits counter ****************/</span></div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac41867bf288927ff8ff10a85e67a591b"> 7165</a></span><span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (0)</span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"> 7166</span> </div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"> 7167</span><span class="comment">/****************** TIM Instances : supporting the break function *************/</span></div>
<div class="foldopen" id="foldopen07168" data-start="" data-end="">
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga68b8d9ca22720c9034753c604d83500d"> 7168</a></span><span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"> 7169</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"> 7170</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"> 7171</span> </div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"> 7172</span><span class="comment">/************** TIM Instances : supporting Break source selection *************/</span></div>
<div class="foldopen" id="foldopen07173" data-start="" data-end="">
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga99d4e13b270b8dba4bce38dc3dd32e1f"> 7173</a></span><span class="preprocessor">#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"> 7174</span><span class="preprocessor">                                               ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"> 7175</span><span class="preprocessor">                                               ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"> 7176</span> </div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"> 7177</span><span class="comment">/****************** TIM Instances : supporting 2 break inputs *****************/</span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga64ee0eb39ee44221618c397a8f74c7b8"> 7178</a></span><span class="preprocessor">#define IS_TIM_BKIN2_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"> 7179</span> </div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"> 7180</span><span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div>
<div class="foldopen" id="foldopen07181" data-start="" data-end="">
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464"> 7181</a></span><span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"> 7182</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"> 7183</span><span class="preprocessor">                                         ((INSTANCE) == TIM14)  || \</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"> 7184</span><span class="preprocessor">                                         ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"> 7185</span><span class="preprocessor">                                         ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"> 7186</span> </div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"> 7187</span><span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div>
<div class="foldopen" id="foldopen07188" data-start="" data-end="">
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c"> 7188</a></span><span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"> 7189</span><span class="preprocessor">                                         ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"> 7190</span> </div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"> 7191</span><span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div>
<div class="foldopen" id="foldopen07192" data-start="" data-end="">
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e"> 7192</a></span><span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"> 7193</span><span class="preprocessor">                                         ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"> 7194</span> </div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"> 7195</span><span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div>
<div class="foldopen" id="foldopen07196" data-start="" data-end="">
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07"> 7196</a></span><span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"> 7197</span><span class="preprocessor">                                         ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"> 7198</span> </div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"> 7199</span><span class="comment">/****************** TIM Instances : at least 5 capture/compare channels *******/</span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga792dfa11e701c0e2dad3ed9e6b32fdff"> 7200</a></span><span class="preprocessor">#define IS_TIM_CC5_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"> 7201</span> </div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"> 7202</span><span class="comment">/****************** TIM Instances : at least 6 capture/compare channels *******/</span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga41866b98e60d00f42889a97271d2fefa"> 7203</a></span><span class="preprocessor">#define IS_TIM_CC6_INSTANCE(INSTANCE)   ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"> 7204</span> </div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"> 7205</span><span class="comment">/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/</span></div>
<div class="foldopen" id="foldopen07206" data-start="" data-end="">
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga8111ef18a809cd882ef327399fdbfc8f"> 7206</a></span><span class="preprocessor">#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"> 7207</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"> 7208</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"> 7209</span> </div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"> 7210</span><span class="comment">/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/</span></div>
<div class="foldopen" id="foldopen07211" data-start="" data-end="">
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371"> 7211</a></span><span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"> 7212</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"> 7213</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"> 7214</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"> 7215</span> </div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"> 7216</span><span class="comment">/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/</span></div>
<div class="foldopen" id="foldopen07217" data-start="" data-end="">
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf"> 7217</a></span><span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"> 7218</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"> 7219</span><span class="preprocessor">                                            ((INSTANCE) == TIM14)  || \</span></div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"> 7220</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"> 7221</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"> 7222</span> </div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"> 7223</span><span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div>
<div class="foldopen" id="foldopen07224" data-start="" data-end="">
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e"> 7224</a></span><span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"> 7225</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"> 7226</span><span class="preprocessor">                                            ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"> 7227</span><span class="preprocessor">                                            ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"> 7228</span> </div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"> 7229</span><span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div>
<div class="foldopen" id="foldopen07230" data-start="" data-end="">
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e"> 7230</a></span><span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"> 7231</span><span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"> 7232</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"> 7233</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"> 7234</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"> 7235</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4) ||          \</span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"> 7236</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_5) ||          \</span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"> 7237</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_6)))           \</span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"> 7238</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"> 7239</span><span class="preprocessor">     (((INSTANCE) == TIM3) &amp;&amp;                  \</span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"> 7240</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"> 7241</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"> 7242</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"> 7243</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"> 7244</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"> 7245</span><span class="preprocessor">     (((INSTANCE) == TIM14) &amp;&amp;                 \</span></div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"> 7246</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"> 7247</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"> 7248</span><span class="preprocessor">     (((INSTANCE) == TIM16) &amp;&amp;                 \</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"> 7249</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"> 7250</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"> 7251</span><span class="preprocessor">     (((INSTANCE) == TIM17) &amp;&amp;                 \</span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"> 7252</span><span class="preprocessor">      (((CHANNEL) == TIM_CHANNEL_1))))</span></div>
</div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"> 7253</span><span class="comment">/****************** TIM Instances : supporting complementary output(s) ********/</span></div>
<div class="foldopen" id="foldopen07254" data-start="" data-end="">
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7181cfd1649c4e65e24b7c863e94a54f"> 7254</a></span><span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"> 7255</span><span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"> 7256</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"> 7257</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"> 7258</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3)))            \</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"> 7259</span><span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"> 7260</span><span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                   \</span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"> 7261</span><span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1))              \</span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"> 7262</span><span class="preprocessor">    ||                                          \</span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"> 7263</span><span class="preprocessor">    (((INSTANCE) == TIM17) &amp;&amp;                   \</span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"> 7264</span><span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1)))</span></div>
</div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"> 7265</span> </div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"> 7266</span><span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div>
<div class="foldopen" id="foldopen07267" data-start="" data-end="">
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a"> 7267</a></span><span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"> 7268</span><span class="preprocessor">                                                    ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"> 7269</span><span class="preprocessor">                                                    ((INSTANCE) == TIM14)   || \</span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"> 7270</span><span class="preprocessor">                                                    ((INSTANCE) == TIM16)   || \</span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"> 7271</span><span class="preprocessor">                                                    ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"> 7272</span> </div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"> 7273</span><span class="comment">/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/</span></div>
<div class="foldopen" id="foldopen07274" data-start="" data-end="">
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0ca20886f56bf7611ad511433b9caade"> 7274</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"> 7275</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"> 7276</span> </div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"> 7277</span><span class="comment">/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/</span></div>
<div class="foldopen" id="foldopen07278" data-start="" data-end="">
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7beb8f84094e6a1567d10177cc4fdae9"> 7278</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"> 7279</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"> 7280</span> </div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"> 7281</span><span class="comment">/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/</span></div>
<div class="foldopen" id="foldopen07282" data-start="" data-end="">
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacbd23fd1f9f73dc249b16c89131a671c"> 7282</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"> 7283</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"> 7284</span> </div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"> 7285</span><span class="comment">/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/</span></div>
<div class="foldopen" id="foldopen07286" data-start="" data-end="">
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df"> 7286</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"> 7287</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"> 7288</span> </div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"> 7289</span><span class="comment">/****************** TIM Instances : supporting combined 3-phase PWM mode ******/</span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga51daa1c0bd3d45064f3e7a77ca35bc1d"> 7290</a></span><span class="preprocessor">#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"> 7291</span> </div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"> 7292</span><span class="comment">/****************** TIM Instances : supporting commutation event generation ***/</span></div>
<div class="foldopen" id="foldopen07293" data-start="" data-end="">
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga5f61206c3c8b20784f9d237dce300afd"> 7293</a></span><span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"> 7294</span><span class="preprocessor">                                                     ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"> 7295</span><span class="preprocessor">                                                     ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"> 7296</span> </div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"> 7297</span><span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span></div>
<div class="foldopen" id="foldopen07298" data-start="" data-end="">
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be"> 7298</a></span><span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"> 7299</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"> 7300</span> </div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"> 7301</span><span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div>
<div class="foldopen" id="foldopen07302" data-start="" data-end="">
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacb14170c4996e004849647d8cb626402"> 7302</a></span><span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"> 7303</span><span class="preprocessor">                                                      ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"> 7304</span> </div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"> 7305</span><span class="comment">/****************** TIM Instances : supporting Hall sensor interface **********/</span></div>
<div class="foldopen" id="foldopen07306" data-start="" data-end="">
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga979ea18ba0931f5ed15cc2f3ac84794b"> 7306</a></span><span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"> 7307</span><span class="preprocessor">                                                         ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"> 7308</span> </div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"> 7309</span><span class="comment">/**************** TIM Instances : external trigger input available ************/</span></div>
<div class="foldopen" id="foldopen07310" data-start="" data-end="">
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac71942c3817f1a893ef84fefe69496b7"> 7310</a></span><span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"> 7311</span><span class="preprocessor">                                            ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"> 7312</span> </div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"> 7313</span><span class="comment">/************* TIM Instances : supporting ETR source selection ***************/</span></div>
<div class="foldopen" id="foldopen07314" data-start="" data-end="">
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad7e5f47436a6e962b6f5d9e0599e0ecb"> 7314</a></span><span class="preprocessor">#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"> 7315</span><span class="preprocessor">                                             ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"> 7316</span> </div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"> 7317</span><span class="comment">/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/</span></div>
<div class="foldopen" id="foldopen07318" data-start="" data-end="">
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba"> 7318</a></span><span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"> 7319</span><span class="preprocessor">                                            ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"> 7320</span> </div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"> 7321</span><span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div>
<div class="foldopen" id="foldopen07322" data-start="" data-end="">
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14"> 7322</a></span><span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"> 7323</span><span class="preprocessor">                                            ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"> 7324</span> </div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"> 7325</span><span class="comment">/****************** TIM Instances : supporting OCxREF clear *******************/</span></div>
<div class="foldopen" id="foldopen07326" data-start="" data-end="">
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7bf2abf939c55a4c8284c184735accdc"> 7326</a></span><span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"> 7327</span><span class="preprocessor">                                                       ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"> 7328</span> </div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"> 7329</span><span class="comment">/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/</span></div>
<div class="foldopen" id="foldopen07330" data-start="" data-end="">
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf21dd7665ca60d5753b17beb5473af29"> 7330</a></span><span class="preprocessor">#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"> 7331</span><span class="preprocessor">                                                       ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"> 7332</span> </div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"> 7333</span><span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9"> 7334</a></span><span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE)    ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"> 7335</span> </div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"> 7336</span><span class="comment">/****************** TIM Instances : supporting repetition counter *************/</span></div>
<div class="foldopen" id="foldopen07337" data-start="" data-end="">
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga3b470612fd4c4e29fb985247056b1e07"> 7337</a></span><span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"> 7338</span><span class="preprocessor">                                                       ((INSTANCE) == TIM16) || \</span></div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"> 7339</span><span class="preprocessor">                                                       ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"> 7340</span> </div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"> 7341</span><span class="comment">/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/</span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga68305c0173caf4e109020403624d252f"> 7342</a></span><span class="preprocessor">#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))</span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"> 7343</span> </div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"> 7344</span><span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div>
<div class="foldopen" id="foldopen07345" data-start="" data-end="">
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6e06388143bb7bb111c78a3686dd753a"> 7345</a></span><span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"> 7346</span><span class="preprocessor">                                            ((INSTANCE) == TIM3))</span></div>
</div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"> 7347</span> </div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"> 7348</span><span class="comment">/******************* TIM Instances : Timer input selection ********************/</span></div>
<div class="foldopen" id="foldopen07349" data-start="" data-end="">
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab776355fbf66b74870bf2f5c0abd35ac"> 7349</a></span><span class="preprocessor">#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"> 7350</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"> 7351</span><span class="preprocessor">                                         ((INSTANCE) == TIM14)  || \</span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"> 7352</span><span class="preprocessor">                                         ((INSTANCE) == TIM16)  || \</span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"> 7353</span><span class="preprocessor">                                         ((INSTANCE) == TIM17))</span></div>
</div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"> 7354</span> </div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"> 7355</span><span class="comment">/************ TIM Instances : Advanced timers  ********************************/</span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7e85353dbe9dc9d80ad06f0b935c12e1"> 7356</a></span><span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1))</span></div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"> 7357</span> </div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"> 7358</span><span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div>
<div class="foldopen" id="foldopen07359" data-start="" data-end="">
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacbd2efab4cd39d4867c4dbeacb87e84b"> 7359</a></span><span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"> 7360</span><span class="preprocessor">                                    ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"> 7361</span> </div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"> 7362</span><span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div>
<div class="foldopen" id="foldopen07363" data-start="" data-end="">
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe"> 7363</a></span><span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"> 7364</span><span class="preprocessor">                                     ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"> 7365</span><span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div>
<div class="foldopen" id="foldopen07366" data-start="" data-end="">
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad"> 7366</a></span><span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"> 7367</span><span class="preprocessor">                                           ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"> 7368</span> </div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"> 7369</span><span class="comment">/********************* USART Instances : Smard card mode ***********************/</span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab2734c105403831749ccb34eeb058988"> 7370</a></span><span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"> 7371</span><span class="comment">/****************** UART Instances : Auto Baud Rate detection ****************/</span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga4130cef42f8cada5a91c38b85f76939e"> 7372</a></span><span class="preprocessor">#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"> 7373</span><span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="foldopen" id="foldopen07374" data-start="" data-end="">
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b"> 7374</a></span><span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"> 7375</span><span class="preprocessor">                                                 ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"> 7376</span> </div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"> 7377</span><span class="comment">/******************** UART Instances : LIN mode **********************/</span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7d2763df993c77cfa6e249ec7bc80482"> 7378</a></span><span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)</span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"> 7379</span><span class="comment">/******************** UART Instances : Wake-up from Stop mode **********************/</span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6303097822ab1977cc83f05319a10f1e"> 7380</a></span><span class="preprocessor">#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)</span></div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"> 7381</span> </div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"> 7382</span><span class="comment">/****************** UART Instances : Driver Enable *****************/</span></div>
<div class="foldopen" id="foldopen07383" data-start="" data-end="">
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98f122ffe4d77f03a13f682301e2d596"> 7383</a></span><span class="preprocessor">#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"> 7384</span><span class="preprocessor">                                                      ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"> 7385</span> </div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"> 7386</span><span class="comment">/****************** UART Instances : SPI Slave selection mode ***************/</span></div>
<div class="foldopen" id="foldopen07387" data-start="" data-end="">
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad8d8a7aadc02ce444005b06704625bd8"> 7387</a></span><span class="preprocessor">#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"> 7388</span><span class="preprocessor">                                              ((INSTANCE) == USART2))</span></div>
</div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"> 7389</span> </div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"> 7390</span><span class="comment">/****************** UART Instances : Driver Enable *****************/</span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga475c1cee6992ab9325a52bca1b34c496"> 7391</a></span><span class="preprocessor">#define IS_UART_FIFO_INSTANCE(INSTANCE)     ((INSTANCE) == USART1)</span></div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"> 7392</span> </div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"> 7393</span><span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429"> 7394</a></span><span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"> 7395</span> </div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gabe1d97ef8a001d77efa0d7633e7a42de"> 7396</a></span><span class="preprocessor">#define IS_LPUART_INSTANCE(INSTANCE)    (0U)</span></div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"> 7397</span> </div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"> 7398</span><span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39"> 7399</a></span><span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"> 7400</span> </div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"> 7401</span><span class="comment">/****************************** WWDG Instances ********************************/</span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f"> 7402</a></span><span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"> 7403</span> </div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"> 7404</span> </div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"> 7405</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"> 7406</span><span class="comment">/*  For a painless codes migration between the STM32G0xx device product       */</span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"> 7407</span><span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"> 7408</span><span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"> 7409</span><span class="comment">/*  No need to update developed interrupt code when moving across             */</span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"> 7410</span><span class="comment">/*  product lines within the same STM32G0 Family                              */</span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"> 7411</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"> 7412</span><span class="comment">/* Aliases for IRQn_Type */</span></div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga30e139a699359f36d6a4905104e79b77"> 7413</a></span><span class="preprocessor">#define SVC_IRQn              SVCall_IRQn</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"> 7414</span> </div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"> 7427</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"> 7428</span>}</div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"> 7429</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"> 7430</span> </div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"> 7431</span><span class="preprocessor">#endif </span><span class="comment">/* STM32G030xx_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"> 7432</span> </div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:277</div></div>
<div class="ttc" id="acore__cm0plus_8h_html"><div class="ttname"><a href="core__cm0plus_8h.html">core_cm0plus.h</a></div><div class="ttdoc">CMSIS Cortex-M0+ Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">stm32g030xx Interrupt Number Definition, according to the selected device in Library_configuration_se...</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:70</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:75</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a></div><div class="ttdeci">@ I2C2_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:96</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdeci">@ ADC1_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:88</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a></div><div class="ttdeci">@ TIM17_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:94</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdeci">@ DMA1_Channel1_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:85</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:100</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:74</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:98</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:81</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:76</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a></div><div class="ttdeci">@ EXTI2_3_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:83</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_UP_TRG_COM_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:89</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:80</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:78</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdeci">@ TIM3_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:91</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a></div><div class="ttdeci">@ EXTI0_1_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:82</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a></div><div class="ttdeci">@ DMA1_Channel2_3_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:86</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:97</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:73</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac2121a3f5f5845f265d44f40ef1e8aae"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2121a3f5f5845f265d44f40ef1e8aae">DMA1_Ch4_5_DMAMUX1_OVR_IRQn</a></div><div class="ttdeci">@ DMA1_Ch4_5_DMAMUX1_OVR_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:87</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a></div><div class="ttdeci">@ TIM14_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:92</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:99</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adb9304ebbf89eacbf6481e8388605ee0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb9304ebbf89eacbf6481e8388605ee0">RTC_TAMP_IRQn</a></div><div class="ttdeci">@ RTC_TAMP_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:79</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:72</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a></div><div class="ttdeci">@ EXTI4_15_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:84</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:90</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdeci">@ I2C1_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:95</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a></div><div class="ttdeci">@ TIM16_IRQn</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:93</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32g030xx.h:142</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:143</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:119</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a0ffde5fc9674bafc8a44e80cf36953a3"><div class="ttname"><a href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">ADC_TypeDef::CHSELR</a></div><div class="ttdeci">__IO uint32_t CHSELR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:130</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:133</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a44ec8f93c3fb4a0580844b2a55ad0166"><div class="ttname"><a href="struct_a_d_c___type_def.html#a44ec8f93c3fb4a0580844b2a55ad0166">ADC_TypeDef::AWD3TR</a></div><div class="ttdeci">__IO uint32_t AWD3TR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:131</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">ADC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:127</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:121</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">ADC_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:123</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab06ef5ee40897c98320733b78b837768"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab06ef5ee40897c98320733b78b837768">ADC_TypeDef::AWD3CR</a></div><div class="ttdeci">__IO uint32_t AWD3CR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:136</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:120</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:122</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab52af14ef01c38de4adde4332a217421"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:138</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">ADC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:126</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad139fa9e5542db020f0ce814de2c1b1c"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad139fa9e5542db020f0ce814de2c1b1c">ADC_TypeDef::AWD1TR</a></div><div class="ttdeci">__IO uint32_t AWD1TR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:128</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:124</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad83ed5678d6c82b7e5568ce5cc709dab"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad83ed5678d6c82b7e5568ce5cc709dab">ADC_TypeDef::AWD2TR</a></div><div class="ttdeci">__IO uint32_t AWD2TR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:129</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad969d65fa03d3b7940bbc4250b773893"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">ADC_TypeDef::SMPR</a></div><div class="ttdeci">__IO uint32_t SMPR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:125</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_aee443a628cc2914005393b723b836c2a"><div class="ttname"><a href="struct_a_d_c___type_def.html#aee443a628cc2914005393b723b836c2a">ADC_TypeDef::AWD2CR</a></div><div class="ttdeci">__IO uint32_t AWD2CR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:135</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:158</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="struct_c_r_c___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:160</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:159</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a9037a11797290aef4ac48048c07e2e89"><div class="ttname"><a href="struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89">CRC_TypeDef::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:164</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:161</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_c_r_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:162</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_af29f59e3e9149946df6717c205eaac7c"><div class="ttname"><a href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">CRC_TypeDef::INIT</a></div><div class="ttdeci">__IO uint32_t INIT</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:163</div></div>
<div class="ttc" id="astruct_d_b_g___type_def_html"><div class="ttname"><a href="struct_d_b_g___type_def.html">DBG_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:172</div></div>
<div class="ttc" id="astruct_d_b_g___type_def_html_a2089cf326ba112b24ab3d49e481ade19"><div class="ttname"><a href="struct_d_b_g___type_def.html#a2089cf326ba112b24ab3d49e481ade19">DBG_TypeDef::APBFZ1</a></div><div class="ttdeci">__IO uint32_t APBFZ1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:175</div></div>
<div class="ttc" id="astruct_d_b_g___type_def_html_a24df28d0e440321b21f6f07b3bb93dea"><div class="ttname"><a href="struct_d_b_g___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">DBG_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:173</div></div>
<div class="ttc" id="astruct_d_b_g___type_def_html_a92d1ff22a51d7e9f0753b46ffb8c892c"><div class="ttname"><a href="struct_d_b_g___type_def.html#a92d1ff22a51d7e9f0753b46ffb8c892c">DBG_TypeDef::APBFZ2</a></div><div class="ttdeci">__IO uint32_t APBFZ2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:176</div></div>
<div class="ttc" id="astruct_d_b_g___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_b_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DBG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:174</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:183</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_a07aacf332c9bf310ff5be02140f892e1"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:186</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:184</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_aae019365e4288337da20775971c1a123"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:185</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_ab51edd49cb9294ebe2db18fb5cf399dd"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:187</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32g030xx.h:191</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:192</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac6f9d540fd6a21c0fbc7bfbbee9a8504"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:193</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel___type_def.html">DMAMUX_Channel_TypeDef</a></div><div class="ttdoc">DMA Multiplexer.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:200</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DMAMUX_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:201</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel_status___type_def_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel_status___type_def.html">DMAMUX_ChannelStatus_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32g030xx.h:205</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel_status___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel_status___type_def.html#a876dd0a8546697065f406b7543e27af2">DMAMUX_ChannelStatus_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:206</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___channel_status___type_def_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="struct_d_m_a_m_u_x___channel_status___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">DMAMUX_ChannelStatus_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:207</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen___type_def_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen___type_def.html">DMAMUX_RequestGen_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32g030xx.h:211</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen___type_def_html_af617ec455f55f9d75a3cd87886ed0db2"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen___type_def.html#af617ec455f55f9d75a3cd87886ed0db2">DMAMUX_RequestGen_TypeDef::RGCR</a></div><div class="ttdeci">__IO uint32_t RGCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:212</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen_status___type_def_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen_status___type_def.html">DMAMUX_RequestGenStatus_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32g030xx.h:216</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen_status___type_def_html_a38d23c49e57da98eddc7e80805a53d01"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#a38d23c49e57da98eddc7e80805a53d01">DMAMUX_RequestGenStatus_TypeDef::RGCFR</a></div><div class="ttdeci">__IO uint32_t RGCFR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:218</div></div>
<div class="ttc" id="astruct_d_m_a_m_u_x___request_gen_status___type_def_html_acd15854a6b0590daecbc44dd3e4e0bff"><div class="ttname"><a href="struct_d_m_a_m_u_x___request_gen_status___type_def.html#acd15854a6b0590daecbc44dd3e4e0bff">DMAMUX_RequestGenStatus_TypeDef::RGSR</a></div><div class="ttdeci">__IO uint32_t RGSR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:217</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">Asynch Interrupt/Event Controller (EXTI)</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:225</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a1505a648822329eafa565c3fd5589b6c"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a1505a648822329eafa565c3fd5589b6c">EXTI_TypeDef::SWIER1</a></div><div class="ttdeci">__IO uint32_t SWIER1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:228</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a1eb631cba78cb1fd8e5ec3dcb7973650"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a1eb631cba78cb1fd8e5ec3dcb7973650">EXTI_TypeDef::RPR1</a></div><div class="ttdeci">__IO uint32_t RPR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:229</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a35cb1cf342522c35163ca68d129225bb"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a35cb1cf342522c35163ca68d129225bb">EXTI_TypeDef::EMR1</a></div><div class="ttdeci">__IO uint32_t EMR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:237</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a4a8f8dd71bbf5746ce38d7c02e3dd974"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a4a8f8dd71bbf5746ce38d7c02e3dd974">EXTI_TypeDef::FPR1</a></div><div class="ttdeci">__IO uint32_t FPR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:230</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a86124759eb82b2816e3b8e19e578ae23"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a86124759eb82b2816e3b8e19e578ae23">EXTI_TypeDef::IMR1</a></div><div class="ttdeci">__IO uint32_t IMR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:236</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a9977ed8528793541e579a317b264e657"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a9977ed8528793541e579a317b264e657">EXTI_TypeDef::RTSR1</a></div><div class="ttdeci">__IO uint32_t RTSR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:226</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_af19a6271cc16f9052ca5b8933fdedec2"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#af19a6271cc16f9052ca5b8933fdedec2">EXTI_TypeDef::FTSR1</a></div><div class="ttdeci">__IO uint32_t FTSR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:227</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:244</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a0a5451bd489a6183347939eecfb69b14"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14">FLASH_TypeDef::OPTR</a></div><div class="ttdeci">__IO uint32_t OPTR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:253</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">FLASH_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:252</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a503024fb8ce3251295cb464cb2fc296a"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a503024fb8ce3251295cb464cb2fc296a">FLASH_TypeDef::WRP1AR</a></div><div class="ttdeci">__IO uint32_t WRP1AR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:255</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a6c4436204616aa7b8494c93cc3a58cee"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a6c4436204616aa7b8494c93cc3a58cee">FLASH_TypeDef::WRP1BR</a></div><div class="ttdeci">__IO uint32_t WRP1BR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:256</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a84c491be6c66b1d5b6a2efd0740b3d0c"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:247</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a9cb55206b29a8c16354747c556ab8bea"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:245</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:250</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_abe203f827d2e33c7f162e4170b6dfdb3"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#abe203f827d2e33c7f162e4170b6dfdb3">FLASH_TypeDef::ECCR</a></div><div class="ttdeci">__IO uint32_t ECCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:251</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">FLASH_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:246</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:249</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_afc4900646681dfe1ca43133d376c4423"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:248</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:264</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">GPIO_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:274</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a2612a0f4b3fbdbb6293f6dc70105e190"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:272</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a2b671a94c63a612f81e0e9de8152d01c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:265</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a328d16cc6213783ede54e4059ffd50a3"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:267</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:269</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a9543592bda60cb5261075594bdeedac9"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:266</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_abeed38529bd7b8de082e490e5d4f1727"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:268</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_abff7fffd2b5a718715a130006590c75c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:270</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_ac25dd6b9e3d55e17589195b461c5ec80"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:271</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:282</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a08b4be0d626a00f26bc295b379b3bba6"><div class="ttname"><a href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:285</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">I2C_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:290</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a5576a30ffbe0a0800ce7788610327677"><div class="ttname"><a href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">I2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:287</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a95187d83f061ebbddd8668d0db3fbaa5"><div class="ttname"><a href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">I2C_TypeDef::TIMEOUTR</a></div><div class="ttdeci">__IO uint32_t TIMEOUTR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:288</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a9bf29a9104cb5569823ab892174f9c8c"><div class="ttname"><a href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">I2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:292</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:283</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">I2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:289</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ab5c57ffed0351fa064038939a6c0bbf6"><div class="ttname"><a href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:286</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ad7e8d785fff2acfeb8814e43bda8dd72"><div class="ttname"><a href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">I2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:293</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_af427631ab4515bb1f16bf5869682c18b"><div class="ttname"><a href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">I2C_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:291</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:284</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:300</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a2f692354bde770f2a5e3e1b294ec064b"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:301</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a7015e1046dbd3ea8783b33dc11a69e52"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:303</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a794a46a7a95dca7444f7a797a4f6aa2a"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">IWDG_TypeDef::WINR</a></div><div class="ttdeci">__IO uint32_t WINR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:305</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:304</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:302</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:314</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a0c82c09f5896fc28b5455f2ae5fcb1b1"><div class="ttname"><a href="struct_p_w_r___type_def.html#a0c82c09f5896fc28b5455f2ae5fcb1b1">PWR_TypeDef::PDCRD</a></div><div class="ttdeci">__IO uint32_t PDCRD</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:330</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a1bc6c88bc9f84bd8b0f527cb86bfabe0"><div class="ttname"><a href="struct_p_w_r___type_def.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0">PWR_TypeDef::PDCRB</a></div><div class="ttdeci">__IO uint32_t PDCRB</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:326</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a2676bf9a592b8a6befd85ae98ea597b0"><div class="ttname"><a href="struct_p_w_r___type_def.html#a2676bf9a592b8a6befd85ae98ea597b0">PWR_TypeDef::PDCRA</a></div><div class="ttdeci">__IO uint32_t PDCRA</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:324</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_p_w_r___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">PWR_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:331</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a5c4eba2c90ea7bf1ceb653301a77e8bf"><div class="ttname"><a href="struct_p_w_r___type_def.html#a5c4eba2c90ea7bf1ceb653301a77e8bf">PWR_TypeDef::PUCRC</a></div><div class="ttdeci">__IO uint32_t PUCRC</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:327</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="struct_p_w_r___type_def.html#a64a95891ad3e904dd5548112539c1c98">PWR_TypeDef::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:321</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a6e7e6d82ae35200fb60f9b235d9774a1"><div class="ttname"><a href="struct_p_w_r___type_def.html#a6e7e6d82ae35200fb60f9b235d9774a1">PWR_TypeDef::PUCRF</a></div><div class="ttdeci">__IO uint32_t PUCRF</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:333</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a89623ee198737b29dc0a803310605a83"><div class="ttname"><a href="struct_p_w_r___type_def.html#a89623ee198737b29dc0a803310605a83">PWR_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:320</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a8b419b22309c807ea4e6f1121c1afc12"><div class="ttname"><a href="struct_p_w_r___type_def.html#a8b419b22309c807ea4e6f1121c1afc12">PWR_TypeDef::PDCRC</a></div><div class="ttdeci">__IO uint32_t PDCRC</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:328</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a99ccf6e37f84fddafa77b8f7e10f5b85"><div class="ttname"><a href="struct_p_w_r___type_def.html#a99ccf6e37f84fddafa77b8f7e10f5b85">PWR_TypeDef::PUCRD</a></div><div class="ttdeci">__IO uint32_t PUCRD</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:329</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_aad73b4746976ca75f784db4062482f07"><div class="ttname"><a href="struct_p_w_r___type_def.html#aad73b4746976ca75f784db4062482f07">PWR_TypeDef::CR4</a></div><div class="ttdeci">__IO uint32_t CR4</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:318</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_p_w_r___type_def.html#ab0ec7102960640751d44e92ddac994f0">PWR_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:315</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_ab72f8959a6bd611677cd4afbe9cf07d9"><div class="ttname"><a href="struct_p_w_r___type_def.html#ab72f8959a6bd611677cd4afbe9cf07d9">PWR_TypeDef::PUCRB</a></div><div class="ttdeci">__IO uint32_t PUCRB</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:325</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_ac0307ace68686dbf855a02f79b593a95"><div class="ttname"><a href="struct_p_w_r___type_def.html#ac0307ace68686dbf855a02f79b593a95">PWR_TypeDef::PDCRF</a></div><div class="ttdeci">__IO uint32_t PDCRF</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:334</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_p_w_r___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">PWR_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:322</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_acefca4fd83c4b7846ae6d3cfe7bb8df9"><div class="ttname"><a href="struct_p_w_r___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">PWR_TypeDef::SR1</a></div><div class="ttdeci">__IO uint32_t SR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:319</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="struct_p_w_r___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">PWR_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:317</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_aeead890c47f378dffcb852b99d303ee6"><div class="ttname"><a href="struct_p_w_r___type_def.html#aeead890c47f378dffcb852b99d303ee6">PWR_TypeDef::PUCRA</a></div><div class="ttdeci">__IO uint32_t PUCRA</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:323</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_p_w_r___type_def.html#af2b40c5e36a5e861490988275499e158">PWR_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:332</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_p_w_r___type_def.html#af86c61a5d38a4fc9cef942a12744486b">PWR_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:316</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:341</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a0067b334dc6480de6ebe57955248758f"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">RCC_TypeDef::AHBRSTR</a></div><div class="ttdeci">__IO uint32_t AHBRSTR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:352</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a02ffd74ece967afd9be85342469e65b9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a02ffd74ece967afd9be85342469e65b9">RCC_TypeDef::IOPSMENR</a></div><div class="ttdeci">__IO uint32_t IOPSMENR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:359</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a04dc454e176d50a3a5918b2095880924"><div class="ttname"><a href="struct_r_c_c___type_def.html#a04dc454e176d50a3a5918b2095880924">RCC_TypeDef::CCIPR</a></div><div class="ttdeci">__IO uint32_t CCIPR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:363</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a056687364a883b087fc5664830563cad"><div class="ttname"><a href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">RCC_TypeDef::ICSCR</a></div><div class="ttdeci">__IO uint32_t ICSCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:343</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a0b9a3ced775287c8585a6a61af4b40e9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:365</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a197c5ad92b90b5d78ebb04f072983c14"><div class="ttname"><a href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">RCC_TypeDef::CIER</a></div><div class="ttdeci">__IO uint32_t CIER</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:348</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a1fff31666b6c91ee92b955d8bae25159"><div class="ttname"><a href="struct_r_c_c___type_def.html#a1fff31666b6c91ee92b955d8bae25159">RCC_TypeDef::APBRSTR2</a></div><div class="ttdeci">__IO uint32_t APBRSTR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:354</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:344</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a2a225d7deb284d61869e781f0e4b9bf0"><div class="ttname"><a href="struct_r_c_c___type_def.html#a2a225d7deb284d61869e781f0e4b9bf0">RCC_TypeDef::APBRSTR1</a></div><div class="ttdeci">__IO uint32_t APBRSTR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:353</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a33476477ea4cf2eb950970d6c82ded52"><div class="ttname"><a href="struct_r_c_c___type_def.html#a33476477ea4cf2eb950970d6c82ded52">RCC_TypeDef::AHBSMENR</a></div><div class="ttdeci">__IO uint32_t AHBSMENR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:360</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a3be663a82f5e76d3c67562c1f9856429"><div class="ttname"><a href="struct_r_c_c___type_def.html#a3be663a82f5e76d3c67562c1f9856429">RCC_TypeDef::APBSMENR2</a></div><div class="ttdeci">__IO uint32_t APBSMENR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:362</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a4ef165756193844225b702fa0db10196"><div class="ttname"><a href="struct_r_c_c___type_def.html#a4ef165756193844225b702fa0db10196">RCC_TypeDef::RESERVED1</a></div><div class="ttdeci">__IO uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:347</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a543aa341a8ebd0ea0c03b89bf0beceff"><div class="ttname"><a href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">RCC_TypeDef::CICR</a></div><div class="ttdeci">__IO uint32_t CICR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:350</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a764beb86862f4347abf4ce90f27aa977"><div class="ttname"><a href="struct_r_c_c___type_def.html#a764beb86862f4347abf4ce90f27aa977">RCC_TypeDef::APBENR2</a></div><div class="ttdeci">__IO uint32_t APBENR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:358</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a7b00c145cb4055a4f2a6d6a5c9d16032"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7b00c145cb4055a4f2a6d6a5c9d16032">RCC_TypeDef::IOPRSTR</a></div><div class="ttdeci">__IO uint32_t IOPRSTR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:351</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:366</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a8a6d19c6a48b5e8e441d30d3776f3861"><div class="ttname"><a href="struct_r_c_c___type_def.html#a8a6d19c6a48b5e8e441d30d3776f3861">RCC_TypeDef::APBENR1</a></div><div class="ttdeci">__IO uint32_t APBENR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:357</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_aa9a31511acac26ad2064703c21f37a31"><div class="ttname"><a href="struct_r_c_c___type_def.html#aa9a31511acac26ad2064703c21f37a31">RCC_TypeDef::APBSMENR1</a></div><div class="ttdeci">__IO uint32_t APBSMENR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:361</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ab08951d2511e8867d6f97c25bde8848b"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab08951d2511e8867d6f97c25bde8848b">RCC_TypeDef::RESERVED0</a></div><div class="ttdeci">__IO uint32_t RESERVED0</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:346</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:342</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_acdf2b32fb3d8dad6bee74bf4cbe25020"><div class="ttname"><a href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">RCC_TypeDef::AHBENR</a></div><div class="ttdeci">__IO uint32_t AHBENR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:356</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ad01f74049d54369c31f8d545194d87a3"><div class="ttname"><a href="struct_r_c_c___type_def.html#ad01f74049d54369c31f8d545194d87a3">RCC_TypeDef::RESERVED2</a></div><div class="ttdeci">__IO uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:364</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ae6ff257862eba6b4b367feea786bf1fd"><div class="ttname"><a href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">RCC_TypeDef::PLLCFGR</a></div><div class="ttdeci">__IO uint32_t PLLCFGR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:345</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af7b2383b3d5fbc21e7356b6cbefc2c0f"><div class="ttname"><a href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">RCC_TypeDef::CIFR</a></div><div class="ttdeci">__IO uint32_t CIFR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:349</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_affd28dc6ddec7885e7b0f2e2631388b1"><div class="ttname"><a href="struct_r_c_c___type_def.html#affd28dc6ddec7885e7b0f2e2631388b1">RCC_TypeDef::IOPENR</a></div><div class="ttdeci">__IO uint32_t IOPENR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:355</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:373</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a042059c8b4168681d6aecf30211dd7b8"><div class="ttname"><a href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:386</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a1d6c2bc4c067d6a64ef30d16a5925796"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:388</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2372c05a6c5508e0a9adada793f68b4f"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:385</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2ce7c3842792c506635bb87a21588b58"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:384</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:375</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RTC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:389</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4e513deb9f58a138ad9f317cc5a3555d"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:392</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4ef7499da5d5beb1cfc81f7be057a7b2"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:393</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a524e134cec519206cb41d0545e382978"><div class="ttname"><a href="struct_r_t_c___type_def.html#a524e134cec519206cb41d0545e382978">RTC_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:395</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a61282fa74cede526af85fd9d20513646"><div class="ttname"><a href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:391</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6204786b050eb135fabb15784698e86e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:383</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:374</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="struct_r_t_c___type_def.html#a64a95891ad3e904dd5548112539c1c98">RTC_TypeDef::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:397</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">RTC_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:398</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a8a868e5e76b52ced04c536be3dee08ec"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:376</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a8fec9e122b923822e7f951cd48cf1d47"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8fec9e122b923822e7f951cd48cf1d47">RTC_TypeDef::ICSR</a></div><div class="ttdeci">__IO uint32_t ICSR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:377</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:380</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_abeb6fb580a8fd128182aa9ba2738ac2c"><div class="ttname"><a href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:387</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac005b1a5bc52634d5a34578cc9d2c3f6"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:390</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RTC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:382</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac5b3c8be61045a304d3076d4714d29f2"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:379</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac9b4c6c5b29f3461ce3f875eea69f35b"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:378</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_r_t_c___type_def.html#af2b40c5e36a5e861490988275499e158">RTC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:396</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_r_t_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">RTC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:394</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_r_t_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RTC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:381</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:428</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a2cf9dcd9008924334f20f0dc6b57042e"><div class="ttname"><a href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:434</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:432</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_aa0c41c8883cb0812d6aaf956c393584b"><div class="ttname"><a href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:436</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:429</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab4e4328504fd66285df8264d410deefd"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:435</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab9be89a916ee5904381e10da10e5e8e9"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint32_t I2SPR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:437</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ace450027b4b33f921dd8edd3425a717c"><div class="ttname"><a href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:433</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:431</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:430</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:444</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">SYSCFG_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:445</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">SYSCFG_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:447</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html"><div class="ttname"><a href="struct_t_a_m_p___type_def.html">TAMP_TypeDef</a></div><div class="ttdoc">Tamper and backup registers.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:405</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a0b1eeda834c3cfd4d2c67f242f7b2a1c"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">TAMP_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:420</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a4808ec597e5a5fefd8a83a9127dd1aec"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">TAMP_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:417</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">TAMP_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:414</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a524e134cec519206cb41d0545e382978"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a524e134cec519206cb41d0545e382978">TAMP_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:413</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a64a95891ad3e904dd5548112539c1c98">TAMP_TypeDef::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:415</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">TAMP_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:411</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_a7b9a396bf60fe92f8ea0713862d9679e"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#a7b9a396bf60fe92f8ea0713862d9679e">TAMP_TypeDef::FLTCR</a></div><div class="ttdeci">__IO uint32_t FLTCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:409</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_aaa251a80daa57ad0bd7db75cb3b9cdec"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">TAMP_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:419</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#ab0ec7102960640751d44e92ddac994f0">TAMP_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:406</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_ab13e106cc2eca92d1f4022df3bfdbcd7"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">TAMP_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:421</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">TAMP_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:412</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_af85290529fb82acef7c9fcea3718346c"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#af85290529fb82acef7c9fcea3718346c">TAMP_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:418</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">TAMP_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:408</div></div>
<div class="ttc" id="astruct_t_a_m_p___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_t_a_m_p___type_def.html#afdfa307571967afb1d97943e982b6586">TAMP_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:407</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:456</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a07fccbd85b91e6dca03ce333c1457fcb"><div class="ttname"><a href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:460</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a091452256c9a16c33d891f4d32b395bf"><div class="ttname"><a href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:464</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:465</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a196ebdaac12b21e90320c6175da78ef6"><div class="ttname"><a href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:462</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a23d4cf627c278273f0b20f88592ae96a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a23d4cf627c278273f0b20f88592ae96a">TIM_TypeDef::TISEL</a></div><div class="ttdeci">__IO uint32_t TISEL</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:483</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:472</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a2870732a4fc2ecd7bbecfbcbbf5528b7"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:459</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a34474d97b298c0bf671b72203ae43713"><div class="ttname"><a href="struct_t_i_m___type_def.html#a34474d97b298c0bf671b72203ae43713">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:479</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a3d712f76141c5f21d16d3c55ec7d89a0"><div class="ttname"><a href="struct_t_i_m___type_def.html#a3d712f76141c5f21d16d3c55ec7d89a0">TIM_TypeDef::AF2</a></div><div class="ttdeci">__IO uint32_t AF2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:482</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a476bae602205d6a49c7e71e2bda28c0a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:474</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a522126f56497797646c95acb049bfa9c"><div class="ttname"><a href="struct_t_i_m___type_def.html#a522126f56497797646c95acb049bfa9c">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:480</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:466</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:473</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9b85c0208edae4594cbdfcf215573182"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9b85c0208edae4594cbdfcf215573182">TIM_TypeDef::OR1</a></div><div class="ttdeci">__IO uint32_t OR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:477</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9d4c753f09cbffdbe5c55008f0e8b180"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:467</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:469</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aaa8b893e1390434a07a70d17ea058223"><div class="ttname"><a href="struct_t_i_m___type_def.html#aaa8b893e1390434a07a70d17ea058223">TIM_TypeDef::AF1</a></div><div class="ttdeci">__IO uint32_t AF1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:481</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:457</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab9087f2f31dd5edf59de6a59ae4e67ae"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:476</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:471</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:470</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_adb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:463</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aeae3f2752306d96164bb0b895aec60da"><div class="ttname"><a href="struct_t_i_m___type_def.html#aeae3f2752306d96164bb0b895aec60da">TIM_TypeDef::CCMR3</a></div><div class="ttdeci">__IO uint32_t CCMR3</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:478</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:468</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:475</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:461</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:458</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:490</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:494</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">USART_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:499</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a40540a209bca9f0e2045a5748e1803da"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a40540a209bca9f0e2045a5748e1803da">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint32_t TDR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:501</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a5dd0cb6c861eaf26470f56f451c1edbf"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:495</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a8aa81f5cac584bdef4235fcc7e8fa745"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a8aa81f5cac584bdef4235fcc7e8fa745">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint32_t RDR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:500</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_aab90d7451f8af4b6e6fd1de6c72d8f22"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">USART_TypeDef::RQR</a></div><div class="ttdeci">__IO uint32_t RQR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:497</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:491</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:498</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:493</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_af455f54206b36a7cfd7441501adf7535"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af455f54206b36a7cfd7441501adf7535">USART_TypeDef::PRESC</a></div><div class="ttdeci">__IO uint32_t PRESC</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:502</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_af702fd1614d8606cf715e9f961f2e381"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">USART_TypeDef::RTOR</a></div><div class="ttdeci">__IO uint32_t RTOR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:496</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:492</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:510</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:511</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:512</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32g030xx.h:513</div></div>
<div class="ttc" id="asystem__stm32g0xx_8h_html"><div class="ttname"><a href="system__stm32g0xx_8h.html">system_stm32g0xx.h</a></div><div class="ttdoc">CMSIS Cortex-M0+ Device System Source File for STM32G0xx devices.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a class="el" href="dir_0d053bd0c2193ec01fa64409531e1573.html">STM32G0xx</a></li><li class="navelem"><a class="el" href="dir_30e03bb67c3e1b814dca358ed54a3bbc.html">Include</a></li><li class="navelem"><a class="el" href="stm32g030xx_8h.html">stm32g030xx.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
