<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smart Weighing Scale: firmware/codebase/nrf_core/nrf52810_bitfields.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="2" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smart Weighing Scale
   </div>
   <!-- PROJECT BRIEF is expected to be a URL -->
   <div id="projectbrief"><a href=https://github.com/IoTReady/weighing_scale_nrf>https://github.com/IoTReady/weighing_scale_nrf</a></div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('codebase_2nrf__core_2nrf52810__bitfields_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">nrf52810_bitfields.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="codebase_2nrf__core_2nrf52810__bitfields_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">Copyright (c) 2010 - 2018, Nordic Semiconductor ASA All rights reserved.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">1. Redistributions of source code must retain the above copyright notice, this</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">   list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">   notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">   documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">3. Neither the name of Nordic Semiconductor ASA nor the names of its</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">   contributors may be used to endorse or promote products derived from this</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">   software without specific prior written permission.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">IMPLIED WARRANTIES OF MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">ARE DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef __NRF52810_BITS_H</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define __NRF52810_BITS_H</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/*lint ++flb &quot;Enter library region&quot; */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Peripheral: AAR */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* Description: Accelerated Address Resolver */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Register: AAR_TASKS_START */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Description: Start resolving addresses based on IRKs specified in the IRK data structure */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a797e0dfbf4fa177b913cc9b8e61d4d">   45</a></span>&#160;<span class="preprocessor">#define AAR_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63ca86a9e38ff429aa8113905ffdfed2">   46</a></span>&#160;<span class="preprocessor">#define AAR_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; AAR_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* Register: AAR_TASKS_STOP */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Description: Stop resolving addresses */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aecd6067cf167bfcb35ab608b09030987">   52</a></span>&#160;<span class="preprocessor">#define AAR_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a97cd4a369f8f18722d287634db8f89a0">   53</a></span>&#160;<span class="preprocessor">#define AAR_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; AAR_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* Register: AAR_EVENTS_END */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* Description: Address resolution procedure complete */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a183ed0dcd94cff637803d7231f2473f9">   59</a></span>&#160;<span class="preprocessor">#define AAR_EVENTS_END_EVENTS_END_Pos (0UL) </span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2b98bb9f0cf5dd8d319bb0b0b53edbc">   60</a></span>&#160;<span class="preprocessor">#define AAR_EVENTS_END_EVENTS_END_Msk (0x1UL &lt;&lt; AAR_EVENTS_END_EVENTS_END_Pos) </span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Register: AAR_EVENTS_RESOLVED */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Description: Address resolved */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4ec6f80c5c88fc3fb7363a3ba591cfe6">   66</a></span>&#160;<span class="preprocessor">#define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Pos (0UL) </span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa74eda8f21a91c3d2a6bef4c1617a79c">   67</a></span>&#160;<span class="preprocessor">#define AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Msk (0x1UL &lt;&lt; AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Pos) </span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* Register: AAR_EVENTS_NOTRESOLVED */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Description: Address not resolved */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeca0827f9121374b5b4dc0ec607bd3dd">   73</a></span>&#160;<span class="preprocessor">#define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Pos (0UL) </span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a510e90e616d22ab735e4ff8ecf06d7a1">   74</a></span>&#160;<span class="preprocessor">#define AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Msk (0x1UL &lt;&lt; AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Pos) </span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* Register: AAR_INTENSET */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for NOTRESOLVED event */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad503688b12da2a9957ae77f0527fe98f">   80</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Pos (2UL) </span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d61ed48d7c0988add6022c57a66b3a4">   81</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENSET_NOTRESOLVED_Pos) </span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b7d7d96a65bb8149680c06fad20c9dd">   82</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Disabled (0UL) </span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7dae1691f97ecd84971db2a8cdac294">   83</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Enabled (1UL) </span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c842072f9cd0083231f1341ce75a229">   84</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_NOTRESOLVED_Set (1UL) </span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for RESOLVED event */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6ff0e1e00e9936bd2ad0003a116506d">   87</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Pos (1UL) </span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af185f3396da9efb61bc288f7d33976fd">   88</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENSET_RESOLVED_Pos) </span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a763b99254f7ee4f4c8c8c5027eb93bf4">   89</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Disabled (0UL) </span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a111bb10259b271638fa48f932cafc36c">   90</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Enabled (1UL) </span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae3160c905faac7473138c5c153cc3b88">   91</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_RESOLVED_Set (1UL) </span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for END event */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47580a549bbe394d36da77063b1f331d">   94</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Pos (0UL) </span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1aea8bd0973fe79c9207838593ede897">   95</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Msk (0x1UL &lt;&lt; AAR_INTENSET_END_Pos) </span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0acefa1f4a4e5b6e62db190216b02fe">   96</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Disabled (0UL) </span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0cef1bccfbefd3ec9a60927b62d3d2a0">   97</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Enabled (1UL) </span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a68eebe87e558d2fa6127f3494a1c55c7">   98</a></span>&#160;<span class="preprocessor">#define AAR_INTENSET_END_Set (1UL) </span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* Register: AAR_INTENCLR */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for NOTRESOLVED event */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7714ea2a9b8a9b890a4ed9a6b72e5fa6">  104</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Pos (2UL) </span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adeaa88a17b1cbf956dfa63b04771bd03">  105</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENCLR_NOTRESOLVED_Pos) </span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad566ea926d3aa3fcef575875644ac7d0">  106</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Disabled (0UL) </span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab723ce9cde1e6a9b5af36298e4f8d545">  107</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Enabled (1UL) </span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43ba4d988b510fb87ee835f3b3635291">  108</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_NOTRESOLVED_Clear (1UL) </span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for RESOLVED event */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a75dd02976bbfabc2c93e36fbf87ae7ae">  111</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Pos (1UL) </span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae39c210631bd7cc68c2fa0e6e019e13d">  112</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Msk (0x1UL &lt;&lt; AAR_INTENCLR_RESOLVED_Pos) </span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29135c31fe379b96ac4dc399ca3fec0c">  113</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Disabled (0UL) </span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4827ea9846e45fdc309cc67d3d99298b">  114</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Enabled (1UL) </span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a599836a0ec20bc4c59476280a89c47ca">  115</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_RESOLVED_Clear (1UL) </span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for END event */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5fb37b1701e0eea5cb89ec3f136d4477">  118</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Pos (0UL) </span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc2f7102135546f329c61a8cf554ef46">  119</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Msk (0x1UL &lt;&lt; AAR_INTENCLR_END_Pos) </span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a08788e5b75eff0d239a5daa1000bafd1">  120</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Disabled (0UL) </span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a91cbecc226ee1982fa7a9415ac5d9e38">  121</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Enabled (1UL) </span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a06ffcf7ffe6a837d2890065b05490434">  122</a></span>&#160;<span class="preprocessor">#define AAR_INTENCLR_END_Clear (1UL) </span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* Register: AAR_STATUS */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* Description: Resolution status */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Bits 3..0 : The IRK that was used last time an address was resolved */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a977e1ce74589996103d741fd862c7845">  128</a></span>&#160;<span class="preprocessor">#define AAR_STATUS_STATUS_Pos (0UL) </span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e1ab9afdadbe9cd8ed81f92bf26da37">  129</a></span>&#160;<span class="preprocessor">#define AAR_STATUS_STATUS_Msk (0xFUL &lt;&lt; AAR_STATUS_STATUS_Pos) </span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* Register: AAR_ENABLE */</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Description: Enable AAR */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* Bits 1..0 : Enable or disable AAR */</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6f6bd5bfe42e2e33da9fe705143fc95">  135</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a897eee963aa59d8c59c69487c6d7efc8">  136</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Msk (0x3UL &lt;&lt; AAR_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c97677ea97fcef6b32be6703e572c9b">  137</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b3cde71ce057a23a798f74caeadc03e">  138</a></span>&#160;<span class="preprocessor">#define AAR_ENABLE_ENABLE_Enabled (3UL) </span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* Register: AAR_NIRK */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* Description: Number of IRKs */</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* Bits 4..0 : Number of Identity root keys available in the IRK data structure */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a00196097e75d5af4f901b113a42f6816">  144</a></span>&#160;<span class="preprocessor">#define AAR_NIRK_NIRK_Pos (0UL) </span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6908eda3e6f7ef3b93fb59e143b210c5">  145</a></span>&#160;<span class="preprocessor">#define AAR_NIRK_NIRK_Msk (0x1FUL &lt;&lt; AAR_NIRK_NIRK_Pos) </span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Register: AAR_IRKPTR */</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* Description: Pointer to IRK data structure */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to the IRK data structure */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9cb196f024f2f9db89973b0d27cab7cb">  151</a></span>&#160;<span class="preprocessor">#define AAR_IRKPTR_IRKPTR_Pos (0UL) </span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9cf4d35cabf788d6edfc16b1369093f">  152</a></span>&#160;<span class="preprocessor">#define AAR_IRKPTR_IRKPTR_Msk (0xFFFFFFFFUL &lt;&lt; AAR_IRKPTR_IRKPTR_Pos) </span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* Register: AAR_ADDRPTR */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* Description: Pointer to the resolvable address */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to the resolvable address (6-bytes) */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79239531b9a45aaafe53368e50941ffd">  158</a></span>&#160;<span class="preprocessor">#define AAR_ADDRPTR_ADDRPTR_Pos (0UL) </span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5483319672b381add47b7ed42891a78">  159</a></span>&#160;<span class="preprocessor">#define AAR_ADDRPTR_ADDRPTR_Msk (0xFFFFFFFFUL &lt;&lt; AAR_ADDRPTR_ADDRPTR_Pos) </span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/* Register: AAR_SCRATCHPTR */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/* Description: Pointer to data area used for temporary storage */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to a scratch data area used for temporary storage during resolution.A space of minimum 3 bytes must be reserved. */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88b98d33317b8050e0c299b046fd5c8f">  165</a></span>&#160;<span class="preprocessor">#define AAR_SCRATCHPTR_SCRATCHPTR_Pos (0UL) </span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7f27ac8870854100d671ec30b43c7c42">  166</a></span>&#160;<span class="preprocessor">#define AAR_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL &lt;&lt; AAR_SCRATCHPTR_SCRATCHPTR_Pos) </span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* Peripheral: BPROT */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* Description: Block Protect */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* Register: BPROT_CONFIG0 */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* Description: Block protect configuration register 0 */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/* Bit 31 : Enable protection for region 31. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac107177698b2104741696e580ea51f04">  176</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION31_Pos (31UL) </span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af59debb436cfdf35cbdac510b2c65883">  177</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION31_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION31_Pos) </span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a565ebfe486aa85094644aa1a692c64f3">  178</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION31_Disabled (0UL) </span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afada8d21be2cfe88b880cbdf0d8f2b49">  179</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION31_Enabled (1UL) </span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* Bit 30 : Enable protection for region 30. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc7282b6d4b87c54efa86855ec041b2a">  182</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION30_Pos (30UL) </span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a680774e5efc25d461927b4060de95894">  183</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION30_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION30_Pos) </span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a486e820d70c42ca14df27eb728088565">  184</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION30_Disabled (0UL) </span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7aa79b554b8ad1a5410300af78bdb616">  185</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION30_Enabled (1UL) </span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* Bit 29 : Enable protection for region 29. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0370fe56257cddbd84f2ab91f074cc3">  188</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION29_Pos (29UL) </span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7e86466a2c50263284f9c9034c125f6e">  189</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION29_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION29_Pos) </span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a49a5942b023f4f5ea4f9f721a7a0058f">  190</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION29_Disabled (0UL) </span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adffdab906e4e0f229ac9edcae02bf01c">  191</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION29_Enabled (1UL) </span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/* Bit 28 : Enable protection for region 28. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1451dcded35f1e0deacb781e6540a5b0">  194</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION28_Pos (28UL) </span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1cbb9127d7e1d20d147c6af6e9bd869">  195</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION28_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION28_Pos) </span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2737ab10798a02140e57b5c4e10e867a">  196</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION28_Disabled (0UL) </span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2a645706dd906245d733706394cb7bd">  197</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION28_Enabled (1UL) </span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* Bit 27 : Enable protection for region 27. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabb313cc03b62af9f92077f6193931c7">  200</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION27_Pos (27UL) </span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6469830d23cf2ed2fabe86754c440192">  201</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION27_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION27_Pos) </span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8b98a5b768242aed389d7c734c050b8">  202</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION27_Disabled (0UL) </span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac6217f2016b5fc453349f4555f0ef3ed">  203</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION27_Enabled (1UL) </span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* Bit 26 : Enable protection for region 26. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a56df7c0d44475df005a9ded7afe57b">  206</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION26_Pos (26UL) </span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a173a8d877f16fc7e796191788637cc9e">  207</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION26_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION26_Pos) </span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a613775ba3e064a513b3f1bd60b24be65">  208</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION26_Disabled (0UL) </span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a363f04adf02b8ecf8aa89f9eedb6d460">  209</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION26_Enabled (1UL) </span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* Bit 25 : Enable protection for region 25. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad6c4a426722a2f2002ac43fab1fadcfb">  212</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION25_Pos (25UL) </span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca2ce0722a879cad9778b1b6cadc4b95">  213</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION25_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION25_Pos) </span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a595220b9aecd13fe6c90cb83e3c1f077">  214</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION25_Disabled (0UL) </span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a09534739931e61914c5c04b0f9f6707c">  215</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION25_Enabled (1UL) </span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* Bit 24 : Enable protection for region 24. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a624696ba0d7d53e7269c73719f98f5a4">  218</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION24_Pos (24UL) </span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0d60cfb56e6d8fc6af91e84bf96251a1">  219</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION24_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION24_Pos) </span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb5d49325f9d4055e6216b0377a0e21a">  220</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION24_Disabled (0UL) </span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb25218074ddcd2263b36e02d54293d6">  221</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION24_Enabled (1UL) </span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* Bit 23 : Enable protection for region 23. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf15d114cd5538c742fdde08babc56dc">  224</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION23_Pos (23UL) </span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae4716934af22a497fc6913abb40132fb">  225</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION23_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION23_Pos) </span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa25193db1f954bcaf08d233e62957aad">  226</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION23_Disabled (0UL) </span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b57f59de97843a5508dd610ee97cfa3">  227</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION23_Enabled (1UL) </span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* Bit 22 : Enable protection for region 22. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af390c5a49827e34a3ff0f29350e44a77">  230</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION22_Pos (22UL) </span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a260513ea3ffea6c3c7ab81acd16456">  231</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION22_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION22_Pos) </span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a04de058887dd804ad39c9bbc8c5c992e">  232</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION22_Disabled (0UL) </span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4412703161b4e04b44cb55af8692775c">  233</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION22_Enabled (1UL) </span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* Bit 21 : Enable protection for region 21. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3886efc1e81bd14db87d37342e1eb23">  236</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION21_Pos (21UL) </span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5963e8ff2d712aaa0f5a909a33cb2d18">  237</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION21_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION21_Pos) </span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7018d34a56fb06852cb837f826acc898">  238</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION21_Disabled (0UL) </span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab7763cdb239aa470d10d4c53d9f32937">  239</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION21_Enabled (1UL) </span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* Bit 20 : Enable protection for region 20. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb5d500c1e0a8bf31332e8b52934634c">  242</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION20_Pos (20UL) </span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0ed1c98bcc586b21b55a4574a395622c">  243</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION20_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION20_Pos) </span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af20c1c541404f8829900f0714e822075">  244</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION20_Disabled (0UL) </span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab01de8eb5c24ec85dd40c5babdf92fb5">  245</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION20_Enabled (1UL) </span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* Bit 19 : Enable protection for region 19. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a16f0f29fd1ba8250953d664854c82ead">  248</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION19_Pos (19UL) </span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7c7f055390a254d458cce8003194a067">  249</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION19_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION19_Pos) </span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6cd2478ef7cc0bdbfe1f7005497a0f83">  250</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION19_Disabled (0UL) </span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7a66fb1a8019b9be963fe135c5ebea9a">  251</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION19_Enabled (1UL) </span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* Bit 18 : Enable protection for region 18. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6cf622a3f4c712a3180bdea6940af644">  254</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION18_Pos (18UL) </span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aab07a117859602ab9f99a7c00c7a3602">  255</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION18_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION18_Pos) </span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e1a33ec80cdb2d1767ba95282b0e1a1">  256</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION18_Disabled (0UL) </span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aceeb610e28952c7352238d88194cacd3">  257</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION18_Enabled (1UL) </span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* Bit 17 : Enable protection for region 17. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a357208b3dd8493697318c99740813d20">  260</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION17_Pos (17UL) </span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5be2da800b45691e71d353243567f498">  261</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION17_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION17_Pos) </span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5cfae59401edfda0f0671d330ff0ae1">  262</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION17_Disabled (0UL) </span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac86c8fcb6655c5be64850cd0b68e16f5">  263</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION17_Enabled (1UL) </span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* Bit 16 : Enable protection for region 16. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5bba26377624c1149708ca280e3961d2">  266</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION16_Pos (16UL) </span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3114fe2458bf2c807c0f08b9568b3c98">  267</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION16_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION16_Pos) </span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fa5088232c7213bd3d7f2c1ec871f62">  268</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION16_Disabled (0UL) </span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0467ca89c119b9643821f87bae250707">  269</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION16_Enabled (1UL) </span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* Bit 15 : Enable protection for region 15. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a502c97ef1baa29abc8843705003f8589">  272</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION15_Pos (15UL) </span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a68f6cdb9130733890ddf379af065c4d7">  273</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION15_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION15_Pos) </span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a54e90098713753282b935b7727f5333d">  274</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION15_Disabled (0UL) </span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace014cee72ac07fecbebf4780727c739">  275</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION15_Enabled (1UL) </span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* Bit 14 : Enable protection for region 14. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9ffe27ca6aede5f5123968100278300">  278</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION14_Pos (14UL) </span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a721c5b5fb2f0809100cf6f3acf6453cd">  279</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION14_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION14_Pos) </span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8d80e8c76d0b4067e1c0eedc434fa81">  280</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION14_Disabled (0UL) </span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ba75c616db66d38257bf63756c76af0">  281</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION14_Enabled (1UL) </span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* Bit 13 : Enable protection for region 13. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8dae379b68dc4c54c24a35f8044d971f">  284</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION13_Pos (13UL) </span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa56531b6b358dc9d910bc812604e3e7b">  285</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION13_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION13_Pos) </span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af3f8d106d825e14884cf42dcfae3672c">  286</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION13_Disabled (0UL) </span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8959cffab7dc78e62853008dd01b1cc7">  287</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION13_Enabled (1UL) </span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* Bit 12 : Enable protection for region 12. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac77a5db10373fdf02ad4f76158753d99">  290</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION12_Pos (12UL) </span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a38d96a913ed6a7ef0e759f033077e909">  291</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION12_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION12_Pos) </span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2de71aa9a128768a879108bf2841fae0">  292</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION12_Disabled (0UL) </span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8909aa742c69b4705d9b5210a821bd55">  293</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION12_Enabled (1UL) </span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* Bit 11 : Enable protection for region 11. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a347f752e98c30698ad86ef9b0e866640">  296</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION11_Pos (11UL) </span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f5b3723015a1059c5bf63dba43fc1f3">  297</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION11_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION11_Pos) </span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79ed4728de633ceb5317c3b73b47c6a1">  298</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION11_Disabled (0UL) </span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6e59c9fab8fb8237ce19b992e4b1878">  299</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION11_Enabled (1UL) </span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* Bit 10 : Enable protection for region 10. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a87a57c62022fb3ea3263086f73589e08">  302</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION10_Pos (10UL) </span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac412d354f28b694143ddbb388d385197">  303</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION10_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION10_Pos) </span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae92d259e1ab495ae8067ad260f3818c">  304</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION10_Disabled (0UL) </span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a6c2c14fc22cec4d3c4eab4b21be029">  305</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION10_Enabled (1UL) </span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* Bit 9 : Enable protection for region 9. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a265a94d9c7647fa192c15f947699b00e">  308</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION9_Pos (9UL) </span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1579bc9573b3f58452d30ac64917e05">  309</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION9_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION9_Pos) </span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98ac945daa3e06fbbb0cb2b873dca9ca">  310</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION9_Disabled (0UL) </span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abdb2466256d0db9eae18a2d51242b69c">  311</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION9_Enabled (1UL) </span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* Bit 8 : Enable protection for region 8. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa47a7c2d449838d1a9f95a01841030bc">  314</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION8_Pos (8UL) </span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56b7c997a0ef5ca782d910ff891540a7">  315</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION8_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION8_Pos) </span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf6b791fef050b1d7ad3c960c35fb4fb">  316</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION8_Disabled (0UL) </span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac927514a91934788b2a0830b2918c96">  317</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION8_Enabled (1UL) </span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* Bit 7 : Enable protection for region 7. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a078ddde714d06876dee29cf1ec4f7370">  320</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION7_Pos (7UL) </span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d240ae562e837a323dc1c4e8e2f867b">  321</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION7_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION7_Pos) </span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac842e54cb056c74ed78f11b4ee970bd5">  322</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION7_Disabled (0UL) </span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af081865a5b8877f4d4711e792f359a2a">  323</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION7_Enabled (1UL) </span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* Bit 6 : Enable protection for region 6. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99e4891d7262f8288a7067d45d58ae63">  326</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION6_Pos (6UL) </span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9c50577c00a9f252734cd0466c9fbc7">  327</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION6_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION6_Pos) </span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a68722c13499e8f88a53ee351b67f613e">  328</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION6_Disabled (0UL) </span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a8aba4546ca861dd04996043130e12c">  329</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION6_Enabled (1UL) </span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* Bit 5 : Enable protection for region 5. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c24caa2c99eefdf0912533c94ab1593">  332</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION5_Pos (5UL) </span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a821e0065c3b688b02488513485c5f4cf">  333</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION5_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION5_Pos) </span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ec719afcd409acd61e04c5039ff319c">  334</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION5_Disabled (0UL) </span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae654567f9eba11d88521681281f34382">  335</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION5_Enabled (1UL) </span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* Bit 4 : Enable protection for region 4. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11b026855075cce7b9f34802c36cc6e5">  338</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION4_Pos (4UL) </span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab633e59e363fe7ddf24e7c8ebc233834">  339</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION4_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION4_Pos) </span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab7e2e2190874df31c3a00efca6492675">  340</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION4_Disabled (0UL) </span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb07086ae10aa01feed3aa83b74e7179">  341</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION4_Enabled (1UL) </span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* Bit 3 : Enable protection for region 3. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4583c100e35650e939b9c18ab1e38acd">  344</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION3_Pos (3UL) </span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57aafb96940492cb7a564cf5bfe8c5e3">  345</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION3_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION3_Pos) </span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3765c057aa40b434c729a4c60f1570e7">  346</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION3_Disabled (0UL) </span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b9ea991f7637c506f229a19a0bde4fd">  347</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION3_Enabled (1UL) </span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/* Bit 2 : Enable protection for region 2. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a873bbdc725bb22b37b3fc398acf3d784">  350</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION2_Pos (2UL) </span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2ef90bc877df50a6b29ec4065c2e30de">  351</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION2_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION2_Pos) </span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af0b09f6dc84804714dcb73f2e206f4b0">  352</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION2_Disabled (0UL) </span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56e0d5863d5859059fd205eef121cdf1">  353</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION2_Enabled (1UL) </span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/* Bit 1 : Enable protection for region 1. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a065df86cf735f7cf63c79e91bdf5eea3">  356</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION1_Pos (1UL) </span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa074a21e2a12221e7c8d1eda92335400">  357</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION1_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION1_Pos) </span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99401c8a9efa4ce634717b0494daac14">  358</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION1_Disabled (0UL) </span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1fff22bd138630c7635bfad680256c5e">  359</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION1_Enabled (1UL) </span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* Bit 0 : Enable protection for region 0. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0a820e96962a410468fe9a7fced78261">  362</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION0_Pos (0UL) </span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a364e02e3652c0f92c9151ed01a492f6c">  363</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION0_Msk (0x1UL &lt;&lt; BPROT_CONFIG0_REGION0_Pos) </span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9ea075a826791b4340b1614f1184f9e">  364</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION0_Disabled (0UL) </span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a403d280a0db8c48d594cef383c78420f">  365</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG0_REGION0_Enabled (1UL) </span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/* Register: BPROT_CONFIG1 */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* Description: Block protect configuration register 1 */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160; </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* Bit 15 : Enable protection for region 47. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4675fc0808070ae0fef96cf1e93ef957">  371</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION47_Pos (15UL) </span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56301c0729ec5297f777d7d74845ae56">  372</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION47_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION47_Pos) </span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a81c1d7c4ce9c3239a21045e99f606d6f">  373</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION47_Disabled (0UL) </span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80aa766cdca724afb97866294284fee6">  374</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION47_Enabled (1UL) </span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/* Bit 14 : Enable protection for region 46. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae2b3895da8750228f0bc709f76296c2c">  377</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION46_Pos (14UL) </span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7cf92dd8b15a1b9ae1799322bd7f7dc3">  378</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION46_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION46_Pos) </span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a93907cdb51e043640980b2d2d628eeac">  379</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION46_Disabled (0UL) </span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa10839bd370d36acb97b58b1651e8224">  380</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION46_Enabled (1UL) </span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* Bit 13 : Enable protection for region 45. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56d47c6619c7f2ab3529d80c5ff425c5">  383</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION45_Pos (13UL) </span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f22a772166732b45e1e42f5f6d2be30">  384</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION45_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION45_Pos) </span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9472646d1c5ac0a7e22be85d39588b44">  385</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION45_Disabled (0UL) </span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac715587dae908982cddf64533c05b726">  386</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION45_Enabled (1UL) </span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* Bit 12 : Enable protection for region 44. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4ae041a180efa232f1bd817b37069b5">  389</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION44_Pos (12UL) </span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0bf2c181a18df17db5fcdc3b623e4227">  390</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION44_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION44_Pos) </span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a627faa2db176565d0ff1ece365088f86">  391</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION44_Disabled (0UL) </span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c49b13066af957769ff27742e592825">  392</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION44_Enabled (1UL) </span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/* Bit 11 : Enable protection for region 43. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abcbe1e667c887e237915cd468631b442">  395</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION43_Pos (11UL) </span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a732463402e773c2f18b96342f2a27430">  396</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION43_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION43_Pos) </span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53a59f4d6cec73132f4eea210860ab16">  397</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION43_Disabled (0UL) </span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa53344c0406ffc74cbae5e82d5763e5f">  398</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION43_Enabled (1UL) </span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/* Bit 10 : Enable protection for region 42. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa61305f75c15101c037a0b2544e7d40">  401</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION42_Pos (10UL) </span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4dd5edf770764d5937ee46b34f525be3">  402</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION42_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION42_Pos) </span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac03fc466db23b9090d270dde873903c9">  403</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION42_Disabled (0UL) </span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ada49e7e729f72d0dc5a61a01cde99043">  404</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION42_Enabled (1UL) </span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* Bit 9 : Enable protection for region 41. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa96767799d1e33667e69caddd6725680">  407</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION41_Pos (9UL) </span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f3a99cbce9368876e7f2232b8826adc">  408</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION41_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION41_Pos) </span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea432eb475ff75c8cfcafcf053a0c33b">  409</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION41_Disabled (0UL) </span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adcd14d11113411f2d7b00c488411a736">  410</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION41_Enabled (1UL) </span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* Bit 8 : Enable protection for region 40. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae82e72bde30a9343b6fd3ae2781d9edb">  413</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION40_Pos (8UL) </span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8defd16fcf95a6a496f8f616bbd94e6a">  414</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION40_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION40_Pos) </span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0d4b9e631ec06a275939f5fb2ee11af4">  415</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION40_Disabled (0UL) </span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac486a04d6daf9bc30c7286f0e055a7b5">  416</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION40_Enabled (1UL) </span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* Bit 7 : Enable protection for region 39. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5f4aa526a3fec5d5b2032992982c43f">  419</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION39_Pos (7UL) </span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab0b9044fb7f3090ec4bfc7b600fd4f96">  420</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION39_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION39_Pos) </span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a33197b791c4324dab53298116b1edfc6">  421</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION39_Disabled (0UL) </span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0f81ae85024dcbdb57573f1bd5f2289e">  422</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION39_Enabled (1UL) </span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* Bit 6 : Enable protection for region 38. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab613f7a1b6b0ae967880eafb92e71b30">  425</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION38_Pos (6UL) </span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47055ad98d880f9688add24ebf5319e4">  426</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION38_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION38_Pos) </span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a457875a9fc2279084b8d62b7859d0a50">  427</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION38_Disabled (0UL) </span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c02f2c50ecd81e21772d47d7153bba7">  428</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION38_Enabled (1UL) </span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* Bit 5 : Enable protection for region 37. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a35c15193bc94c85132866e038a46ce49">  431</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION37_Pos (5UL) </span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa12bf6c0abec9eafe3d3fbb3a7851a92">  432</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION37_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION37_Pos) </span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a17120030bc1bd83398d902c7e83cd4ce">  433</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION37_Disabled (0UL) </span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3cfc6c000f672b7dec725669d9d58d4c">  434</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION37_Enabled (1UL) </span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* Bit 4 : Enable protection for region 36. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a09efa331538c1bcd0d718e7ff408d906">  437</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION36_Pos (4UL) </span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5a36ce801b3ad4d5fc544719fbea7db6">  438</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION36_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION36_Pos) </span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af15328d07c70fc34ad345a61dfe545f4">  439</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION36_Disabled (0UL) </span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e3d8242ff626303c1c64eee9b20bff1">  440</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION36_Enabled (1UL) </span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/* Bit 3 : Enable protection for region 35. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a901d00084f1f4b46fac9eb2877699442">  443</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION35_Pos (3UL) </span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae75e63dd24c852cd75482fcba4659657">  444</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION35_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION35_Pos) </span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a10454d7f04b78e9ee1f1ce7944c791b8">  445</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION35_Disabled (0UL) </span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afbdd17a0fbbd3712afd6b78d7374e232">  446</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION35_Enabled (1UL) </span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* Bit 2 : Enable protection for region 34. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5d4c1f42ef0460a0f27ea19c509f0e7">  449</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION34_Pos (2UL) </span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca77a6535c4799fba91fa8e61f76d436">  450</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION34_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION34_Pos) </span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c2c43d53d4f9db34a550d767723260b">  451</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION34_Disabled (0UL) </span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a970825bb4c99c0be629739c17454ba48">  452</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION34_Enabled (1UL) </span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/* Bit 1 : Enable protection for region 33. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d22f70e1916465808786db50966a03a">  455</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION33_Pos (1UL) </span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a62cc429077d68490a073edc78600dd2c">  456</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION33_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION33_Pos) </span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae4aa567c25e3a135a4765e0671cac598">  457</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION33_Disabled (0UL) </span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7793bf03f2ad166623bb953c4be513c3">  458</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION33_Enabled (1UL) </span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* Bit 0 : Enable protection for region 32. Write &#39;0&#39; has no effect. */</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad658f3e0442239b9bffb2f9b73ce98f2">  461</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION32_Pos (0UL) </span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6ff8b5d78b4f7e030a35b3cb9d096c8e">  462</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION32_Msk (0x1UL &lt;&lt; BPROT_CONFIG1_REGION32_Pos) </span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a130d91f39b53f58427eaf8bc8ea8929a">  463</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION32_Disabled (0UL) </span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e5690453af62bc08d979b4cab7654c3">  464</a></span>&#160;<span class="preprocessor">#define BPROT_CONFIG1_REGION32_Enabled (1UL) </span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/* Register: BPROT_DISABLEINDEBUG */</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/* Description: Disable protection mechanism in debug mode */</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/* Bit 0 : Disable the protection mechanism for NVM regions while in debug mode. This register will only disable the protection mechanism if the device is in debug mode. */</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f44ff06801f171153ac4d12240132c2">  470</a></span>&#160;<span class="preprocessor">#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos (0UL) </span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a943376316149c88da28ac0d2e78e8624">  471</a></span>&#160;<span class="preprocessor">#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk (0x1UL &lt;&lt; BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos) </span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1819c25bd85ace82070fbc5573a8a7a2">  472</a></span>&#160;<span class="preprocessor">#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled (0UL) </span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9444ea766bf82df3df99bdef5a83fa61">  473</a></span>&#160;<span class="preprocessor">#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled (1UL) </span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* Peripheral: CCM */</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/* Description: AES CCM Mode Encryption */</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160; </div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/* Register: CCM_TASKS_KSGEN */</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* Description: Start generation of key-stream. This operation will stop by itself when completed. */</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160; </div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a166ee150e6f698536893f4e7f8619551">  483</a></span>&#160;<span class="preprocessor">#define CCM_TASKS_KSGEN_TASKS_KSGEN_Pos (0UL) </span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af0dc1c1f25bc545535d739f7cef379de">  484</a></span>&#160;<span class="preprocessor">#define CCM_TASKS_KSGEN_TASKS_KSGEN_Msk (0x1UL &lt;&lt; CCM_TASKS_KSGEN_TASKS_KSGEN_Pos) </span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/* Register: CCM_TASKS_CRYPT */</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/* Description: Start encryption/decryption. This operation will stop by itself when completed. */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160; </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a539760d2aa166b8e2a4b1c42931bee39">  490</a></span>&#160;<span class="preprocessor">#define CCM_TASKS_CRYPT_TASKS_CRYPT_Pos (0UL) </span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aecf4e26abf9e48bcbe5e8a1884b5d964">  491</a></span>&#160;<span class="preprocessor">#define CCM_TASKS_CRYPT_TASKS_CRYPT_Msk (0x1UL &lt;&lt; CCM_TASKS_CRYPT_TASKS_CRYPT_Pos) </span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* Register: CCM_TASKS_STOP */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/* Description: Stop encryption/decryption */</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160; </div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adee37c1a189077f72e27fc202b86d964">  497</a></span>&#160;<span class="preprocessor">#define CCM_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29a4bcb3c9a893b7c292df470f44518b">  498</a></span>&#160;<span class="preprocessor">#define CCM_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; CCM_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* Register: CCM_TASKS_RATEOVERRIDE */</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/* Description: Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register for any ongoing encryption/decryption */</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160; </div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acfcd0e78e33b2d3cd70b3492e6e14c28">  504</a></span>&#160;<span class="preprocessor">#define CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Pos (0UL) </span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab38bdd9cde215be75e3af3f30d195a8b">  505</a></span>&#160;<span class="preprocessor">#define CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Msk (0x1UL &lt;&lt; CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Pos) </span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/* Register: CCM_EVENTS_ENDKSGEN */</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* Description: Key-stream generation complete */</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2cbb9ef6f49829e8f65f4802199ae446">  511</a></span>&#160;<span class="preprocessor">#define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Pos (0UL) </span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d7bd525d145df0d10a15fc116efdcbb">  512</a></span>&#160;<span class="preprocessor">#define CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Msk (0x1UL &lt;&lt; CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Pos) </span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/* Register: CCM_EVENTS_ENDCRYPT */</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* Description: Encrypt/decrypt complete */</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160; </div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad10f270bad3a7c07230f751c1f8951ea">  518</a></span>&#160;<span class="preprocessor">#define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Pos (0UL) </span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5d7e11a4ae73b46058c3abadc97dbf2">  519</a></span>&#160;<span class="preprocessor">#define CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Msk (0x1UL &lt;&lt; CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Pos) </span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/* Register: CCM_EVENTS_ERROR */</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/* Description: Deprecated register -  CCM error event */</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3404f9e41188ebe835cbd5767db5bee5">  525</a></span>&#160;<span class="preprocessor">#define CCM_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL) </span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a830ce31f51ac712eaff154672b33c92a">  526</a></span>&#160;<span class="preprocessor">#define CCM_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL &lt;&lt; CCM_EVENTS_ERROR_EVENTS_ERROR_Pos) </span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/* Register: CCM_SHORTS */</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/* Bit 0 : Shortcut between ENDKSGEN event and CRYPT task */</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa4bd2372edcd5a35916324586722007e">  532</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL) </span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8349eb2ea46e4030a1cec7b77b5606a8">  533</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL &lt;&lt; CCM_SHORTS_ENDKSGEN_CRYPT_Pos) </span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b57bdd16d93358ef5921973a8624c7d">  534</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL) </span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b776a8a73a5a54afc35104b1e9be0df">  535</a></span>&#160;<span class="preprocessor">#define CCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL) </span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/* Register: CCM_INTENSET */</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; </div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for ERROR event */</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad98ba581b849a8cd4b84223184bda24f">  541</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Pos (2UL) </span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af0914c24448373fd82d827edf0f2f880">  542</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Msk (0x1UL &lt;&lt; CCM_INTENSET_ERROR_Pos) </span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76c09e8f413124501220bb5b477b9a7e">  543</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aebafdb27efa69210090208f9858610fa">  544</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade3862ac51227a7101e495d89a35517b">  545</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ERROR_Set (1UL) </span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for ENDCRYPT event */</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4273106f5893d2ce55f6a1d69697c40">  548</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Pos (1UL) </span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6d2f4c951f361227a49398a6ddf12d0">  549</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Msk (0x1UL &lt;&lt; CCM_INTENSET_ENDCRYPT_Pos) </span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca61f2f8478bc2922168ff4723dd810e">  550</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Disabled (0UL) </span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e6caf7c2e6145e139c64aec6740d5e9">  551</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Enabled (1UL) </span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad71f56224293bdcc37565b192e7b607d">  552</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDCRYPT_Set (1UL) </span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for ENDKSGEN event */</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e32a7740f5d39b39d3419bda8cacce8">  555</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Pos (0UL) </span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec98dc1d65d77b49401d607b8e723376">  556</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Msk (0x1UL &lt;&lt; CCM_INTENSET_ENDKSGEN_Pos) </span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6fa8def87c1e44794669065f1d0bdfdf">  557</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Disabled (0UL) </span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3d24d3b168822f149b4d82a82335df79">  558</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Enabled (1UL) </span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af50bd5cf40a5d19081acafb759a8a9d8">  559</a></span>&#160;<span class="preprocessor">#define CCM_INTENSET_ENDKSGEN_Set (1UL) </span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/* Register: CCM_INTENCLR */</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for ERROR event */</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a44f3febb00073be4bcf0073bde2afc34">  565</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Pos (2UL) </span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a58955535664bc59a73f5d9e4bdf371f8">  566</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; CCM_INTENCLR_ERROR_Pos) </span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabe652c6a5d1614b13c80a7e4855f744">  567</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f36d88adacc86c214b816516ca1d565">  568</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4bfdff75f17aa0a99d64b73052f17f76">  569</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ERROR_Clear (1UL) </span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for ENDCRYPT event */</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a247bc8e70c6c0323ea71236f6779892e">  572</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Pos (1UL) </span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3e4049af1fbe3ab47a524714bc7d824">  573</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Msk (0x1UL &lt;&lt; CCM_INTENCLR_ENDCRYPT_Pos) </span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a033144ef1db9e73e19c7ad725f37c201">  574</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Disabled (0UL) </span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88da571e22c47761ac445481309e7680">  575</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Enabled (1UL) </span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad6fce54ddb7f8864faa28590826f1490">  576</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDCRYPT_Clear (1UL) </span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for ENDKSGEN event */</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac0f7e62d87c6a4e0c4fb5b232d0eefc3">  579</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Pos (0UL) </span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a876467122399199899b65de56bfc37">  580</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Msk (0x1UL &lt;&lt; CCM_INTENCLR_ENDKSGEN_Pos) </span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a707944057eee40037c5c8e3195d9d9aa">  581</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Disabled (0UL) </span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a035bf1e4d0a66708c7c33ea1dcf1e4c4">  582</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Enabled (1UL) </span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7823f2877c811bba6c95f34afd4062fe">  583</a></span>&#160;<span class="preprocessor">#define CCM_INTENCLR_ENDKSGEN_Clear (1UL) </span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/* Register: CCM_MICSTATUS */</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/* Description: MIC check result */</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* Bit 0 : The result of the MIC check performed during the previous decryption operation */</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec9e2f7062f577d94b37a90c271e945e">  589</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_Pos (0UL) </span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d5e187922be89bfa8c71d065dc1227f">  590</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_Msk (0x1UL &lt;&lt; CCM_MICSTATUS_MICSTATUS_Pos) </span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad683176daa9d4a005b61ba027c17ed27">  591</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_CheckFailed (0UL) </span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad221cdd5b07bc4efd826a37ce13d7642">  592</a></span>&#160;<span class="preprocessor">#define CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL) </span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/* Register: CCM_ENABLE */</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* Description: Enable */</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/* Bits 1..0 : Enable or disable CCM */</span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af2f76d8a8ab929d1369fe39a8842a625">  598</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf47b77ce723ba1b1a88049f2c254ae4">  599</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Msk (0x3UL &lt;&lt; CCM_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af08149f4e813673eba1df970647d1ddc">  600</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83b8dd07d035cb4174e1a17cc6147192">  601</a></span>&#160;<span class="preprocessor">#define CCM_ENABLE_ENABLE_Enabled (2UL) </span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">/* Register: CCM_MODE */</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/* Description: Operation mode */</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160; </div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/* Bit 24 : Packet length configuration */</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a44b1837d4215db45939840f9504f9812">  607</a></span>&#160;<span class="preprocessor">#define CCM_MODE_LENGTH_Pos (24UL) </span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9797e31253a00c052fe7632947b597c0">  608</a></span>&#160;<span class="preprocessor">#define CCM_MODE_LENGTH_Msk (0x1UL &lt;&lt; CCM_MODE_LENGTH_Pos) </span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeea7f54754b9cc5cac57ea82791ac60f">  609</a></span>&#160;<span class="preprocessor">#define CCM_MODE_LENGTH_Default (0UL) </span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae585b04e95c4bb78334862dd5e445256">  610</a></span>&#160;<span class="preprocessor">#define CCM_MODE_LENGTH_Extended (1UL) </span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/* Bits 17..16 : Radio data rate that the CCM shall run synchronous with */</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ada0ff17a0a8ff0dd19da4010ea2f7b9f">  613</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_Pos (16UL) </span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afe6089cb6c5a2fa4887025d02486fc1c">  614</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_Msk (0x3UL &lt;&lt; CCM_MODE_DATARATE_Pos) </span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a62452cc8d18efb7b02b450749dfb4923">  615</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_1Mbit (0UL) </span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac32c5800de9b07def4a62d524ef01f7e">  616</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_2Mbit (1UL) </span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc46a7cfe11c0459e90533bedaf94853">  617</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_125Kbps (2UL) </span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7259f6c3a6e98844e082bc8a2946a7b0">  618</a></span>&#160;<span class="preprocessor">#define CCM_MODE_DATARATE_500Kbps (3UL) </span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/* Bit 0 : The mode of operation to be used. The settings in this register apply whenever either the KSGEN or CRYPT tasks are triggered. */</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e8bdd2988c60fc9a87fd4d5616a308d">  621</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Pos (0UL) </span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acae346ec649185a8261a74489ee3d1e5">  622</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Msk (0x1UL &lt;&lt; CCM_MODE_MODE_Pos) </span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa711f62207c0966f0d86e61cc1be0287">  623</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Encryption (0UL) </span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3adc85085900eef81da1018da2d9ea22">  624</a></span>&#160;<span class="preprocessor">#define CCM_MODE_MODE_Decryption (1UL) </span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">/* Register: CCM_CNFPTR */</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/* Description: Pointer to data structure holding AES key and NONCE vector */</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160; </div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to the data structure holding the AES key and the CCM NONCE vector (see Table 1 CCM data structure overview) */</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac905cd49403b752efb50e28d37775adc">  630</a></span>&#160;<span class="preprocessor">#define CCM_CNFPTR_CNFPTR_Pos (0UL) </span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab18e72bb658e291220bd67f10af7e0e9">  631</a></span>&#160;<span class="preprocessor">#define CCM_CNFPTR_CNFPTR_Msk (0xFFFFFFFFUL &lt;&lt; CCM_CNFPTR_CNFPTR_Pos) </span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/* Register: CCM_INPTR */</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/* Description: Input pointer */</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/* Bits 31..0 : Input pointer */</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0814fad2adffd2167ad3abfe1e94bcb0">  637</a></span>&#160;<span class="preprocessor">#define CCM_INPTR_INPTR_Pos (0UL) </span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5c4f7a9841735b8a29f81cbc23463ac">  638</a></span>&#160;<span class="preprocessor">#define CCM_INPTR_INPTR_Msk (0xFFFFFFFFUL &lt;&lt; CCM_INPTR_INPTR_Pos) </span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/* Register: CCM_OUTPTR */</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/* Description: Output pointer */</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/* Bits 31..0 : Output pointer */</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adfe85c5f3ff9ef8be6af02f070ed3f93">  644</a></span>&#160;<span class="preprocessor">#define CCM_OUTPTR_OUTPTR_Pos (0UL) </span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25688400a3b5cd78b05850721bf84ddb">  645</a></span>&#160;<span class="preprocessor">#define CCM_OUTPTR_OUTPTR_Msk (0xFFFFFFFFUL &lt;&lt; CCM_OUTPTR_OUTPTR_Pos) </span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/* Register: CCM_SCRATCHPTR */</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/* Description: Pointer to data area used for temporary storage */</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160; </div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to a scratch data area used for temporary storage during key-stream generation, MIC generation and encryption/decryption. */</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac52816834e2fa398e714c439a4e51a00">  651</a></span>&#160;<span class="preprocessor">#define CCM_SCRATCHPTR_SCRATCHPTR_Pos (0UL) </span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afdd0b8be86bd42b7ca929e6d0785f0e6">  652</a></span>&#160;<span class="preprocessor">#define CCM_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL &lt;&lt; CCM_SCRATCHPTR_SCRATCHPTR_Pos) </span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/* Register: CCM_MAXPACKETSIZE */</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/* Description: Length of key-stream generated when MODE.LENGTH = Extended. */</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160; </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/* Bits 7..0 : Length of key-stream generated when MODE.LENGTH = Extended. This value must be greater or equal to the subsequent packet payload to be encrypted/decrypted. */</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae34dc687f4af31ee3e9d71a529326df1">  658</a></span>&#160;<span class="preprocessor">#define CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos (0UL) </span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2dce77fc3ecf17669d36665e01431818">  659</a></span>&#160;<span class="preprocessor">#define CCM_MAXPACKETSIZE_MAXPACKETSIZE_Msk (0xFFUL &lt;&lt; CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos) </span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/* Register: CCM_RATEOVERRIDE */</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">/* Description: Data rate override setting. */</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160; </div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">/* Bits 1..0 : Data rate override setting. */</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79c5feaebdb9ec1fc41c74da4c603f68">  665</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_Pos (0UL) </span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a50fab6019432aa82fee90e04a4ac0269">  666</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_Msk (0x3UL &lt;&lt; CCM_RATEOVERRIDE_RATEOVERRIDE_Pos) </span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57752ef4bae969de9c54135f25c9e86f">  667</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_1Mbit (0UL) </span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5626bf60cacbf9d946700173a5c052f">  668</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_2Mbit (1UL) </span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac298ef5832906e0e2e7e3ba340efc56b">  669</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_125Kbps (2UL) </span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a080ac77bda80372f219a824f8af4d22f">  670</a></span>&#160;<span class="preprocessor">#define CCM_RATEOVERRIDE_RATEOVERRIDE_500Kbps (3UL) </span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">/* Peripheral: CLOCK */</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">/* Description: Clock control */</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160; </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/* Register: CLOCK_TASKS_HFCLKSTART */</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* Description: Start HFCLK crystal oscillator */</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160; </div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a97e054cc5c46549012684f1cd4e817b1">  680</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Pos (0UL) </span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae84bb39cb4a3919416c28808cee99c81">  681</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Msk (0x1UL &lt;&lt; CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Pos) </span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/* Register: CLOCK_TASKS_HFCLKSTOP */</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">/* Description: Stop HFCLK crystal oscillator */</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160; </div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f71c9569fac12c1d058697b3b112fd9">  687</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Pos (0UL) </span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7a823cc1acde2a883fe2f80fe86e4a85">  688</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Msk (0x1UL &lt;&lt; CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Pos) </span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">/* Register: CLOCK_TASKS_LFCLKSTART */</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">/* Description: Start LFCLK source */</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160; </div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53fc18920bd430dd41f27dcdc9aa2688">  694</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Pos (0UL) </span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa3fc3bbc1ebe576532064ea0dc5a49fa">  695</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Msk (0x1UL &lt;&lt; CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Pos) </span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/* Register: CLOCK_TASKS_LFCLKSTOP */</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/* Description: Stop LFCLK source */</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160; </div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a84bda63a56e14fbdc9bb755b80b962d0">  701</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Pos (0UL) </span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaddcbac53f6288f563c9500a3cb24378">  702</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Msk (0x1UL &lt;&lt; CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Pos) </span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/* Register: CLOCK_TASKS_CAL */</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">/* Description: Start calibration of LFRC oscillator */</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7286c443949ffda0a5d881201da61582">  708</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_CAL_TASKS_CAL_Pos (0UL) </span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec6d93195392943d84cecf08d53df539">  709</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_CAL_TASKS_CAL_Msk (0x1UL &lt;&lt; CLOCK_TASKS_CAL_TASKS_CAL_Pos) </span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/* Register: CLOCK_TASKS_CTSTART */</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">/* Description: Start calibration timer */</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa3930e405c463a2ce6a57c7c58807dbf">  715</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_CTSTART_TASKS_CTSTART_Pos (0UL) </span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6683a4ed3a9bfbd968c247d700001b46">  716</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_CTSTART_TASKS_CTSTART_Msk (0x1UL &lt;&lt; CLOCK_TASKS_CTSTART_TASKS_CTSTART_Pos) </span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">/* Register: CLOCK_TASKS_CTSTOP */</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/* Description: Stop calibration timer */</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160; </div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a16b1645e3edd8d8edf9c3ef1345f7175">  722</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Pos (0UL) </span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3c30ffa79aa63808a7a25317b0343582">  723</a></span>&#160;<span class="preprocessor">#define CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Msk (0x1UL &lt;&lt; CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Pos) </span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">/* Register: CLOCK_EVENTS_HFCLKSTARTED */</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">/* Description: HFCLK oscillator started */</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b2a196819a2788ce0834e20a904ca38">  729</a></span>&#160;<span class="preprocessor">#define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Pos (0UL) </span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a432be0258c2aaed2c0067a2400989aed">  730</a></span>&#160;<span class="preprocessor">#define CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Pos) </span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">/* Register: CLOCK_EVENTS_LFCLKSTARTED */</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/* Description: LFCLK started */</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7a97d591cb93f11e334887a77224be90">  736</a></span>&#160;<span class="preprocessor">#define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Pos (0UL) </span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3c65ee33be3e0c7451988abc823574d2">  737</a></span>&#160;<span class="preprocessor">#define CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Pos) </span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/* Register: CLOCK_EVENTS_DONE */</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/* Description: Calibration of LFCLK RC oscillator complete event */</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a664d39570bd25b391ba94a4ef29bbced">  743</a></span>&#160;<span class="preprocessor">#define CLOCK_EVENTS_DONE_EVENTS_DONE_Pos (0UL) </span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8756e61c238e123b1d93b956677ac76d">  744</a></span>&#160;<span class="preprocessor">#define CLOCK_EVENTS_DONE_EVENTS_DONE_Msk (0x1UL &lt;&lt; CLOCK_EVENTS_DONE_EVENTS_DONE_Pos) </span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">/* Register: CLOCK_EVENTS_CTTO */</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/* Description: Calibration timer timeout */</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; </div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d0eed5dfa3a3045c25f073a81b514ea">  750</a></span>&#160;<span class="preprocessor">#define CLOCK_EVENTS_CTTO_EVENTS_CTTO_Pos (0UL) </span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4162cece2bf7fc6ce6a7221e0497393">  751</a></span>&#160;<span class="preprocessor">#define CLOCK_EVENTS_CTTO_EVENTS_CTTO_Msk (0x1UL &lt;&lt; CLOCK_EVENTS_CTTO_EVENTS_CTTO_Pos) </span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">/* Register: CLOCK_INTENSET */</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for CTTO event */</span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2656706169e9ff17ef79ffb61eb14381">  757</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Pos (4UL) </span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1256e8ed739811d076ae256706dfc996">  758</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_CTTO_Pos) </span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99cfd50b7dd5dbd7d5d9b8534700e59f">  759</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Disabled (0UL) </span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a36df28c8ca2c07d90e7f6c35304c08f7">  760</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Enabled (1UL) </span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1cf61ba144ece8f30adf443d476fe960">  761</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_CTTO_Set (1UL) </span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for DONE event */</span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae5489bee8d17ae1d13e3fd602494e2f">  764</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Pos (3UL) </span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afca2ccdc621c034e879110610034ba32">  765</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_DONE_Pos) </span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afdbc97dadc9a764282533d0f26b0ff5e">  766</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Disabled (0UL) </span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9980d8797395639f0f3c0e8627c625a3">  767</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Enabled (1UL) </span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9b1f732c1ed83d1847bf0dae66e9582b">  768</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_DONE_Set (1UL) </span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for LFCLKSTARTED event */</span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae79c9d2291270757c07a5fc708bd74b9">  771</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL) </span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d84f401002c9370ff916f65472d7978">  772</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_LFCLKSTARTED_Pos) </span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a462b3ec49e8a66e9dd3c1d78c97a69a6">  773</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab695f63555689544c49d2fafec6e4f3d">  774</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a305af779d6b041348b13e817bb929a6b">  775</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_LFCLKSTARTED_Set (1UL) </span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for HFCLKSTARTED event */</span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5d78998b1de021c23d23f0ff767d1ab">  778</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Pos (0UL) </span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a09404a87c1f5b5c4aacdcd8b1f8f7ba8">  779</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENSET_HFCLKSTARTED_Pos) </span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42e31a73a65bd838e5534b5877d264c1">  780</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af234560d793c74ae9b25f1a26c3c4205">  781</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac26bdc5e6e342a103ceb0ba1662a6bba">  782</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENSET_HFCLKSTARTED_Set (1UL) </span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">/* Register: CLOCK_INTENCLR */</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160; </div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for CTTO event */</span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaaeab91f173105e469c0e63a3d3bd723">  788</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Pos (4UL) </span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af7c48ef588773a49a5efecd2508c21e1">  789</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_CTTO_Pos) </span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad6f8e740e9dc6b7ad5787873f99b3d0">  790</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Disabled (0UL) </span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25eff1162be20bc847e22e50351edf6c">  791</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Enabled (1UL) </span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a58b5458f645edb71c2b3a8c28dbe3e10">  792</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_CTTO_Clear (1UL) </span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for DONE event */</span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5afad55901ba33b4e0d1f1e2df40ea23">  795</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Pos (3UL) </span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0d72b65e20a3aef85a1af4cbf3266fcb">  796</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_DONE_Pos) </span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0aa52dc6923bbdab26e216b520f45adf">  797</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Disabled (0UL) </span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace3a96b95521b40510c542efab2e5a35">  798</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Enabled (1UL) </span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af568631564517dc704b41304669b68f4">  799</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_DONE_Clear (1UL) </span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for LFCLKSTARTED event */</span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aecf3cd7c63f89153779805fc89b96993">  802</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL) </span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99cc5ea22e9847cf2410c7abdefed65c">  803</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_LFCLKSTARTED_Pos) </span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5917406f57f9aab549b5ec5dba9961f">  804</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1c1a12aa8c75a2f8600a7e5081b768d">  805</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6c9366add9ac59effd5131b35803b66">  806</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL) </span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for HFCLKSTARTED event */</span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e48b0dc367a438a3a134ca957557573">  809</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL) </span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a963b913fb7430c696e41385f4c6a899d">  810</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL &lt;&lt; CLOCK_INTENCLR_HFCLKSTARTED_Pos) </span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a914ecc6b42f1559f39362cc73f199e26">  811</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14d41580e4bd96bf4cdd22377e9245f1">  812</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8be99ab25f103b5699c0e43752307599">  813</a></span>&#160;<span class="preprocessor">#define CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL) </span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">/* Register: CLOCK_HFCLKRUN */</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">/* Description: Status indicating that HFCLKSTART task has been triggered */</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160; </div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">/* Bit 0 : HFCLKSTART task triggered or not */</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ae23d5001e0d4ac0f134a0fde6ce9fb">  819</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_Pos (0UL) </span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af9f0f4bdbebea797459eac3fd5966b69">  820</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_Msk (0x1UL &lt;&lt; CLOCK_HFCLKRUN_STATUS_Pos) </span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a540f732c510699f6d87ce51a6d7c1269">  821</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL) </span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f927c92f25d23cf07c328c885cc13bf">  822</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKRUN_STATUS_Triggered (1UL) </span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/* Register: CLOCK_HFCLKSTAT */</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">/* Description: HFCLK status */</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160; </div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">/* Bit 16 : HFCLK state */</span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f1514f270b8178be08aa104d57e0ea6">  828</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_Pos (16UL) </span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a801b976dc1a96cf4dd45dc8f738b67b5">  829</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_Msk (0x1UL &lt;&lt; CLOCK_HFCLKSTAT_STATE_Pos) </span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39d3d85e4212ce4a8193a962a115b13e">  830</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_NotRunning (0UL) </span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad6d806a9cf6500a7c2a7a0c4a3fc9e3b">  831</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_STATE_Running (1UL) </span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">/* Bit 0 : Source of HFCLK */</span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2979bde429eba949a45dbbf98c8914d3">  834</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_Pos (0UL) </span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6385ac69a89a70f4da8f809f464ae2a6">  835</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_Msk (0x1UL &lt;&lt; CLOCK_HFCLKSTAT_SRC_Pos) </span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa1c210be11999e80be0a7d5ac72cd5ea">  836</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_RC (0UL) </span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a426bfe13bc822054f063f889c8a216a0">  837</a></span>&#160;<span class="preprocessor">#define CLOCK_HFCLKSTAT_SRC_Xtal (1UL) </span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/* Register: CLOCK_LFCLKRUN */</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">/* Description: Status indicating that LFCLKSTART task has been triggered */</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160; </div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">/* Bit 0 : LFCLKSTART task triggered or not */</span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14527764c8239fdb9893985fa1817e7b">  843</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_Pos (0UL) </span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a31dcc923bfba8e318d9600b4398beb7c">  844</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_Msk (0x1UL &lt;&lt; CLOCK_LFCLKRUN_STATUS_Pos) </span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c3ca66b90e27cacdce17183f884f524">  845</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL) </span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb8be8c26c6f4017569c7e6debab6359">  846</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKRUN_STATUS_Triggered (1UL) </span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">/* Register: CLOCK_LFCLKSTAT */</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">/* Description: LFCLK status */</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">/* Bit 16 : LFCLK state */</span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0ffb4bea2baf403aa6659c8e6640753">  852</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_Pos (16UL) </span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc3bc4ed11e2eb9e1d5c6b82ff978602">  853</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_Msk (0x1UL &lt;&lt; CLOCK_LFCLKSTAT_STATE_Pos) </span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aafff1b96ce3a388ebaf4c6df7cb077d3">  854</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_NotRunning (0UL) </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace0d9986b0cf0bf83e90c78ef1c7e19c">  855</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_STATE_Running (1UL) </span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/* Bits 1..0 : Source of LFCLK */</span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a19451c8fcaf84fbe51e28952724de147">  858</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Pos (0UL) </span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa94e3bfa818cf03785eaa5a295acec9b">  859</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Msk (0x3UL &lt;&lt; CLOCK_LFCLKSTAT_SRC_Pos) </span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72962d6e2f7d4e1e6997d5e339541138">  860</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_RC (0UL) </span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abfcd56119a1f08c012fb23dee6b12da7">  861</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Xtal (1UL) </span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a36ee3bbb655cd689055b7ae43ed3c9">  862</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSTAT_SRC_Synth (2UL) </span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">/* Register: CLOCK_LFCLKSRCCOPY */</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/* Description: Copy of LFCLKSRC register, set when LFCLKSTART task was triggered */</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160; </div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/* Bits 1..0 : Clock source */</span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8720d35865413d187e69530024909c72">  868</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL) </span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8b59f890e8ec57fa54a78473908fb69">  869</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL &lt;&lt; CLOCK_LFCLKSRCCOPY_SRC_Pos) </span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a883702d75210acfb6985bc4a87266c18">  870</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_RC (0UL) </span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0752ad5f6c89a3fbfd1b73c1b850fc62">  871</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL) </span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e77b2f3938f7b15843760255b2879ba">  872</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL) </span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">/* Register: CLOCK_LFCLKSRC */</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">/* Description: Clock source for the LFCLK */</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/* Bit 17 : Enable or disable external source for LFCLK */</span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac8a01f6a2fa84fdf2f444b9cb1fda45">  878</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_EXTERNAL_Pos (17UL) </span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a191dcbd51347b12fdcd2e25c6f5b6f40">  879</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_EXTERNAL_Msk (0x1UL &lt;&lt; CLOCK_LFCLKSRC_EXTERNAL_Pos) </span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57efe17d0be2aaa69e979ea674cc83c5">  880</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_EXTERNAL_Disabled (0UL) </span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7778a4421d6bffdb60f7f188ba1bd606">  881</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_EXTERNAL_Enabled (1UL) </span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">/* Bit 16 : Enable or disable bypass of LFCLK crystal oscillator with external clock source */</span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a342907ba0d2436fee2f11e25583a8a0e">  884</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_BYPASS_Pos (16UL) </span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a379930236be8a919e7dbe5816833ce79">  885</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_BYPASS_Msk (0x1UL &lt;&lt; CLOCK_LFCLKSRC_BYPASS_Pos) </span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0348bc160e8cb95cc0c9531fd317dddb">  886</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_BYPASS_Disabled (0UL) </span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af58ab8171769878d89487bb2338c06d8">  887</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_BYPASS_Enabled (1UL) </span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/* Bits 1..0 : Clock source */</span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a33446ab10f5bad2ae4709f28177eb379">  890</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Pos (0UL) </span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1ddabc0cba5c241b5ca8c4df29b2089">  891</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Msk (0x3UL &lt;&lt; CLOCK_LFCLKSRC_SRC_Pos) </span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a34a24c7562c1bcb43d82a90c63820220">  892</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_RC (0UL) </span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b9cf4ec1a2049614c3658480ba943b6">  893</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Xtal (1UL) </span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef1bae13af731817d05a289f7fc32488">  894</a></span>&#160;<span class="preprocessor">#define CLOCK_LFCLKSRC_SRC_Synth (2UL) </span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">/* Register: CLOCK_CTIV */</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/* Description: Calibration timer interval */</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160; </div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">/* Bits 6..0 : Calibration timer interval in multiple of 0.25 seconds. Range: 0.25 seconds to 31.75 seconds. */</span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6d28a1df082537191088892ef7ba6b0">  900</a></span>&#160;<span class="preprocessor">#define CLOCK_CTIV_CTIV_Pos (0UL) </span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a34b7f85409e02b0a905eca4545027bac">  901</a></span>&#160;<span class="preprocessor">#define CLOCK_CTIV_CTIV_Msk (0x7FUL &lt;&lt; CLOCK_CTIV_CTIV_Pos) </span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">/* Peripheral: COMP */</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">/* Description: Comparator */</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160; </div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">/* Register: COMP_TASKS_START */</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">/* Description: Start comparator */</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160; </div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1fae04901b580129b2a4cd8cca33c880">  911</a></span>&#160;<span class="preprocessor">#define COMP_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d61e5657e5a7637d12d7203071a2dba">  912</a></span>&#160;<span class="preprocessor">#define COMP_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; COMP_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">/* Register: COMP_TASKS_STOP */</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">/* Description: Stop comparator */</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160; </div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a529f09f0ba8be394f9592ca97734a1d5">  918</a></span>&#160;<span class="preprocessor">#define COMP_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a55d386cdedacf95cadf78032c87e06f9">  919</a></span>&#160;<span class="preprocessor">#define COMP_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; COMP_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/* Register: COMP_TASKS_SAMPLE */</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/* Description: Sample comparator value */</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160; </div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab364c333946e2cb789a2d428767a243e">  925</a></span>&#160;<span class="preprocessor">#define COMP_TASKS_SAMPLE_TASKS_SAMPLE_Pos (0UL) </span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc38abf3424f9ae1344fa4400b26cbf5">  926</a></span>&#160;<span class="preprocessor">#define COMP_TASKS_SAMPLE_TASKS_SAMPLE_Msk (0x1UL &lt;&lt; COMP_TASKS_SAMPLE_TASKS_SAMPLE_Pos) </span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/* Register: COMP_EVENTS_READY */</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/* Description: COMP is ready and output is valid */</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160; </div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a49905a2ae465467f2113554eab2a9393">  932</a></span>&#160;<span class="preprocessor">#define COMP_EVENTS_READY_EVENTS_READY_Pos (0UL) </span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7f7eb3bf21f82790fc1646d645121a5b">  933</a></span>&#160;<span class="preprocessor">#define COMP_EVENTS_READY_EVENTS_READY_Msk (0x1UL &lt;&lt; COMP_EVENTS_READY_EVENTS_READY_Pos) </span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">/* Register: COMP_EVENTS_DOWN */</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">/* Description: Downward crossing */</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160; </div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa53a65f93fa2a0c85998bfecd4b8dec0">  939</a></span>&#160;<span class="preprocessor">#define COMP_EVENTS_DOWN_EVENTS_DOWN_Pos (0UL) </span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a54b88588c2e9a964d09a668fb2befd3a">  940</a></span>&#160;<span class="preprocessor">#define COMP_EVENTS_DOWN_EVENTS_DOWN_Msk (0x1UL &lt;&lt; COMP_EVENTS_DOWN_EVENTS_DOWN_Pos) </span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">/* Register: COMP_EVENTS_UP */</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/* Description: Upward crossing */</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160; </div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a201eed1eb4dba25d7219ea5009b1180d">  946</a></span>&#160;<span class="preprocessor">#define COMP_EVENTS_UP_EVENTS_UP_Pos (0UL) </span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63eb2586851f82766d79cd10275bc7e5">  947</a></span>&#160;<span class="preprocessor">#define COMP_EVENTS_UP_EVENTS_UP_Msk (0x1UL &lt;&lt; COMP_EVENTS_UP_EVENTS_UP_Pos) </span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/* Register: COMP_EVENTS_CROSS */</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">/* Description: Downward or upward crossing */</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160; </div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1db8718bda0b902e8cf35cb06c60604">  953</a></span>&#160;<span class="preprocessor">#define COMP_EVENTS_CROSS_EVENTS_CROSS_Pos (0UL) </span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a73e1ab01341ff81d1cef328c38f21cd9">  954</a></span>&#160;<span class="preprocessor">#define COMP_EVENTS_CROSS_EVENTS_CROSS_Msk (0x1UL &lt;&lt; COMP_EVENTS_CROSS_EVENTS_CROSS_Pos) </span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">/* Register: COMP_SHORTS */</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160; </div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">/* Bit 4 : Shortcut between CROSS event and STOP task */</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a84682504c6df10195f6564603f0e7070">  960</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_CROSS_STOP_Pos (4UL) </span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5251244426c8d5eeaf62002b2e5b042">  961</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_CROSS_STOP_Msk (0x1UL &lt;&lt; COMP_SHORTS_CROSS_STOP_Pos) </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7338a4504593da2525d928af881afcb1">  962</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_CROSS_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a016bbba6d4261beb8c3290330a472b97">  963</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_CROSS_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">/* Bit 3 : Shortcut between UP event and STOP task */</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1ffeb3a27ad80e19e0b323efa7e33db">  966</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_UP_STOP_Pos (3UL) </span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3dfb419d05b37d090e6bfdfba983a68a">  967</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_UP_STOP_Msk (0x1UL &lt;&lt; COMP_SHORTS_UP_STOP_Pos) </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af8dd27855a397692fddb7d18b1a450b0">  968</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_UP_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad10298b96bd6417fb7e05399f31bd92">  969</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_UP_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">/* Bit 2 : Shortcut between DOWN event and STOP task */</span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e633fe48f2ef5c2fcd0ed7b2c2a633d">  972</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_DOWN_STOP_Pos (2UL) </span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a269e30d9e461d87ce0a983afe8c3cd26">  973</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_DOWN_STOP_Msk (0x1UL &lt;&lt; COMP_SHORTS_DOWN_STOP_Pos) </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c4e1af1061a4f25f80a38b18f21b128">  974</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_DOWN_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a315b046f37969405f311885df9edb3cb">  975</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_DOWN_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">/* Bit 1 : Shortcut between READY event and STOP task */</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d6bf89285adc47e583cb746b8df3526">  978</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_STOP_Pos (1UL) </span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab528460959fea98ae632da68ba3aa9fb">  979</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_STOP_Msk (0x1UL &lt;&lt; COMP_SHORTS_READY_STOP_Pos) </span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa47a74c0bd30b2236ac447a794f9a6ea">  980</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae503d90f786af3b24a7a9cec2102c706">  981</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">/* Bit 0 : Shortcut between READY event and SAMPLE task */</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2e08205b3f5f64c5063e47be5905865">  984</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_SAMPLE_Pos (0UL) </span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24bdac6f3e696810972e182f8bbc62bf">  985</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_SAMPLE_Msk (0x1UL &lt;&lt; COMP_SHORTS_READY_SAMPLE_Pos) </span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a35f2dcb92628d1aca7058685fe78b325">  986</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_SAMPLE_Disabled (0UL) </span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab6ac5cd438b7a72f1680a901afdc2a94">  987</a></span>&#160;<span class="preprocessor">#define COMP_SHORTS_READY_SAMPLE_Enabled (1UL) </span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">/* Register: COMP_INTEN */</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160; </div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">/* Bit 3 : Enable or disable interrupt for CROSS event */</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a194a0b9d32a9181df86958bf12b38bdd">  993</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_CROSS_Pos (3UL) </span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a227da6f3994b72281f3fb9db55569b">  994</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_CROSS_Msk (0x1UL &lt;&lt; COMP_INTEN_CROSS_Pos) </span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43230ff4d6849936d64e6532600c8d84">  995</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_CROSS_Disabled (0UL) </span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e6a0e1ee20ffb15e861bbcf4a491267">  996</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_CROSS_Enabled (1UL) </span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">/* Bit 2 : Enable or disable interrupt for UP event */</span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76d095094f1474f4384e00afc6de9f1b">  999</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_UP_Pos (2UL) </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39e766b9bd0ba54661b1019c7ecf2bb7"> 1000</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_UP_Msk (0x1UL &lt;&lt; COMP_INTEN_UP_Pos) </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a065d0943692efe0f79047961c0b4513f"> 1001</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_UP_Disabled (0UL) </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a45bc62be7d4f11f0f6fe691e96aeddd1"> 1002</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_UP_Enabled (1UL) </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">/* Bit 1 : Enable or disable interrupt for DOWN event */</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7a1060c4405753f9297305fedfd0d23d"> 1005</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_DOWN_Pos (1UL) </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab98a184be2edd55c98aed567df4fe556"> 1006</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_DOWN_Msk (0x1UL &lt;&lt; COMP_INTEN_DOWN_Pos) </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c7b28a171502011e1b9b8c7c223f619"> 1007</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_DOWN_Disabled (0UL) </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abcac852d6fe93817db6b7719031de407"> 1008</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_DOWN_Enabled (1UL) </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">/* Bit 0 : Enable or disable interrupt for READY event */</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acda06128e1e2cf18a08461931057b340"> 1011</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_READY_Pos (0UL) </span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e73d9a3726fc8ec5a0596369f6fdce8"> 1012</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_READY_Msk (0x1UL &lt;&lt; COMP_INTEN_READY_Pos) </span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9352c54d319deb336eaec221051b6c17"> 1013</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_READY_Disabled (0UL) </span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5095b399d7df31321facb869286b3876"> 1014</a></span>&#160;<span class="preprocessor">#define COMP_INTEN_READY_Enabled (1UL) </span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">/* Register: COMP_INTENSET */</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160; </div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for CROSS event */</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a833f478947cf287c96314e0f07f746fc"> 1020</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_CROSS_Pos (3UL) </span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8c3dca29cc25c59e74f80169dff7fbbf"> 1021</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_CROSS_Msk (0x1UL &lt;&lt; COMP_INTENSET_CROSS_Pos) </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae916219f883b9d067c980083896c2863"> 1022</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_CROSS_Disabled (0UL) </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a411e597687cc0ac1cfc2ab7bac7a656a"> 1023</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_CROSS_Enabled (1UL) </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac050338b66bb58b6aa98801b639c5b6"> 1024</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_CROSS_Set (1UL) </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for UP event */</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5c9079c153066e192e32a4b5707184e"> 1027</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_UP_Pos (2UL) </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af576c4e490689b4bf20e822081850510"> 1028</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_UP_Msk (0x1UL &lt;&lt; COMP_INTENSET_UP_Pos) </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad17f57c777b5d144ea7f025b75e86d3"> 1029</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_UP_Disabled (0UL) </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a670522d1c01c939061a9fd1337a3a6e2"> 1030</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_UP_Enabled (1UL) </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad0d80bb33b8c0710d65e6b525fcf7c1"> 1031</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_UP_Set (1UL) </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for DOWN event */</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae78c0510635f350e8f3499bdd199fdda"> 1034</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_DOWN_Pos (1UL) </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a18d2dea28ea174e40af8614c78e15e22"> 1035</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_DOWN_Msk (0x1UL &lt;&lt; COMP_INTENSET_DOWN_Pos) </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa8d3b4b5b2656d3024ab0712a5180959"> 1036</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_DOWN_Disabled (0UL) </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad78a2d5e1c03a48724e9e0761724219b"> 1037</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_DOWN_Enabled (1UL) </span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5f24b929e04a2ddafcc0d1c76c6cd279"> 1038</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_DOWN_Set (1UL) </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for READY event */</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa3aee0821386ba23f733d201947288b3"> 1041</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_READY_Pos (0UL) </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa28eaacc210477fcf8dbf412feb5deb0"> 1042</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_READY_Msk (0x1UL &lt;&lt; COMP_INTENSET_READY_Pos) </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a09dda24c7d50dd06125823fcf51b9c78"> 1043</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_READY_Disabled (0UL) </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac8082254772a8305f97223dbac7d10bc"> 1044</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_READY_Enabled (1UL) </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#add8e6d4935438b41f38ca33a012102bd"> 1045</a></span>&#160;<span class="preprocessor">#define COMP_INTENSET_READY_Set (1UL) </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">/* Register: COMP_INTENCLR */</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for CROSS event */</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b12f73e3d4261a6c81dd5ef937c6f9f"> 1051</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_CROSS_Pos (3UL) </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e206a02dc9e2a0fcb3b27e9db6de13a"> 1052</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_CROSS_Msk (0x1UL &lt;&lt; COMP_INTENCLR_CROSS_Pos) </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a161223704d801fe4617c7ea3013dfda0"> 1053</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_CROSS_Disabled (0UL) </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b9cdf5acf6caaf35d5ad958b3efe1be"> 1054</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_CROSS_Enabled (1UL) </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9caec5ba7b3f5efbbf72b679026bdaa1"> 1055</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_CROSS_Clear (1UL) </span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for UP event */</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad1611350625c3ecde6de41ba22ce9f38"> 1058</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_UP_Pos (2UL) </span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6637292e94017bca9962c899637da915"> 1059</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_UP_Msk (0x1UL &lt;&lt; COMP_INTENCLR_UP_Pos) </span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b3503929e1b84102c5efe99e28f1549"> 1060</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_UP_Disabled (0UL) </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb0fb01760029edacb9f9e9aec4a8c8f"> 1061</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_UP_Enabled (1UL) </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a821c7bc889ed71f4c047211a633b39f9"> 1062</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_UP_Clear (1UL) </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for DOWN event */</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abfd7a4a05364d76ecf4bc2b6b1939843"> 1065</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_DOWN_Pos (1UL) </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a547d549cf920b24e8ff6a6f606b0acc9"> 1066</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_DOWN_Msk (0x1UL &lt;&lt; COMP_INTENCLR_DOWN_Pos) </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae9c8814c30b7c81790814f2c360f81f2"> 1067</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_DOWN_Disabled (0UL) </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af3aba265134d965bc88fd12aa25a68f5"> 1068</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_DOWN_Enabled (1UL) </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae11c02c4904a7dd5588829a031842cb4"> 1069</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_DOWN_Clear (1UL) </span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for READY event */</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0cc7dfc27938c7292d3ec367914f7b93"> 1072</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_READY_Pos (0UL) </span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aade0e790e79e55f996e107d32a58d6b3"> 1073</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_READY_Msk (0x1UL &lt;&lt; COMP_INTENCLR_READY_Pos) </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aacd12dcc3f6b94773d3bdb65db672162"> 1074</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_READY_Disabled (0UL) </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa257f45a48785d413596eff845edeedd"> 1075</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_READY_Enabled (1UL) </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f71f172947d572889121674a99745ad"> 1076</a></span>&#160;<span class="preprocessor">#define COMP_INTENCLR_READY_Clear (1UL) </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/* Register: COMP_RESULT */</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/* Description: Compare result */</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160; </div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">/* Bit 0 : Result of last compare. Decision point SAMPLE task. */</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9df2d77181d684d6bb9bed96726abd9"> 1082</a></span>&#160;<span class="preprocessor">#define COMP_RESULT_RESULT_Pos (0UL) </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0fbfe736b9a39d7122784acc8b9d0cf5"> 1083</a></span>&#160;<span class="preprocessor">#define COMP_RESULT_RESULT_Msk (0x1UL &lt;&lt; COMP_RESULT_RESULT_Pos) </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f7845e7470c34634a8229bf0936e9aa"> 1084</a></span>&#160;<span class="preprocessor">#define COMP_RESULT_RESULT_Below (0UL) </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a81ae10d7b4275877233b31f6a657d771"> 1085</a></span>&#160;<span class="preprocessor">#define COMP_RESULT_RESULT_Above (1UL) </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">/* Register: COMP_ENABLE */</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">/* Description: COMP enable */</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160; </div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">/* Bits 1..0 : Enable or disable COMP */</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13b363e88899b2367a0a5d8f19e8d8a3"> 1091</a></span>&#160;<span class="preprocessor">#define COMP_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a258c07573ee3f933641a5182b67883de"> 1092</a></span>&#160;<span class="preprocessor">#define COMP_ENABLE_ENABLE_Msk (0x3UL &lt;&lt; COMP_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ed1c5e2867c02f100239f0b3546aa6f"> 1093</a></span>&#160;<span class="preprocessor">#define COMP_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac7d5170f4ccb7d4a718b760cdcf07598"> 1094</a></span>&#160;<span class="preprocessor">#define COMP_ENABLE_ENABLE_Enabled (2UL) </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">/* Register: COMP_PSEL */</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">/* Description: Pin select */</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160; </div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/* Bits 2..0 : Analog pin select */</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a875fda2b717648c557413bfd96dc44ca"> 1100</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_Pos (0UL) </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5dfc7e9ab17f2f97305fd38ac03d029d"> 1101</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_Msk (0x7UL &lt;&lt; COMP_PSEL_PSEL_Pos) </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5725fca1a207538fd77831db981315e1"> 1102</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput0 (0UL) </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac22d78b341402acc042fddf2906c649b"> 1103</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput1 (1UL) </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac8825bc8d26e9165c83e3dae05999bc"> 1104</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput2 (2UL) </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a355b83b33e2c5466b2b0ac40aa27425a"> 1105</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput3 (3UL) </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a7fee4ffdb7feddee317192fd91f2c2"> 1106</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput4 (4UL) </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43bd8dcfbc2813a550e5a48ee7cc46b9"> 1107</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput5 (5UL) </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4350ca9426847a415546fade9d265fe"> 1108</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_AnalogInput6 (6UL) </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7c048e9951f5dcfed2f829e68d66f85e"> 1109</a></span>&#160;<span class="preprocessor">#define COMP_PSEL_PSEL_VddDiv2 (7UL) </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/* Register: COMP_REFSEL */</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">/* Description: Reference source select for single-ended mode */</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160; </div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/* Bits 2..0 : Reference select */</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace7eaa672f626bc91777b5b11723f69f"> 1115</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_Pos (0UL) </span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5172a7f5badc85d4dbea0b90c39b2b4"> 1116</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_Msk (0x7UL &lt;&lt; COMP_REFSEL_REFSEL_Pos) </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1172dfd073228d54174d96237ba7647"> 1117</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_Int1V2 (0UL) </span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2dc4a2f6d3a5fec93b67d974afd869c9"> 1118</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_Int1V8 (1UL) </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f65649fcce7c1d8b53d666ea0df8238"> 1119</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_Int2V4 (2UL) </span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b97cb7620ebed90de604caf22b9ffec"> 1120</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_VDD (4UL) </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9b910fac6f4af1e6718151ae1e899e0"> 1121</a></span>&#160;<span class="preprocessor">#define COMP_REFSEL_REFSEL_ARef (5UL) </span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/* Register: COMP_EXTREFSEL */</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">/* Description: External reference select */</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160; </div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">/* Bits 2..0 : External analog reference select */</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b114e307b2809197ea6efdd692234c0"> 1127</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_Pos (0UL) </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc195800ab79114cc51ab5b44b6c527d"> 1128</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_Msk (0x7UL &lt;&lt; COMP_EXTREFSEL_EXTREFSEL_Pos) </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a057ceba7a69dc46a597bbd60464fde1b"> 1129</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL) </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8c88e5bee18ddca9172c7e31ba50f82c"> 1130</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL) </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a69788c780ab2734ed98586218b60195c"> 1131</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference2 (2UL) </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5f38b20c15e081bb77f698df36d507ca"> 1132</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference3 (3UL) </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa1073f53212414049374191fb87844bf"> 1133</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference4 (4UL) </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a980afa3b449f4380537b54d4952fa923"> 1134</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference5 (5UL) </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a71c368f1fe0bddd999050681ef05c002"> 1135</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference6 (6UL) </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1415000a91f55864980b8710cab90df0"> 1136</a></span>&#160;<span class="preprocessor">#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference7 (7UL) </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">/* Register: COMP_TH */</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/* Description: Threshold configuration for hysteresis unit */</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160; </div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">/* Bits 13..8 : VUP = (THUP+1)/64*VREF */</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99279b53450507b4a27a27ba2ff6ccb5"> 1142</a></span>&#160;<span class="preprocessor">#define COMP_TH_THUP_Pos (8UL) </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ec65088b6d396f3fe68698869d76387"> 1143</a></span>&#160;<span class="preprocessor">#define COMP_TH_THUP_Msk (0x3FUL &lt;&lt; COMP_TH_THUP_Pos) </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">/* Bits 5..0 : VDOWN = (THDOWN+1)/64*VREF */</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77a7f23afffd8d2a457868c4bed5309f"> 1146</a></span>&#160;<span class="preprocessor">#define COMP_TH_THDOWN_Pos (0UL) </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeda936bf191c35bb73d6ecb397b3e372"> 1147</a></span>&#160;<span class="preprocessor">#define COMP_TH_THDOWN_Msk (0x3FUL &lt;&lt; COMP_TH_THDOWN_Pos) </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">/* Register: COMP_MODE */</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">/* Description: Mode configuration */</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160; </div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">/* Bit 8 : Main operation modes */</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aab6a46dcf3c2ca303559772462c8a52d"> 1153</a></span>&#160;<span class="preprocessor">#define COMP_MODE_MAIN_Pos (8UL) </span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2f84779ab5a8c4d679db3ec8a400974d"> 1154</a></span>&#160;<span class="preprocessor">#define COMP_MODE_MAIN_Msk (0x1UL &lt;&lt; COMP_MODE_MAIN_Pos) </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a21de9ceeacfe681fc6885af2cb52667c"> 1155</a></span>&#160;<span class="preprocessor">#define COMP_MODE_MAIN_SE (0UL) </span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a974b74e31c8a8fca57f8c11589c47807"> 1156</a></span>&#160;<span class="preprocessor">#define COMP_MODE_MAIN_Diff (1UL) </span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">/* Bits 1..0 : Speed and power modes */</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a253856e13b6fb93006d9cbfbe50ce57c"> 1159</a></span>&#160;<span class="preprocessor">#define COMP_MODE_SP_Pos (0UL) </span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad98a064830c218fa10c1bd58df403025"> 1160</a></span>&#160;<span class="preprocessor">#define COMP_MODE_SP_Msk (0x3UL &lt;&lt; COMP_MODE_SP_Pos) </span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a538ec15ff00833eaa7ed955ce5a57dae"> 1161</a></span>&#160;<span class="preprocessor">#define COMP_MODE_SP_Low (0UL) </span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab4f6f0ff12809a50354717cf1362dec6"> 1162</a></span>&#160;<span class="preprocessor">#define COMP_MODE_SP_Normal (1UL) </span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8e5bcbf7d130552b638a6f2aee83d3f"> 1163</a></span>&#160;<span class="preprocessor">#define COMP_MODE_SP_High (2UL) </span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/* Register: COMP_HYST */</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/* Description: Comparator hysteresis enable */</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160; </div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">/* Bit 0 : Comparator hysteresis */</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9195804de3f5d886b15bb38e25fba938"> 1169</a></span>&#160;<span class="preprocessor">#define COMP_HYST_HYST_Pos (0UL) </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76d6501e0b20b39f114530fd5283b80f"> 1170</a></span>&#160;<span class="preprocessor">#define COMP_HYST_HYST_Msk (0x1UL &lt;&lt; COMP_HYST_HYST_Pos) </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a84e5d5f3e5faefab7c71f129eb38cca4"> 1171</a></span>&#160;<span class="preprocessor">#define COMP_HYST_HYST_NoHyst (0UL) </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63f3fcb73518c37522a0ea1d77af261d"> 1172</a></span>&#160;<span class="preprocessor">#define COMP_HYST_HYST_Hyst50mV (1UL) </span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/* Peripheral: ECB */</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">/* Description: AES ECB Mode Encryption */</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160; </div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">/* Register: ECB_TASKS_STARTECB */</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">/* Description: Start ECB block encrypt */</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160; </div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39e05c2aaffed6bace97a578f72cfc89"> 1182</a></span>&#160;<span class="preprocessor">#define ECB_TASKS_STARTECB_TASKS_STARTECB_Pos (0UL) </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a69113760ce8b4795f5d4063bb8954da2"> 1183</a></span>&#160;<span class="preprocessor">#define ECB_TASKS_STARTECB_TASKS_STARTECB_Msk (0x1UL &lt;&lt; ECB_TASKS_STARTECB_TASKS_STARTECB_Pos) </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/* Register: ECB_TASKS_STOPECB */</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">/* Description: Abort a possible executing ECB operation */</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160; </div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af7f8be4d1b05f277abc53954680c2393"> 1189</a></span>&#160;<span class="preprocessor">#define ECB_TASKS_STOPECB_TASKS_STOPECB_Pos (0UL) </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af64aedfce101fd4d4cfed7041a389a90"> 1190</a></span>&#160;<span class="preprocessor">#define ECB_TASKS_STOPECB_TASKS_STOPECB_Msk (0x1UL &lt;&lt; ECB_TASKS_STOPECB_TASKS_STOPECB_Pos) </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">/* Register: ECB_EVENTS_ENDECB */</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/* Description: ECB block encrypt complete */</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160; </div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a214a3022cea90ee6a1501b6cfbbbd4b1"> 1196</a></span>&#160;<span class="preprocessor">#define ECB_EVENTS_ENDECB_EVENTS_ENDECB_Pos (0UL) </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29f9dc17225cd4f5ee7d481657edada0"> 1197</a></span>&#160;<span class="preprocessor">#define ECB_EVENTS_ENDECB_EVENTS_ENDECB_Msk (0x1UL &lt;&lt; ECB_EVENTS_ENDECB_EVENTS_ENDECB_Pos) </span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/* Register: ECB_EVENTS_ERRORECB */</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">/* Description: ECB block encrypt aborted because of a STOPECB task or due to an error */</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160; </div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b0a5fcb5b614b0e64c15cead2223f10"> 1203</a></span>&#160;<span class="preprocessor">#define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Pos (0UL) </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a287d0d45dffe21df803379e2a8bb0c8a"> 1204</a></span>&#160;<span class="preprocessor">#define ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Msk (0x1UL &lt;&lt; ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Pos) </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">/* Register: ECB_INTENSET */</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160; </div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for ERRORECB event */</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3faa65da31ef89363ca7143dbf4a8a92"> 1210</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Pos (1UL) </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a28fa7751e0000b344b021fe710772094"> 1211</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Msk (0x1UL &lt;&lt; ECB_INTENSET_ERRORECB_Pos) </span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab63994c41e6cfa49c6db386e9c7d2377"> 1212</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Disabled (0UL) </span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9719ad05db72fcb3e0835c57c515cb42"> 1213</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Enabled (1UL) </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2609ecadc1c45f7266cc9f89f6db4b66"> 1214</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ERRORECB_Set (1UL) </span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for ENDECB event */</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee1ac28e02f4ce6893b4de261bc3610e"> 1217</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Pos (0UL) </span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5109ded925968339675910e7b936fe1f"> 1218</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Msk (0x1UL &lt;&lt; ECB_INTENSET_ENDECB_Pos) </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57524d608786646b2905880640aa952a"> 1219</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Disabled (0UL) </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adbb13ae4ba63af56c4d62975217ea847"> 1220</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Enabled (1UL) </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8606824167cbd55b419b0453985197a"> 1221</a></span>&#160;<span class="preprocessor">#define ECB_INTENSET_ENDECB_Set (1UL) </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">/* Register: ECB_INTENCLR */</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160; </div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for ERRORECB event */</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af859bd2b370a6f6db76ca5286d0381cd"> 1227</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Pos (1UL) </span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7f6f7c5c06d126d68fec3cd2a08fab2b"> 1228</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Msk (0x1UL &lt;&lt; ECB_INTENCLR_ERRORECB_Pos) </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd4351bb0ff554616322847a8459d492"> 1229</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Disabled (0UL) </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae4159066ba57eb88fcfcdff4a38353e5"> 1230</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Enabled (1UL) </span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af76dd643fa3bd9b90ab1ef2ceef04a0c"> 1231</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ERRORECB_Clear (1UL) </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for ENDECB event */</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a19ab6b29fc98dd1745daffb8610275c0"> 1234</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Pos (0UL) </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61aee7c19eeaea30ac2659e3620faf4d"> 1235</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Msk (0x1UL &lt;&lt; ECB_INTENCLR_ENDECB_Pos) </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a68b99414029eb7d33fc82ab4ae23137d"> 1236</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Disabled (0UL) </span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11bdc66bef55e99c6e4b35a0b2f910f9"> 1237</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Enabled (1UL) </span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc8fb87a3398463626e8b695c928c296"> 1238</a></span>&#160;<span class="preprocessor">#define ECB_INTENCLR_ENDECB_Clear (1UL) </span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">/* Register: ECB_ECBDATAPTR */</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">/* Description: ECB block encrypt memory pointers */</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160; </div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to the ECB data structure (see Table 1 ECB data structure overview) */</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac5b74188d3327c5059b29ebdfc510488"> 1244</a></span>&#160;<span class="preprocessor">#define ECB_ECBDATAPTR_ECBDATAPTR_Pos (0UL) </span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a27478ec5b347ae4b20e14e044234199b"> 1245</a></span>&#160;<span class="preprocessor">#define ECB_ECBDATAPTR_ECBDATAPTR_Msk (0xFFFFFFFFUL &lt;&lt; ECB_ECBDATAPTR_ECBDATAPTR_Pos) </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">/* Peripheral: EGU */</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">/* Description: Event Generator Unit 0 */</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160; </div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">/* Register: EGU_TASKS_TRIGGER */</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">/* Description: Description collection[0]:  Trigger 0 for triggering the corresponding TRIGGERED[0] event */</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160; </div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af2226ff3adf77a85663fb48b1c03889a"> 1255</a></span>&#160;<span class="preprocessor">#define EGU_TASKS_TRIGGER_TASKS_TRIGGER_Pos (0UL) </span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab28f04f8912863db7b6479cb7c549d4a"> 1256</a></span>&#160;<span class="preprocessor">#define EGU_TASKS_TRIGGER_TASKS_TRIGGER_Msk (0x1UL &lt;&lt; EGU_TASKS_TRIGGER_TASKS_TRIGGER_Pos) </span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">/* Register: EGU_EVENTS_TRIGGERED */</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">/* Description: Description collection[0]:  Event number 0 generated by triggering the corresponding TRIGGER[0] task */</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160; </div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4189de3b37e73b9b21c7718af607f598"> 1262</a></span>&#160;<span class="preprocessor">#define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Pos (0UL) </span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9fd21efa7175d81f1a0b3658117c105a"> 1263</a></span>&#160;<span class="preprocessor">#define EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Msk (0x1UL &lt;&lt; EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Pos) </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">/* Register: EGU_INTEN */</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160; </div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">/* Bit 15 : Enable or disable interrupt for TRIGGERED[15] event */</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a050157709f1f827c959ca0dfef635564"> 1269</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED15_Pos (15UL) </span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afe71f6cf715798155a761a8cb82a3605"> 1270</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED15_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED15_Pos) </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a54c9d20b766c708bc1ffb5881928d9ad"> 1271</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED15_Disabled (0UL) </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a676d3358dcade37a01d15161be98de3e"> 1272</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED15_Enabled (1UL) </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">/* Bit 14 : Enable or disable interrupt for TRIGGERED[14] event */</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ca24749d23a3539ab49fda6ef8734e7"> 1275</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED14_Pos (14UL) </span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2f093759bf00862e857d89940654030f"> 1276</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED14_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED14_Pos) </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac2a08cc9c48ecde7b0667124c6c7f13f"> 1277</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED14_Disabled (0UL) </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf6bfcd8d67c5083e832dd29be403058"> 1278</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED14_Enabled (1UL) </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">/* Bit 13 : Enable or disable interrupt for TRIGGERED[13] event */</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac8d6b8dd9e50241de015c8f639cfbceb"> 1281</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED13_Pos (13UL) </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d80d2080d8be4b52226f13688e55484"> 1282</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED13_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED13_Pos) </span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e7b28b2adc7fc91894622ab48db98d7"> 1283</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED13_Disabled (0UL) </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a37c01598d8a3b96e291bc1fb0d43ac81"> 1284</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED13_Enabled (1UL) </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/* Bit 12 : Enable or disable interrupt for TRIGGERED[12] event */</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca184ca79165f25d237e364bdf019385"> 1287</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED12_Pos (12UL) </span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a561fdccec19f751b41e2f2dbec55338a"> 1288</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED12_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED12_Pos) </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f50d74bdb3b712499bb767f393797f5"> 1289</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED12_Disabled (0UL) </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a317da39f41276d0909818a252978c4e1"> 1290</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED12_Enabled (1UL) </span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">/* Bit 11 : Enable or disable interrupt for TRIGGERED[11] event */</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad065f94474b8fd50045d66f16b828cff"> 1293</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED11_Pos (11UL) </span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aba2b6b24d7d9072347cfe4a3caea814a"> 1294</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED11_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED11_Pos) </span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a543da26cffaad30c72ba9a16f737863c"> 1295</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED11_Disabled (0UL) </span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20e3f51cd20a8265a774ba91f6bb1dc3"> 1296</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED11_Enabled (1UL) </span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/* Bit 10 : Enable or disable interrupt for TRIGGERED[10] event */</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#add3941e0372a7eacc2613e2140cc090d"> 1299</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED10_Pos (10UL) </span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86dd694778c3b945ac4ea22500798365"> 1300</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED10_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED10_Pos) </span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a608e962798dd152d55db6f23e6e148ca"> 1301</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED10_Disabled (0UL) </span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab0385b9c03a5b0e940f975ebd497f520"> 1302</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED10_Enabled (1UL) </span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">/* Bit 9 : Enable or disable interrupt for TRIGGERED[9] event */</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a96f93300a55eef8cf1cc9768913ef4ad"> 1305</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED9_Pos (9UL) </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57dd246cfa9cf0cfd59bc1a7dc4142f1"> 1306</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED9_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED9_Pos) </span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea03a23ed9df8d7558844df8dc47724b"> 1307</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED9_Disabled (0UL) </span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8bf73fe1776f46811924258400aaea90"> 1308</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED9_Enabled (1UL) </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">/* Bit 8 : Enable or disable interrupt for TRIGGERED[8] event */</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24a5ce5b7248a3de6c3b442fa5143770"> 1311</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED8_Pos (8UL) </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ba1599835fc83a047d250f7546013ee"> 1312</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED8_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED8_Pos) </span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5dc4ebf6bf581ed69624d44a7c4dba1"> 1313</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED8_Disabled (0UL) </span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fb4bfe10d32b930200ed24e9cab7bf7"> 1314</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED8_Enabled (1UL) </span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/* Bit 7 : Enable or disable interrupt for TRIGGERED[7] event */</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1675f3377090cc40649169413364a50"> 1317</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED7_Pos (7UL) </span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99d8940d3595a8c68aee756e4b12c660"> 1318</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED7_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED7_Pos) </span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa65d343e4efa5375d43d000f8e3b32cc"> 1319</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED7_Disabled (0UL) </span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4cdfaaae86d9aabd6a1cb5880e97f62d"> 1320</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED7_Enabled (1UL) </span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">/* Bit 6 : Enable or disable interrupt for TRIGGERED[6] event */</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab6dfa7a80025566c2ac258fb63d10e8d"> 1323</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED6_Pos (6UL) </span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5f22b81b592404dbf4797aaaf7cd438"> 1324</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED6_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED6_Pos) </span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a65ff6f97408933678ce6e30c55f57f53"> 1325</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED6_Disabled (0UL) </span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af031b38d708ad9f794768e159a8193b0"> 1326</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED6_Enabled (1UL) </span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">/* Bit 5 : Enable or disable interrupt for TRIGGERED[5] event */</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42a19079514d2bcc789f85a73d4f9e39"> 1329</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED5_Pos (5UL) </span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a487ac0e52a31ed7712bcd7756c7986fd"> 1330</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED5_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED5_Pos) </span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adfa6b7b276c2278214dc7b6e8ffad9c7"> 1331</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED5_Disabled (0UL) </span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2950cb035589326347603dde4e9a8d1f"> 1332</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED5_Enabled (1UL) </span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">/* Bit 4 : Enable or disable interrupt for TRIGGERED[4] event */</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad99b04999eef6ad1f51a1d039eb8525b"> 1335</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED4_Pos (4UL) </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5f2389cad38030c93a2c84f61880eb1f"> 1336</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED4_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED4_Pos) </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a02b6350a0d5726afadd1ae92ddd46159"> 1337</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED4_Disabled (0UL) </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4be9e6442828ab0544e5e1515520e3e8"> 1338</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED4_Enabled (1UL) </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">/* Bit 3 : Enable or disable interrupt for TRIGGERED[3] event */</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8bee0e35d67a8ae51e0487df1a8e6cc6"> 1341</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED3_Pos (3UL) </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5c4b901a24144585751c16fa26ff4d30"> 1342</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED3_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED3_Pos) </span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5730c52e0e11f45ac17b4e997cda6949"> 1343</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED3_Disabled (0UL) </span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c555deea63a355735c8a5c65a1f9467"> 1344</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED3_Enabled (1UL) </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">/* Bit 2 : Enable or disable interrupt for TRIGGERED[2] event */</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a34ae2740dbfbba47555214910d3db3c3"> 1347</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED2_Pos (2UL) </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac5bbe3a0d45136b727e85d762aac4ac"> 1348</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED2_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED2_Pos) </span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa1c5f9fa2d47ba369599c55412b9db3d"> 1349</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED2_Disabled (0UL) </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af94e296fe45e3228543544124c45510d"> 1350</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED2_Enabled (1UL) </span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">/* Bit 1 : Enable or disable interrupt for TRIGGERED[1] event */</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2102abaffde97aa5e76fc71ead795879"> 1353</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED1_Pos (1UL) </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6724d8c11d393c5fd7eb67d445e0c682"> 1354</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED1_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED1_Pos) </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a08c7988a7d6890348a28da1db48c538e"> 1355</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED1_Disabled (0UL) </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad31ae63f5595bfc7bea7fa1a505f27cc"> 1356</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED1_Enabled (1UL) </span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">/* Bit 0 : Enable or disable interrupt for TRIGGERED[0] event */</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a70148ef323c43a14ac0d3b5718ae77e5"> 1359</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED0_Pos (0UL) </span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a471ce0af1473fb69e89c87cfd2c8d78e"> 1360</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED0_Msk (0x1UL &lt;&lt; EGU_INTEN_TRIGGERED0_Pos) </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a92278161dcf4b15c9beddef2c34fcd4d"> 1361</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED0_Disabled (0UL) </span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3cf70258d4232dfcae0fc20695d79bd4"> 1362</a></span>&#160;<span class="preprocessor">#define EGU_INTEN_TRIGGERED0_Enabled (1UL) </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">/* Register: EGU_INTENSET */</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160; </div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">/* Bit 15 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[15] event */</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b48c0a43b669005fb21244d73c45740"> 1368</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED15_Pos (15UL) </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1db503c25b7298d7461177885206084"> 1369</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED15_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED15_Pos) </span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86cf2d64c6b947bfab2e0cf819fcd8b4"> 1370</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED15_Disabled (0UL) </span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b4a4bf2a09f6696173c149e3160f70e"> 1371</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED15_Enabled (1UL) </span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af33280e73689035d33914cc546e8069a"> 1372</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED15_Set (1UL) </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">/* Bit 14 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[14] event */</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a074d3c14a4ad132a7d0f0529ac968803"> 1375</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED14_Pos (14UL) </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#addf861a54d3e1f216eb214d6ed36c104"> 1376</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED14_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED14_Pos) </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d74c6ffaf69d3157dffc4b7c255038a"> 1377</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED14_Disabled (0UL) </span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af36371a7c07f9577412090340c76bba6"> 1378</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED14_Enabled (1UL) </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a96a058b65c8e4adb9018f538c546a380"> 1379</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED14_Set (1UL) </span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">/* Bit 13 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[13] event */</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01a1e37f83f64127c7aaea1b7ca058a6"> 1382</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED13_Pos (13UL) </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae933fcfc6e4074b01d001f48e8c8e95c"> 1383</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED13_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED13_Pos) </span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a52c13b9f8da3b527353798aacda051be"> 1384</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED13_Disabled (0UL) </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afba1a772002642a812f44130c1844171"> 1385</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED13_Enabled (1UL) </span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98a5de03f94c3be21c1203fe8d07ae9b"> 1386</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED13_Set (1UL) </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/* Bit 12 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[12] event */</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a31dbc03d69e889e7f37d74b30b840b08"> 1389</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED12_Pos (12UL) </span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5480d285de8652d5734f3b5a4594d6bc"> 1390</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED12_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED12_Pos) </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af8d330e0b54ed8f222f2d9e15704296c"> 1391</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED12_Disabled (0UL) </span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ed1dc956d724e5c6fbce6d72d595af6"> 1392</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED12_Enabled (1UL) </span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95197289ce8ea256acbfe74bc4c4d582"> 1393</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED12_Set (1UL) </span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">/* Bit 11 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[11] event */</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b5a785dd9bb9d002af3fdb38f987065"> 1396</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED11_Pos (11UL) </span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad769318d3937d64226a4add45a291511"> 1397</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED11_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED11_Pos) </span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd5cf2825a84aa33c1546d57be12ad5a"> 1398</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED11_Disabled (0UL) </span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5c8ebe7670dd05eb1a09bd69d56374f"> 1399</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED11_Enabled (1UL) </span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a393329b808155d8f4344f2d0c9a4b902"> 1400</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED11_Set (1UL) </span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">/* Bit 10 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[10] event */</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1eedcf6e1c8dc11d69884d5639523d5"> 1403</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED10_Pos (10UL) </span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e00a220bc093c9378b06ca31a0dc4db"> 1404</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED10_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED10_Pos) </span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad71feecdc9ebc3c2d2ece7d055629fb4"> 1405</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED10_Disabled (0UL) </span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22899b410f46d593a43370ba51666bd3"> 1406</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED10_Enabled (1UL) </span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a08cc8b8a6f75a4807f91e7ea839fab50"> 1407</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED10_Set (1UL) </span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[9] event */</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd6811969c544e3bb2fe1a080107a3ad"> 1410</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED9_Pos (9UL) </span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56ecb67d342ef4f0fe9d4bd7b668adef"> 1411</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED9_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED9_Pos) </span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0a9152517498ceed17f68764f2e8510"> 1412</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED9_Disabled (0UL) </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac70db8cc0715e86aef40b7f343fda5cd"> 1413</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED9_Enabled (1UL) </span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab283f3bcdd37a6cccccac96b954a9ff1"> 1414</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED9_Set (1UL) </span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">/* Bit 8 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[8] event */</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6f2809f72d06d8c42109ff27d5646fd"> 1417</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED8_Pos (8UL) </span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b7264fca23b72aa758747e21896995d"> 1418</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED8_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED8_Pos) </span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5a05dd737a991b0b69082567327e53ed"> 1419</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED8_Disabled (0UL) </span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95910e00ccb56bc48d612841e2823c8b"> 1420</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED8_Enabled (1UL) </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b8d98d8d93e435cd4324b4b17ce8e2b"> 1421</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED8_Set (1UL) </span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[7] event */</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d2f268e0648d7ebe255c7b102741819"> 1424</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED7_Pos (7UL) </span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea8d6faa67f62d58682c47b811b316fd"> 1425</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED7_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED7_Pos) </span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a258d6c9e626409668ce16d10801a2a7c"> 1426</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED7_Disabled (0UL) </span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb1e64f4963de566ae5151955dfdb40d"> 1427</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED7_Enabled (1UL) </span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af83cdfd9ac56216d85a588373529dd31"> 1428</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED7_Set (1UL) </span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[6] event */</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a648e35fbd3773faa3ebb4327109729b3"> 1431</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED6_Pos (6UL) </span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42333e563c976f063ec0ca4006af220c"> 1432</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED6_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED6_Pos) </span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1005a4ba888672f959417a4c3f1ca0d6"> 1433</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED6_Disabled (0UL) </span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a50ce6478754c52790e920a2ff5e2c644"> 1434</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED6_Enabled (1UL) </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabf62ddf821b7c27f4a52928b7df57a6"> 1435</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED6_Set (1UL) </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[5] event */</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#accbe670d36773a0f3c881865e9c47590"> 1438</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED5_Pos (5UL) </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a688940788da39faaac0fa2e495fe1c54"> 1439</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED5_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED5_Pos) </span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1bea65aafe50c271306d796b1d9369ab"> 1440</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED5_Disabled (0UL) </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a75ac26390af3268a255e624775328487"> 1441</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED5_Enabled (1UL) </span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad552f4b7b54561ce7d2b0bd5443d6c1"> 1442</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED5_Set (1UL) </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[4] event */</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afee8eda4a033f6558564944701ff08e5"> 1445</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED4_Pos (4UL) </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a04e4e476e3a2852a88d5cb0ef8fafb2b"> 1446</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED4_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED4_Pos) </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1bbbc8fc7ae83db278b942bfab9b91ee"> 1447</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED4_Disabled (0UL) </span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb5f925e46036b28d972dfb8f725a910"> 1448</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED4_Enabled (1UL) </span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4c475d3800a48b38e544c70e4a55029"> 1449</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED4_Set (1UL) </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[3] event */</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0836e1596943316fd90efdd0c030c938"> 1452</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED3_Pos (3UL) </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20238309789faabae68fbe076c54bcb7"> 1453</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED3_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED3_Pos) </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a28e593d06fa59cc34aa2c8cf6e7b52ae"> 1454</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED3_Disabled (0UL) </span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd5fd6ed3b4804eb01c0205a9eacddd3"> 1455</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED3_Enabled (1UL) </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0979f6b8fd529e2b0db62fd98ca1843"> 1456</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED3_Set (1UL) </span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[2] event */</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a848aadec88203dd9086390f3f5f2c3e4"> 1459</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED2_Pos (2UL) </span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2604b2d0892427422f0bb23e78f3e3c2"> 1460</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED2_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED2_Pos) </span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af2645c30bf9081c184d433e94b422ac7"> 1461</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED2_Disabled (0UL) </span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0398449800cd0e3efdbfa8fbd9e0dcfe"> 1462</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED2_Enabled (1UL) </span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d68a2561d8827193ce14b8e466c14da"> 1463</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED2_Set (1UL) </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[1] event */</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a442070f33f47ab818463187b1a582c36"> 1466</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED1_Pos (1UL) </span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7a71e59e571b630d309f28df9b63e94"> 1467</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED1_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED1_Pos) </span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc6341f657db0c16f571fbced2e4e592"> 1468</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED1_Disabled (0UL) </span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a875366c7ed55b417171d55d582e73f42"> 1469</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED1_Enabled (1UL) </span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adfb853931dff8aef10994e26a58889f8"> 1470</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED1_Set (1UL) </span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for TRIGGERED[0] event */</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a574ca88c91a5e8437a9f828694470174"> 1473</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED0_Pos (0UL) </span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a867b475e07057a969dba2430e36b04bc"> 1474</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED0_Msk (0x1UL &lt;&lt; EGU_INTENSET_TRIGGERED0_Pos) </span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c3d60dc620e195ca627bdf809f4b3a5"> 1475</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED0_Disabled (0UL) </span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad014943f3d20a094c2b8d2a7a30c9dd7"> 1476</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED0_Enabled (1UL) </span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a73a5a4ad73f09d2be7d1f3935e217a7e"> 1477</a></span>&#160;<span class="preprocessor">#define EGU_INTENSET_TRIGGERED0_Set (1UL) </span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">/* Register: EGU_INTENCLR */</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160; </div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">/* Bit 15 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[15] event */</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa1fc939a86a8dbcf6264f853a26cd9a0"> 1483</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED15_Pos (15UL) </span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a300cd3c9e43405fe0201b8d803358b9a"> 1484</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED15_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED15_Pos) </span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af54552111ddf4ac0a8d1b10d26e4cada"> 1485</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED15_Disabled (0UL) </span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a99b43d3d48bceb1a5d963692202f10"> 1486</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED15_Enabled (1UL) </span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a271f4f3107b9cdba4b67b591c0eece78"> 1487</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED15_Clear (1UL) </span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">/* Bit 14 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[14] event */</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a888642bdea16befa9c087de684f4bee2"> 1490</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED14_Pos (14UL) </span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae99a8a850e2b7d6f12cf4e5b55f71325"> 1491</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED14_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED14_Pos) </span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d30e9e2b4854ba9dccd0610d70a3d94"> 1492</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED14_Disabled (0UL) </span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13a57b5264f9729e6aa2423e3d04ae43"> 1493</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED14_Enabled (1UL) </span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29058d9bd030ad815900e94b487320db"> 1494</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED14_Clear (1UL) </span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">/* Bit 13 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[13] event */</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b10616c7d7da6e165658a4fd05dc11a"> 1497</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED13_Pos (13UL) </span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a02568b202a788b4fa853dbfcb389d0ca"> 1498</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED13_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED13_Pos) </span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8dd5b7062f933121fbadcc4129c97f2b"> 1499</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED13_Disabled (0UL) </span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa66cabf193cff989f0d3a17249963178"> 1500</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED13_Enabled (1UL) </span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abaaee8bbbb7c052fb3c6355b2d6d2be4"> 1501</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED13_Clear (1UL) </span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">/* Bit 12 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[12] event */</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc0fea8a8879f8fe5900db8afaf15d04"> 1504</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED12_Pos (12UL) </span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8dab21014b546bf56b991363419c2b72"> 1505</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED12_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED12_Pos) </span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a726ef104900953af9b296ba36d8c2d97"> 1506</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED12_Disabled (0UL) </span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8924d5a2ff1c8e6c5c770c4d973cbf2c"> 1507</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED12_Enabled (1UL) </span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afac1a90c13b41cfe9dbedc808c784e99"> 1508</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED12_Clear (1UL) </span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">/* Bit 11 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[11] event */</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ba495e30a237c11681cff9a5bdf2c68"> 1511</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED11_Pos (11UL) </span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83564d49e6abd9f64d6ded650e829b39"> 1512</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED11_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED11_Pos) </span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adff789c10864880180a17d012c0adb37"> 1513</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED11_Disabled (0UL) </span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a81f7e1edd5430cbefb65fcca30dcb7"> 1514</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED11_Enabled (1UL) </span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a179ae67f8584162e3158b123034235d1"> 1515</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED11_Clear (1UL) </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">/* Bit 10 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[10] event */</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb097bc1d9d330ddd2dac709f359be93"> 1518</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED10_Pos (10UL) </span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaccf0c55e7b7e431429510be58a9d462"> 1519</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED10_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED10_Pos) </span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e353cb7e4a1c1fbf0c8e3c045c95fba"> 1520</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED10_Disabled (0UL) </span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a52dda08d412be36da586fc9144d5e9f5"> 1521</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED10_Enabled (1UL) </span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acfe6defd46f311ec806dfcefe5f49096"> 1522</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED10_Clear (1UL) </span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[9] event */</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3c0aa6a1b449a8bcc9d7ea1f2f77e9c0"> 1525</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED9_Pos (9UL) </span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aafcfe3dca939d393fc25383abf5a40e3"> 1526</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED9_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED9_Pos) </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6064da21445051914795ad812565c723"> 1527</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED9_Disabled (0UL) </span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b8e876b89deea95d487b71d1d78eef3"> 1528</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED9_Enabled (1UL) </span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6258adfb666f606f51e93a7687be1ca9"> 1529</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED9_Clear (1UL) </span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">/* Bit 8 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[8] event */</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a143552a9bf060d6d7959b50fa53cc049"> 1532</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED8_Pos (8UL) </span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a41ae07078185f43a89408479bd3d3f30"> 1533</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED8_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED8_Pos) </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4949acd6f9c34b796a4948d091e92c20"> 1534</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED8_Disabled (0UL) </span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1859064505f1b49c541438ac9f924f13"> 1535</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED8_Enabled (1UL) </span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39b9c1f2202c4c0a06e36a22b72bbb36"> 1536</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED8_Clear (1UL) </span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[7] event */</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb73bf3312a07dee56336b8f5957aa11"> 1539</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED7_Pos (7UL) </span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12caebb416c85658118f9c21d0525896"> 1540</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED7_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED7_Pos) </span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b31e6bba0627bde8d8cd9934da8116d"> 1541</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED7_Disabled (0UL) </span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6127400ca2d05a4eb8263a56cf0d71a6"> 1542</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED7_Enabled (1UL) </span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5bbc2561255b3fe47df9b14844238b51"> 1543</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED7_Clear (1UL) </span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[6] event */</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a273d81ad81e9fd879c9094febb70326c"> 1546</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED6_Pos (6UL) </span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ec936fcd1ef235fb17dc173b60849e4"> 1547</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED6_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED6_Pos) </span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1b29c35ab3c11e9eee9601a891138f4"> 1548</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED6_Disabled (0UL) </span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae39e77738775e806702a233059b2185f"> 1549</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED6_Enabled (1UL) </span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a267fd8041168889890471a250851926d"> 1550</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED6_Clear (1UL) </span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[5] event */</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e557a07baebbc09137c0abe303aaf92"> 1553</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED5_Pos (5UL) </span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2cfba9c5458b17e76e154ad32533ac60"> 1554</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED5_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED5_Pos) </span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3abc9c5fb8f0da2203480bdbd2e65876"> 1555</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED5_Disabled (0UL) </span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0a4afd610767924de7177ccf7a97be0"> 1556</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED5_Enabled (1UL) </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a056c21b50341a21b261433717b9d21c4"> 1557</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED5_Clear (1UL) </span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[4] event */</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb58f4bc2a7a7a29f1c86ff8c93c97f8"> 1560</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED4_Pos (4UL) </span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af7c5c7a331a609f83f3b5a18a5a8fca9"> 1561</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED4_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED4_Pos) </span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac74a9809a478ed84eaffff7fc32fa08b"> 1562</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED4_Disabled (0UL) </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5af6e5e786a0ebdd685845c454a1a82c"> 1563</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED4_Enabled (1UL) </span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9af734d969a79bc4274b1e429713e45"> 1564</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED4_Clear (1UL) </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[3] event */</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a720a9369fd6e13fd8b568303bb7969a5"> 1567</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED3_Pos (3UL) </span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a217af87bf0ef38cc57ec7c73778ada8e"> 1568</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED3_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED3_Pos) </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4499fed47b8a7d79901ea10a20bfcc46"> 1569</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED3_Disabled (0UL) </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0f21821b35858805fb00d06d8fd5714e"> 1570</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED3_Enabled (1UL) </span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67971deba3540d0bfb622768e72de90a"> 1571</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED3_Clear (1UL) </span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[2] event */</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5c82401b2ce46d6d0f4684bc2d18689"> 1574</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED2_Pos (2UL) </span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b09629d2071a85b253650028f954b7c"> 1575</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED2_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED2_Pos) </span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42ba8ebd474af3bab86cb07c3ae25e45"> 1576</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED2_Disabled (0UL) </span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9a59eb012c6245174855dcf17326679"> 1577</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED2_Enabled (1UL) </span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a64edc2d4f324d991506e45b007f4e032"> 1578</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED2_Clear (1UL) </span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[1] event */</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e08229c0d720e224692c18645c8dea5"> 1581</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED1_Pos (1UL) </span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a879ce8da8936115e91af40120059b92a"> 1582</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED1_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED1_Pos) </span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7c491657124213b99eb82c2ce2bbf26e"> 1583</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED1_Disabled (0UL) </span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af667918b019a503206e95d53f53c480b"> 1584</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED1_Enabled (1UL) </span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a088324736e959058c56d0e78d6e4c6a9"> 1585</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED1_Clear (1UL) </span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for TRIGGERED[0] event */</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a249ded947749e9459b0884db8efb2cd5"> 1588</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED0_Pos (0UL) </span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a66283dbbf32b5cec2ed97acc7971b9"> 1589</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED0_Msk (0x1UL &lt;&lt; EGU_INTENCLR_TRIGGERED0_Pos) </span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6deb07d9cf0169080070873d020c20e"> 1590</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED0_Disabled (0UL) </span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae17d918e70dac1493d32fe375fc79fc4"> 1591</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED0_Enabled (1UL) </span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a90eb3b7f4b97b26afcb25bfe51ebddd0"> 1592</a></span>&#160;<span class="preprocessor">#define EGU_INTENCLR_TRIGGERED0_Clear (1UL) </span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">/* Peripheral: FICR */</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">/* Description: Factory information configuration registers */</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160; </div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">/* Register: FICR_CODEPAGESIZE */</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">/* Description: Code memory page size */</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160; </div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">/* Bits 31..0 : Code memory page size */</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56aa2a68b6a9a6c453897fcfc1da46b3"> 1602</a></span>&#160;<span class="preprocessor">#define FICR_CODEPAGESIZE_CODEPAGESIZE_Pos (0UL) </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abfff2664f5a31b8c9343d409e9d37836"> 1603</a></span>&#160;<span class="preprocessor">#define FICR_CODEPAGESIZE_CODEPAGESIZE_Msk (0xFFFFFFFFUL &lt;&lt; FICR_CODEPAGESIZE_CODEPAGESIZE_Pos) </span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">/* Register: FICR_CODESIZE */</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">/* Description: Code memory size */</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160; </div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment">/* Bits 31..0 : Code memory size in number of pages */</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a846be45b8a2d00f8e746b02fddeaa421"> 1609</a></span>&#160;<span class="preprocessor">#define FICR_CODESIZE_CODESIZE_Pos (0UL) </span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a35b9afccebfcdb550b33744f881bb5b8"> 1610</a></span>&#160;<span class="preprocessor">#define FICR_CODESIZE_CODESIZE_Msk (0xFFFFFFFFUL &lt;&lt; FICR_CODESIZE_CODESIZE_Pos) </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">/* Register: FICR_DEVICEID */</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">/* Description: Description collection[0]:  Device identifier */</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160; </div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">/* Bits 31..0 : 64 bit unique device identifier */</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aab5aa72c42caaece29fa2d56476b4bbf"> 1616</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEID_DEVICEID_Pos (0UL) </span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9674ca86361676a1f134c4e502300efd"> 1617</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEID_DEVICEID_Msk (0xFFFFFFFFUL &lt;&lt; FICR_DEVICEID_DEVICEID_Pos) </span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">/* Register: FICR_ER */</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">/* Description: Description collection[0]:  Encryption root, word 0 */</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160; </div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">/* Bits 31..0 : Encryption root, word n */</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a2af07b370f9ecf3160f69f0d9c5cb0"> 1623</a></span>&#160;<span class="preprocessor">#define FICR_ER_ER_Pos (0UL) </span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0726055ec586735019e89f5803dca0f"> 1624</a></span>&#160;<span class="preprocessor">#define FICR_ER_ER_Msk (0xFFFFFFFFUL &lt;&lt; FICR_ER_ER_Pos) </span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">/* Register: FICR_IR */</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/* Description: Description collection[0]:  Identity root, word 0 */</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160; </div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">/* Bits 31..0 : Identity root, word n */</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae437ed3e24177c571447bd07aea2eaef"> 1630</a></span>&#160;<span class="preprocessor">#define FICR_IR_IR_Pos (0UL) </span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad75b5735974eee2f68d77608661aac33"> 1631</a></span>&#160;<span class="preprocessor">#define FICR_IR_IR_Msk (0xFFFFFFFFUL &lt;&lt; FICR_IR_IR_Pos) </span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">/* Register: FICR_DEVICEADDRTYPE */</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">/* Description: Device address type */</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160; </div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">/* Bit 0 : Device address type */</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76f273d30d205fc279630784780d6527"> 1637</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL) </span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a418412fc0084062a1ac064d924fc5a1f"> 1638</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL &lt;&lt; FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos) </span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a90e54a06d0d83cb17ee364aa50d603ba"> 1639</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL) </span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a598efb81a6c6a9147d90a09e519ac061"> 1640</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL) </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">/* Register: FICR_DEVICEADDR */</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">/* Description: Description collection[0]:  Device address 0 */</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160; </div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">/* Bits 31..0 : 48 bit device address */</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a35eac7edfd8ae86bebbc8ae11ae6a46c"> 1646</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDR_DEVICEADDR_Pos (0UL) </span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af93a00c59141d20ceeddfb6378cc2a0a"> 1647</a></span>&#160;<span class="preprocessor">#define FICR_DEVICEADDR_DEVICEADDR_Msk (0xFFFFFFFFUL &lt;&lt; FICR_DEVICEADDR_DEVICEADDR_Pos) </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment">/* Register: FICR_INFO_PART */</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment">/* Description: Part code */</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160; </div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="comment">/* Bits 31..0 : Part code */</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7778bd9eccb4290ec0d17139ee896857"> 1653</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PART_PART_Pos (0UL) </span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a173d1c7237aaf3db2aba13ba9b3e8b9b"> 1654</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PART_PART_Msk (0xFFFFFFFFUL &lt;&lt; FICR_INFO_PART_PART_Pos) </span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ea52519b66d9b122002f342c35b7e96"> 1655</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PART_PART_N52810 (0x52810UL) </span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0784521d5519f296ef8211dbdb27742b"> 1656</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PART_PART_Unspecified (0xFFFFFFFFUL) </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">/* Register: FICR_INFO_VARIANT */</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">/* Description: Part variant, hardware version and production configuration */</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160; </div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">/* Bits 31..0 : Part variant, hardware version and production configuration, encoded as ASCII */</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae29bf944351c5abe2c47477abcc8540"> 1662</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_Pos (0UL) </span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a65bd33c7887017e249ef6eea68f8d347"> 1663</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_Msk (0xFFFFFFFFUL &lt;&lt; FICR_INFO_VARIANT_VARIANT_Pos) </span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa26db843aab3e15ed92b8fd5ec65ab9"> 1664</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AAA0 (0x41414130UL) </span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e4b814324b47a93030983392f9564e7"> 1665</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AAAA (0x41414141UL) </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a60654a1029ac12d47db1221790063163"> 1666</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AAB0 (0x41414230UL) </span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad47d6bb0bdec3c075daba9a14c6ab21"> 1667</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AABA (0x41414241UL) </span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b2cfcef2166af02814f3b62dc259f41"> 1668</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AABB (0x41414242UL) </span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b76b97f48c26e451ff496a73b1dce64"> 1669</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AAC0 (0x41414330UL) </span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac3b97704cf79a668bc5d0211f7ff12f7"> 1670</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AACA (0x41414341UL) </span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9cec8cdadef807768866517328bc29ed"> 1671</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_AACB (0x41414342UL) </span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5cc345a83a99fee9acdcfcc72f0d0f30"> 1672</a></span>&#160;<span class="preprocessor">#define FICR_INFO_VARIANT_VARIANT_Unspecified (0xFFFFFFFFUL) </span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">/* Register: FICR_INFO_PACKAGE */</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">/* Description: Package option */</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160; </div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">/* Bits 31..0 : Package option */</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2f52ce1960fcdfdef4c0e63c5f54989"> 1678</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PACKAGE_PACKAGE_Pos (0UL) </span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeb792f16fb8e7e43d918d6cc5997d50a"> 1679</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PACKAGE_PACKAGE_Msk (0xFFFFFFFFUL &lt;&lt; FICR_INFO_PACKAGE_PACKAGE_Pos) </span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc748becb61f355193b42182b5832bad"> 1680</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PACKAGE_PACKAGE_QF (0x2000UL) </span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8fb08f5ee59a67bb1cec60108f9d6ce3"> 1681</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PACKAGE_PACKAGE_QC (0x2003UL) </span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae984abb64cd0c0c31685bac6dbc042e5"> 1682</a></span>&#160;<span class="preprocessor">#define FICR_INFO_PACKAGE_PACKAGE_Unspecified (0xFFFFFFFFUL) </span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">/* Register: FICR_INFO_RAM */</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">/* Description: RAM variant */</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160; </div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">/* Bits 31..0 : RAM variant */</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab80ffea7f20b5806884d5c4d1b570ee4"> 1688</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_Pos (0UL) </span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2ac94fd966becb5b835317f3626692d2"> 1689</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_Msk (0xFFFFFFFFUL &lt;&lt; FICR_INFO_RAM_RAM_Pos) </span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a36dfe919e4575b409303e4deebbe5b02"> 1690</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_K24 (0x18UL) </span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab31aa82b0d249680bee60a4f41dfeba8"> 1691</a></span>&#160;<span class="preprocessor">#define FICR_INFO_RAM_RAM_Unspecified (0xFFFFFFFFUL) </span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">/* Register: FICR_INFO_FLASH */</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">/* Description: Flash variant */</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160; </div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">/* Bits 31..0 : Flash variant */</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad71535b102a6b4465c91d7f3dc6f6c68"> 1697</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_Pos (0UL) </span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a246309e61185ffc6edcd4df33b343b6a"> 1698</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_Msk (0xFFFFFFFFUL &lt;&lt; FICR_INFO_FLASH_FLASH_Pos) </span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3588fc1ed8f32f32a7093a478c87bb4"> 1699</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_K192 (0xC0UL) </span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afeb3380bd917981ff48cbc1f399f7ff3"> 1700</a></span>&#160;<span class="preprocessor">#define FICR_INFO_FLASH_FLASH_Unspecified (0xFFFFFFFFUL) </span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">/* Register: FICR_TEMP_A0 */</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">/* Description: Slope definition A0 */</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160; </div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register */</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7caccc01cbc6fe59a8707c467d4532f4"> 1706</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A0_A_Pos (0UL) </span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e2a8cb82066e2cde9b9fa7f168f3c05"> 1707</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A0_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A0_A_Pos) </span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/* Register: FICR_TEMP_A1 */</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">/* Description: Slope definition A1 */</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160; </div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register */</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acfe6ada755cbb91783d829acb8778399"> 1713</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A1_A_Pos (0UL) </span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0251eb136a80868a160e6c4d34b69be7"> 1714</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A1_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A1_A_Pos) </span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">/* Register: FICR_TEMP_A2 */</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">/* Description: Slope definition A2 */</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160; </div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register */</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c6afdead0d53a05c4652fe71da3ce28"> 1720</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A2_A_Pos (0UL) </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1922cf063e27b45bcdedda9447959995"> 1721</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A2_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A2_A_Pos) </span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">/* Register: FICR_TEMP_A3 */</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">/* Description: Slope definition A3 */</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160; </div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register */</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a85cedc4988addcf8032b3c16f275e609"> 1727</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A3_A_Pos (0UL) </span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acaef49a14532368f4a9840025f969e6a"> 1728</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A3_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A3_A_Pos) </span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">/* Register: FICR_TEMP_A4 */</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">/* Description: Slope definition A4 */</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160; </div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register */</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f27c371609dfd3b3d610618641d2146"> 1734</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A4_A_Pos (0UL) </span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acbcd3644fa0af19c760bb3aec9e8483a"> 1735</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A4_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A4_A_Pos) </span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">/* Register: FICR_TEMP_A5 */</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment">/* Description: Slope definition A5 */</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160; </div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">/* Bits 11..0 : A (slope definition) register */</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a418431149a2e098ad9b759dc72a241a2"> 1741</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A5_A_Pos (0UL) </span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae469a61a2f3074d072735dd406b17bc9"> 1742</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_A5_A_Msk (0xFFFUL &lt;&lt; FICR_TEMP_A5_A_Pos) </span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">/* Register: FICR_TEMP_B0 */</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">/* Description: Y-intercept B0 */</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160; </div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad334f6cb3241b404109e6fe1a0e263de"> 1748</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B0_B_Pos (0UL) </span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace1951e77bebc0a895a6c38076c3facd"> 1749</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B0_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B0_B_Pos) </span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">/* Register: FICR_TEMP_B1 */</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">/* Description: Y-intercept B1 */</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160; </div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6611d2954ef15da6110e268e96f80a6d"> 1755</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B1_B_Pos (0UL) </span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3117b0bc4d85d51674398094aae30533"> 1756</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B1_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B1_B_Pos) </span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">/* Register: FICR_TEMP_B2 */</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">/* Description: Y-intercept B2 */</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160; </div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77c98869139e66e50a26e7e01314bdc9"> 1762</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B2_B_Pos (0UL) </span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a6ac114857487f7099105f0de91152a"> 1763</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B2_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B2_B_Pos) </span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">/* Register: FICR_TEMP_B3 */</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">/* Description: Y-intercept B3 */</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160; </div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae322a5f4a544d8c284a841ccb027e059"> 1769</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B3_B_Pos (0UL) </span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c57f41aabb9e5189c348ab358a316bf"> 1770</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B3_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B3_B_Pos) </span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">/* Register: FICR_TEMP_B4 */</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">/* Description: Y-intercept B4 */</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160; </div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ada207c2e0adf2cee35d60034dc118075"> 1776</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B4_B_Pos (0UL) </span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a344820e3b2ffadb95a0bd8443a2dd94b"> 1777</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B4_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B4_B_Pos) </span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">/* Register: FICR_TEMP_B5 */</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/* Description: Y-intercept B5 */</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160; </div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">/* Bits 13..0 : B (y-intercept) */</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a967af0446d697fed9fb6049f7f190fbd"> 1783</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B5_B_Pos (0UL) </span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b9a7afade6f4a2f34e1ccd94c714d60"> 1784</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_B5_B_Msk (0x3FFFUL &lt;&lt; FICR_TEMP_B5_B_Pos) </span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">/* Register: FICR_TEMP_T0 */</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">/* Description: Segment end T0 */</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160; </div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">/* Bits 7..0 : T (segment end) register */</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67affc25f60e2c5ae05d19657d80b3fa"> 1790</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T0_T_Pos (0UL) </span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a96c335a4af49a5232cd40b746eff9de7"> 1791</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T0_T_Msk (0xFFUL &lt;&lt; FICR_TEMP_T0_T_Pos) </span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">/* Register: FICR_TEMP_T1 */</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">/* Description: Segment end T1 */</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160; </div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">/* Bits 7..0 : T (segment end) register */</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1e205c29873b5528df650b63e02f0377"> 1797</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T1_T_Pos (0UL) </span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7063583e0bcf8eed13d19027f8d11874"> 1798</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T1_T_Msk (0xFFUL &lt;&lt; FICR_TEMP_T1_T_Pos) </span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">/* Register: FICR_TEMP_T2 */</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">/* Description: Segment end T2 */</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160; </div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">/* Bits 7..0 : T (segment end) register */</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afbc5165b30f713766745074ffbb1e257"> 1804</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T2_T_Pos (0UL) </span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4be1820f048de0f03f5b355f3be65f8f"> 1805</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T2_T_Msk (0xFFUL &lt;&lt; FICR_TEMP_T2_T_Pos) </span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">/* Register: FICR_TEMP_T3 */</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">/* Description: Segment end T3 */</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160; </div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">/* Bits 7..0 : T (segment end) register */</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab78319d22153bacbdf2676b534e8403b"> 1811</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T3_T_Pos (0UL) </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4de7748e8fb18e6f6f41cb06c5664f8b"> 1812</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T3_T_Msk (0xFFUL &lt;&lt; FICR_TEMP_T3_T_Pos) </span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">/* Register: FICR_TEMP_T4 */</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">/* Description: Segment end T4 */</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160; </div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">/* Bits 7..0 : T (segment end) register */</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a44316177aca8dbf8a2eea545f149fcba"> 1818</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T4_T_Pos (0UL) </span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a779337c9419a6d4c63fab0dcefd77825"> 1819</a></span>&#160;<span class="preprocessor">#define FICR_TEMP_T4_T_Msk (0xFFUL &lt;&lt; FICR_TEMP_T4_T_Pos) </span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/* Peripheral: GPIOTE */</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">/* Description: GPIO Tasks and Events */</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160; </div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment">/* Register: GPIOTE_TASKS_OUT */</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">/* Description: Description collection[0]:  Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is configured in CONFIG[0].POLARITY. */</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160; </div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f2f56a10e80aefce9e5b829f1fc6f09"> 1829</a></span>&#160;<span class="preprocessor">#define GPIOTE_TASKS_OUT_TASKS_OUT_Pos (0UL) </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a55e5a09ce8917af406bc45988284d44b"> 1830</a></span>&#160;<span class="preprocessor">#define GPIOTE_TASKS_OUT_TASKS_OUT_Msk (0x1UL &lt;&lt; GPIOTE_TASKS_OUT_TASKS_OUT_Pos) </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">/* Register: GPIOTE_TASKS_SET */</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">/* Description: Description collection[0]:  Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it high. */</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160; </div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a4a690344b7470004c96246776c10de"> 1836</a></span>&#160;<span class="preprocessor">#define GPIOTE_TASKS_SET_TASKS_SET_Pos (0UL) </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad50a61acc0cbcc689128b778f00f3c3d"> 1837</a></span>&#160;<span class="preprocessor">#define GPIOTE_TASKS_SET_TASKS_SET_Msk (0x1UL &lt;&lt; GPIOTE_TASKS_SET_TASKS_SET_Pos) </span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/* Register: GPIOTE_TASKS_CLR */</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">/* Description: Description collection[0]:  Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it low. */</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160; </div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4cc915cc27f6ffae484856858e401b5a"> 1843</a></span>&#160;<span class="preprocessor">#define GPIOTE_TASKS_CLR_TASKS_CLR_Pos (0UL) </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a45010ddcfeb25d2699ff1ef08f8796d3"> 1844</a></span>&#160;<span class="preprocessor">#define GPIOTE_TASKS_CLR_TASKS_CLR_Msk (0x1UL &lt;&lt; GPIOTE_TASKS_CLR_TASKS_CLR_Pos) </span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">/* Register: GPIOTE_EVENTS_IN */</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">/* Description: Description collection[0]:  Event generated from pin specified in CONFIG[0].PSEL */</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160; </div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8816cc8abd98afcd773d8f3fcc80272"> 1850</a></span>&#160;<span class="preprocessor">#define GPIOTE_EVENTS_IN_EVENTS_IN_Pos (0UL) </span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1760b480e3e447f3f2a9c1b7d20b11f7"> 1851</a></span>&#160;<span class="preprocessor">#define GPIOTE_EVENTS_IN_EVENTS_IN_Msk (0x1UL &lt;&lt; GPIOTE_EVENTS_IN_EVENTS_IN_Pos) </span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">/* Register: GPIOTE_EVENTS_PORT */</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">/* Description: Event generated from multiple input GPIO pins with SENSE mechanism enabled */</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160; </div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88bb7d7a07beaa5922d8b5b93056bbd8"> 1857</a></span>&#160;<span class="preprocessor">#define GPIOTE_EVENTS_PORT_EVENTS_PORT_Pos (0UL) </span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac7e84884b272d72ee1f8d1a5627171a5"> 1858</a></span>&#160;<span class="preprocessor">#define GPIOTE_EVENTS_PORT_EVENTS_PORT_Msk (0x1UL &lt;&lt; GPIOTE_EVENTS_PORT_EVENTS_PORT_Pos) </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">/* Register: GPIOTE_INTENSET */</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160; </div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment">/* Bit 31 : Write &#39;1&#39; to Enable interrupt for PORT event */</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a38bfcb8758e83dedfa07dc8027b0e36d"> 1864</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Pos (31UL) </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8d4cde0978fc02df65fb4f251189a10a"> 1865</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_PORT_Pos) </span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6d4abb8c65dc981c7e83a42056d22aa"> 1866</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Disabled (0UL) </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1030aebe92156fe5950d27b44b4555e"> 1867</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Enabled (1UL) </span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6eba1a9a49b4fc9a647348abf34acec4"> 1868</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_PORT_Set (1UL) </span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for IN[7] event */</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4062c2fb24e0c614861a07adde59ce4d"> 1871</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN7_Pos (7UL) </span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9017dd2e22895e517e0adb99b02af547"> 1872</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN7_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN7_Pos) </span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acae260962280bf3090469f6c2bada693"> 1873</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN7_Disabled (0UL) </span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43bf24ccb1fc5a6405e8666975ba9dfe"> 1874</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN7_Enabled (1UL) </span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae14f560ca47868502fa80501c5202def"> 1875</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN7_Set (1UL) </span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for IN[6] event */</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af244537e107f4a5fa073aa30e78b9402"> 1878</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN6_Pos (6UL) </span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1406054c820c9ada5cf0f7e1dd2c038b"> 1879</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN6_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN6_Pos) </span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98f8fcc9754739f3d2603c70a99fb61e"> 1880</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN6_Disabled (0UL) </span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c116abcb0b9a6e4faab15c886fb704a"> 1881</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN6_Enabled (1UL) </span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77283a28961d040c0c5962eb28a3ef2c"> 1882</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN6_Set (1UL) </span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for IN[5] event */</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e6e4c0b7ed0efd5540c4d71fd17c469"> 1885</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN5_Pos (5UL) </span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0554d438823a8c4d686b3a4a6a58be69"> 1886</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN5_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN5_Pos) </span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8a585a77ee967219e46dd817c58a15c"> 1887</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN5_Disabled (0UL) </span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ef4cd41e507fb04a5e6adf6918d8d37"> 1888</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN5_Enabled (1UL) </span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a291a721575a5f9ac12e0f74b62b5fd98"> 1889</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN5_Set (1UL) </span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for IN[4] event */</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac37aae99d57b5e673b91346061228456"> 1892</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN4_Pos (4UL) </span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abca75f90fe32c01ba844f3b84c3350b5"> 1893</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN4_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN4_Pos) </span></div>
<div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aba65d0ec5d3a4052eadf64733f79aefd"> 1894</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN4_Disabled (0UL) </span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59ac0466abeac6f4b31dff29c0bb9911"> 1895</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN4_Enabled (1UL) </span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f5f47b0775bad78e1c37d7b0eb5946a"> 1896</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN4_Set (1UL) </span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for IN[3] event */</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a90ebde279ab339c7d6b6500fc1e23309"> 1899</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Pos (3UL) </span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac57d34b192bca8a5b79ddce4900dc7e6"> 1900</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN3_Pos) </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0ea8c71c57327c811566c2be057d27b6"> 1901</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Disabled (0UL) </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af83c80d4a2fe2a3ed50480f09f78d390"> 1902</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Enabled (1UL) </span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea5a935b2c66fe925ce8bd58202a067d"> 1903</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN3_Set (1UL) </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for IN[2] event */</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95d555187086d55f7f96f5234c0943d4"> 1906</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Pos (2UL) </span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4cc679fbacb7025bd91af66ab6d90ab2"> 1907</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN2_Pos) </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0def0ffa7c46b4de69e67fdc211f2bc6"> 1908</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Disabled (0UL) </span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7ca566b5586bd279fa494efbcf616d4f"> 1909</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Enabled (1UL) </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f7130c77ee69110d1baeeea20088e2a"> 1910</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN2_Set (1UL) </span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for IN[1] event */</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af41ef8c11c50d6549cf486199dbc282c"> 1913</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Pos (1UL) </span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5aaf0b8929f083935d3a8e244b1d24d9"> 1914</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN1_Pos) </span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae150ce876085059a09a2f3410e6def0f"> 1915</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Disabled (0UL) </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a813b420d238545e88c8654f3db8b65cc"> 1916</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Enabled (1UL) </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af012ae3e2930e16ce285ab157ec2a2a2"> 1917</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN1_Set (1UL) </span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for IN[0] event */</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8fdc8f17f5ec0abe002910569a188930"> 1920</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Pos (0UL) </span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abadc43a6230dc4d27494b644996132aa"> 1921</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Msk (0x1UL &lt;&lt; GPIOTE_INTENSET_IN0_Pos) </span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeaa331d5cb2300152e4c1241fb6eb9fd"> 1922</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Disabled (0UL) </span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8c63b6efe7a3873a7a8ff60b81ec07af"> 1923</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Enabled (1UL) </span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1c2f8867729fad596ff156514e18457"> 1924</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENSET_IN0_Set (1UL) </span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">/* Register: GPIOTE_INTENCLR */</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160; </div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">/* Bit 31 : Write &#39;1&#39; to Disable interrupt for PORT event */</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae05e6c0484ed089adfd3020999c2b1e1"> 1930</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Pos (31UL) </span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd9dfd33f6ce25a8ead5d51b67ebcecb"> 1931</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_PORT_Pos) </span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd2a5e1ce35187b6a207c4bdb9d70d2e"> 1932</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Disabled (0UL) </span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5bf62d68464643d07d83534ee18c0046"> 1933</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Enabled (1UL) </span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8bc29931035869283e6b6f0609488b0f"> 1934</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_PORT_Clear (1UL) </span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for IN[7] event */</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98b4a3b6c48574337fcc3f1d0a32533c"> 1937</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN7_Pos (7UL) </span></div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0ef109fa1a3af95530f3108f5c513a50"> 1938</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN7_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN7_Pos) </span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d2cec648f7692eddc697c2f6969a73e"> 1939</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN7_Disabled (0UL) </span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa45e3d07df742e4d7ceab8afc1a4bb1c"> 1940</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN7_Enabled (1UL) </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7bed5591145ab40a83a226117d4aa133"> 1941</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN7_Clear (1UL) </span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for IN[6] event */</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a863def1a4fac83e79c1138095ed03994"> 1944</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN6_Pos (6UL) </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea66caddfd8a9ccdce388ffce3bec771"> 1945</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN6_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN6_Pos) </span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab685f44199593f7f8bb27e51fc971cba"> 1946</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN6_Disabled (0UL) </span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9cdd46bd82fb9a2c1e6ead00946a740c"> 1947</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN6_Enabled (1UL) </span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa74882a25746cb3d07105f41335c41eb"> 1948</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN6_Clear (1UL) </span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for IN[5] event */</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeeedc3f3c4a63e17665540ffbc866c38"> 1951</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN5_Pos (5UL) </span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a27bddfbcaba603b9ba56d6160b247533"> 1952</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN5_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN5_Pos) </span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b7235c68f8a54fe72b8d30fa0914c94"> 1953</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN5_Disabled (0UL) </span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace70b0a20c0cd75a683c657b93f4b16e"> 1954</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN5_Enabled (1UL) </span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53c5040e7b9e481490c42c648fd8af4f"> 1955</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN5_Clear (1UL) </span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for IN[4] event */</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26b981fa21a247f3054a4256c4b7bf29"> 1958</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN4_Pos (4UL) </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a265feab0f877d75ab1ddc0bba99bae38"> 1959</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN4_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN4_Pos) </span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc9809fa7c10445bdf81fa3851cba6a5"> 1960</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN4_Disabled (0UL) </span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a925bd355d3a7fbdbf08e4a856a84914a"> 1961</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN4_Enabled (1UL) </span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3924c13166e9a78a559a12735c75bffa"> 1962</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN4_Clear (1UL) </span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for IN[3] event */</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd228bd3a0ceb012862ee8b2aea4ec5b"> 1965</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Pos (3UL) </span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26c8a9e70513b621a02fc13e9a4cdcfc"> 1966</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN3_Pos) </span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6ab9fb8ecea37db501df9f78ae64eda9"> 1967</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Disabled (0UL) </span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f00f3923f1f7167119844ece8a1ce07"> 1968</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Enabled (1UL) </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae69a40973ce4dd700cdba9f30287665c"> 1969</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN3_Clear (1UL) </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for IN[2] event */</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab6a3e9f97ea8fccaf319bca6c3d5bfb7"> 1972</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Pos (2UL) </span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a894c4eba56b59b08961f9f53710a3ea4"> 1973</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN2_Pos) </span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a60e82bf71329b62cc6ed739028bdd452"> 1974</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Disabled (0UL) </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabbb499f6b5a1eb8e678d7366e70c996"> 1975</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Enabled (1UL) </span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7c514cd519a85b09b91c3f7deaadae47"> 1976</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN2_Clear (1UL) </span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for IN[1] event */</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0fbc32fca1e1a8b8386dc1a1ac20a9b6"> 1979</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Pos (1UL) </span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a92ca4d0569d65dddd0f236d1c5e21a2c"> 1980</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN1_Pos) </span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a45b3b4da3aa18e292474f2bf91cfcbce"> 1981</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Disabled (0UL) </span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac033a4f3cbeaa565471f5306c1ed159b"> 1982</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Enabled (1UL) </span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9cba881b8c92192ed9a560d55a5ab175"> 1983</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN1_Clear (1UL) </span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for IN[0] event */</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab76cf1780be1962a8590c082ea4692fc"> 1986</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Pos (0UL) </span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe46f73b407aa0ef4c11db01185cbe1b"> 1987</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Msk (0x1UL &lt;&lt; GPIOTE_INTENCLR_IN0_Pos) </span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a604059c0a952de34d04d37f92ba8ba51"> 1988</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Disabled (0UL) </span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ef521ffe8f6d4b2538b1e72ac1cd0be"> 1989</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Enabled (1UL) </span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a5feacb63b2e063954980dbca71bc21"> 1990</a></span>&#160;<span class="preprocessor">#define GPIOTE_INTENCLR_IN0_Clear (1UL) </span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="comment">/* Register: GPIOTE_CONFIG */</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">/* Description: Description collection[0]:  Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event */</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160; </div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">/* Bit 20 : When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. */</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabfceb01d8fd7aac84f0a7e392994a38"> 1996</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_Pos (20UL) </span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05f3731148ab366b737af0de3b6b8e64"> 1997</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_Msk (0x1UL &lt;&lt; GPIOTE_CONFIG_OUTINIT_Pos) </span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8009463b234413bac0ba4df58589bb31"> 1998</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_Low (0UL) </span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a48e700ae8e1b458642541f813df15fac"> 1999</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_OUTINIT_High (1UL) </span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment">/* Bits 17..16 : When In task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. */</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac7a4e0ad10f7e444f5251210b7fff65c"> 2002</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_Pos (16UL) </span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf91d13a3b24763646ceea734dd46f9a"> 2003</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_Msk (0x3UL &lt;&lt; GPIOTE_CONFIG_POLARITY_Pos) </span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae01c4b295da1ed7bfe01532ab3ee599d"> 2004</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_None (0UL) </span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26bd31a282e2b4156a3cd9d06b195db6"> 2005</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_LoToHi (1UL) </span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad30093a9d2aed254961f6ee625b97b83"> 2006</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_HiToLo (2UL) </span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77aa2f0d116adf90eb4fba40180eaa2b"> 2007</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_POLARITY_Toggle (3UL) </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">/* Bits 12..8 : GPIO number associated with SET[n], CLR[n] and OUT[n] tasks and IN[n] event */</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad14ec1a398e129bb66930668066b5f7a"> 2010</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_PSEL_Pos (8UL) </span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0779601db6dca3b7ba1ae8cdae43588e"> 2011</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_PSEL_Msk (0x1FUL &lt;&lt; GPIOTE_CONFIG_PSEL_Pos) </span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">/* Bits 1..0 : Mode */</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afac6838bbd8ae5e4a1eecd82a13eb6e8"> 2014</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Pos (0UL) </span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0de80cfc4e38665f0b885cc0ad3d9d7"> 2015</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Msk (0x3UL &lt;&lt; GPIOTE_CONFIG_MODE_Pos) </span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f9484e4a93a2b5222772ee639123ab3"> 2016</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Disabled (0UL) </span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4267e71624848b0c2779cd9fd1b8faff"> 2017</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Event (1UL) </span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a31a4d8e309081814514c04acb5e776a3"> 2018</a></span>&#160;<span class="preprocessor">#define GPIOTE_CONFIG_MODE_Task (3UL) </span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment">/* Peripheral: NVMC */</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">/* Description: Non-volatile memory controller */</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160; </div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment">/* Register: NVMC_READY */</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">/* Description: Ready flag */</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160; </div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">/* Bit 0 : NVMC is ready or busy */</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ddd58b8212a63e592d644ecfafd4d17"> 2028</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Pos (0UL) </span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#affa7092e8dff4811f223d84026f6d671"> 2029</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Msk (0x1UL &lt;&lt; NVMC_READY_READY_Pos) </span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7ea5af056edf74573f6a4284118095ad"> 2030</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Busy (0UL) </span></div>
<div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a33beb78e10e076ce9b5fd9e31491df59"> 2031</a></span>&#160;<span class="preprocessor">#define NVMC_READY_READY_Ready (1UL) </span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment">/* Register: NVMC_CONFIG */</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment">/* Description: Configuration register */</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160; </div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">/* Bits 1..0 : Program memory access mode. It is strongly recommended to activate erase and write modes only when they are actively used. */</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad414f7f610b6ebfd4fa04c08de4a670d"> 2037</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Pos (0UL) </span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ee9c914828eb0781aa8f79535cd9592"> 2038</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Msk (0x3UL &lt;&lt; NVMC_CONFIG_WEN_Pos) </span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4db1a4a2d893943d1a3a85aa338dffe8"> 2039</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Ren (0UL) </span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1dd47f382d2d441c043fff85acb246a"> 2040</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Wen (1UL) </span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7ac2b6fab0a6574ba44ba812cc68b339"> 2041</a></span>&#160;<span class="preprocessor">#define NVMC_CONFIG_WEN_Een (2UL) </span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment">/* Register: NVMC_ERASEPCR1 */</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment">/* Description: Deprecated register -  Register for erasing a page in code area. Equivalent to ERASEPAGE. */</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160; </div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">/* Bits 31..0 : Register for erasing a page in code area. Equivalent to ERASEPAGE. */</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a92a3ad4bbdce05c93e16b9a84cc6d3ce"> 2047</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPCR1_ERASEPCR1_Pos (0UL) </span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20bdd53268f5585ad6f11333d0683bad"> 2048</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPCR1_ERASEPCR1_Msk (0xFFFFFFFFUL &lt;&lt; NVMC_ERASEPCR1_ERASEPCR1_Pos) </span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">/* Register: NVMC_ERASEPAGE */</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">/* Description: Register for erasing a page in code area */</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160; </div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">/* Bits 31..0 : Register for starting erase of a page in code area. */</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaecdf011d3f3b7125a03ab60e0e3845d"> 2054</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPAGE_ERASEPAGE_Pos (0UL) </span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab33b525eab5a52836900cd87c5464edd"> 2055</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPAGE_ERASEPAGE_Msk (0xFFFFFFFFUL &lt;&lt; NVMC_ERASEPAGE_ERASEPAGE_Pos) </span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment">/* Register: NVMC_ERASEALL */</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">/* Description: Register for erasing all non-volatile user memory */</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160; </div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">/* Bit 0 : Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. */</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac6e004df97c0e7318d2a190786e5a205"> 2061</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_Pos (0UL) </span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c1f6be64258fc178e013a67fecf01ce"> 2062</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_Msk (0x1UL &lt;&lt; NVMC_ERASEALL_ERASEALL_Pos) </span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a203552ec920ac137b25b4cd84ace1e36"> 2063</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_NoOperation (0UL) </span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c85207b34aa73dbc6128b3dd88037eb"> 2064</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEALL_ERASEALL_Erase (1UL) </span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment">/* Register: NVMC_ERASEPCR0 */</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">/* Description: Deprecated register -  Register for erasing a page in code area. Equivalent to ERASEPAGE. */</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160; </div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment">/* Bits 31..0 : Register for starting erase of a page in code area. Equivalent to ERASEPAGE. */</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a904714934d50d1f9299d8e6da5afed74"> 2070</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPCR0_ERASEPCR0_Pos (0UL) </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e0cd8276bc4ae924a303f387cbd93ad"> 2071</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEPCR0_ERASEPCR0_Msk (0xFFFFFFFFUL &lt;&lt; NVMC_ERASEPCR0_ERASEPCR0_Pos) </span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment">/* Register: NVMC_ERASEUICR */</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">/* Description: Register for erasing user information configuration registers */</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160; </div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment">/* Bit 0 : Register starting erase of all user information configuration registers. Note that the erase must be enabled using CONFIG.WEN before the UICR can be erased. */</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d12ce5b3085cd6156ebc69f138bd9f2"> 2077</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_Pos (0UL) </span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaeb02627d46a2a7fbe25597047eb43ca"> 2078</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL &lt;&lt; NVMC_ERASEUICR_ERASEUICR_Pos) </span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a256b251f9742f0013e68ec83577d73e5"> 2079</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL) </span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a55ad66f90065f51041ebad8523b567f2"> 2080</a></span>&#160;<span class="preprocessor">#define NVMC_ERASEUICR_ERASEUICR_Erase (1UL) </span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">/* Peripheral: GPIO */</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">/* Description: GPIO Port */</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160; </div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment">/* Register: GPIO_OUT */</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment">/* Description: Write GPIO port */</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160; </div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment">/* Bit 31 : Pin 31 */</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0dbd0f593905842efa12715a83577b3f"> 2090</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_Pos (31UL) </span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b2adf7f808cc499a366fa69bc6b3a6b"> 2091</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN31_Pos) </span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39e19a000f4d30695c2d429178a50c3f"> 2092</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_Low (0UL) </span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a372d44a6853a6dc0397df54e51b6bfca"> 2093</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN31_High (1UL) </span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">/* Bit 30 : Pin 30 */</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7dd8c97bc9c2c244d8fa090ba21b3804"> 2096</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_Pos (30UL) </span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a91efb227627a833bc4ab75b3a748c0dc"> 2097</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN30_Pos) </span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adcd092862657af33c8d9a8f904fd86a1"> 2098</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_Low (0UL) </span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ef37194ccd3eddad3db1528b592a649"> 2099</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN30_High (1UL) </span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment">/* Bit 29 : Pin 29 */</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1ca266684a991f69e0045780c1b63bb"> 2102</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_Pos (29UL) </span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9d02d732224cf942366e8ede36ffa500"> 2103</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN29_Pos) </span></div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3da3765396cfc79ce1fa9edd5e7eb996"> 2104</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_Low (0UL) </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a82fc2f964b281fa42f0b14243edc71db"> 2105</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN29_High (1UL) </span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment">/* Bit 28 : Pin 28 */</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a21b898592f16ef347187e35784ecae1f"> 2108</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_Pos (28UL) </span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a904e769ce570d2c8e4db7eef3b363915"> 2109</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN28_Pos) </span></div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e6885b7ef0010f88af4dfc858d09cae"> 2110</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_Low (0UL) </span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad41c77bba4336d99116230725492c2fc"> 2111</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN28_High (1UL) </span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment">/* Bit 27 : Pin 27 */</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e297a1a1d1c4c3ebf3888787ce30fee"> 2114</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_Pos (27UL) </span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae92ba4fa8d3e662ad69cf1f400e8a546"> 2115</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN27_Pos) </span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab066bd2c25a1d1fe67957f1ec0523b02"> 2116</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_Low (0UL) </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0f7e95df97bb74171d3ada5ae77e22d"> 2117</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN27_High (1UL) </span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment">/* Bit 26 : Pin 26 */</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86dfcb605d81264682d3007b35a90dbe"> 2120</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_Pos (26UL) </span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad1cec00303df02c630fc231baa059604"> 2121</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN26_Pos) </span></div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea28029365d70d7c58570027b5a33645"> 2122</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_Low (0UL) </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80f700ebb12f84655daef5018903c0f9"> 2123</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN26_High (1UL) </span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">/* Bit 25 : Pin 25 */</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76a28f43c06190c57f54a8f5bb0f0ed6"> 2126</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_Pos (25UL) </span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a23b31fdbef550d09c5b876a8bf7caf70"> 2127</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN25_Pos) </span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad4f9219b7feb06c6f0947ad1a23a0556"> 2128</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_Low (0UL) </span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea2fe49ca8b8112dfc44160ec3e07425"> 2129</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN25_High (1UL) </span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment">/* Bit 24 : Pin 24 */</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a920fc21851397f9fe99ac6b15423469c"> 2132</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_Pos (24UL) </span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc3aa402532dc6ec2b26f578193af5c4"> 2133</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN24_Pos) </span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b167d20c9ab45f9d9ffa775e16015f3"> 2134</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_Low (0UL) </span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a245834f9fa5434f0a2748ea36e0da2b0"> 2135</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN24_High (1UL) </span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment">/* Bit 23 : Pin 23 */</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a540233f02657015cd1a079268167d7c9"> 2138</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_Pos (23UL) </span></div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5a4f6323f18609086d1ec5ff186156e"> 2139</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN23_Pos) </span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa11247eafe4f867bb5df515482dcfbaa"> 2140</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_Low (0UL) </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7a624498d721e6680c6af3ebb1979904"> 2141</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN23_High (1UL) </span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment">/* Bit 22 : Pin 22 */</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a800ba616ce98e0b50932a93d60561e9c"> 2144</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_Pos (22UL) </span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a51a05b5c398c88191ec5ef24b62b2d45"> 2145</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN22_Pos) </span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59679bb915cf6dcab5e11b903cd298aa"> 2146</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_Low (0UL) </span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa60ce4297792fe353dd316158fb9dcd3"> 2147</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN22_High (1UL) </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">/* Bit 21 : Pin 21 */</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a812e3baa69744636b9b59dcc22aeff18"> 2150</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_Pos (21UL) </span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a633d25c022c97f07f0acd73fb7e28856"> 2151</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN21_Pos) </span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a00236bfcb9ce20dc47e5df8741007ccb"> 2152</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_Low (0UL) </span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa1d5b8c093d4a1889ec27fd6f234c99b"> 2153</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN21_High (1UL) </span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment">/* Bit 20 : Pin 20 */</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3f0b65f299c35807b5f3bd62c5b9aeb"> 2156</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_Pos (20UL) </span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1b7015f108daa4d0f3c0d00ad61a02e7"> 2157</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN20_Pos) </span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3bfbf7de73329b1ff395f0219681db9f"> 2158</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_Low (0UL) </span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d0be67f3a3e65d0e1d2a477209423ec"> 2159</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN20_High (1UL) </span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">/* Bit 19 : Pin 19 */</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6aeabe27070c2d3118252a0956abc4d"> 2162</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_Pos (19UL) </span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb50f7b969002e37d86ee2f1bc3f1892"> 2163</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN19_Pos) </span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fc4affe27b2b0187055e44089411839"> 2164</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_Low (0UL) </span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a571e9bed4d654153febc5bce564b0cb0"> 2165</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN19_High (1UL) </span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">/* Bit 18 : Pin 18 */</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe440d2892fb4d190e73bffe5fc75a0e"> 2168</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_Pos (18UL) </span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab61e0f5f4ba4c1e8d0c3dbb5d24ab7ac"> 2169</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN18_Pos) </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab65c4fa884066a083f2e512f02e49a9c"> 2170</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_Low (0UL) </span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c2469666211a76427c9463da2d0ec77"> 2171</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN18_High (1UL) </span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">/* Bit 17 : Pin 17 */</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac5d3f4ce1e25b9eeb3857ea141a1ee5a"> 2174</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_Pos (17UL) </span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3dac98ed02948b5c5e323ec22a2d5437"> 2175</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN17_Pos) </span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b33f83358b2354fcd41fc789ee275d3"> 2176</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_Low (0UL) </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa672314494d895afea8cddfe74d9f3ff"> 2177</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN17_High (1UL) </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">/* Bit 16 : Pin 16 */</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a295399ee7f4a3b314d248c2045160493"> 2180</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_Pos (16UL) </span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39174883c30b019c248941ae33bf7ceb"> 2181</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN16_Pos) </span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01f287ecf244adabc2e23e94c0425d9e"> 2182</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_Low (0UL) </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca84356ac999f96827371401f27c5f2e"> 2183</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN16_High (1UL) </span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment">/* Bit 15 : Pin 15 */</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab404ce85a75c3682aa7c87a80e433b14"> 2186</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_Pos (15UL) </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae03583bc014b7da174b1ee5b4d88a0fd"> 2187</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN15_Pos) </span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe1e3ef4ee40e887debf8e6551aaebe1"> 2188</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_Low (0UL) </span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a54faef6e5cf2bbe05fd6eb875c6d0b99"> 2189</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN15_High (1UL) </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="comment">/* Bit 14 : Pin 14 */</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5e5b2df4ee5678f4aea8704d81a3502"> 2192</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_Pos (14UL) </span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61c278083d87b05d3a629d7f102021b5"> 2193</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN14_Pos) </span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a36b7c75ef516f075bbb37184169f4643"> 2194</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_Low (0UL) </span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf28095b83d5c947932a22f41f97e930"> 2195</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN14_High (1UL) </span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment">/* Bit 13 : Pin 13 */</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1dea556a58c01b43260a919eb790e0f8"> 2198</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_Pos (13UL) </span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a107eb555662a419c87b641920f461967"> 2199</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN13_Pos) </span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abad66166ecc581c518aa9891094f1ee9"> 2200</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_Low (0UL) </span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a03002286257e6407b9b1916d63c137"> 2201</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN13_High (1UL) </span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">/* Bit 12 : Pin 12 */</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26cb401b07e4cd3620b03bce4fc5f53b"> 2204</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_Pos (12UL) </span></div>
<div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a96b30b5fa02c996383e5b5831d0ba289"> 2205</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN12_Pos) </span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aebac00ca31c215e6e821c7fe26d10072"> 2206</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_Low (0UL) </span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a185031a91fc26b467f7ff9f3c2971bd8"> 2207</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN12_High (1UL) </span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment">/* Bit 11 : Pin 11 */</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14cd8b94d96b129196f7a0977c48a870"> 2210</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_Pos (11UL) </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3128b75a04a93159aaaab14e53041648"> 2211</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN11_Pos) </span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aba7f52cea5761317c8e80f87d6e86f8f"> 2212</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_Low (0UL) </span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c295750c4c3a7c2c97c60fb0da70d42"> 2213</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN11_High (1UL) </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">/* Bit 10 : Pin 10 */</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab2a4bfea1a058a23fa8ce567cb8c4756"> 2216</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_Pos (10UL) </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0f9fe6a6428bdcf856288931447557a"> 2217</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN10_Pos) </span></div>
<div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af98a577b22e1c505fe20798fd6e36f87"> 2218</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_Low (0UL) </span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0981d9ac8ca6a4fa98625ca7562c8f59"> 2219</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN10_High (1UL) </span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">/* Bit 9 : Pin 9 */</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4ef00fe2a29370de26e82eefbcacee33"> 2222</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_Pos (9UL) </span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad0c2463fe05300da9c601d9d4b31b15"> 2223</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN9_Pos) </span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa166122ff1cd7708edef868efee59500"> 2224</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_Low (0UL) </span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad61e01c8babefed7f12b5785caa1db5"> 2225</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN9_High (1UL) </span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">/* Bit 8 : Pin 8 */</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a92ebf918b4de67c4c21119ad0988192f"> 2228</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_Pos (8UL) </span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5a194f490437c9c81d3ea3924755efd3"> 2229</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN8_Pos) </span></div>
<div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1f08a6493002ef6203177aaf2cb0b52"> 2230</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_Low (0UL) </span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9939b39e41862ca83f20803947b8fc00"> 2231</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN8_High (1UL) </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment">/* Bit 7 : Pin 7 */</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a51674ea457f99e355a10c5387137057d"> 2234</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_Pos (7UL) </span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf62bf766093a1cd096f4e85deec9260"> 2235</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN7_Pos) </span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abbb7762a77e3a9b926b98d80523ad65f"> 2236</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_Low (0UL) </span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b775501f9cc8081251b86c539759fdc"> 2237</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN7_High (1UL) </span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment">/* Bit 6 : Pin 6 */</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8617ea4c980d1f6f755cb5966a6f5e5d"> 2240</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_Pos (6UL) </span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14b1166744e4d281562cf1c13600cb84"> 2241</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN6_Pos) </span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ada63f69dff91d09dbb5d4a3856c4679f"> 2242</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_Low (0UL) </span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a786bf94be52df673a3d96fc4388aef3a"> 2243</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN6_High (1UL) </span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment">/* Bit 5 : Pin 5 */</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e2108e017b2ada729167d42cbfde845"> 2246</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_Pos (5UL) </span></div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7252a3c681e714b3d214e6ff13bae47c"> 2247</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN5_Pos) </span></div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a49091ddad04e6c7af94899c2b13ec18c"> 2248</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_Low (0UL) </span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa806ed52dee5395b949c28c29d40addb"> 2249</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN5_High (1UL) </span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">/* Bit 4 : Pin 4 */</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56db84c161f19bf499f58b181a4ea74e"> 2252</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_Pos (4UL) </span></div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adea361c9c9600f9663ff99f05e298755"> 2253</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN4_Pos) </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac62c2c995cdf8d334b6d9268373a34cd"> 2254</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_Low (0UL) </span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7f58eadf452e28b984b406998003157"> 2255</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN4_High (1UL) </span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment">/* Bit 3 : Pin 3 */</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1622828f2df0a77e3a0606bef072191"> 2258</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_Pos (3UL) </span></div>
<div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae77ece1b6644780b98440ef77331bac8"> 2259</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN3_Pos) </span></div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b978d98139547d3b7b8d5a0e3f9a00a"> 2260</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_Low (0UL) </span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a889615b3806eecf996692799f6ee60d9"> 2261</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN3_High (1UL) </span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment">/* Bit 2 : Pin 2 */</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0458436091b3ee4f11f7137bb353b277"> 2264</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_Pos (2UL) </span></div>
<div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5bc580637ff4215f4ec02e295ad3431b"> 2265</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN2_Pos) </span></div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a917c031a513513e6aa9a2de9b01d2348"> 2266</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_Low (0UL) </span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae43c845ba20ad363c87c0b4bbacaf8a7"> 2267</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN2_High (1UL) </span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment">/* Bit 1 : Pin 1 */</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa7cc00d0e6553d433954da66cc481f58"> 2270</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_Pos (1UL) </span></div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac748e8c9e09ac20e1cde676acf066fa3"> 2271</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN1_Pos) </span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6b813c4e0dda12c381f70d13b4f96cd"> 2272</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_Low (0UL) </span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a136944a38e097a4e43f4d788ea8f0009"> 2273</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN1_High (1UL) </span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment">/* Bit 0 : Pin 0 */</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad93751d6276287c214a0a5e7e174faef"> 2276</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_Pos (0UL) </span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a70e7d9dd76cffc97ad144a8373b32a"> 2277</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_Msk (0x1UL &lt;&lt; GPIO_OUT_PIN0_Pos) </span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8524373a1f0397a4904e70cbcc768af0"> 2278</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_Low (0UL) </span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a133722878640a34fe5c0292291c7b12b"> 2279</a></span>&#160;<span class="preprocessor">#define GPIO_OUT_PIN0_High (1UL) </span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment">/* Register: GPIO_OUTSET */</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">/* Description: Set individual bits in GPIO port */</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160; </div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="comment">/* Bit 31 : Pin 31 */</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a00f5f223f1cbcf65ddcc398f3fa79d92"> 2285</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Pos (31UL) </span></div>
<div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae79e64ed186e20b15fe8ee4d97e6b961"> 2286</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN31_Pos) </span></div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf08313fc297f6b5f608365989ffe2f0"> 2287</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Low (0UL) </span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab111ccd93e39df99c014ffe2620b9b8e"> 2288</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_High (1UL) </span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a055869c2564fc92045b2b377cd26334b"> 2289</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN31_Set (1UL) </span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">/* Bit 30 : Pin 30 */</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9486bb496809edbd8ab4d361e7531e04"> 2292</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Pos (30UL) </span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3aa11fae56dda93bbe36d415c62918cd"> 2293</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN30_Pos) </span></div>
<div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b1c78ac30445c7d74b60c806ae2949a"> 2294</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Low (0UL) </span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c6b2113dfe08e9478785949202773fc"> 2295</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_High (1UL) </span></div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aebe233a95b47d696db1630a0afb26f32"> 2296</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN30_Set (1UL) </span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment">/* Bit 29 : Pin 29 */</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a241f6c7c4035988e293fff0e9677cf9d"> 2299</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Pos (29UL) </span></div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae565b3772639c7dfc64cbc5e70716fc2"> 2300</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN29_Pos) </span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aab72f338bf7a3fa0d1d73ef8dc8d6fb7"> 2301</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Low (0UL) </span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f305dc2b9bbdc0a983292a6899ae11e"> 2302</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_High (1UL) </span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae4fd77078fe50113f07426d9e72607cc"> 2303</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN29_Set (1UL) </span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment">/* Bit 28 : Pin 28 */</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ee97668cc9275708d933fb0d2586481"> 2306</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Pos (28UL) </span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad39e9f4c54b76946df8eff0867153132"> 2307</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN28_Pos) </span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa684d9774b41681a72b43454bade93a9"> 2308</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Low (0UL) </span></div>
<div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa92dad2df983cd62fe62fbd84da34f77"> 2309</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_High (1UL) </span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a771e357edcd71c9327fc048180e2dff9"> 2310</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN28_Set (1UL) </span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">/* Bit 27 : Pin 27 */</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b46955e38504600ee620e36ae5d18c3"> 2313</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Pos (27UL) </span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a10ff8ee3696f941b5f812b533506699b"> 2314</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN27_Pos) </span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a553c858883345a40d4596670f02ff253"> 2315</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Low (0UL) </span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a94f1099f0d98db8308929689be460b3d"> 2316</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_High (1UL) </span></div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4103430728c24f68a1b16b4c05b0458d"> 2317</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN27_Set (1UL) </span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">/* Bit 26 : Pin 26 */</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86afe65a833b2827d868b3bff09aecfe"> 2320</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Pos (26UL) </span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad30d137583009e51476ae62d279fd298"> 2321</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN26_Pos) </span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4547a3472c06852c95fb9cd00d7a5b5a"> 2322</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Low (0UL) </span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f7ec4b694c7297f26c342d0dc4b6965"> 2323</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_High (1UL) </span></div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5986d3bb3786c8f00a7b8791b5c87d60"> 2324</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN26_Set (1UL) </span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">/* Bit 25 : Pin 25 */</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aff3c922c216e2254b4191aecd64b9964"> 2327</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Pos (25UL) </span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a943f8c34d45102350db83b2b4bfc4e22"> 2328</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN25_Pos) </span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a130b560c8155ff6ef89440ed8e6f0d35"> 2329</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Low (0UL) </span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad772807a09a9f9119816521a319a5a76"> 2330</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_High (1UL) </span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a15c691a72e857f0b58d4c935d9e2c98d"> 2331</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN25_Set (1UL) </span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment">/* Bit 24 : Pin 24 */</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abcb28d9044645b26a8e8438770928de9"> 2334</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Pos (24UL) </span></div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8c5467ff94a432661628e0df8dafa6f"> 2335</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN24_Pos) </span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56fad9402f9cbe4b46e33be57aed6f5a"> 2336</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Low (0UL) </span></div>
<div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb3d4cf517b7ede748a589fd1935415c"> 2337</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_High (1UL) </span></div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a824e0c0b07746c21ffbe042915fa6ef2"> 2338</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN24_Set (1UL) </span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment">/* Bit 23 : Pin 23 */</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5eb6594209d49ecd9f878bc418f1fa98"> 2341</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Pos (23UL) </span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aff13d9e573a2d0c16beffa61b6fc9d6e"> 2342</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN23_Pos) </span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0ec040a69d51cf974385759f6f4bc0f"> 2343</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Low (0UL) </span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a899ee5b9c94ca562316f9d4bea4bd3d1"> 2344</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_High (1UL) </span></div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a549fde04d950be3592d6c43b714f91d4"> 2345</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN23_Set (1UL) </span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment">/* Bit 22 : Pin 22 */</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a36759f7b0cd55684d38c74df15ee35d6"> 2348</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Pos (22UL) </span></div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b5aa7b85f7b0eb8bac0379b6c9055f3"> 2349</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN22_Pos) </span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9954775839a0426d4a90a0f1e091eef5"> 2350</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Low (0UL) </span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1b11fa8060569a61d9d9301d99bae526"> 2351</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_High (1UL) </span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a66702846e31713e061a10821053e5200"> 2352</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN22_Set (1UL) </span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment">/* Bit 21 : Pin 21 */</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a266f1e33aa7e8f190a870aa6ba4c12bb"> 2355</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Pos (21UL) </span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a85a9ba5bb8bb64bee4113cca236f94f3"> 2356</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN21_Pos) </span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad08b98806dce91468d1bbdbf1f509075"> 2357</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Low (0UL) </span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4cc0c56b3fc61cccf3becf71dcd774d"> 2358</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_High (1UL) </span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aefd50ae951f0566c8591c96f05d6da3a"> 2359</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN21_Set (1UL) </span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment">/* Bit 20 : Pin 20 */</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a71ab9b7c02f3bb60d9beed6d857d805a"> 2362</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Pos (20UL) </span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5e0e210eecc8fb74c307b08c811ff66"> 2363</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN20_Pos) </span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad92efb44d23463ae01423d2e1d6beb84"> 2364</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Low (0UL) </span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8c6b7d09058c5e00c823e4c066b3610b"> 2365</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_High (1UL) </span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd32dd23abacfc1b6a93805dec2a7ff2"> 2366</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN20_Set (1UL) </span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">/* Bit 19 : Pin 19 */</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9bc5ef64846adfe618d777689cf965ed"> 2369</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Pos (19UL) </span></div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b2aa515f49047387225b61592445cc8"> 2370</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN19_Pos) </span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a2c26d6dcff01f5a6551ba8a45f69f8"> 2371</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Low (0UL) </span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abedc8c5ad4e638171943d37e16c52cbf"> 2372</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_High (1UL) </span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa3e770b00865499cedcfd47a21fb48d1"> 2373</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN19_Set (1UL) </span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment">/* Bit 18 : Pin 18 */</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42e73762f82f1ef344eecf9d994014b3"> 2376</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Pos (18UL) </span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9fd5a68f8f39ec58560cc2350f286d6e"> 2377</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN18_Pos) </span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a87dcbe372d1c68b7ba7fa29e286f6250"> 2378</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Low (0UL) </span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8812d8de0919425912c7dab6108067d9"> 2379</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_High (1UL) </span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05be71a04700ee82c31f52d5210118e8"> 2380</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN18_Set (1UL) </span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="comment">/* Bit 17 : Pin 17 */</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a21b345b3367aab1ead8767f0fd17997b"> 2383</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Pos (17UL) </span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adfe3c0bde69a92e664de74f06aeb2996"> 2384</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN17_Pos) </span></div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99fa888f34388436a056d6e8eae45ad5"> 2385</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Low (0UL) </span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a808e9e0ba4c8c548092c133f3dac235b"> 2386</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_High (1UL) </span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7826421519655d63fb097ecac409abba"> 2387</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN17_Set (1UL) </span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment">/* Bit 16 : Pin 16 */</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa31a0d04acc426beeaf33e835bb9c3fe"> 2390</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Pos (16UL) </span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a71ab75e2f3f297198fb6e7413acbc54a"> 2391</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN16_Pos) </span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5afd9de1f42b193368ab35788de7e27"> 2392</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Low (0UL) </span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5336bfcb12ed008d61b3ad4223066d45"> 2393</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_High (1UL) </span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c05c364aaf76708ef2d1199ffe899d5"> 2394</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN16_Set (1UL) </span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">/* Bit 15 : Pin 15 */</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4500f79718d3a630c4fdfa30c882dbb1"> 2397</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Pos (15UL) </span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa928dd4b06597b728c15c1641ae6926"> 2398</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN15_Pos) </span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a177e89658e13bf6f7ae8b95490a61979"> 2399</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Low (0UL) </span></div>
<div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb0abb540269493307bfb88eb7d91490"> 2400</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_High (1UL) </span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a33aaffdcf1645594ea15faacd6c7cff1"> 2401</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN15_Set (1UL) </span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">/* Bit 14 : Pin 14 */</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab60cf3d41a41196d20d54475dd16c7b4"> 2404</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Pos (14UL) </span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a27f631b6d797c317ad542ed1b1738f24"> 2405</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN14_Pos) </span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4832b7400fb3eda1243738ffa5253222"> 2406</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Low (0UL) </span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61d2caf599721b8309ae3667e71a875c"> 2407</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_High (1UL) </span></div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2db7a2c7ff003f5b801f9f357a6e1144"> 2408</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN14_Set (1UL) </span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment">/* Bit 13 : Pin 13 */</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a847049338f798321d5b8f51ad945a968"> 2411</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Pos (13UL) </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3d3cc4f5b25313f593146da83cdc8393"> 2412</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN13_Pos) </span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a55b8c9d408d195d243404761297b1fe5"> 2413</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Low (0UL) </span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adff2d6ce46ecdbc2752cde3a71228e1d"> 2414</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_High (1UL) </span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acced90cd0ff67b18f46b24cdafa75efd"> 2415</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN13_Set (1UL) </span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment">/* Bit 12 : Pin 12 */</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a8758deacaa86d15e2ff2a2813cef46"> 2418</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Pos (12UL) </span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad79c51ca63a50971437e6ef2471f6a57"> 2419</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN12_Pos) </span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a402d429d441ce79d35030f14c4a05658"> 2420</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Low (0UL) </span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b587cec157fad295fc2be68dd1e71bb"> 2421</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_High (1UL) </span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab2755ee72b673d8904115c091abb68e6"> 2422</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN12_Set (1UL) </span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment">/* Bit 11 : Pin 11 */</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a958cb831091de7f8f488448001e347f8"> 2425</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Pos (11UL) </span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9b6b9a61a1bd7a6c4db758dc84e3a56c"> 2426</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN11_Pos) </span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2ac03d509cd7bd329328a1058f7343b7"> 2427</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Low (0UL) </span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11b144e4d1439e105742aa1503cf656b"> 2428</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_High (1UL) </span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a486553b1c6a4607be5e1f620fa50a9fa"> 2429</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN11_Set (1UL) </span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment">/* Bit 10 : Pin 10 */</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa920c2d276a90e649ff83c46a4eddcca"> 2432</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Pos (10UL) </span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e7f4e66fe9613ed1b17f457db81c865"> 2433</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN10_Pos) </span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac5eee6055da6412df7c2e2d84161315b"> 2434</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Low (0UL) </span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d9c04f58926213e7c0975278dcaf2b5"> 2435</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_High (1UL) </span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeb7e91b80ba5f5f476561d899e1932e0"> 2436</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN10_Set (1UL) </span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment">/* Bit 9 : Pin 9 */</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01a7f5b747f7429f36f600bf7bef8af8"> 2439</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Pos (9UL) </span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24239e9e0f36fa4dc19c816adcaafc09"> 2440</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN9_Pos) </span></div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6c636f2c8963c27f368de6a579226083"> 2441</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Low (0UL) </span></div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac87c319a2498edae93adcec2c44f3e06"> 2442</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_High (1UL) </span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1fe52fccb732b56a7302bcce910cc374"> 2443</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN9_Set (1UL) </span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">/* Bit 8 : Pin 8 */</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a89bbd657656012eff68a68cd4f9ab469"> 2446</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Pos (8UL) </span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9bf69c64b9f8a08e81089f181def1b58"> 2447</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN8_Pos) </span></div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e3e61dc19d6bdbecf2a7cc766466989"> 2448</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Low (0UL) </span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a026a342031aea04e5558c2e5bf4c1138"> 2449</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_High (1UL) </span></div>
<div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1d4269204bd77a09d8361d25c8ff850"> 2450</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN8_Set (1UL) </span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment">/* Bit 7 : Pin 7 */</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0a222f80b9f6bee254424ee8acb02a02"> 2453</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Pos (7UL) </span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0b5d45b1e99e3b840f321fbfac58342"> 2454</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN7_Pos) </span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a042ae5b74475fe26ba44a412196ffecf"> 2455</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Low (0UL) </span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac7d6dc9ea6a8f3bca81136993536c340"> 2456</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_High (1UL) </span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af34fa1c482c2f543db1563b9f2d25c28"> 2457</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN7_Set (1UL) </span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment">/* Bit 6 : Pin 6 */</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a27f3cba7a89a2362805bb3bc9e3a00fc"> 2460</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Pos (6UL) </span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c6ce3a218e70fa2bc4ae78b9a199020"> 2461</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN6_Pos) </span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d34a8d4607ade90bc2acf0f0814708a"> 2462</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Low (0UL) </span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f2d13340d65fdebdb22585d3cd7ce03"> 2463</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_High (1UL) </span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af35590fd1b6dae8516256cb7c6996abb"> 2464</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN6_Set (1UL) </span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="comment">/* Bit 5 : Pin 5 */</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43b71144c8737e9313a214d50848a89e"> 2467</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Pos (5UL) </span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac2e57d59cb3a4b407e5f446a8c94c78b"> 2468</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN5_Pos) </span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af64616ca11476f98abd771a004e791de"> 2469</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Low (0UL) </span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf524f5dfe99f894c721955ff491cd32"> 2470</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_High (1UL) </span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a16d261ac5a91062142632952cf63912f"> 2471</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN5_Set (1UL) </span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment">/* Bit 4 : Pin 4 */</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae7ee10bc418365a37926d9c9c460c65"> 2474</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Pos (4UL) </span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a772ee76a71a7bd984ed329814bf611c8"> 2475</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN4_Pos) </span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b46642ee81d2c4dc5e26414e9ce3ed8"> 2476</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Low (0UL) </span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb5d06df92bd365ffc128eccc28349bc"> 2477</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_High (1UL) </span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a66ae000563a927a24da556166ed496d4"> 2478</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN4_Set (1UL) </span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment">/* Bit 3 : Pin 3 */</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b70c84281806e6f4f4aee4bd9fef733"> 2481</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Pos (3UL) </span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ab51e264306e5b4b4aa284c14b14991"> 2482</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN3_Pos) </span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7acbc45cb77e975ce0cd44d090400999"> 2483</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Low (0UL) </span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6af8b6eb45f1cc945784e92570d26e01"> 2484</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_High (1UL) </span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a825563cc5a4bfdcd7f5fb33395d5ef69"> 2485</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN3_Set (1UL) </span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">/* Bit 2 : Pin 2 */</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20ca7a0317642a4bce84d9de452a3252"> 2488</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Pos (2UL) </span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8665f431736968a30115eed51d70e2a2"> 2489</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN2_Pos) </span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb9369cd68ead6812ff5a710a287d07c"> 2490</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Low (0UL) </span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee95552bd929e1c8001d5138086ae133"> 2491</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_High (1UL) </span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9b3947e31e559220c740af6e44f453b"> 2492</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN2_Set (1UL) </span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">/* Bit 1 : Pin 1 */</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af3ee282d903789417447f77570ec91bc"> 2495</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Pos (1UL) </span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9793882e179ec50abb13fdf1d6102c3d"> 2496</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN1_Pos) </span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5658a137967066056f05f17b74ac3d2"> 2497</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Low (0UL) </span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab08780addaf62c5be069b82578c1a46e"> 2498</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_High (1UL) </span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a437dc41494d2144ad241135a214f13b7"> 2499</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN1_Set (1UL) </span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment">/* Bit 0 : Pin 0 */</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29be1c0b103a20763c65ff02d2c5b651"> 2502</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Pos (0UL) </span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a804e76d690c87c3de080406507ad1963"> 2503</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Msk (0x1UL &lt;&lt; GPIO_OUTSET_PIN0_Pos) </span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab35ba213dbc13dd768ba926374b83ccc"> 2504</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Low (0UL) </span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace0b65e4504ff124eacaffc2d422ed3c"> 2505</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_High (1UL) </span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a678757ade15f717cccb1968549c16987"> 2506</a></span>&#160;<span class="preprocessor">#define GPIO_OUTSET_PIN0_Set (1UL) </span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">/* Register: GPIO_OUTCLR */</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">/* Description: Clear individual bits in GPIO port */</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160; </div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment">/* Bit 31 : Pin 31 */</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4ec605c259f22b4b9780983e395f2486"> 2512</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Pos (31UL) </span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5937834488b5f1a0de17a9302bfe7c7c"> 2513</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN31_Pos) </span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53d7fbbfe9e74b86aec6f5b28d8cb5dc"> 2514</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Low (0UL) </span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a038c17106d8733712d9435efe990395c"> 2515</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_High (1UL) </span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1e897f3e93d5d3f0775e925b1fe0d62f"> 2516</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN31_Clear (1UL) </span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment">/* Bit 30 : Pin 30 */</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1867104fe5ca5c197d338f63ed90c64b"> 2519</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Pos (30UL) </span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af78d82f546f8097de9378d57d2b0f3fc"> 2520</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN30_Pos) </span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aed9c85fc5b7aaf7c1d75c4130912ea81"> 2521</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Low (0UL) </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acabbfa0b7a75ca3c4a49b839cc75b79a"> 2522</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_High (1UL) </span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c3bc36e4cb348b106f0663471fa6fde"> 2523</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN30_Clear (1UL) </span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment">/* Bit 29 : Pin 29 */</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a35ac770f08bc3cc77be2d38e90a7c0a6"> 2526</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Pos (29UL) </span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a062336463de0a4fc91ee74333f8947ec"> 2527</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN29_Pos) </span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb8324ccd7008e75302a172d85fcce46"> 2528</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Low (0UL) </span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c48e823c367a7137c9906a0924964e9"> 2529</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_High (1UL) </span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5fcbd3b7f98f0a86d1f6a68dcfd94509"> 2530</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN29_Clear (1UL) </span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment">/* Bit 28 : Pin 28 */</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12f20c270fdf0333c02144a9a7484bcd"> 2533</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Pos (28UL) </span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a97a822e14c6f0acafb24f389cb041884"> 2534</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN28_Pos) </span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d6282d2071e54d0ed637d502bb91a00"> 2535</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Low (0UL) </span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47b7dc71081e5eeb0184c5c553e2a78a"> 2536</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_High (1UL) </span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9243316932dfee765534fb7f179b1e2a"> 2537</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN28_Clear (1UL) </span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment">/* Bit 27 : Pin 27 */</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a163962de9ee82df3bd15e837194382e3"> 2540</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Pos (27UL) </span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2071074ab7cb7a2b0ec52c6b5b20a587"> 2541</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN27_Pos) </span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a94579ee2fcf09eff2d4b4ead8d1b63c2"> 2542</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Low (0UL) </span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa4672ce31f94f0357767623a6011adb1"> 2543</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_High (1UL) </span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99de115b4c2cef795fd3dc911cba7e21"> 2544</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN27_Clear (1UL) </span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">/* Bit 26 : Pin 26 */</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae2aed3066d1ca1f3f013c5db578f294"> 2547</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Pos (26UL) </span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2a4a4dce966c39502b3ecd6f530aa63"> 2548</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN26_Pos) </span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a7b8d63567b385d44f9365094fc6df5"> 2549</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Low (0UL) </span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a098efbf281f119eb0f2fa3c03bf423ef"> 2550</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_High (1UL) </span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7254fcf83d7f281b9269f9ae120cfefa"> 2551</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN26_Clear (1UL) </span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">/* Bit 25 : Pin 25 */</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa7622d7a70b469ffa727f960fd22261b"> 2554</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Pos (25UL) </span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2e8e8f1eaa6b37d0fddeacf899b8f93"> 2555</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN25_Pos) </span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a27241553fc0231b8f023aaaa973b2a23"> 2556</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Low (0UL) </span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e2b2ca5e8d4d0b6c2399f0aca286b4a"> 2557</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_High (1UL) </span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af3f44f183c7f4d4e917f63b7b5c7fd4a"> 2558</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN25_Clear (1UL) </span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">/* Bit 24 : Pin 24 */</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a63ecd79bb652da96ff9c879646e68d"> 2561</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Pos (24UL) </span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a006834e7b37e5eae3faa12a784c90b63"> 2562</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN24_Pos) </span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acbe7744d3b2311b6aa4233736ba2fbe5"> 2563</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Low (0UL) </span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5156cd634e8bd7b792b132ade7fb4596"> 2564</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_High (1UL) </span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77508a01f1bf6316ba6f483ede019c22"> 2565</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN24_Clear (1UL) </span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">/* Bit 23 : Pin 23 */</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b2ad55d7af6e44024a379ec78579556"> 2568</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Pos (23UL) </span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf2ba2e6a52c88209f590980b98d24f7"> 2569</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN23_Pos) </span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3393fe6eda73b7cbe366f0ee509830e9"> 2570</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Low (0UL) </span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0eab01a00240f7cafd16282193a85cae"> 2571</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_High (1UL) </span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1b9f2a62a9bf2773cf217c74b1a1f009"> 2572</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN23_Clear (1UL) </span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment">/* Bit 22 : Pin 22 */</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a940f2d2da36a71a6fa1cedf6f0e06c90"> 2575</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Pos (22UL) </span></div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad710eeb616c9bbfb16665a539b426fed"> 2576</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN22_Pos) </span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9a2480bc75305e126a97f693155a23d"> 2577</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Low (0UL) </span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a495fe4c09e9f46c33e80ab3093c60fc8"> 2578</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_High (1UL) </span></div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad4be0e1a6cb3de1aa3924df619319d8d"> 2579</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN22_Clear (1UL) </span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">/* Bit 21 : Pin 21 */</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5dd086717c33e2405f9d8691b4446db0"> 2582</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Pos (21UL) </span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a70eb5c3338ec465d809037181f7e5173"> 2583</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN21_Pos) </span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a40ac46b64d068d9efda460c2a92482e3"> 2584</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Low (0UL) </span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0bd3975d5c5fe57809e7cecc70011ab"> 2585</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_High (1UL) </span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59f7c46eb8370570e85bc41dd05c4298"> 2586</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN21_Clear (1UL) </span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment">/* Bit 20 : Pin 20 */</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab397b97a0216fc1f43cfd96299ba0d00"> 2589</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Pos (20UL) </span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa451962d37b4199a7f43bdbe6b4d6a8b"> 2590</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN20_Pos) </span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4ff1845a4018eb8262f5687b4dd3f8af"> 2591</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Low (0UL) </span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a719602fbc911445930da7b1a1882fe39"> 2592</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_High (1UL) </span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf06fe751bab026b4a704d968ab55501"> 2593</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN20_Clear (1UL) </span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">/* Bit 19 : Pin 19 */</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3d89879d42131a9aa913b18796c7213"> 2596</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Pos (19UL) </span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8666ca36c328a4ff635c1d5dbcb1c8c3"> 2597</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN19_Pos) </span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5c8723f9e4fcf9b0bbce8cbd0f8ee7a"> 2598</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Low (0UL) </span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeed8190b64f3892b2b5b9bd78cdeb750"> 2599</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_High (1UL) </span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a698b164516ebdbe5501a244cc8b8cfcc"> 2600</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN19_Clear (1UL) </span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment">/* Bit 18 : Pin 18 */</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6d6198d100183bc99d6b935602aaab3"> 2603</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Pos (18UL) </span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a74183048e8294c16e0dd1c3e39d5df12"> 2604</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN18_Pos) </span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af86e1f651c6c3b344f961e294b9093f0"> 2605</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Low (0UL) </span></div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa4b3dee969343e9c683109668ea87afa"> 2606</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_High (1UL) </span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2754dfd7ea8bc265a881abccfdbe2c3"> 2607</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN18_Clear (1UL) </span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment">/* Bit 17 : Pin 17 */</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9fea3e7273b24fa14b2c9e2f0fd6f9d6"> 2610</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Pos (17UL) </span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a41abe459a53d7a827c23f2bb9ccffbe2"> 2611</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN17_Pos) </span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a70fee78c749ad18d8f05711c150ee570"> 2612</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Low (0UL) </span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7f9f91214b47124ace9687f33abba76"> 2613</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_High (1UL) </span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5d78ad9c3fed1e2f3c6e12f4d664445"> 2614</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN17_Clear (1UL) </span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">/* Bit 16 : Pin 16 */</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13609106b72e90090a673969a3308b65"> 2617</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Pos (16UL) </span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0d114b89311ba946127260e2809b381"> 2618</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN16_Pos) </span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb5b6679c03beed206817214572c0419"> 2619</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Low (0UL) </span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac06619fc81dabc5f6383e889ac402b7b"> 2620</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_High (1UL) </span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af46b50bd38d1c09160c263dfa643d27e"> 2621</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN16_Clear (1UL) </span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">/* Bit 15 : Pin 15 */</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a74d99284bd85f0a3a11f2123b1259393"> 2624</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Pos (15UL) </span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a647ae39ac0e9369e48085458ee938793"> 2625</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN15_Pos) </span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1611675c5f19e75a45e14a0256e19a6a"> 2626</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Low (0UL) </span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b0211065d984ba63cab8a48cf7d0267"> 2627</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_High (1UL) </span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad4dbfbd2fd00b450e06c1d3fd9704e77"> 2628</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN15_Clear (1UL) </span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="comment">/* Bit 14 : Pin 14 */</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad9a5c4a38cf58dba592525fedb6db2ed"> 2631</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Pos (14UL) </span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad5ccca8650252ea86fb748de39c31e6"> 2632</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN14_Pos) </span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8cf6c3e17c8e388da33c5b421102ebcf"> 2633</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Low (0UL) </span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa24c3b134fb331f53fe30aa2ca5f8568"> 2634</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_High (1UL) </span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72b603ffc8b0dfdb4cb1985e9a8457c2"> 2635</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN14_Clear (1UL) </span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="comment">/* Bit 13 : Pin 13 */</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25042485659d2ee535d5ae481b5deb30"> 2638</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Pos (13UL) </span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e7e6dfa1f404f769e82d52c46da89a0"> 2639</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN13_Pos) </span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a280f6f073c964609a1ae9732b072a8f8"> 2640</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Low (0UL) </span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f04987a2b2cb0ba5b625fb96ef43717"> 2641</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_High (1UL) </span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a557f6fdcafd710d5406f4facbb238c75"> 2642</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN13_Clear (1UL) </span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="comment">/* Bit 12 : Pin 12 */</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7521efc3757f0fe8067535e1e7467d4"> 2645</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Pos (12UL) </span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa62284fcd460b4201712720a36976e70"> 2646</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN12_Pos) </span></div>
<div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a10b9b01fdf9bd00671ac05fb802950d8"> 2647</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Low (0UL) </span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#addd2e4e5a7379f5a15db7f79578fc23b"> 2648</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_High (1UL) </span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a201087063e13703230ff3fe1dfe97e16"> 2649</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN12_Clear (1UL) </span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="comment">/* Bit 11 : Pin 11 */</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf503b660a46ecece634f661c58980ae"> 2652</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Pos (11UL) </span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4876324999f49f621196a7c10f12b87b"> 2653</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN11_Pos) </span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab39c5d54c8e5195bf207099bcf12e743"> 2654</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Low (0UL) </span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec8a25b61e1abfbf064257ef86d1994f"> 2655</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_High (1UL) </span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adca409d3a4cdce2e44b23260b5446f2d"> 2656</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN11_Clear (1UL) </span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment">/* Bit 10 : Pin 10 */</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc5484bc61f676d108b819dec8611551"> 2659</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Pos (10UL) </span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab6f0d58475528775673e30d2ec37fddb"> 2660</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN10_Pos) </span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2f210795e53b408dfab59ef4f26096eb"> 2661</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Low (0UL) </span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab427b666c1c40fdc69ec39fd12fbf1b9"> 2662</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_High (1UL) </span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6f30eb18f392409024f9e9578751ac8"> 2663</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN10_Clear (1UL) </span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="comment">/* Bit 9 : Pin 9 */</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79b49cdf6f7431cfb99648f39f7aa476"> 2666</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Pos (9UL) </span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d5fa007760bbee10e1d08a0dc57edd5"> 2667</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN9_Pos) </span></div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade9a0434beaad64e584db50d3b1d7826"> 2668</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Low (0UL) </span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a949a103f30572725ab7d41e9347e3f39"> 2669</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_High (1UL) </span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2856b8d04c0df1ca41fc97304766001b"> 2670</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN9_Clear (1UL) </span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment">/* Bit 8 : Pin 8 */</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9080e39b34e5abb743b2e4424c75169"> 2673</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Pos (8UL) </span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ad77e3549c861fe7c49a7676fa8ec68"> 2674</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN8_Pos) </span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afbc38db5ef3bde0e88bfb4d79c28f291"> 2675</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Low (0UL) </span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afcf7e3034ebf48d218ccd7da47ebff89"> 2676</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_High (1UL) </span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab7ea137fe39686a8dd6f6692d28e67c1"> 2677</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN8_Clear (1UL) </span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment">/* Bit 7 : Pin 7 */</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad05bc5f9e2485db128f365cddf98d5b7"> 2680</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Pos (7UL) </span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a492e6cca3c5d0bf0d24bf31bad1c3b88"> 2681</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN7_Pos) </span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad49c3f203fd8aefca45bcfcc7074a815"> 2682</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Low (0UL) </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac570dde372e345e282a8e0341e1df99f"> 2683</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_High (1UL) </span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9d7470e92d02e9ad3748832bf12b0832"> 2684</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN7_Clear (1UL) </span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment">/* Bit 6 : Pin 6 */</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a68712a1d61e7540e6b0ae4713d3351"> 2687</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Pos (6UL) </span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47e9628725c0d15a1233abff7271417d"> 2688</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN6_Pos) </span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12ccce5784c368b4a0b79ce2b796cd4c"> 2689</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Low (0UL) </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa284a1820106da869db57a7815cf8d21"> 2690</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_High (1UL) </span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5bb5cbb9598a4de2a61e6fb73f18eca"> 2691</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN6_Clear (1UL) </span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment">/* Bit 5 : Pin 5 */</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade6105a72f7252cc5aee0ed2821e9ccb"> 2694</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Pos (5UL) </span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a45ad4df70763ae895f92567d3f6e9f55"> 2695</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN5_Pos) </span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7a43a6b7e10ba958ab053b17f68f36d6"> 2696</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Low (0UL) </span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a70d562866e85d39318925a3de3ff645c"> 2697</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_High (1UL) </span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab38e6fd21f5df973e74451c349fbc826"> 2698</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN5_Clear (1UL) </span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">/* Bit 4 : Pin 4 */</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f5002046a24d99dd7a4a7e65f5853b1"> 2701</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Pos (4UL) </span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98dcd9c09a03e2c9c507001180950342"> 2702</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN4_Pos) </span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2f820f8901b6ac34a5fd2bb3a43e72c3"> 2703</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Low (0UL) </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adee852e561978c69b8df2be5af4360e2"> 2704</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_High (1UL) </span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b21f3635f49b6e5f4a87e56dddf88b8"> 2705</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN4_Clear (1UL) </span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">/* Bit 3 : Pin 3 */</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0e1b2d0108b25251e27960c302d80a9"> 2708</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Pos (3UL) </span></div>
<div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acfa88430f14ebbcfe54f09368a623e6b"> 2709</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN3_Pos) </span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26250faa0e847aa64b345f4e765235f2"> 2710</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Low (0UL) </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf0d4f612463335af61bc504ceba70a5"> 2711</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_High (1UL) </span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a60a0a7c4712a4b3fe1769b2f9cbf6a63"> 2712</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN3_Clear (1UL) </span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment">/* Bit 2 : Pin 2 */</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aebad53a42c9a0160f0a5ab0650d205f5"> 2715</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Pos (2UL) </span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab992df3eb99664521256e970b7c13a71"> 2716</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN2_Pos) </span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6fde1987b506d1034a74cdaecf7bf7a6"> 2717</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Low (0UL) </span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a099413f74840e38ad5a020c1962e36bb"> 2718</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_High (1UL) </span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a900a2cfae80d85d5adbb7d95ebf4dbec"> 2719</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN2_Clear (1UL) </span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">/* Bit 1 : Pin 1 */</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa9301693d87b755e037b9c5ce3523c3"> 2722</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Pos (1UL) </span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3333e3016b3007b98b3f5c9a3d24e7ee"> 2723</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN1_Pos) </span></div>
<div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a97d408393d5221d8507f0c41e89c44ec"> 2724</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Low (0UL) </span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f0867383e2a5fbaacdaaafdf48bd18d"> 2725</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_High (1UL) </span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59484c1837d3b7620c29ebe1f42b453d"> 2726</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN1_Clear (1UL) </span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="comment">/* Bit 0 : Pin 0 */</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1025be46fa73f65deaf7fd4b5e06893b"> 2729</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Pos (0UL) </span></div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1414ccd28b1d4b817bf48f0d010247ea"> 2730</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Msk (0x1UL &lt;&lt; GPIO_OUTCLR_PIN0_Pos) </span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac86e238c1345e66fe125a13677f5fadc"> 2731</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Low (0UL) </span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aebefc716f7a8fec44f8e323d361e3fdb"> 2732</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_High (1UL) </span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a741bb50bfc42b6920884deb92b32a8"> 2733</a></span>&#160;<span class="preprocessor">#define GPIO_OUTCLR_PIN0_Clear (1UL) </span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment">/* Register: GPIO_IN */</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="comment">/* Description: Read GPIO port */</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160; </div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment">/* Bit 31 : Pin 31 */</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5865da204ee46b62b675d05ee04aef54"> 2739</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_Pos (31UL) </span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a153aeeac69eeae37fcfafd9bfc0cd117"> 2740</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_Msk (0x1UL &lt;&lt; GPIO_IN_PIN31_Pos) </span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac44be1cd481380056d6ecaa8faebbc0"> 2741</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_Low (0UL) </span></div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0d46f10a0106c4114839751afd73c2dc"> 2742</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN31_High (1UL) </span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">/* Bit 30 : Pin 30 */</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab36f6727e6ccf20d4edfc2c3cebf7e37"> 2745</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_Pos (30UL) </span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a17d9f3436e4c40ae8bac3d3dfffb1b05"> 2746</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_Msk (0x1UL &lt;&lt; GPIO_IN_PIN30_Pos) </span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab79256a43b2930023dd4296faf9ff191"> 2747</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_Low (0UL) </span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20f80c8710572fa87cdd6af883adbcd9"> 2748</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN30_High (1UL) </span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment">/* Bit 29 : Pin 29 */</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43bcb13988fd7b37b2ede29aa6433318"> 2751</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_Pos (29UL) </span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe74e5a23d3a91ea0c2977a95d42122a"> 2752</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_Msk (0x1UL &lt;&lt; GPIO_IN_PIN29_Pos) </span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9584ec597d99c1fa9c592e8135c7ae45"> 2753</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_Low (0UL) </span></div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9cd2e442b71ab07ee646ae52834fa91a"> 2754</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN29_High (1UL) </span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment">/* Bit 28 : Pin 28 */</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae212ac025fc72ce439d9fbe2004ae031"> 2757</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_Pos (28UL) </span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0ba5800ec26cc136cf47516fa0540ced"> 2758</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_Msk (0x1UL &lt;&lt; GPIO_IN_PIN28_Pos) </span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acfccdea1cd99dc02ee08f60d0b8c305c"> 2759</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_Low (0UL) </span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea82b086e44a84ce6c379d1044ffe03f"> 2760</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN28_High (1UL) </span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment">/* Bit 27 : Pin 27 */</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a6cfc7ab547123d2c3e3a0d1642115b"> 2763</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_Pos (27UL) </span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab157510786f6de68f9788252ee1344cc"> 2764</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_Msk (0x1UL &lt;&lt; GPIO_IN_PIN27_Pos) </span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26d87e8e71ff62fd0b625a683e1db29f"> 2765</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_Low (0UL) </span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f6d4672e0ef4a1d428e305d04bb6afa"> 2766</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN27_High (1UL) </span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment">/* Bit 26 : Pin 26 */</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a89cc73572f436a79003de5fb3a354dcf"> 2769</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_Pos (26UL) </span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a66ad32870ce67f474aa0d07968b829f4"> 2770</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_Msk (0x1UL &lt;&lt; GPIO_IN_PIN26_Pos) </span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a15cc8d248a7772caceb807266fff4f6a"> 2771</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_Low (0UL) </span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5706b4b50e64a6e616d257eb962d36ff"> 2772</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN26_High (1UL) </span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">/* Bit 25 : Pin 25 */</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af0e2e46e286b4c4437e4fa9cf5a7113b"> 2775</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_Pos (25UL) </span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b72c9fddf2ddbf3d5a22769c277952e"> 2776</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_Msk (0x1UL &lt;&lt; GPIO_IN_PIN25_Pos) </span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf3f71fa68462cc812a7f2a40bc9e4d7"> 2777</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_Low (0UL) </span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42ae88897d96613296e3788c8c785224"> 2778</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN25_High (1UL) </span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="comment">/* Bit 24 : Pin 24 */</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af304c4bfa3006aa8c8022d32fc4c21d0"> 2781</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_Pos (24UL) </span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7eabbd5d6298a6b0bdbb793c025e9473"> 2782</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_Msk (0x1UL &lt;&lt; GPIO_IN_PIN24_Pos) </span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaed981df4c3254249eeec6bae0f5a62f"> 2783</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_Low (0UL) </span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac8ae95b1789e87e19ffd1c1ebfbbd2aa"> 2784</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN24_High (1UL) </span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment">/* Bit 23 : Pin 23 */</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4bf1dff961abe730cb7c66a828361d5c"> 2787</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_Pos (23UL) </span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59ab7709dec9ffc0c9cc49bd78697362"> 2788</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_Msk (0x1UL &lt;&lt; GPIO_IN_PIN23_Pos) </span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7275eaa0a4c72c1b8af6246092aa6cd4"> 2789</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_Low (0UL) </span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec33cbb494c61f55594caa0f6febb432"> 2790</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN23_High (1UL) </span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment">/* Bit 22 : Pin 22 */</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d5637265402b87680dd9c5abf48d100"> 2793</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_Pos (22UL) </span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abaf47a8c7d670ea6e4d7cbbdd8987acd"> 2794</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_Msk (0x1UL &lt;&lt; GPIO_IN_PIN22_Pos) </span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a48a9699b088aaec9ff754b2966e333e3"> 2795</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_Low (0UL) </span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab8f73300d4248d4c8fb3944be5afe086"> 2796</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN22_High (1UL) </span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">/* Bit 21 : Pin 21 */</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae567bd67b6dc348aaa62183f7bf654da"> 2799</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_Pos (21UL) </span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1e8822087032e7545e0173209efc9e33"> 2800</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_Msk (0x1UL &lt;&lt; GPIO_IN_PIN21_Pos) </span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a876d31be9cb570e1baa3d8b688cdef0f"> 2801</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_Low (0UL) </span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b3fc0fb5c6283df96b1f05cd0256861"> 2802</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN21_High (1UL) </span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment">/* Bit 20 : Pin 20 */</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59d7b5dcab08e189751e500bfa6f4e78"> 2805</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_Pos (20UL) </span></div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26de6569ed8dbc7a732b2ddf7f0119e8"> 2806</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_Msk (0x1UL &lt;&lt; GPIO_IN_PIN20_Pos) </span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4bb1d39c2d8e56058fd3a8b38a297b4"> 2807</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_Low (0UL) </span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1bd57a4a0e6cc64f4cf303d94c43d655"> 2808</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN20_High (1UL) </span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">/* Bit 19 : Pin 19 */</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8c788fbae01fa15ea43ce70de857cd12"> 2811</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_Pos (19UL) </span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeddfc943f0dc6ca35dd4c31c01c93855"> 2812</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_Msk (0x1UL &lt;&lt; GPIO_IN_PIN19_Pos) </span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f3eecc825788ceae1dd7fd6354b21d4"> 2813</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_Low (0UL) </span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a30c9655248fdeec3206293afce16f7d5"> 2814</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN19_High (1UL) </span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="comment">/* Bit 18 : Pin 18 */</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8877a781c7e3b69ec022fb6727167391"> 2817</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_Pos (18UL) </span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aadce7b750c236600a2dd759a08941800"> 2818</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_Msk (0x1UL &lt;&lt; GPIO_IN_PIN18_Pos) </span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4597f1464f7953b177f30a8f6f1cd956"> 2819</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_Low (0UL) </span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab95c0e6c5d1ee58a6cb327432b58661d"> 2820</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN18_High (1UL) </span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment">/* Bit 17 : Pin 17 */</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01d476de4804be9708e009d83e1bcb4f"> 2823</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_Pos (17UL) </span></div>
<div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae16648532d9e3b90b27cf7108d8a7e07"> 2824</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_Msk (0x1UL &lt;&lt; GPIO_IN_PIN17_Pos) </span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd456c2e4746cbe82c90036f8113c0b8"> 2825</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_Low (0UL) </span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fc9ea45233128c10560dabc9edc9bbc"> 2826</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN17_High (1UL) </span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">/* Bit 16 : Pin 16 */</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a16042e2d248e75f3ed87de11ad0c3d30"> 2829</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_Pos (16UL) </span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7105d4590607a4a58573e34c3ab10328"> 2830</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_Msk (0x1UL &lt;&lt; GPIO_IN_PIN16_Pos) </span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a3ccb055b8bd46eff26ceb18aa1ad9a"> 2831</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_Low (0UL) </span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a4222b022cbc1e9e6a46b3e7fcc5a72"> 2832</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN16_High (1UL) </span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment">/* Bit 15 : Pin 15 */</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6993a7922e4283b3bdcb4495f72f9123"> 2835</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_Pos (15UL) </span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a356bbc6dedbb06e76a41fb7fdb12f29d"> 2836</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_Msk (0x1UL &lt;&lt; GPIO_IN_PIN15_Pos) </span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6380289ed1593758654d7322b12c8d0"> 2837</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_Low (0UL) </span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25bc77d4a82294a406b599b936f65114"> 2838</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN15_High (1UL) </span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment">/* Bit 14 : Pin 14 */</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a92845879a34a3f863ea492a255c0bc03"> 2841</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_Pos (14UL) </span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad274a9fdcf3323aefb2789a39da037ea"> 2842</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_Msk (0x1UL &lt;&lt; GPIO_IN_PIN14_Pos) </span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a713571ba432cc11057940381ca58d71c"> 2843</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_Low (0UL) </span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf5ad9f51ad744979e1973010786eb55"> 2844</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN14_High (1UL) </span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment">/* Bit 13 : Pin 13 */</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaecbe1fc80ee10832384657161a012be"> 2847</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_Pos (13UL) </span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8867b6a01b8c493aa3c2f880826b98ea"> 2848</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_Msk (0x1UL &lt;&lt; GPIO_IN_PIN13_Pos) </span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25f2e653c5f3c1bb667def069afe9912"> 2849</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_Low (0UL) </span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13d7c19d45ef14d26903b0066cc46c4f"> 2850</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN13_High (1UL) </span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment">/* Bit 12 : Pin 12 */</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a48982f24a94d5b917093eea0b1c9895b"> 2853</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_Pos (12UL) </span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a36c532e589d26a7af51a0ddf2af56d"> 2854</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_Msk (0x1UL &lt;&lt; GPIO_IN_PIN12_Pos) </span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9094049969fefae818a9c23785f968e7"> 2855</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_Low (0UL) </span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad6fb0c16d905ff4d95d2cfb78ce825ae"> 2856</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN12_High (1UL) </span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">/* Bit 11 : Pin 11 */</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae41af18331362bfd5fcf5a73fadc58fa"> 2859</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_Pos (11UL) </span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6ffd243e367624a5f0523264a17e3c44"> 2860</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_Msk (0x1UL &lt;&lt; GPIO_IN_PIN11_Pos) </span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae9daab5ea151c7dd63a33ca2f5debb1b"> 2861</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_Low (0UL) </span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f800fa3367b066eecf9a497993bc72b"> 2862</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN11_High (1UL) </span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">/* Bit 10 : Pin 10 */</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab6670d099322d2c15c2c7fc5144fc8f6"> 2865</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_Pos (10UL) </span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc130d281603fa1158e0259fe7067140"> 2866</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_Msk (0x1UL &lt;&lt; GPIO_IN_PIN10_Pos) </span></div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac8953963813aa13a02a69aef2c05c209"> 2867</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_Low (0UL) </span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab830c29f04d5f1e1dd854fe372ee5f59"> 2868</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN10_High (1UL) </span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">/* Bit 9 : Pin 9 */</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad39f9805ae1845579dd7c61e0e49cc5c"> 2871</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_Pos (9UL) </span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a5d49d6c73af8ce5e0f6818a0050ebb"> 2872</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_Msk (0x1UL &lt;&lt; GPIO_IN_PIN9_Pos) </span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adacb4021d8b42f8db1e28402c12a10a8"> 2873</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_Low (0UL) </span></div>
<div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d2eb668f4412409640a3c2bfb4516ee"> 2874</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN9_High (1UL) </span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment">/* Bit 8 : Pin 8 */</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af56ab65fa441506665ec02f6924037ca"> 2877</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_Pos (8UL) </span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea5faf2b0942c8080fb0c5c9a1d0a4c4"> 2878</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_Msk (0x1UL &lt;&lt; GPIO_IN_PIN8_Pos) </span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5d25085f2c1c9f6df60ba71ac9737fa"> 2879</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_Low (0UL) </span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a379c369a496068c9749f1e44e3bf0154"> 2880</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN8_High (1UL) </span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment">/* Bit 7 : Pin 7 */</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a558dea635ba553f875c0fdbc165853a9"> 2883</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_Pos (7UL) </span></div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1665744975288e8d03b1f29e57a14681"> 2884</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_Msk (0x1UL &lt;&lt; GPIO_IN_PIN7_Pos) </span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af0faaec8f27b20a65a58b52c53548b1c"> 2885</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_Low (0UL) </span></div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a443dd23b3b3eec6876cc8a243c3f025e"> 2886</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN7_High (1UL) </span></div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="comment">/* Bit 6 : Pin 6 */</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f1a9f38f04886b9bce75862c5e538c0"> 2889</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_Pos (6UL) </span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a44f0e78a53e8cde8d4ca71a9dff83b4b"> 2890</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_Msk (0x1UL &lt;&lt; GPIO_IN_PIN6_Pos) </span></div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1eed4e7ed142faab9f19eeb43c55fa33"> 2891</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_Low (0UL) </span></div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a130d4b8884db2f9731781ac5ada3ce82"> 2892</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN6_High (1UL) </span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">/* Bit 5 : Pin 5 */</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad34bc60f930af29006a7b3e1e0725dbf"> 2895</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_Pos (5UL) </span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab88fae7936cac0aef666a164077b16ff"> 2896</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_Msk (0x1UL &lt;&lt; GPIO_IN_PIN5_Pos) </span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad63139b74b5ece803cd34ab8404c457f"> 2897</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_Low (0UL) </span></div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ba4fdd772911a5529c2f3dd19565507"> 2898</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN5_High (1UL) </span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment">/* Bit 4 : Pin 4 */</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe132c21e320df7dbd1d8bebc1539408"> 2901</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_Pos (4UL) </span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a37e16d578d0c5eb4b88136578f410048"> 2902</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_Msk (0x1UL &lt;&lt; GPIO_IN_PIN4_Pos) </span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9660a2c504c02497c9af2cd354f9b94"> 2903</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_Low (0UL) </span></div>
<div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7a6d1e193cdc8b872ef7f5882d4f535e"> 2904</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN4_High (1UL) </span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">/* Bit 3 : Pin 3 */</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7bf22c62c47a4ef50a6a2c06577a9b0a"> 2907</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_Pos (3UL) </span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3d9193043fb6b51f51305b3ab000c2d6"> 2908</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_Msk (0x1UL &lt;&lt; GPIO_IN_PIN3_Pos) </span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a032988726a5496cd78d5f89b55ed30be"> 2909</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_Low (0UL) </span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2f68e703331f91939b48b4848a9b244c"> 2910</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN3_High (1UL) </span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">/* Bit 2 : Pin 2 */</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae20b602e5b0d5b1968c9e715418a85de"> 2913</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_Pos (2UL) </span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5de5b00a239842f960f2361e56996fc"> 2914</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_Msk (0x1UL &lt;&lt; GPIO_IN_PIN2_Pos) </span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ece306b20a17d7fb8e503809ce0ba9b"> 2915</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_Low (0UL) </span></div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a14f006c1ccdb6d0bdc08472efa0a96"> 2916</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN2_High (1UL) </span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">/* Bit 1 : Pin 1 */</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9180eadda1c0532a26e6fc70252edc3b"> 2919</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_Pos (1UL) </span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7550c87f9e65511c8949f940a526e143"> 2920</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_Msk (0x1UL &lt;&lt; GPIO_IN_PIN1_Pos) </span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a41d644ac596cef08db2aa39301641605"> 2921</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_Low (0UL) </span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a49b047add725fef16b34b74b42b5bf63"> 2922</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN1_High (1UL) </span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="comment">/* Bit 0 : Pin 0 */</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a497c928ace9b3c3d280281a5c8dab772"> 2925</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_Pos (0UL) </span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a19c2be0d37b5fa4f0d0132284567ac9c"> 2926</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_Msk (0x1UL &lt;&lt; GPIO_IN_PIN0_Pos) </span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad47f13614d3225ae10db5d429b6096c5"> 2927</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_Low (0UL) </span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a31b73a983f6bb4a5191a52bfca011ca0"> 2928</a></span>&#160;<span class="preprocessor">#define GPIO_IN_PIN0_High (1UL) </span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment">/* Register: GPIO_DIR */</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">/* Description: Direction of GPIO pins */</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160; </div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="comment">/* Bit 31 : Pin 31 */</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22eb7ee60a822d9e26464f5396b0d937"> 2934</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Pos (31UL) </span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab33c5b95c27abaf09e460764a6f778c9"> 2935</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN31_Pos) </span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5acb6901d3728d776a35bea4618009d"> 2936</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Input (0UL) </span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae07786168f277faea79f0cf40db828d1"> 2937</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN31_Output (1UL) </span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">/* Bit 30 : Pin 30 */</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a03e40927948df27f9cbb6a784ce984f8"> 2940</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Pos (30UL) </span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9ab7af3c13f84258fd222a3f9373e2a"> 2941</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN30_Pos) </span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a1fdbd449ced9d7ca1b12de86281843"> 2942</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Input (0UL) </span></div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aed0f26130dfae374eb16fe1b8c9c2864"> 2943</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN30_Output (1UL) </span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="comment">/* Bit 29 : Pin 29 */</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa0c9cdf28c4c2958b4d22cab39b692f"> 2946</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Pos (29UL) </span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0f7a3bab85e5dff2828ccbb5ce238a49"> 2947</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN29_Pos) </span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a750677605cbd66ffa849951186851b"> 2948</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Input (0UL) </span></div>
<div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6c6f07582ee67a6e2a5c75cb3ee398e9"> 2949</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN29_Output (1UL) </span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="comment">/* Bit 28 : Pin 28 */</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf4bfe3244ce8072ee3d3c114d56ebf4"> 2952</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Pos (28UL) </span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0a17c18d96c03965b2d55273aa7c02f9"> 2953</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN28_Pos) </span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac57b81b75b1dcf34c24c9bafd4464e9f"> 2954</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Input (0UL) </span></div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a341851313aa7588b5ce0805eecd31ec7"> 2955</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN28_Output (1UL) </span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment">/* Bit 27 : Pin 27 */</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab45ebfc5ae5187e94fb24b4c95e8ca55"> 2958</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Pos (27UL) </span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a307fdbe7787ad0cebfcba86b9fb2bf76"> 2959</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN27_Pos) </span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a68a0b6b93fe3367cb793c08ea164904f"> 2960</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Input (0UL) </span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3a504ef48947c20c8d4ed16dd300e24"> 2961</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN27_Output (1UL) </span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">/* Bit 26 : Pin 26 */</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4ba95c9a57ecfd6f82ae4c27bd1475b8"> 2964</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Pos (26UL) </span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aedfed09639bd67737142b7da8eda2b45"> 2965</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN26_Pos) </span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a41dbb67f0cf94114eff3bee332aec3e1"> 2966</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Input (0UL) </span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a641c6867b97dac40d89b607c92ed4965"> 2967</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN26_Output (1UL) </span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment">/* Bit 25 : Pin 25 */</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade415f316e4cbbaf190ec6283d9a2066"> 2970</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Pos (25UL) </span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f2aa454cbb63755a02641947b0946f0"> 2971</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN25_Pos) </span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5d45a10b8f6372d9748c6b78da19527"> 2972</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Input (0UL) </span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad9049e521b65d627f92cfb085d856b4d"> 2973</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN25_Output (1UL) </span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">/* Bit 24 : Pin 24 */</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3774f1e49a09748bb8264aa5926108a4"> 2976</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Pos (24UL) </span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a51fa44382e676f154f8d9ce5dda1fca4"> 2977</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN24_Pos) </span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d01433cc2ed0e358b0ec9cc9c4e4826"> 2978</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Input (0UL) </span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9fb3475ad17590b6713af4fdd88cfd5"> 2979</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN24_Output (1UL) </span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment">/* Bit 23 : Pin 23 */</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5c1b949aed0e184289ee5b9e1740395d"> 2982</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Pos (23UL) </span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac8e6777884d8311879028f07a8bd9e3d"> 2983</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN23_Pos) </span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace5ab27c1e1e04477706e38aa2f6429d"> 2984</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Input (0UL) </span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fd467985867512560fc3a823f8d3b52"> 2985</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN23_Output (1UL) </span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment">/* Bit 22 : Pin 22 */</span></div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26e5625b7ad4db6771d95ff22ec0bac1"> 2988</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Pos (22UL) </span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a912ac51ca60f28524b5a0faf0f85b00b"> 2989</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN22_Pos) </span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a012376f836a93ef978acc5e37573e82c"> 2990</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Input (0UL) </span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a271b49c35c6edf0bc0f39dfccc3161c7"> 2991</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN22_Output (1UL) </span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">/* Bit 21 : Pin 21 */</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a515d0d8487aad333673961d0d9177e66"> 2994</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Pos (21UL) </span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a40975658d5385e639b7c3ee29d441119"> 2995</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN21_Pos) </span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a73d5bcb3f848d82126ac7d6b27c017d4"> 2996</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Input (0UL) </span></div>
<div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa27f8c6d6b2900de8c145990c0decd44"> 2997</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN21_Output (1UL) </span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="comment">/* Bit 20 : Pin 20 */</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4440d7e3a640d909a37fea61f7d02e00"> 3000</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Pos (20UL) </span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b0f01d498bad478f07b302768908c39"> 3001</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN20_Pos) </span></div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad74ea12d3de30a7304a98cfae20a8027"> 3002</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Input (0UL) </span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a582f06db963e3c5e3551d6f01f1bc8bb"> 3003</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN20_Output (1UL) </span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">/* Bit 19 : Pin 19 */</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae216e057e5ba1b973acc33a9e312800d"> 3006</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Pos (19UL) </span></div>
<div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2ceeecdd08fc1a2edcb32b1fc28315c7"> 3007</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN19_Pos) </span></div>
<div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5648848c76f262d55f2982539c45864"> 3008</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Input (0UL) </span></div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9d8498499fd4c427f4b915b599ce227e"> 3009</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN19_Output (1UL) </span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="comment">/* Bit 18 : Pin 18 */</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e686c5d8fb331275eac7c5a623d29d3"> 3012</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Pos (18UL) </span></div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a00f05302d76b4092bfc7270a75821ba2"> 3013</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN18_Pos) </span></div>
<div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afae49832791052331b5008ade472bfcb"> 3014</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Input (0UL) </span></div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a52ef5f4706fafa2d80243f5bcc5ed418"> 3015</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN18_Output (1UL) </span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment">/* Bit 17 : Pin 17 */</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d542a75162aef6a4bb302bafdf2ec13"> 3018</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Pos (17UL) </span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9fdeef4de846e524f60d1f4e01ca54cd"> 3019</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN17_Pos) </span></div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1838d62e8682366723f0b01c4403c05"> 3020</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Input (0UL) </span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1964d720fd7fc8dfd51955256f267e00"> 3021</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN17_Output (1UL) </span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment">/* Bit 16 : Pin 16 */</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa12354116c36bcea1b660c94f5e6dab6"> 3024</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Pos (16UL) </span></div>
<div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a459d095b6044bf908c48cafeac16dd53"> 3025</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN16_Pos) </span></div>
<div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a60a38bb5fe51dac14c42655ccc5b1a54"> 3026</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Input (0UL) </span></div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7711ea1fd1fbc9fa568ed53e68a028d9"> 3027</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN16_Output (1UL) </span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="comment">/* Bit 15 : Pin 15 */</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4fee4624cdce32a1a135b0c277e1473"> 3030</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Pos (15UL) </span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e34e77db0924d79d5342796adfd22f9"> 3031</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN15_Pos) </span></div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59d7576e6dcf56d4e4b0db07f2ae24ae"> 3032</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Input (0UL) </span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25d12dd2de5562635b4d9a744aafe07d"> 3033</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN15_Output (1UL) </span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="comment">/* Bit 14 : Pin 14 */</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af3e417d37ecda0489a266aa3c8642847"> 3036</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Pos (14UL) </span></div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc5ed3cc8bc015dab654ccb588c18342"> 3037</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN14_Pos) </span></div>
<div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5637a03f8907eec80b3fb0a11f12937"> 3038</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Input (0UL) </span></div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac2221a61d16e91af889006bb00eb20b1"> 3039</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN14_Output (1UL) </span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="comment">/* Bit 13 : Pin 13 */</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a401ba1d317352224ad28a4a9e6f46678"> 3042</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Pos (13UL) </span></div>
<div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad828f50d90d1ce134802af8203a58892"> 3043</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN13_Pos) </span></div>
<div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11aface8eea81b6e487c0f91c715d398"> 3044</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Input (0UL) </span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a114c09c34811203030aa81c1857c4f55"> 3045</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN13_Output (1UL) </span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment">/* Bit 12 : Pin 12 */</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b7e6278de1b4f4ce39d9b5277de93c6"> 3048</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Pos (12UL) </span></div>
<div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a495fd12b92e0ff69b21b24965781af93"> 3049</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN12_Pos) </span></div>
<div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a071a0dadf602009519553e3ae2d33367"> 3050</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Input (0UL) </span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6232a72263c3e57a3f03cc70485edaba"> 3051</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN12_Output (1UL) </span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment">/* Bit 11 : Pin 11 */</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6443c0eeca6e9641d1a5d2ffe751c931"> 3054</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Pos (11UL) </span></div>
<div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a789d9d0f9785de1948b8eafaa21c86c0"> 3055</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN11_Pos) </span></div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a78787cf4d86b387021243094e759af15"> 3056</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Input (0UL) </span></div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c690102af228bbd012796b453f6df5d"> 3057</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN11_Output (1UL) </span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment">/* Bit 10 : Pin 10 */</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad53b02dc51457bf690981788c86e5c2a"> 3060</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Pos (10UL) </span></div>
<div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaef2f973f46f064286ada879152abb9a"> 3061</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN10_Pos) </span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adad4b0a01848f03baec12f11e7b95c54"> 3062</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Input (0UL) </span></div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acad44f667bdee089a41578173d041b32"> 3063</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN10_Output (1UL) </span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">/* Bit 9 : Pin 9 */</span></div>
<div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a70751b7570806f620c189cb82b9fa45f"> 3066</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Pos (9UL) </span></div>
<div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af28439122b68b0fe75378af34e81a51f"> 3067</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN9_Pos) </span></div>
<div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abfdc24a983b454474370f8f852493d0c"> 3068</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Input (0UL) </span></div>
<div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa72f56f965bc9d919c80be32f78ea197"> 3069</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN9_Output (1UL) </span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment">/* Bit 8 : Pin 8 */</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95b1fe586910a7faac5c964946ad2281"> 3072</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Pos (8UL) </span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad964447136564cb362b43d7aa4b15e7f"> 3073</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN8_Pos) </span></div>
<div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8c190cac9b72a55002db387baeaedb43"> 3074</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Input (0UL) </span></div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa9f79394dd8f162993ac8c281381f4e"> 3075</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN8_Output (1UL) </span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="comment">/* Bit 7 : Pin 7 */</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9d92a7fb9e369ae7e16a0850f60f53c"> 3078</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Pos (7UL) </span></div>
<div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a30284eb9bf61668c28f849f97362f45f"> 3079</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN7_Pos) </span></div>
<div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a32b835f3b042a4c3cc7820cc92366b12"> 3080</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Input (0UL) </span></div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22c7985b70105c34a8a7e8acac78fe80"> 3081</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN7_Output (1UL) </span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment">/* Bit 6 : Pin 6 */</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea67134e998459eb0db2c78b7355afa9"> 3084</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Pos (6UL) </span></div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3dcea5fa9bb6e87722984cef106bc9aa"> 3085</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN6_Pos) </span></div>
<div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef4b4f7d29016973257be229b53b507b"> 3086</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Input (0UL) </span></div>
<div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b2fce95cb024e90af4249a05522446b"> 3087</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN6_Output (1UL) </span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">/* Bit 5 : Pin 5 */</span></div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b9d33600ea4b1fa1b576a23739b812c"> 3090</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Pos (5UL) </span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab99364d6d79bbfad3516bc8e62a554fa"> 3091</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN5_Pos) </span></div>
<div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa836ec0dfe5d541a0085b74897c6a4f3"> 3092</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Input (0UL) </span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd848330ec5ea2e7ee177cfdb6d5407f"> 3093</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN5_Output (1UL) </span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment">/* Bit 4 : Pin 4 */</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aba01e31dfec0c4b8d97e5beceb0530a7"> 3096</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Pos (4UL) </span></div>
<div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad9c1a5409cf49d708c0e679319d4f32"> 3097</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN4_Pos) </span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a329a8da8e2a5ffba02972f5e66a0dcaf"> 3098</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Input (0UL) </span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56ba78734121d04d63955a1896a4b782"> 3099</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN4_Output (1UL) </span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">/* Bit 3 : Pin 3 */</span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f1ec11a7b0c1041ab9c6ef17826b0a0"> 3102</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Pos (3UL) </span></div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d1f68473226934d28fb4a4619b8057b"> 3103</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN3_Pos) </span></div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7510170d37c50716ab954d07aefa6327"> 3104</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Input (0UL) </span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a00f0812c99e861f463d6ca0922a89e63"> 3105</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN3_Output (1UL) </span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">/* Bit 2 : Pin 2 */</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5510b787f97b4bf1a8b6afe6b951d5f9"> 3108</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Pos (2UL) </span></div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a75e0acb12c1c37988c87e60de95fb950"> 3109</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN2_Pos) </span></div>
<div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aacb60c358fc1d385061023be14d29c2f"> 3110</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Input (0UL) </span></div>
<div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0970517e1fbe52f2becbf86c320bca0d"> 3111</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN2_Output (1UL) </span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="comment">/* Bit 1 : Pin 1 */</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acbf20ea834ac0311a3fac171a4c0eefb"> 3114</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Pos (1UL) </span></div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0edc68e369a8e22fb621c3ee52ca87bc"> 3115</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN1_Pos) </span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a07b1541a42a0143c02a849955b8d1f04"> 3116</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Input (0UL) </span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac9cd7ebddfd271db2e0b88db45ae30b"> 3117</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN1_Output (1UL) </span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment">/* Bit 0 : Pin 0 */</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a588598fa5b05f46c94e3e7404ba815f6"> 3120</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Pos (0UL) </span></div>
<div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b3c7ea10ee178d1582a9a8f8600688e"> 3121</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Msk (0x1UL &lt;&lt; GPIO_DIR_PIN0_Pos) </span></div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7da3a2b8520b78ded2f5e75b9885798"> 3122</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Input (0UL) </span></div>
<div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0ad48dab2bff7bf0833dc4efd14c8c7f"> 3123</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_PIN0_Output (1UL) </span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment">/* Register: GPIO_DIRSET */</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment">/* Description: DIR set register */</span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160; </div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="comment">/* Bit 31 : Set as output pin 31 */</span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a41e639e80a21f9e43f31589af99661b4"> 3129</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Pos (31UL) </span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac0bc1d29a54a8bd3a6804fe0861c5edd"> 3130</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN31_Pos) </span></div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adbc78dec604556f5c11ffe0cb129d3f4"> 3131</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Input (0UL) </span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d5e1244095e8bc67c1872c0457e01a7"> 3132</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Output (1UL) </span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf1e416652d704e7fb0e8072651c1ba4"> 3133</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN31_Set (1UL) </span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment">/* Bit 30 : Set as output pin 30 */</span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a87b6a4673c42176a09bb59d9a63977f1"> 3136</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Pos (30UL) </span></div>
<div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeb1bf601de2411e5af42fd5d41ce619e"> 3137</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN30_Pos) </span></div>
<div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad6939d92a4de00076339c8f31c53bc2"> 3138</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Input (0UL) </span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a529ef90e4834f38e067b3339b7cd224c"> 3139</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Output (1UL) </span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac95efeaa3f3230315704c0151971771a"> 3140</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN30_Set (1UL) </span></div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">/* Bit 29 : Set as output pin 29 */</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab43f146366ba3fd9ce98a60fbdf8256f"> 3143</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Pos (29UL) </span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a171c5d6b21dfbdcb8c08b0d63e7363fe"> 3144</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN29_Pos) </span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5700b218fe2d80541c4ffecd4330c8d9"> 3145</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Input (0UL) </span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad48257653de16429e5b46a5b4223a7cc"> 3146</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Output (1UL) </span></div>
<div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d8169705328428d02f7b4f85e1580e6"> 3147</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN29_Set (1UL) </span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">/* Bit 28 : Set as output pin 28 */</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4092faea5049361f98c1ac02e990f5d7"> 3150</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Pos (28UL) </span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a92160dc095ad533a8772edb47a72b1a6"> 3151</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN28_Pos) </span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad10dca72b0d3a4cdcba5250fca4ac9f0"> 3152</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Input (0UL) </span></div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95addc19adbb60be1570de64a8303a1e"> 3153</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Output (1UL) </span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc30c1f64d814b0eb0ffcb440450b847"> 3154</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN28_Set (1UL) </span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment">/* Bit 27 : Set as output pin 27 */</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a35b05f1936ce81c6069668c8f721b6f5"> 3157</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Pos (27UL) </span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af06c42b2e6c747a4f340dd8bcd59ec2b"> 3158</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN27_Pos) </span></div>
<div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a7547b78dbd8733ca206f4812e692c5"> 3159</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Input (0UL) </span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a262d2991f3e5d7bdcf35a65ee03e680f"> 3160</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Output (1UL) </span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0fa3b1c5018d3849546a08fadbdb22b2"> 3161</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN27_Set (1UL) </span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="comment">/* Bit 26 : Set as output pin 26 */</span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a988dd89ead23e12f8a20c86a78e60a54"> 3164</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Pos (26UL) </span></div>
<div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb33fdd0c4ff47013144619c238476bc"> 3165</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN26_Pos) </span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aceba14d63bc26df4aa962575e1f169a0"> 3166</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Input (0UL) </span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac60b305d78039e1b18e3444d65e5eba9"> 3167</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Output (1UL) </span></div>
<div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a207aefcc4fb407b14d0f500cceff73b0"> 3168</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN26_Set (1UL) </span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment">/* Bit 25 : Set as output pin 25 */</span></div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a36ffb14fe6a55afa9b4e0e5c19a91d38"> 3171</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Pos (25UL) </span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b002a9c30a417931c475ad4a88e5b11"> 3172</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN25_Pos) </span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3978b958ed772043faf2ecde44c00680"> 3173</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Input (0UL) </span></div>
<div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63dbba1d455613c81e6fd5c42d2be9ad"> 3174</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Output (1UL) </span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9eb2cfb3e3934e171d53480ae3fe7543"> 3175</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN25_Set (1UL) </span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="comment">/* Bit 24 : Set as output pin 24 */</span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a473810d2ad9c2bd407d779d17df1251b"> 3178</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Pos (24UL) </span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7422193860442920726ba20bd442b431"> 3179</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN24_Pos) </span></div>
<div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4add08ae3326cf61ca6562e0a98e9d27"> 3180</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Input (0UL) </span></div>
<div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2c1d7e1dd345d9a0adc12dfa112787d"> 3181</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Output (1UL) </span></div>
<div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4095b593273932193e9d3551373553be"> 3182</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN24_Set (1UL) </span></div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">/* Bit 23 : Set as output pin 23 */</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec799aa22637ab81b917525732544179"> 3185</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Pos (23UL) </span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a44b50482e67536fa6d7f46b3cd3c3021"> 3186</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN23_Pos) </span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a018bf34110e140b1b531b5a5ef39689d"> 3187</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Input (0UL) </span></div>
<div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a649297c6bbc77797aac57c716711ecea"> 3188</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Output (1UL) </span></div>
<div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3d20f5b8e9f44014760aae9dbc9e86e"> 3189</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN23_Set (1UL) </span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">/* Bit 22 : Set as output pin 22 */</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7f9a819d1d098863e8dbc8b42859f82d"> 3192</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Pos (22UL) </span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae368432ebd54f8d57e72b56ca6fffb1a"> 3193</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN22_Pos) </span></div>
<div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95fdf6a1cc136701308c1bffb41d0524"> 3194</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Input (0UL) </span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c2f68279a5531487d1d7460adeb8ede"> 3195</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Output (1UL) </span></div>
<div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa3c4faf340e294dd54c70d41e5c83708"> 3196</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN22_Set (1UL) </span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="comment">/* Bit 21 : Set as output pin 21 */</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a39060852345dd261d0fb7eea621083"> 3199</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Pos (21UL) </span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a6dba06deb4d1d13601cc1a4e01c0e4"> 3200</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN21_Pos) </span></div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0dd2b3f20fdcb2c130173123ce5977c7"> 3201</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Input (0UL) </span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d1f0787c2d367bbf719f0b650848129"> 3202</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Output (1UL) </span></div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a84d1ecbb65e762e810859e86e46d1b53"> 3203</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN21_Set (1UL) </span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="comment">/* Bit 20 : Set as output pin 20 */</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0931bfc9eea2d3d64afaf889a529321b"> 3206</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Pos (20UL) </span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2409dea7b0cd1bf5d0c684c785dc54ff"> 3207</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN20_Pos) </span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9c61a1a9378e46f19a7c92293786df0"> 3208</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Input (0UL) </span></div>
<div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ada51c5542fb43e647ef524fc500cbcdd"> 3209</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Output (1UL) </span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a188c5327b29115c8ab68b55881da53dd"> 3210</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN20_Set (1UL) </span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment">/* Bit 19 : Set as output pin 19 */</span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acdda95f489f49cd71f859bb014829218"> 3213</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Pos (19UL) </span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa656670f7db1f79db705031b4e0a96c4"> 3214</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN19_Pos) </span></div>
<div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab7cdc629dd7358109a353e55520b446f"> 3215</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Input (0UL) </span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae00fb1950355c4a1b3886c3b23a436ae"> 3216</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Output (1UL) </span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3582a0379b1bc62f6bef4777d79d4ac5"> 3217</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN19_Set (1UL) </span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment">/* Bit 18 : Set as output pin 18 */</span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acdf44e7cf07b505d1667464c764ef6cd"> 3220</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Pos (18UL) </span></div>
<div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab11046865b4f92751a61b7fd63536269"> 3221</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN18_Pos) </span></div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af761b90f72f6fe957db1f62124e3ee17"> 3222</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Input (0UL) </span></div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa39bf662091e17c6a864cb56fcf708e8"> 3223</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Output (1UL) </span></div>
<div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad660a304a56428652af499b44bb76256"> 3224</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN18_Set (1UL) </span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">/* Bit 17 : Set as output pin 17 */</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5dadb831c08e64212836765c0c0ef62"> 3227</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Pos (17UL) </span></div>
<div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0eb76d207e3789b0ed4fc0b95a7412d4"> 3228</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN17_Pos) </span></div>
<div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee2d884f3d5a9ca7cf5caaea327335fd"> 3229</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Input (0UL) </span></div>
<div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a89d056c13ad1ea30f5829c0718d439df"> 3230</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Output (1UL) </span></div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f3ef9e329f53318be565008a537d913"> 3231</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN17_Set (1UL) </span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment">/* Bit 16 : Set as output pin 16 */</span></div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7376b8b5afa8ed3689b1b58c0776a904"> 3234</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Pos (16UL) </span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a34a2b7ed9d73475954e82f89fe8a1766"> 3235</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN16_Pos) </span></div>
<div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b62c10e7f32c70572091ca228bbe171"> 3236</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Input (0UL) </span></div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a907998457a1a109d3c16a2714e9009bd"> 3237</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Output (1UL) </span></div>
<div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad1398d6dcc29284d8be98030baa2e990"> 3238</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN16_Set (1UL) </span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="comment">/* Bit 15 : Set as output pin 15 */</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a613a7388fc15d0161eeab7d29b108f"> 3241</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Pos (15UL) </span></div>
<div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad79d5e43f36585a857921834ec466868"> 3242</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN15_Pos) </span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a829ce46385a6ba065ea9143540040952"> 3243</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Input (0UL) </span></div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef8c5eb0293612c4b45db84b14958e00"> 3244</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Output (1UL) </span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a589585a9ecac0dafd23f4784addf205c"> 3245</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN15_Set (1UL) </span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment">/* Bit 14 : Set as output pin 14 */</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72c1a1a9094629015bbc57e0a357caf9"> 3248</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Pos (14UL) </span></div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7be1ce8cb0c801290ae5dfa6f85933e6"> 3249</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN14_Pos) </span></div>
<div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1abc95240364c4abc4a99243667ed2b9"> 3250</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Input (0UL) </span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a09d0988b46c3a06ef97d6699d179cb1f"> 3251</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Output (1UL) </span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a481806574e83a5f268c659aefe4720fe"> 3252</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN14_Set (1UL) </span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">/* Bit 13 : Set as output pin 13 */</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5cca29f660190ccc06f7c27c60c75228"> 3255</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Pos (13UL) </span></div>
<div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01d96bbb362ee88a1c637204241f9b75"> 3256</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN13_Pos) </span></div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3db5355c68175da128443f5fde45a694"> 3257</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Input (0UL) </span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a888848e0bbd31194355fd9d771fe7966"> 3258</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Output (1UL) </span></div>
<div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e0b4c0bb07bd03836879d79a2baf88b"> 3259</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN13_Set (1UL) </span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">/* Bit 12 : Set as output pin 12 */</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a360632babf2759ce709b0cd7436b9b08"> 3262</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Pos (12UL) </span></div>
<div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8509cb02084f812d010db8de3061659d"> 3263</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN12_Pos) </span></div>
<div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afe7875b7ce02861b3b5b0c9e6ddfd53d"> 3264</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Input (0UL) </span></div>
<div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae83f64d5766f6c2f3cdfb03e9be971e2"> 3265</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Output (1UL) </span></div>
<div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7ae3e00e32c82cf21d932c3db8c7ed70"> 3266</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN12_Set (1UL) </span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment">/* Bit 11 : Set as output pin 11 */</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aebdad6cec655539c6b4824e60f88c797"> 3269</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Pos (11UL) </span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d370f24132a3c6baeac149adb7d283c"> 3270</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN11_Pos) </span></div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac8c8f2ec4487d350d197b07f87dd4cb4"> 3271</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Input (0UL) </span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaea4470368e20f7fc7b1cd48dbadc8d6"> 3272</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Output (1UL) </span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a40ec915cb7789ba54372f33271c01f7f"> 3273</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN11_Set (1UL) </span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment">/* Bit 10 : Set as output pin 10 */</span></div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a15df5f4c677f366b95e4dde0ef6faa25"> 3276</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Pos (10UL) </span></div>
<div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6eab503af24082147cf054ad8f32ec87"> 3277</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN10_Pos) </span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c80c1625744007bbc934148fca313c2"> 3278</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Input (0UL) </span></div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42c4f6de637801c1d62f723f0fd3389d"> 3279</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Output (1UL) </span></div>
<div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f2dc1dda41c9757612cde590e8474b0"> 3280</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN10_Set (1UL) </span></div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="comment">/* Bit 9 : Set as output pin 9 */</span></div>
<div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad94cbb87ed3c235805d4ef90fe33e593"> 3283</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Pos (9UL) </span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a574754dd5912158ff4fef351c28a98b1"> 3284</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN9_Pos) </span></div>
<div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae4cf689ab6c1d05516c6d2db8261617"> 3285</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Input (0UL) </span></div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab53ad08cad5b5f83cf1e840168b74100"> 3286</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Output (1UL) </span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5efe5a57da4230c4700bf5f620d7a256"> 3287</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN9_Set (1UL) </span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment">/* Bit 8 : Set as output pin 8 */</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5dc8f33b777d41b9442022a2b091179"> 3290</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Pos (8UL) </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3dbf913f83eac6d27c160ed09b4799fe"> 3291</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN8_Pos) </span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f54957381a8e97a610aa999824da7f7"> 3292</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Input (0UL) </span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac0cc1070b5032e6bf38a5885fd2eee3c"> 3293</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Output (1UL) </span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a447cc9612af3852b4c3e4cb48365679a"> 3294</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN8_Set (1UL) </span></div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">/* Bit 7 : Set as output pin 7 */</span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b6574df5c64cd2945f96068bc29608d"> 3297</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Pos (7UL) </span></div>
<div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adfe1cd43da32c77f6140d032632c9615"> 3298</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN7_Pos) </span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae77411f5f86ce63eaae49b3c9cfa15f9"> 3299</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Input (0UL) </span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab18a659ef7b542a27e449ed166add6b7"> 3300</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Output (1UL) </span></div>
<div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc1d31362c08473f490070358cb8032d"> 3301</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN7_Set (1UL) </span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment">/* Bit 6 : Set as output pin 6 */</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0460a5434f933bc91982192345b6dd32"> 3304</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Pos (6UL) </span></div>
<div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeaa5ddf60e38cc7eff281dc26330a176"> 3305</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN6_Pos) </span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea74e3bdc994524eb4866b29cab6c64c"> 3306</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Input (0UL) </span></div>
<div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a31fd506c973a7aefb7b88a32af7c1e38"> 3307</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Output (1UL) </span></div>
<div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9493b7b6333667c152deeb5950faa0d0"> 3308</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN6_Set (1UL) </span></div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment">/* Bit 5 : Set as output pin 5 */</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aebc61f038188e8127dbce9c099f4330b"> 3311</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Pos (5UL) </span></div>
<div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05e7286f8078b4544a53bdd689bff149"> 3312</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN5_Pos) </span></div>
<div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a759d92c62a48b3d3fe81f73e39181712"> 3313</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Input (0UL) </span></div>
<div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e92c159b4cc233a6d533faf5143ade1"> 3314</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Output (1UL) </span></div>
<div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a10c0e4a715d66451f7ece096d0102888"> 3315</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN5_Set (1UL) </span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment">/* Bit 4 : Set as output pin 4 */</span></div>
<div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29e3ef3b5a2e66c1345735fedde60fed"> 3318</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Pos (4UL) </span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5614e36c1dd83e73b4d0cf0f530b53ca"> 3319</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN4_Pos) </span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acbf0a0642f508c04944510368c3ee7d7"> 3320</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Input (0UL) </span></div>
<div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a593949ad40cef22c9af40c5c35ee02a2"> 3321</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Output (1UL) </span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adff6126d99300b0ece509cf1470dd34d"> 3322</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN4_Set (1UL) </span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment">/* Bit 3 : Set as output pin 3 */</span></div>
<div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7ba24ee17f94e2a280c50aa01ba04cde"> 3325</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Pos (3UL) </span></div>
<div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab0f3ed9f738caedb9afb62d8b0d7cdcd"> 3326</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN3_Pos) </span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a08796c75148f09c8bd4a1ef3da63da"> 3327</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Input (0UL) </span></div>
<div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af11c584855bbe32c86e0c3a647e46db3"> 3328</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Output (1UL) </span></div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9240cab647974606773c14ccfdf173a"> 3329</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN3_Set (1UL) </span></div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="comment">/* Bit 2 : Set as output pin 2 */</span></div>
<div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad40ff29c311dc43a85d3cbde493616d2"> 3332</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Pos (2UL) </span></div>
<div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa859f548f18771d8b3a7f64366b86ca1"> 3333</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN2_Pos) </span></div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a35e047ca101246534a061d048ba1a9a8"> 3334</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Input (0UL) </span></div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa511db8615335e53f152cc9bb5d4bd30"> 3335</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Output (1UL) </span></div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a604c077ee44d45abceff0dfd6c267155"> 3336</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN2_Set (1UL) </span></div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="comment">/* Bit 1 : Set as output pin 1 */</span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb5d9d75d1eda29ddcaa006f28663c94"> 3339</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Pos (1UL) </span></div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af3a18c9f00d518d0e803cee4aeb0bda1"> 3340</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN1_Pos) </span></div>
<div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a52c6b188ac7b1c2e32a9dbc7d11d6855"> 3341</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Input (0UL) </span></div>
<div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a970e0c943b81bcb2c60715207ab26aa4"> 3342</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Output (1UL) </span></div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a28b71b441b4544aa59078fdfb6e70369"> 3343</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN1_Set (1UL) </span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment">/* Bit 0 : Set as output pin 0 */</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a508cb979e75fa2f838868a48131a49f0"> 3346</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Pos (0UL) </span></div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9e8d32d01994adfd2945ab3e8e6c71c"> 3347</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Msk (0x1UL &lt;&lt; GPIO_DIRSET_PIN0_Pos) </span></div>
<div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a66b1b04dee9b88dcf3e84fee0c86568e"> 3348</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Input (0UL) </span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab67bba4b93cc48b2b29d4d7a06dd95d5"> 3349</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Output (1UL) </span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e24528b2a496e8ce824bcfaf17567eb"> 3350</a></span>&#160;<span class="preprocessor">#define GPIO_DIRSET_PIN0_Set (1UL) </span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment">/* Register: GPIO_DIRCLR */</span></div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">/* Description: DIR clear register */</span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160; </div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">/* Bit 31 : Set as input pin 31 */</span></div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ea414d1a9b3102d14f1db3b7a676a87"> 3356</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Pos (31UL) </span></div>
<div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa055b65dba7d1b69d61728c0ce49e07"> 3357</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN31_Pos) </span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2ccdb9cc285acc35648f4023af5fc1b5"> 3358</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Input (0UL) </span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b325920faa1f39951374ddba36204f5"> 3359</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Output (1UL) </span></div>
<div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae45b2acff9e015c4a7c8837f236d7988"> 3360</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN31_Clear (1UL) </span></div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">/* Bit 30 : Set as input pin 30 */</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ec18a4912b6f1902f999ac44d0a628a"> 3363</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Pos (30UL) </span></div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8504b280a93b15482e7677e1d1d8d65c"> 3364</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN30_Pos) </span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac3a327bafb9c0c7e080c7182372415a8"> 3365</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Input (0UL) </span></div>
<div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a899bfc7940b954bd8e25b2fa44aa4bd4"> 3366</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Output (1UL) </span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af7a5879b2ab248495841505c81198686"> 3367</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN30_Clear (1UL) </span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment">/* Bit 29 : Set as input pin 29 */</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1279b34b47a2194f504f64241fc1ae72"> 3370</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Pos (29UL) </span></div>
<div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb272aea54a1fdc787aec36dbf71dac6"> 3371</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN29_Pos) </span></div>
<div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a231b54514b2d71f2a8d0137a35dd5c20"> 3372</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Input (0UL) </span></div>
<div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a583cffbab5c76b16c3ed738cdc4c5607"> 3373</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Output (1UL) </span></div>
<div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a45f09d81670cec4ab76d46e30c6d0a46"> 3374</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN29_Clear (1UL) </span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment">/* Bit 28 : Set as input pin 28 */</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e7fc6133774421b431b50caa63d5a7b"> 3377</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Pos (28UL) </span></div>
<div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad667905f0f8c00bdb8240bb58aba4fc6"> 3378</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN28_Pos) </span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5c5e547b111116abaa35f9428403b03e"> 3379</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Input (0UL) </span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd01d94ec545e878a35aa8f935fb5787"> 3380</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Output (1UL) </span></div>
<div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa132dc0f4f997c7ce785564a0d50cac5"> 3381</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN28_Clear (1UL) </span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment">/* Bit 27 : Set as input pin 27 */</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb0fe2fd78c936c5bcf95993eb668578"> 3384</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Pos (27UL) </span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a91af1e2b00f2ef5d8b3a0e8d80cdb20d"> 3385</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN27_Pos) </span></div>
<div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af82c98467ed759768b1ec566fde56827"> 3386</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Input (0UL) </span></div>
<div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2768933a40d8a24050766b48fa946546"> 3387</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Output (1UL) </span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac25195c407215fa571df968a72fbf4b4"> 3388</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN27_Clear (1UL) </span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">/* Bit 26 : Set as input pin 26 */</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a513a705d82542104660553187f1f0c5f"> 3391</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Pos (26UL) </span></div>
<div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae06e8211ece8555d1c29f646feb118de"> 3392</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN26_Pos) </span></div>
<div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1a453e2e3ae4967136fd9ca9b881720"> 3393</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Input (0UL) </span></div>
<div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a387f806c85ce36a69b9a1e310e1e9e0e"> 3394</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Output (1UL) </span></div>
<div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a04ba7f3ffaa88182ab9e135737d5ed28"> 3395</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN26_Clear (1UL) </span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment">/* Bit 25 : Set as input pin 25 */</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa084d1fe3daf9e2bf12a670b5133ebe4"> 3398</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Pos (25UL) </span></div>
<div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79c8b083f1e7afaa5bbdaa834dbe0fc7"> 3399</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN25_Pos) </span></div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53569c0062c141fb5970eda7e7c406d4"> 3400</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Input (0UL) </span></div>
<div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0afa631e3e1712597d3275dfcd23651e"> 3401</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Output (1UL) </span></div>
<div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a495641f13c74a235633c36a6fd987446"> 3402</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN25_Clear (1UL) </span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">/* Bit 24 : Set as input pin 24 */</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace4e1c887200c850d04c2e7b01b752b4"> 3405</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Pos (24UL) </span></div>
<div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a36bd69029020ef1495dfd1dd470b234a"> 3406</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN24_Pos) </span></div>
<div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa041b278e3e119a10ff6ffb00dfd4173"> 3407</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Input (0UL) </span></div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac633b0c8c555cbfd0773ab0fd36871ab"> 3408</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Output (1UL) </span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad98e365d3826897272661659db5ba5ab"> 3409</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN24_Clear (1UL) </span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment">/* Bit 23 : Set as input pin 23 */</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a186ac4849b4a42763ff61124c0f2ce32"> 3412</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Pos (23UL) </span></div>
<div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0cd93432f83f6b7ac38c5e8e66d9e24f"> 3413</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN23_Pos) </span></div>
<div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a8b803d320b7a2341cb887e1adda1ab"> 3414</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Input (0UL) </span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0411b40d0f2056a2d3862a2470f33c9b"> 3415</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Output (1UL) </span></div>
<div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a15b8502bca347c6ab76b4ee5149b82"> 3416</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN23_Clear (1UL) </span></div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="comment">/* Bit 22 : Set as input pin 22 */</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ada5515653c95e2d354edc034bc0b5e03"> 3419</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Pos (22UL) </span></div>
<div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43939c180c87ef77a37af00d806dc113"> 3420</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN22_Pos) </span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9622814292661b611d67021d3b507bad"> 3421</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Input (0UL) </span></div>
<div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad57d041b82804204a214f0604c3def79"> 3422</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Output (1UL) </span></div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b9a011ebedc46d890d59bd28e333653"> 3423</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN22_Clear (1UL) </span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment">/* Bit 21 : Set as input pin 21 */</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a477ff0c7586b76961957ef5cefa3a812"> 3426</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Pos (21UL) </span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a38f126029fc5c042033b759d66cb75"> 3427</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN21_Pos) </span></div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a31cfee6ae1072294e113891eabc52f39"> 3428</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Input (0UL) </span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7c116db784073541b4738d3f1814d970"> 3429</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Output (1UL) </span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abdafc0fcd8dfed3b419a9d9ba2aeb6d8"> 3430</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN21_Clear (1UL) </span></div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment">/* Bit 20 : Set as input pin 20 */</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7da2169cae0535d2829c02c082a9f87"> 3433</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Pos (20UL) </span></div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aed72221ecc3187306ddf0772d395fb41"> 3434</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN20_Pos) </span></div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d74b857f0254bc738453ce6c9c0f234"> 3435</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Input (0UL) </span></div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9755794844a09006e929da005f650c2"> 3436</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Output (1UL) </span></div>
<div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b426f10181bd072a72c03312468efcb"> 3437</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN20_Clear (1UL) </span></div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="comment">/* Bit 19 : Set as input pin 19 */</span></div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a523fd10702cfcc72d5bb297183f67080"> 3440</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Pos (19UL) </span></div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af65ef1444c30fee5ad1373c6aabb8935"> 3441</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN19_Pos) </span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72c9f596182b1b6b366bf387c9d84038"> 3442</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Input (0UL) </span></div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd458cf65df2c35e46e35aebf01d613a"> 3443</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Output (1UL) </span></div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aff690285155f4cf3f63f0630254668f0"> 3444</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN19_Clear (1UL) </span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment">/* Bit 18 : Set as input pin 18 */</span></div>
<div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7bc7ee0e94bc4d404828041cde6e9bf3"> 3447</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Pos (18UL) </span></div>
<div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a304a406815f0593620433e02454695a2"> 3448</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN18_Pos) </span></div>
<div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4dbbb23852d0afbeb8997c60f03aec98"> 3449</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Input (0UL) </span></div>
<div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2da7268e347aba5c74255ad2e2ee50ce"> 3450</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Output (1UL) </span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9eb7c418ff9e10e3ee5952577228dc54"> 3451</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN18_Clear (1UL) </span></div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment">/* Bit 17 : Set as input pin 17 */</span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeecec15cf6b58fbc021cd2363f389c2c"> 3454</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Pos (17UL) </span></div>
<div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d8f40f999875de2471ed3c867bb3bef"> 3455</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN17_Pos) </span></div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a611b35c1b1180bee8cd436678a1285c1"> 3456</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Input (0UL) </span></div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af674f308caa4ad9ea599ffe6b098cb8d"> 3457</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Output (1UL) </span></div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5fabb38908540e80c75da93d863542b0"> 3458</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN17_Clear (1UL) </span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment">/* Bit 16 : Set as input pin 16 */</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec91471afedf65a228177e79acc62479"> 3461</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Pos (16UL) </span></div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a66c71ea6f49b40ec7ef0c838f46cfcfd"> 3462</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN16_Pos) </span></div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1fe8798674a0b1d7b9189ccf8e17f2e4"> 3463</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Input (0UL) </span></div>
<div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af303a1bf15064098ab5043cc60a241cc"> 3464</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Output (1UL) </span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5107a7af215ca6d034b957b96b04ebcf"> 3465</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN16_Clear (1UL) </span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment">/* Bit 15 : Set as input pin 15 */</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a55bee9b80f94d4fd13d51a00965c4480"> 3468</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Pos (15UL) </span></div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c458b4ca1127f232bdcc84018b4fd4e"> 3469</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN15_Pos) </span></div>
<div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae015ee56fe5ffa2134b965b4adf46727"> 3470</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Input (0UL) </span></div>
<div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a566c6289f4ca3c18caccb2845f003dc7"> 3471</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Output (1UL) </span></div>
<div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a44a321eaf8ae96a146fc31b80a7394b8"> 3472</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN15_Clear (1UL) </span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="comment">/* Bit 14 : Set as input pin 14 */</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5ad4c6f8e834343962ad80a6b474b3d2"> 3475</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Pos (14UL) </span></div>
<div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f2cf88936ba7bba838fe4d8ec7a984a"> 3476</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN14_Pos) </span></div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec92b122ffcc1c0cdaba82b366e56f31"> 3477</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Input (0UL) </span></div>
<div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aadf2ae4579b46e620246722a301e7741"> 3478</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Output (1UL) </span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a052d2c4048ad288a2bf20ea9d82234"> 3479</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN14_Clear (1UL) </span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment">/* Bit 13 : Set as input pin 13 */</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab99c717d9488c9a6da0d4598ece431f8"> 3482</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Pos (13UL) </span></div>
<div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8eed34d6c15ce6d4a41ec23e5c0ea1c6"> 3483</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN13_Pos) </span></div>
<div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12d1f351cf8d7509c1f13a3c32da70bb"> 3484</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Input (0UL) </span></div>
<div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0ff42bc4ad948dc0912d10bfa2ec537f"> 3485</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Output (1UL) </span></div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5c97ed506517a7481ffd657c492baed"> 3486</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN13_Clear (1UL) </span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment">/* Bit 12 : Set as input pin 12 */</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad396223ecaa140ec6a6bc183a877e6b8"> 3489</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Pos (12UL) </span></div>
<div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6c87ce599dc879895adabb5f8e2eabbc"> 3490</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN12_Pos) </span></div>
<div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af54c4cf45dd8400d1410b7336529534b"> 3491</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Input (0UL) </span></div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#add98eb5e667037c79684a9b3338e99b2"> 3492</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Output (1UL) </span></div>
<div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a65c480394393e368d65dc19b880d60c1"> 3493</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN12_Clear (1UL) </span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="comment">/* Bit 11 : Set as input pin 11 */</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2e271f903ae3895a373eaad585477c2"> 3496</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Pos (11UL) </span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afd9e65c4bd927ffe12152993f3378d3d"> 3497</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN11_Pos) </span></div>
<div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a123220321d35d9157fa7770615545b2d"> 3498</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Input (0UL) </span></div>
<div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a524dc3bf57ab753c34a7cdfac594cba3"> 3499</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Output (1UL) </span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0832453cf9c86245d7da9fc2fd52c1ee"> 3500</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN11_Clear (1UL) </span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment">/* Bit 10 : Set as input pin 10 */</span></div>
<div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad9cdfa695b39f7d7c7791c145163a343"> 3503</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Pos (10UL) </span></div>
<div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0182c981a8d57ace821c10c331e1f605"> 3504</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN10_Pos) </span></div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f40c4c82e62f961b3842fe37230b621"> 3505</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Input (0UL) </span></div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad4303e426b8fc48f5dbe1b7386e72052"> 3506</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Output (1UL) </span></div>
<div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c376fae6bda059a1de9c80bb4712796"> 3507</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN10_Clear (1UL) </span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">/* Bit 9 : Set as input pin 9 */</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad01e38df7a6bb1987617536461660d78"> 3510</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Pos (9UL) </span></div>
<div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acbe403c472f4ed5ec25eee14fc6d6529"> 3511</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN9_Pos) </span></div>
<div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc2665e1a63294e42478124245cdbe9c"> 3512</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Input (0UL) </span></div>
<div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a0bf5f1ce7830990f31b4cb2794f4d0"> 3513</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Output (1UL) </span></div>
<div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6c58cbedd15d06d788c315f945f4454d"> 3514</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN9_Clear (1UL) </span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="comment">/* Bit 8 : Set as input pin 8 */</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc8b213ecd8924d3d9d15874f6670162"> 3517</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Pos (8UL) </span></div>
<div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec131c20edd874a9b79a707ce3c36e2c"> 3518</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN8_Pos) </span></div>
<div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f75ba75d2e3ab31a5e4619fcf7faf87"> 3519</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Input (0UL) </span></div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a819bbf4d067336bd7fd0512a3d581ad1"> 3520</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Output (1UL) </span></div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29899fd5aded239daa17b355b17dbb3b"> 3521</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN8_Clear (1UL) </span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment">/* Bit 7 : Set as input pin 7 */</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80ee7f365d65f869745199421af4f845"> 3524</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Pos (7UL) </span></div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc18fd251dc911ec647b51f32632f130"> 3525</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN7_Pos) </span></div>
<div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f18dcdb2e4527ff8f6c19ff666445a1"> 3526</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Input (0UL) </span></div>
<div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9bca100b5a6d7bb69833805aa05744a"> 3527</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Output (1UL) </span></div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae2eb35fa87362c5dded9bba91e0d1f1c"> 3528</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN7_Clear (1UL) </span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment">/* Bit 6 : Set as input pin 6 */</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7242a541819e573a532d272b6885c667"> 3531</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Pos (6UL) </span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a625a2347271a9a1345a67e9bb2b1cbef"> 3532</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN6_Pos) </span></div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab82de9950b9e5ca0e00dda0ccd1214d7"> 3533</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Input (0UL) </span></div>
<div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa3f587350d3553df31080079cede5149"> 3534</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Output (1UL) </span></div>
<div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab84c5a253d82caf6d8bdd8f9e49effaa"> 3535</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN6_Clear (1UL) </span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment">/* Bit 5 : Set as input pin 5 */</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a747abee04215d94462e162790e1641d8"> 3538</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Pos (5UL) </span></div>
<div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3d6a6f480694a606b916817c2282924"> 3539</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN5_Pos) </span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2794853dd01b3b52e84840ef25321efc"> 3540</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Input (0UL) </span></div>
<div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47551f6ca965f87dcddc1cd4bd151036"> 3541</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Output (1UL) </span></div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61a3d4d9d83436814ebcb507055bd16c"> 3542</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN5_Clear (1UL) </span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">/* Bit 4 : Set as input pin 4 */</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8fd601df9f74ca999911c116a40f4289"> 3545</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Pos (4UL) </span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1c1568ac73c69d4a962998142848698"> 3546</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN4_Pos) </span></div>
<div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a409fb099d2d844f64dd64da94d3161aa"> 3547</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Input (0UL) </span></div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec84df0f5996d898679f2e1583a2cb0d"> 3548</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Output (1UL) </span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a90b28dea590529a6f0612fd2053d3043"> 3549</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN4_Clear (1UL) </span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">/* Bit 3 : Set as input pin 3 */</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac48c52b92c529d879dca7a77d75381f4"> 3552</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Pos (3UL) </span></div>
<div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad5b81b9662b4fc49cecf45ee1554804"> 3553</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN3_Pos) </span></div>
<div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3229d2c6a4ce3517b8a142896d7bca52"> 3554</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Input (0UL) </span></div>
<div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a861388ee72b436edd73fc0d4c821f115"> 3555</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Output (1UL) </span></div>
<div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a41ef481c3ab8cc96aeacef7f4991a2f2"> 3556</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN3_Clear (1UL) </span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment">/* Bit 2 : Set as input pin 2 */</span></div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac103b4bf1c338dcb69260769590d99a9"> 3559</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Pos (2UL) </span></div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a93c506da26e1c98cbdde4e02ff61ac15"> 3560</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN2_Pos) </span></div>
<div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e32da19193a3b40ce75af7db2e79da7"> 3561</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Input (0UL) </span></div>
<div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61b461d52dc94c47582e1be11165cb3c"> 3562</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Output (1UL) </span></div>
<div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fe922e887ff6144f93210787c961f94"> 3563</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN2_Clear (1UL) </span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment">/* Bit 1 : Set as input pin 1 */</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a611603a1431d20b5079d01c1f4736b10"> 3566</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Pos (1UL) </span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a717b4f2cd2700eb54cec2627c3c5d7d6"> 3567</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN1_Pos) </span></div>
<div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9528395b032c66de1872687b9a3c5d8"> 3568</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Input (0UL) </span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20b5c84fca939ef2ae327bc2c310e6a0"> 3569</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Output (1UL) </span></div>
<div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3bb27d621f873f085317a52169f899ac"> 3570</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN1_Clear (1UL) </span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment">/* Bit 0 : Set as input pin 0 */</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0949d0bc6ae213fb095180aa52f9b090"> 3573</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Pos (0UL) </span></div>
<div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53aaec9bf3ae89948109881befcad533"> 3574</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Msk (0x1UL &lt;&lt; GPIO_DIRCLR_PIN0_Pos) </span></div>
<div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5eab0623b0edb460a8eed6b3a675ced"> 3575</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Input (0UL) </span></div>
<div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aefb9af39fe0304c61aaa38886d9aeefd"> 3576</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Output (1UL) </span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6387b6dced4c3a7e4de2a4fca2f4db30"> 3577</a></span>&#160;<span class="preprocessor">#define GPIO_DIRCLR_PIN0_Clear (1UL) </span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">/* Register: GPIO_LATCH */</span></div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment">/* Description: Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers */</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160; </div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment">/* Bit 31 : Status on whether PIN31 has met criteria set in PIN_CNF31.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3c9585b0c7e6732f6cf9984e8a43d05a"> 3583</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN31_Pos (31UL) </span></div>
<div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5f9d92239f42c0f91100602d9ae3605b"> 3584</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN31_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN31_Pos) </span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a856cc9e9514736447fb91e33b924f257"> 3585</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN31_NotLatched (0UL) </span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42cbe4443603765b2b12e2e66a67fcd6"> 3586</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN31_Latched (1UL) </span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment">/* Bit 30 : Status on whether PIN30 has met criteria set in PIN_CNF30.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc59d26c5d3712b3d03fee3a77fd3e1b"> 3589</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN30_Pos (30UL) </span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a187f03dbda1722ef493e3ee3bd982a46"> 3590</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN30_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN30_Pos) </span></div>
<div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabb6999992bf8394e8a1ac85452c6db3"> 3591</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN30_NotLatched (0UL) </span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72f46d3b942de6625d1dfc03d463c734"> 3592</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN30_Latched (1UL) </span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="comment">/* Bit 29 : Status on whether PIN29 has met criteria set in PIN_CNF29.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0aaa340043440bcedfc753662a3bd8a"> 3595</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN29_Pos (29UL) </span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab0cbbd6f4e4bfb89a27496240c57569c"> 3596</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN29_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN29_Pos) </span></div>
<div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a64a98733e40c0cc7b1d527e38044c569"> 3597</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN29_NotLatched (0UL) </span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1bf85b267b6290b32193d13cdeb1c8b5"> 3598</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN29_Latched (1UL) </span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">/* Bit 28 : Status on whether PIN28 has met criteria set in PIN_CNF28.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6173970f897f6a9ce35c6c476701219"> 3601</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN28_Pos (28UL) </span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a840beda14ddd9153a2b0f1500bd1ca67"> 3602</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN28_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN28_Pos) </span></div>
<div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd539e3906e9c9bc0f14eef6a14eb2ab"> 3603</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN28_NotLatched (0UL) </span></div>
<div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a35d5e399577c1394e4da6775cd388230"> 3604</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN28_Latched (1UL) </span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="comment">/* Bit 27 : Status on whether PIN27 has met criteria set in PIN_CNF27.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3d4d7c0e933ccf0146d5a92d7353502b"> 3607</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN27_Pos (27UL) </span></div>
<div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67a3cc424e339eaa9af6b1104c137f74"> 3608</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN27_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN27_Pos) </span></div>
<div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa3c40af2a43975b90495bea87e7cd198"> 3609</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN27_NotLatched (0UL) </span></div>
<div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7e03085f19554ca6fa2f4fa8505c4a00"> 3610</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN27_Latched (1UL) </span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment">/* Bit 26 : Status on whether PIN26 has met criteria set in PIN_CNF26.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af2b598cf418b75bc8afc3bdfa7af1c69"> 3613</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN26_Pos (26UL) </span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a82d4b292987a2df001003f1a58e7d9ea"> 3614</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN26_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN26_Pos) </span></div>
<div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86de0d6bc50392c9bed10e8a003e150a"> 3615</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN26_NotLatched (0UL) </span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf916b8fb622470ec6bbddf81d009592"> 3616</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN26_Latched (1UL) </span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="comment">/* Bit 25 : Status on whether PIN25 has met criteria set in PIN_CNF25.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7237c32f54928b57a82df97695922e38"> 3619</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN25_Pos (25UL) </span></div>
<div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a455dc3e965b1674dea0bcf65b34995b7"> 3620</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN25_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN25_Pos) </span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a23883a88042c26707598bbf55a763914"> 3621</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN25_NotLatched (0UL) </span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade19b4bcaff25102043a6fc747168f03"> 3622</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN25_Latched (1UL) </span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="comment">/* Bit 24 : Status on whether PIN24 has met criteria set in PIN_CNF24.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61ac1be6e8dd26f391ec6475abe875b6"> 3625</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN24_Pos (24UL) </span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae4142787db91eaba1cb094673095fc9e"> 3626</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN24_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN24_Pos) </span></div>
<div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a781b506ed82fff5dc9c8d5944c382065"> 3627</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN24_NotLatched (0UL) </span></div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7c91aa00651cd711fc14fae16d2f22a2"> 3628</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN24_Latched (1UL) </span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment">/* Bit 23 : Status on whether PIN23 has met criteria set in PIN_CNF23.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb96cf11ccd67dd0770af01b20dd17bd"> 3631</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN23_Pos (23UL) </span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac98dae5a5806de0991c0a852b2eca3c3"> 3632</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN23_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN23_Pos) </span></div>
<div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0eb77a1c88b36d852567e450cd53f072"> 3633</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN23_NotLatched (0UL) </span></div>
<div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a91ceb92faf5f8f4021e378f7828dee40"> 3634</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN23_Latched (1UL) </span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment">/* Bit 22 : Status on whether PIN22 has met criteria set in PIN_CNF22.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63c826ed6f7f9845d24a6d7d6a41b96f"> 3637</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN22_Pos (22UL) </span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afe98842d56677b5021c91ade0f57cff2"> 3638</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN22_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN22_Pos) </span></div>
<div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a574ca972f1d1d88b655693ee72a6e637"> 3639</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN22_NotLatched (0UL) </span></div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aafcb3e2f58e545c59367b654996d4bd4"> 3640</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN22_Latched (1UL) </span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="comment">/* Bit 21 : Status on whether PIN21 has met criteria set in PIN_CNF21.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7017cb5d1e6fc758dbb1c6efd97ba45"> 3643</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN21_Pos (21UL) </span></div>
<div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad990a055b44d3c325c5f6a42c91b1d6f"> 3644</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN21_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN21_Pos) </span></div>
<div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b034602e10cab9f530bc4f9f42e1bdf"> 3645</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN21_NotLatched (0UL) </span></div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13f2d8d64ca274717384159c4981a34d"> 3646</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN21_Latched (1UL) </span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment">/* Bit 20 : Status on whether PIN20 has met criteria set in PIN_CNF20.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11c479b267da24c087dd02c41a04a16f"> 3649</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN20_Pos (20UL) </span></div>
<div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9ce7f43f67e29470d5f8e278dcdf125"> 3650</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN20_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN20_Pos) </span></div>
<div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a985b78a5086159f51c569049e02b2910"> 3651</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN20_NotLatched (0UL) </span></div>
<div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5210f11ee8d6b2d8251bf06aea085d7e"> 3652</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN20_Latched (1UL) </span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment">/* Bit 19 : Status on whether PIN19 has met criteria set in PIN_CNF19.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0fb2799ced90388099379eea29fff6ec"> 3655</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN19_Pos (19UL) </span></div>
<div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af3e67d61c9c3622e8cb32cda23275135"> 3656</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN19_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN19_Pos) </span></div>
<div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a109866a9b42138f7fd61df7c8750f9f8"> 3657</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN19_NotLatched (0UL) </span></div>
<div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f6ff00e5d9f15e02c4476597607a3b3"> 3658</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN19_Latched (1UL) </span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="comment">/* Bit 18 : Status on whether PIN18 has met criteria set in PIN_CNF18.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a480d2adac9bbcabbd1ed41d2ad4f43ba"> 3661</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN18_Pos (18UL) </span></div>
<div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a15729feb829db8bcbd78c75be580eb5a"> 3662</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN18_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN18_Pos) </span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a85cdee080fdb0f4ab1a23cdbe27a0214"> 3663</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN18_NotLatched (0UL) </span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4cdbfa1e4e0e73e0771b1a1a6e1fd68c"> 3664</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN18_Latched (1UL) </span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment">/* Bit 17 : Status on whether PIN17 has met criteria set in PIN_CNF17.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa72c6956550415c599447117c5ccf7b"> 3667</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN17_Pos (17UL) </span></div>
<div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56985c14abc675117df109964d391889"> 3668</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN17_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN17_Pos) </span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1da108d9373390add74738d5595bfb3"> 3669</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN17_NotLatched (0UL) </span></div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aed57e1bef8e1753cd6732ff0c3988944"> 3670</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN17_Latched (1UL) </span></div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="comment">/* Bit 16 : Status on whether PIN16 has met criteria set in PIN_CNF16.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d7f85604bbf17b6497772a47cffb22b"> 3673</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN16_Pos (16UL) </span></div>
<div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa14d9b1e895c03679a7ddaf9aa596c1a"> 3674</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN16_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN16_Pos) </span></div>
<div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a91ea767cbfa62b9366b1a4be86ad6964"> 3675</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN16_NotLatched (0UL) </span></div>
<div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af3beecf67717e6b142217a5f19981117"> 3676</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN16_Latched (1UL) </span></div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">/* Bit 15 : Status on whether PIN15 has met criteria set in PIN_CNF15.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a630ace8f89fc6113df53ad191a74d075"> 3679</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN15_Pos (15UL) </span></div>
<div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc51694d6fd4f9da2177fc138619c8e7"> 3680</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN15_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN15_Pos) </span></div>
<div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa643f68a3aa6ea705927f820881edf0a"> 3681</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN15_NotLatched (0UL) </span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a70d6a886efb17316ef7fae2370dabfd2"> 3682</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN15_Latched (1UL) </span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment">/* Bit 14 : Status on whether PIN14 has met criteria set in PIN_CNF14.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac453615db1d12e6d84e2b92d58db4d4a"> 3685</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN14_Pos (14UL) </span></div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5643d549856d355655d095c79f1f3b0f"> 3686</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN14_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN14_Pos) </span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3296d4cfa35778096689c7d72b7ad89"> 3687</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN14_NotLatched (0UL) </span></div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8cad15ab386527d6809662718913b0bb"> 3688</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN14_Latched (1UL) </span></div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="comment">/* Bit 13 : Status on whether PIN13 has met criteria set in PIN_CNF13.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2fb9c988f8cf03d92c28698f7f45a86"> 3691</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN13_Pos (13UL) </span></div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa8b6bdb3058fee3a239df112f8ec4609"> 3692</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN13_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN13_Pos) </span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9565183e73d3fa22777d61eda2b12a0a"> 3693</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN13_NotLatched (0UL) </span></div>
<div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ffc4f5d475a888b6d797de28a1dbe87"> 3694</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN13_Latched (1UL) </span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment">/* Bit 12 : Status on whether PIN12 has met criteria set in PIN_CNF12.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c6b1261165987fe9cdd6eefc735d0c8"> 3697</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN12_Pos (12UL) </span></div>
<div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b6a042ae56679c4645044cf562edd18"> 3698</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN12_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN12_Pos) </span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a55d6149056d15afc4fe449cacf00d681"> 3699</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN12_NotLatched (0UL) </span></div>
<div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc0021cc468cb501124cfedcb8eb1063"> 3700</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN12_Latched (1UL) </span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment">/* Bit 11 : Status on whether PIN11 has met criteria set in PIN_CNF11.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d5d005a21e1c03388ef2bb974d6bc3e"> 3703</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN11_Pos (11UL) </span></div>
<div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a52c7026deaf2f1000eba71e5e3b1866d"> 3704</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN11_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN11_Pos) </span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a743632b04ad3d1aff9cf91b7bf8c56a9"> 3705</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN11_NotLatched (0UL) </span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7a5802ca9aad18e88902580c0146dd88"> 3706</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN11_Latched (1UL) </span></div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="comment">/* Bit 10 : Status on whether PIN10 has met criteria set in PIN_CNF10.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3d0311e8c7604e73d4cd237d8ca59fd9"> 3709</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN10_Pos (10UL) </span></div>
<div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7f75609ae155963187f7f4243097ee53"> 3710</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN10_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN10_Pos) </span></div>
<div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25b4e16747394e7c62cecd0062d34759"> 3711</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN10_NotLatched (0UL) </span></div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a709ed5b447ae7360ccc98818fdba0b88"> 3712</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN10_Latched (1UL) </span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment">/* Bit 9 : Status on whether PIN9 has met criteria set in PIN_CNF9.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad13aabcf98892fbc1f809cc6fd521679"> 3715</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN9_Pos (9UL) </span></div>
<div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b353d5781c06362a3ea3578b9eb9487"> 3716</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN9_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN9_Pos) </span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a65a82c3ed9303e024134fa0ca8d67720"> 3717</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN9_NotLatched (0UL) </span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4967583cae8c80aca69a4d91782db883"> 3718</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN9_Latched (1UL) </span></div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment">/* Bit 8 : Status on whether PIN8 has met criteria set in PIN_CNF8.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc6c744f56c9a8663e8a35365f3a74c2"> 3721</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN8_Pos (8UL) </span></div>
<div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b76cba9eed1f1e50ce8c015269e51ac"> 3722</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN8_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN8_Pos) </span></div>
<div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab2e7ed8a5d17f03d91c711462a164d16"> 3723</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN8_NotLatched (0UL) </span></div>
<div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a73f90c4f3e4b6bda0c69d218f2cfa8ff"> 3724</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN8_Latched (1UL) </span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">/* Bit 7 : Status on whether PIN7 has met criteria set in PIN_CNF7.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01e9f75192c866ee2a63dba7de5f3a5d"> 3727</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN7_Pos (7UL) </span></div>
<div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8837c11e9da7ca4b503ba1f56ad50c27"> 3728</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN7_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN7_Pos) </span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d7d2cf75c12fa903bd68cc354b054fd"> 3729</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN7_NotLatched (0UL) </span></div>
<div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a479c9fded42c4f097a40137005766dbc"> 3730</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN7_Latched (1UL) </span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="comment">/* Bit 6 : Status on whether PIN6 has met criteria set in PIN_CNF6.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0d5c3da87f65b8ed085cd6156eeacaff"> 3733</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN6_Pos (6UL) </span></div>
<div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af888166ec24f3a7e098fd777df830139"> 3734</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN6_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN6_Pos) </span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa4631f1fc9aeb2618d1e269ed1007640"> 3735</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN6_NotLatched (0UL) </span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa4b5e072157d1e515fe39ef0b97f998a"> 3736</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN6_Latched (1UL) </span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="comment">/* Bit 5 : Status on whether PIN5 has met criteria set in PIN_CNF5.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4fe9c11b5224e82902214f897d299860"> 3739</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN5_Pos (5UL) </span></div>
<div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad67d3debc7450724fb4c6e213b89159d"> 3740</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN5_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN5_Pos) </span></div>
<div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad281a409558fce5098a7830575ea1718"> 3741</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN5_NotLatched (0UL) </span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc99acbfb81f1a4413a869ebd50ad000"> 3742</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN5_Latched (1UL) </span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">/* Bit 4 : Status on whether PIN4 has met criteria set in PIN_CNF4.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2516ac0c329d9828222ddd4b29f4aacf"> 3745</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN4_Pos (4UL) </span></div>
<div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a81aa916ba50d1678763e13d11ddf4e13"> 3746</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN4_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN4_Pos) </span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa510d1beb1835b0d641cf00012ca82fb"> 3747</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN4_NotLatched (0UL) </span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad59b68116a6fe51b75420150f9954d9b"> 3748</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN4_Latched (1UL) </span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="comment">/* Bit 3 : Status on whether PIN3 has met criteria set in PIN_CNF3.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb81c1c8b1c7fd0202ecce8399cda315"> 3751</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN3_Pos (3UL) </span></div>
<div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8fd7aa2e2958855de5d0d6e23fe3227"> 3752</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN3_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN3_Pos) </span></div>
<div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4eb5ff8ea875d38b2faf7d419fad9ed9"> 3753</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN3_NotLatched (0UL) </span></div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5b722cfa051972ddc61e41f61badf7d"> 3754</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN3_Latched (1UL) </span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="comment">/* Bit 2 : Status on whether PIN2 has met criteria set in PIN_CNF2.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c5b17fb7ab1a4c3ff9545639e9898bf"> 3757</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN2_Pos (2UL) </span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae77fe806024338535f5f10f9fbac5680"> 3758</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN2_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN2_Pos) </span></div>
<div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a10151acf3cf0179a7e0a0bb340dc4372"> 3759</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN2_NotLatched (0UL) </span></div>
<div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac17f8bd2300aa0686ec4d052a0365ac0"> 3760</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN2_Latched (1UL) </span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="comment">/* Bit 1 : Status on whether PIN1 has met criteria set in PIN_CNF1.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a97cc8b3870cfcc9311924c2defec80"> 3763</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN1_Pos (1UL) </span></div>
<div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53defcaa6c1048fdeda93a9982d8fa9d"> 3764</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN1_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN1_Pos) </span></div>
<div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8efaa9562cdcf6032403197c775b615"> 3765</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN1_NotLatched (0UL) </span></div>
<div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1114803a274795b6a233a719db34b904"> 3766</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN1_Latched (1UL) </span></div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment">/* Bit 0 : Status on whether PIN0 has met criteria set in PIN_CNF0.SENSE register. Write &#39;1&#39; to clear. */</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b9cdd5e06b28881f711563b538d2bdb"> 3769</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN0_Pos (0UL) </span></div>
<div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63c3a59bba8ce8cce4682b64bf31a93d"> 3770</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN0_Msk (0x1UL &lt;&lt; GPIO_LATCH_PIN0_Pos) </span></div>
<div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a758b65c782f429c75e5ddd6d58c0e38e"> 3771</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN0_NotLatched (0UL) </span></div>
<div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f1003e591908215efc885be8f4db408"> 3772</a></span>&#160;<span class="preprocessor">#define GPIO_LATCH_PIN0_Latched (1UL) </span></div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment">/* Register: GPIO_DETECTMODE */</span></div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment">/* Description: Select between default DETECT signal behaviour and LDETECT mode */</span></div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160; </div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment">/* Bit 0 : Select between default DETECT signal behaviour and LDETECT mode */</span></div>
<div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac0766faa40d06dd9cec23577d2aeada0"> 3778</a></span>&#160;<span class="preprocessor">#define GPIO_DETECTMODE_DETECTMODE_Pos (0UL) </span></div>
<div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa60de47355d3f3343f8c9291d830ff35"> 3779</a></span>&#160;<span class="preprocessor">#define GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL &lt;&lt; GPIO_DETECTMODE_DETECTMODE_Pos) </span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab8b20707a7381fcb1565ed55396d3a62"> 3780</a></span>&#160;<span class="preprocessor">#define GPIO_DETECTMODE_DETECTMODE_Default (0UL) </span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac2347bbdf155f3dfc99abf9328fba365"> 3781</a></span>&#160;<span class="preprocessor">#define GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL) </span></div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="comment">/* Register: GPIO_PIN_CNF */</span></div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="comment">/* Description: Description collection[0]:  Configuration of GPIO pins */</span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160; </div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="comment">/* Bits 17..16 : Pin sensing mechanism */</span></div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5dfdf533deda488935eaab034d768c6"> 3787</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Pos (16UL) </span></div>
<div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9bcefa94cd7f8d1b97fa455749714178"> 3788</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Msk (0x3UL &lt;&lt; GPIO_PIN_CNF_SENSE_Pos) </span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a85019eafd6d08e45c21df4d2373e3c2e"> 3789</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Disabled (0UL) </span></div>
<div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f881ffae6565a0e034f4ea0ef9881c0"> 3790</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_High (2UL) </span></div>
<div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a255ee163301fc20fe360161b4a1caf34"> 3791</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_SENSE_Low (3UL) </span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment">/* Bits 10..8 : Drive configuration */</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a862f7fdd28b119ef7998ea89ab3462c3"> 3794</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_Pos (8UL) </span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a424cb1a2be2007de1c3ea750b9b56a5f"> 3795</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_Msk (0x7UL &lt;&lt; GPIO_PIN_CNF_DRIVE_Pos) </span></div>
<div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3908c7097b41c6de938e28ebbe1b9b7f"> 3796</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_S0S1 (0UL) </span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af7f2716a8ffa7df5aa738c11b7ba4697"> 3797</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_H0S1 (1UL) </span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc55152bc30256ffa2744c18db377bec"> 3798</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_S0H1 (2UL) </span></div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a48bce248fcd53048093fc0adfb4f825b"> 3799</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_H0H1 (3UL) </span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa25d275d7c44d31b48f1b0d812f9e44e"> 3800</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_D0S1 (4UL) </span></div>
<div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa4c5f74910faf6a2f2ab3129105e68ec"> 3801</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_D0H1 (5UL) </span></div>
<div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a738c8e03807f1abe6268b63c5127e97c"> 3802</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_S0D1 (6UL) </span></div>
<div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a62bf131a3255059727cede41eb55421b"> 3803</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DRIVE_H0D1 (7UL) </span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">/* Bits 3..2 : Pull configuration */</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec13065c29f947ce3b168ad2bacde520"> 3806</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Pos (2UL) </span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6aebdaf800f4ea71544e370f3207d814"> 3807</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Msk (0x3UL &lt;&lt; GPIO_PIN_CNF_PULL_Pos) </span></div>
<div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a574dc7fb305282775ffbfefc066148d5"> 3808</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Disabled (0UL) </span></div>
<div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a885d95c133a842f71eee0652b42687cf"> 3809</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Pulldown (1UL) </span></div>
<div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5c88d5ef02e0786b6aedc686722780df"> 3810</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_PULL_Pullup (3UL) </span></div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment">/* Bit 1 : Connect or disconnect input buffer */</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a164e0c7b593b75345a55eebe688ea3c0"> 3813</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Pos (1UL) </span></div>
<div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d9b95973ba2bd4c0ffd18dc5cfb05c2"> 3814</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Msk (0x1UL &lt;&lt; GPIO_PIN_CNF_INPUT_Pos) </span></div>
<div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aff8422a600953bf41273fa3a9934990d"> 3815</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Connect (0UL) </span></div>
<div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae7f4f17d3c8e79fc8403c098cf5275c3"> 3816</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_INPUT_Disconnect (1UL) </span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment">/* Bit 0 : Pin direction. Same physical register as DIR register */</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac23e0c15047be69991574412400c9988"> 3819</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Pos (0UL) </span></div>
<div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad16b011bc8c9a86840a2353a37c89e5a"> 3820</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Msk (0x1UL &lt;&lt; GPIO_PIN_CNF_DIR_Pos) </span></div>
<div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c38365d851a49ce584499b77a41a00d"> 3821</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Input (0UL) </span></div>
<div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa698c160c5561d2da7085e1b77b8fe93"> 3822</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_CNF_DIR_Output (1UL) </span></div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="comment">/* Peripheral: PDM */</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="comment">/* Description: Pulse Density Modulation (Digital Microphone) Interface */</span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160; </div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment">/* Register: PDM_TASKS_START */</span></div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment">/* Description: Starts continuous PDM transfer */</span></div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160; </div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9eec76fc842a669e44a45b54e6eb65d4"> 3832</a></span>&#160;<span class="preprocessor">#define PDM_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a557bfcacfeaf57943763207fb20b76ba"> 3833</a></span>&#160;<span class="preprocessor">#define PDM_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; PDM_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">/* Register: PDM_TASKS_STOP */</span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment">/* Description: Stops PDM transfer */</span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160; </div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af2328ccb72fed578839d8f439b5daa69"> 3839</a></span>&#160;<span class="preprocessor">#define PDM_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad878e19ae2b3fe77c5be1773a52dee56"> 3840</a></span>&#160;<span class="preprocessor">#define PDM_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; PDM_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="comment">/* Register: PDM_EVENTS_STARTED */</span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="comment">/* Description: PDM transfer has started */</span></div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160; </div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef1cc841ab773101cd427b8486c13faa"> 3846</a></span>&#160;<span class="preprocessor">#define PDM_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL) </span></div>
<div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8bad2666cd3d2e2b5288488b8f4d6bdd"> 3847</a></span>&#160;<span class="preprocessor">#define PDM_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL &lt;&lt; PDM_EVENTS_STARTED_EVENTS_STARTED_Pos) </span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="comment">/* Register: PDM_EVENTS_STOPPED */</span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="comment">/* Description: PDM transfer has finished */</span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160; </div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56dbb4af3b9cf1cb6f7b605019925879"> 3853</a></span>&#160;<span class="preprocessor">#define PDM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL) </span></div>
<div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a75d7a6c2d7770f603cfd907d8be2a652"> 3854</a></span>&#160;<span class="preprocessor">#define PDM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL &lt;&lt; PDM_EVENTS_STOPPED_EVENTS_STOPPED_Pos) </span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment">/* Register: PDM_EVENTS_END */</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="comment">/* Description: The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP task has been received) to Data RAM */</span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160; </div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c8986f01d45c0d2d68a7a664ebec35f"> 3860</a></span>&#160;<span class="preprocessor">#define PDM_EVENTS_END_EVENTS_END_Pos (0UL) </span></div>
<div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a97fd070448b4724d7c7b4992e246fcee"> 3861</a></span>&#160;<span class="preprocessor">#define PDM_EVENTS_END_EVENTS_END_Msk (0x1UL &lt;&lt; PDM_EVENTS_END_EVENTS_END_Pos) </span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="comment">/* Register: PDM_INTEN */</span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160; </div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="comment">/* Bit 2 : Enable or disable interrupt for END event */</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47e48406d492007b44cfb90e3b259615"> 3867</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_END_Pos (2UL) </span></div>
<div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d481456d972333c62236c3e9828e834"> 3868</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_END_Msk (0x1UL &lt;&lt; PDM_INTEN_END_Pos) </span></div>
<div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac96f55d59c09e5a5a94bf0f8ac6db5ca"> 3869</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_END_Disabled (0UL) </span></div>
<div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a348e2e5f14a8ae2fe9f65815985a60a9"> 3870</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_END_Enabled (1UL) </span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment">/* Bit 1 : Enable or disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11ee2e4eb70a80ebacd75da3e089be93"> 3873</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e5ca8a060662bd480ab88e137d3431d"> 3874</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STOPPED_Msk (0x1UL &lt;&lt; PDM_INTEN_STOPPED_Pos) </span></div>
<div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb595e7ae36c22c19ca66bf36dd53047"> 3875</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a23915f6709c1e01afecd5bed5031cb5c"> 3876</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="comment">/* Bit 0 : Enable or disable interrupt for STARTED event */</span></div>
<div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a89ab35643b4e04c148c0dd5f2b302ee7"> 3879</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STARTED_Pos (0UL) </span></div>
<div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab4a52b20074e6bdd0c2a57c1f2ab5879"> 3880</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STARTED_Msk (0x1UL &lt;&lt; PDM_INTEN_STARTED_Pos) </span></div>
<div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d366617c7dd25a213384867fbc8a716"> 3881</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad83d3f9cd8188c82aafa22ccfb8cbb75"> 3882</a></span>&#160;<span class="preprocessor">#define PDM_INTEN_STARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="comment">/* Register: PDM_INTENSET */</span></div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160; </div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for END event */</span></div>
<div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43248e26df1a16a5566cfcbb66f6176e"> 3888</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_END_Pos (2UL) </span></div>
<div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afdfb6da7d1da18ce41ffcbeaaa27930e"> 3889</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_END_Msk (0x1UL &lt;&lt; PDM_INTENSET_END_Pos) </span></div>
<div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a55e004505df51f14159743b5da051fdc"> 3890</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_END_Disabled (0UL) </span></div>
<div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad669fc1e0585ded519ecda3862c2971a"> 3891</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_END_Enabled (1UL) </span></div>
<div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac7ab6df1ff7e52c9f1c5bff25473f810"> 3892</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_END_Set (1UL) </span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a45475aff985c28ed702e0e4f2896ef32"> 3895</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72c741b218df9f992e5944ae436fdc69"> 3896</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; PDM_INTENSET_STOPPED_Pos) </span></div>
<div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a905b1df0eb24227657ceb434acde84d3"> 3897</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24425e60defd77ea4c268536ed3f2574"> 3898</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a698e807464021f2998347e0511a3f988"> 3899</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STOPPED_Set (1UL) </span></div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for STARTED event */</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7cb96604699512a61c09b0b7bd5f6df2"> 3902</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STARTED_Pos (0UL) </span></div>
<div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9baa153ff924aa7bb9a627dabca390e8"> 3903</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STARTED_Msk (0x1UL &lt;&lt; PDM_INTENSET_STARTED_Pos) </span></div>
<div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24bce2421e67295936bdd8e55c6e307d"> 3904</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e42feaf13fc8ac59efc97aeaeb585a0"> 3905</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a15efe04fa35e5912de0c680b007a4094"> 3906</a></span>&#160;<span class="preprocessor">#define PDM_INTENSET_STARTED_Set (1UL) </span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment">/* Register: PDM_INTENCLR */</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160; </div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for END event */</span></div>
<div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11b596b4db85d8c3451c05efe7194d08"> 3912</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_END_Pos (2UL) </span></div>
<div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a55ecc7bc470fd8d387e56b2a43c51bd0"> 3913</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_END_Msk (0x1UL &lt;&lt; PDM_INTENCLR_END_Pos) </span></div>
<div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afdd7f906119fe6b5aafd85a53fc6a6b8"> 3914</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_END_Disabled (0UL) </span></div>
<div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aba6a951b2b0ab145b6b6566250086b6f"> 3915</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_END_Enabled (1UL) </span></div>
<div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af0c99f2b2142ecf69e18c3e50a0728ce"> 3916</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_END_Clear (1UL) </span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5c2d19b5f43074e56d979636a83e960a"> 3919</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9967bf39e8ca11f1d8f63c1f0b3aeb4"> 3920</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; PDM_INTENCLR_STOPPED_Pos) </span></div>
<div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1795d4ede72e9dd1f7ecededf5859217"> 3921</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3a17046026acb6aed21c0135df4488f"> 3922</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9252e4efa450766e3d8631ca5016866b"> 3923</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STOPPED_Clear (1UL) </span></div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for STARTED event */</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0bfbbdafe6cd44f92828f5c1c9f0593"> 3926</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STARTED_Pos (0UL) </span></div>
<div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aadb64effda7ec5533b1d1f73fb622d70"> 3927</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STARTED_Msk (0x1UL &lt;&lt; PDM_INTENCLR_STARTED_Pos) </span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43d9e1ec4e86a143f82e5353c4767aac"> 3928</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a970168f4a40f394271f850bd417d6d6d"> 3929</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aced1cca53f91486a0716ff8b59ba8106"> 3930</a></span>&#160;<span class="preprocessor">#define PDM_INTENCLR_STARTED_Clear (1UL) </span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment">/* Register: PDM_ENABLE */</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="comment">/* Description: PDM module enable register */</span></div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160; </div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="comment">/* Bit 0 : Enable or disable PDM module */</span></div>
<div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5f83f4e2720bd7cf85e5f4ce9596bdb"> 3936</a></span>&#160;<span class="preprocessor">#define PDM_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ec0727b0bb031223c99654aee4de8c1"> 3937</a></span>&#160;<span class="preprocessor">#define PDM_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; PDM_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac4dea96f9a1c81fd65d4108d8a0257c"> 3938</a></span>&#160;<span class="preprocessor">#define PDM_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adfdf6c76d932778a3a01074a122551b3"> 3939</a></span>&#160;<span class="preprocessor">#define PDM_ENABLE_ENABLE_Enabled (1UL) </span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="comment">/* Register: PDM_PDMCLKCTRL */</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment">/* Description: PDM clock generator control */</span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160; </div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="comment">/* Bits 31..0 : PDM_CLK frequency */</span></div>
<div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a36a5747d8017137ee746b2481af28137"> 3945</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_Pos (0UL) </span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf01ae30360ece7f88c82b11829a7676"> 3946</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_Msk (0xFFFFFFFFUL &lt;&lt; PDM_PDMCLKCTRL_FREQ_Pos) </span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42b5832ce03699898170e90733d26e1a"> 3947</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_1000K (0x08000000UL) </span></div>
<div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc0b229e63913f51f9eeac2dadae7e59"> 3948</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_Default (0x08400000UL) </span></div>
<div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4132d39150602f163ef7cef2cc98635"> 3949</a></span>&#160;<span class="preprocessor">#define PDM_PDMCLKCTRL_FREQ_1067K (0x08800000UL) </span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="comment">/* Register: PDM_MODE */</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="comment">/* Description: Defines the routing of the connected PDM microphones&#39; signals */</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160; </div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="comment">/* Bit 1 : Defines on which PDM_CLK edge Left (or mono) is sampled */</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab4534322b2d16c19e63a51700a6ead49"> 3955</a></span>&#160;<span class="preprocessor">#define PDM_MODE_EDGE_Pos (1UL) </span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a555eb496aa575f77820f4deb4a6add9f"> 3956</a></span>&#160;<span class="preprocessor">#define PDM_MODE_EDGE_Msk (0x1UL &lt;&lt; PDM_MODE_EDGE_Pos) </span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e8406b2776ebc78760b6e8ce2907e57"> 3957</a></span>&#160;<span class="preprocessor">#define PDM_MODE_EDGE_LeftFalling (0UL) </span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a265b932ce62d5c35b65c8378c0bd4923"> 3958</a></span>&#160;<span class="preprocessor">#define PDM_MODE_EDGE_LeftRising (1UL) </span></div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="comment">/* Bit 0 : Mono or stereo operation */</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a090aa6c5a48f73b96dbb1fb23210f1ef"> 3961</a></span>&#160;<span class="preprocessor">#define PDM_MODE_OPERATION_Pos (0UL) </span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7f6c30a9f55fdd01e2fbd8c0a17bcafa"> 3962</a></span>&#160;<span class="preprocessor">#define PDM_MODE_OPERATION_Msk (0x1UL &lt;&lt; PDM_MODE_OPERATION_Pos) </span></div>
<div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2bba7419f998c8bf800c57da6b02e9f"> 3963</a></span>&#160;<span class="preprocessor">#define PDM_MODE_OPERATION_Stereo (0UL) </span></div>
<div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6999ee0675a168689f0ae05d7adddfec"> 3964</a></span>&#160;<span class="preprocessor">#define PDM_MODE_OPERATION_Mono (1UL) </span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="comment">/* Register: PDM_GAINL */</span></div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="comment">/* Description: Left output gain adjustment */</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160; </div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="comment">/* Bits 6..0 : Left output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters) 0x00    -20 dB gain adjust 0x01  -19.5 dB gain adjust (...) 0x27   -0.5 dB gain adjust 0x28      0 dB gain adjust 0x29   +0.5 dB gain adjust (...) 0x4F  +19.5 dB gain adjust 0x50    +20 dB gain adjust */</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a55ff9d009c3538c448432f9c5cb44115"> 3970</a></span>&#160;<span class="preprocessor">#define PDM_GAINL_GAINL_Pos (0UL) </span></div>
<div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf939eb991ea99067a9238d2f5fd27ee"> 3971</a></span>&#160;<span class="preprocessor">#define PDM_GAINL_GAINL_Msk (0x7FUL &lt;&lt; PDM_GAINL_GAINL_Pos) </span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afdfda50feaef379ed3eea801c03ef099"> 3972</a></span>&#160;<span class="preprocessor">#define PDM_GAINL_GAINL_MinGain (0x00UL) </span></div>
<div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeac5a4e5326e18a1d18768fe6357bf59"> 3973</a></span>&#160;<span class="preprocessor">#define PDM_GAINL_GAINL_DefaultGain (0x28UL) </span></div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8b82bcb5c036707de4229964f950789"> 3974</a></span>&#160;<span class="preprocessor">#define PDM_GAINL_GAINL_MaxGain (0x50UL) </span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment">/* Register: PDM_GAINR */</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment">/* Description: Right output gain adjustment */</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160; </div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="comment">/* Bits 7..0 : Right output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters) */</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3ec3fa93612fb722933b399607f6ab1"> 3980</a></span>&#160;<span class="preprocessor">#define PDM_GAINR_GAINR_Pos (0UL) </span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a126085467e9bd19a0fe15426b2390e28"> 3981</a></span>&#160;<span class="preprocessor">#define PDM_GAINR_GAINR_Msk (0xFFUL &lt;&lt; PDM_GAINR_GAINR_Pos) </span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a085ca0021ce643f0b540d8149663ba37"> 3982</a></span>&#160;<span class="preprocessor">#define PDM_GAINR_GAINR_MinGain (0x00UL) </span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a113c6f4c369081620712bbcd0fd5d167"> 3983</a></span>&#160;<span class="preprocessor">#define PDM_GAINR_GAINR_DefaultGain (0x28UL) </span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3f41465f8d564671980dc8ffbef163c"> 3984</a></span>&#160;<span class="preprocessor">#define PDM_GAINR_GAINR_MaxGain (0x50UL) </span></div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="comment">/* Register: PDM_PSEL_CLK */</span></div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="comment">/* Description: Pin number configuration for PDM CLK signal */</span></div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160; </div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a64469f734fa30948b67690c7d6230b3b"> 3990</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0f99b865ced914c237859f5fab84a486"> 3991</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_CONNECT_Msk (0x1UL &lt;&lt; PDM_PSEL_CLK_CONNECT_Pos) </span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2efa23cc35e5bb7429bd25aeeddcfb59"> 3992</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac3d2ed525d24dac275b5748d6e71c124"> 3993</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4034985250397c6a7c0b9e97eb6101f"> 3996</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6cdeee818b6598017fa3aaed3263b167"> 3997</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_CLK_PIN_Msk (0x1FUL &lt;&lt; PDM_PSEL_CLK_PIN_Pos) </span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="comment">/* Register: PDM_PSEL_DIN */</span></div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment">/* Description: Pin number configuration for PDM DIN signal */</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160; </div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83afc92187d189b5efb449cf53c18d4c"> 4003</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3057a93f789ad56f6fcaedd2e99626e1"> 4004</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_CONNECT_Msk (0x1UL &lt;&lt; PDM_PSEL_DIN_CONNECT_Pos) </span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63629614b0d2ee0a1d24893533286ceb"> 4005</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56f82d530833653bc69e2ffbc207dec5"> 4006</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f34ef5e4ed5e62940250470e162a11f"> 4009</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7983a1e6362db87da68b51e8eb350b0d"> 4010</a></span>&#160;<span class="preprocessor">#define PDM_PSEL_DIN_PIN_Msk (0x1FUL &lt;&lt; PDM_PSEL_DIN_PIN_Pos) </span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">/* Register: PDM_SAMPLE_PTR */</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">/* Description: RAM address pointer to write samples to with EasyDMA */</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160; </div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="comment">/* Bits 31..0 : Address to write PDM samples to over DMA */</span></div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc3960fdd7228c9f7bd51a1e30500072"> 4016</a></span>&#160;<span class="preprocessor">#define PDM_SAMPLE_PTR_SAMPLEPTR_Pos (0UL) </span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad345e97caacfdf1e2b83dbd6409eaf68"> 4017</a></span>&#160;<span class="preprocessor">#define PDM_SAMPLE_PTR_SAMPLEPTR_Msk (0xFFFFFFFFUL &lt;&lt; PDM_SAMPLE_PTR_SAMPLEPTR_Pos) </span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="comment">/* Register: PDM_SAMPLE_MAXCNT */</span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment">/* Description: Number of samples to allocate memory for in EasyDMA mode */</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160; </div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="comment">/* Bits 14..0 : Length of DMA RAM allocation in number of samples */</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad70b4e76dc2f340119e76d62ccfd0d39"> 4023</a></span>&#160;<span class="preprocessor">#define PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos (0UL) </span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76b000c0051e4ee707fde58fdf4130c2"> 4024</a></span>&#160;<span class="preprocessor">#define PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk (0x7FFFUL &lt;&lt; PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos) </span></div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="comment">/* Peripheral: POWER */</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="comment">/* Description: Power control */</span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160; </div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment">/* Register: POWER_TASKS_CONSTLAT */</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="comment">/* Description: Enable constant latency mode */</span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160; </div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3c4d8642e39b75c4e5ee5d9a256b2fa7"> 4034</a></span>&#160;<span class="preprocessor">#define POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Pos (0UL) </span></div>
<div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8808d5fd3038237276cdf28e3c5b7bf4"> 4035</a></span>&#160;<span class="preprocessor">#define POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Msk (0x1UL &lt;&lt; POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Pos) </span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="comment">/* Register: POWER_TASKS_LOWPWR */</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="comment">/* Description: Enable low power mode (variable latency) */</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160; </div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4aaaac29551cdc1680d512917bcd2a8a"> 4041</a></span>&#160;<span class="preprocessor">#define POWER_TASKS_LOWPWR_TASKS_LOWPWR_Pos (0UL) </span></div>
<div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac64d60e02e20a861116f4488306e7916"> 4042</a></span>&#160;<span class="preprocessor">#define POWER_TASKS_LOWPWR_TASKS_LOWPWR_Msk (0x1UL &lt;&lt; POWER_TASKS_LOWPWR_TASKS_LOWPWR_Pos) </span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment">/* Register: POWER_EVENTS_POFWARN */</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment">/* Description: Power failure warning */</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160; </div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc14c60665c966471cf795a955ca1471"> 4048</a></span>&#160;<span class="preprocessor">#define POWER_EVENTS_POFWARN_EVENTS_POFWARN_Pos (0UL) </span></div>
<div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae0772778714fc3e52322e44713b5fbc"> 4049</a></span>&#160;<span class="preprocessor">#define POWER_EVENTS_POFWARN_EVENTS_POFWARN_Msk (0x1UL &lt;&lt; POWER_EVENTS_POFWARN_EVENTS_POFWARN_Pos) </span></div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="comment">/* Register: POWER_EVENTS_SLEEPENTER */</span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="comment">/* Description: CPU entered WFI/WFE sleep */</span></div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160; </div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b5064a454db1f2ef3089c9e93cd7c63"> 4055</a></span>&#160;<span class="preprocessor">#define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos (0UL) </span></div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a40987bf2e4f38d2a753604958b47a03c"> 4056</a></span>&#160;<span class="preprocessor">#define POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Msk (0x1UL &lt;&lt; POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos) </span></div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="comment">/* Register: POWER_EVENTS_SLEEPEXIT */</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="comment">/* Description: CPU exited WFI/WFE sleep */</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160; </div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae10981d3a057044899f44d3e54484ed1"> 4062</a></span>&#160;<span class="preprocessor">#define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos (0UL) </span></div>
<div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9f3748ad25e47e6af650e7de45acac8"> 4063</a></span>&#160;<span class="preprocessor">#define POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Msk (0x1UL &lt;&lt; POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos) </span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="comment">/* Register: POWER_INTENSET */</span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160; </div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for SLEEPEXIT event */</span></div>
<div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1622189a2a16bf1e7c50748353aa00e4"> 4069</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPEXIT_Pos (6UL) </span></div>
<div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88e77fc58bcd1a57ba988cebe4948c09"> 4070</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPEXIT_Msk (0x1UL &lt;&lt; POWER_INTENSET_SLEEPEXIT_Pos) </span></div>
<div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0defb850be4c7b24d43fd59d9d8f35a"> 4071</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPEXIT_Disabled (0UL) </span></div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afd7319c6e6f79a8060975d391deac861"> 4072</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPEXIT_Enabled (1UL) </span></div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a272170c04e23445776ef3b00029658c8"> 4073</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPEXIT_Set (1UL) </span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for SLEEPENTER event */</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a48f34feb486b409598e593462b4e0dec"> 4076</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPENTER_Pos (5UL) </span></div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a121ccf789a39315581a6fd97062f34ca"> 4077</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPENTER_Msk (0x1UL &lt;&lt; POWER_INTENSET_SLEEPENTER_Pos) </span></div>
<div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabe76d43d5220ab84670c856f62ef919"> 4078</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPENTER_Disabled (0UL) </span></div>
<div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e7c9bd3169de77699ebcfa9aff9b766"> 4079</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPENTER_Enabled (1UL) </span></div>
<div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af141bc52adae04ec152795df1bbdef91"> 4080</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_SLEEPENTER_Set (1UL) </span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for POFWARN event */</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a84407fb5599de793088366564601c839"> 4083</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Pos (2UL) </span></div>
<div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a64c6c18e1d4d64ec953c15fd3230bc3e"> 4084</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Msk (0x1UL &lt;&lt; POWER_INTENSET_POFWARN_Pos) </span></div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a437cb7d30339f3a48b9a68cdee97e9bb"> 4085</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Disabled (0UL) </span></div>
<div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42ef20586a1af074273112d2eeb6a8ee"> 4086</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Enabled (1UL) </span></div>
<div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a04ffd67012d46dc9a8dadc009a5d25b2"> 4087</a></span>&#160;<span class="preprocessor">#define POWER_INTENSET_POFWARN_Set (1UL) </span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="comment">/* Register: POWER_INTENCLR */</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160; </div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for SLEEPEXIT event */</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab72e4648407a5df6ee989130f735cf5f"> 4093</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPEXIT_Pos (6UL) </span></div>
<div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f5c22f7720c235975bf1f20019269fd"> 4094</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPEXIT_Msk (0x1UL &lt;&lt; POWER_INTENCLR_SLEEPEXIT_Pos) </span></div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3bb53ff43145d0e18fe6d8ac2a5f0a47"> 4095</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPEXIT_Disabled (0UL) </span></div>
<div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a855b2f1ed98f51227af1d1c10e35548f"> 4096</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPEXIT_Enabled (1UL) </span></div>
<div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa605f554b2f3f49832ec9e54431d8df3"> 4097</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPEXIT_Clear (1UL) </span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for SLEEPENTER event */</span></div>
<div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad59d8d5f701505eb9e6a462f52cc44ea"> 4100</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPENTER_Pos (5UL) </span></div>
<div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6193a857f9f718aa13dc92127f693de2"> 4101</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPENTER_Msk (0x1UL &lt;&lt; POWER_INTENCLR_SLEEPENTER_Pos) </span></div>
<div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4ffc319be008cdc49f3aa7d7ae7f7909"> 4102</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPENTER_Disabled (0UL) </span></div>
<div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a93049ea3ddd2b3cb9191563e7da5584b"> 4103</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPENTER_Enabled (1UL) </span></div>
<div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a224b721698fddd7f6375b728da2188e7"> 4104</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_SLEEPENTER_Clear (1UL) </span></div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for POFWARN event */</span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e48b76194be9c79af13eed019537c05"> 4107</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Pos (2UL) </span></div>
<div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d8459d32525e2a948306287d036dacf"> 4108</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Msk (0x1UL &lt;&lt; POWER_INTENCLR_POFWARN_Pos) </span></div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d11fb32d41a9af77e1756bf02d171f9"> 4109</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Disabled (0UL) </span></div>
<div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a365462dcd22c8f5dd19f818a16b308e7"> 4110</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Enabled (1UL) </span></div>
<div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a17b1db4cf37086ebeecf4ca4f4d25838"> 4111</a></span>&#160;<span class="preprocessor">#define POWER_INTENCLR_POFWARN_Clear (1UL) </span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment">/* Register: POWER_RESETREAS */</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment">/* Description: Reset reason */</span></div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160; </div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="comment">/* Bit 18 : Reset due to wake up from System OFF mode when wakeup is triggered from entering into debug interface mode */</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa7f5a537c7220504e6f10ca3137ffd96"> 4117</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_Pos (18UL) </span></div>
<div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa138ce74709ea6c5bbb371590824b14b"> 4118</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_Msk (0x1UL &lt;&lt; POWER_RESETREAS_DIF_Pos) </span></div>
<div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae4e8e33b0d15941a74eb74f0e22b0b29"> 4119</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_NotDetected (0UL) </span></div>
<div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0a5673808f605ed4496820040c39f17c"> 4120</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DIF_Detected (1UL) </span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="comment">/* Bit 16 : Reset due to wake up from System OFF mode when wakeup is triggered from DETECT signal from GPIO */</span></div>
<div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7082ffd26b7818e5203c26a48810e5a1"> 4123</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_Pos (16UL) </span></div>
<div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a97da374a08307309a54b048039e7518a"> 4124</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_Msk (0x1UL &lt;&lt; POWER_RESETREAS_OFF_Pos) </span></div>
<div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0636c08e0b45dfab0e68da1bed1f4967"> 4125</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_NotDetected (0UL) </span></div>
<div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a875ff12d49297a166429ddcaf4c1325e"> 4126</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_OFF_Detected (1UL) </span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="comment">/* Bit 3 : Reset from CPU lock-up detected */</span></div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb1b91c30d04d6314096a57305d28e58"> 4129</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_Pos (3UL) </span></div>
<div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1689f436387a1ce13df342632de6a9f6"> 4130</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_Msk (0x1UL &lt;&lt; POWER_RESETREAS_LOCKUP_Pos) </span></div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b7674e01ad3ebeab09dd972d6a78c5c"> 4131</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_NotDetected (0UL) </span></div>
<div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab0c45404d9f0775aeaea97e925d60487"> 4132</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_LOCKUP_Detected (1UL) </span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">/* Bit 2 : Reset from soft reset detected */</span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8bcaeb9e48f0a1bd1529f5a45d1c5e4"> 4135</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_Pos (2UL) </span></div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3cc622b2213e658631763728ce0b3add"> 4136</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_Msk (0x1UL &lt;&lt; POWER_RESETREAS_SREQ_Pos) </span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9cae8a543d31291a5b6d62d62dc4d5c1"> 4137</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_NotDetected (0UL) </span></div>
<div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c9b44f199747622d37bd8fbbaaa500a"> 4138</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_SREQ_Detected (1UL) </span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="comment">/* Bit 1 : Reset from watchdog detected */</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98c3aabefdffd6d5382ad5edde6f295a"> 4141</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_Pos (1UL) </span></div>
<div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a577fc616d47d50ea0b52aadc21010007"> 4142</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_Msk (0x1UL &lt;&lt; POWER_RESETREAS_DOG_Pos) </span></div>
<div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a126df3ea50f8a2b4d43b097ebe9c0b53"> 4143</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_NotDetected (0UL) </span></div>
<div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6499d731f70c3088ac167bc78055188"> 4144</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_DOG_Detected (1UL) </span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="comment">/* Bit 0 : Reset from pin-reset detected */</span></div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a142eb68fa953c8a63c056ff7133c14c8"> 4147</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_Pos (0UL) </span></div>
<div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6334366eb23060ba6ec681c7ca13fcb6"> 4148</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_Msk (0x1UL &lt;&lt; POWER_RESETREAS_RESETPIN_Pos) </span></div>
<div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2891baa2a16f9951522fe567665bbd14"> 4149</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_NotDetected (0UL) </span></div>
<div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4849f2cc30a7bec3421595ed920937f"> 4150</a></span>&#160;<span class="preprocessor">#define POWER_RESETREAS_RESETPIN_Detected (1UL) </span></div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment">/* Register: POWER_SYSTEMOFF */</span></div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment">/* Description: System OFF register */</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160; </div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="comment">/* Bit 0 : Enable System OFF mode */</span></div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afef2e479df1b6efd970dfa27570db434"> 4156</a></span>&#160;<span class="preprocessor">#define POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL) </span></div>
<div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a468e6fbc0101f1e8c6f4b4e953fa579e"> 4157</a></span>&#160;<span class="preprocessor">#define POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL &lt;&lt; POWER_SYSTEMOFF_SYSTEMOFF_Pos) </span></div>
<div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#accb2a5846091cc15b483f859e81fb79d"> 4158</a></span>&#160;<span class="preprocessor">#define POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL) </span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="comment">/* Register: POWER_POFCON */</span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="comment">/* Description: Power failure comparator configuration */</span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160; </div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment">/* Bits 4..1 : Power failure comparator threshold setting */</span></div>
<div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95cb057ff6991c7b2e286a85d2e85b45"> 4164</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_Pos (1UL) </span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a93aa017a7befc9f46ab51865591111"> 4165</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_Msk (0xFUL &lt;&lt; POWER_POFCON_THRESHOLD_Pos) </span></div>
<div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab783837bb7b8b3345ba0a7a27248ef2d"> 4166</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V17 (4UL) </span></div>
<div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a534421d3ed34c6847729896fc422af4f"> 4167</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V18 (5UL) </span></div>
<div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2aaacc86552e8f3f2ed62361f9e62784"> 4168</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V19 (6UL) </span></div>
<div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76942996e5caede78c0596cfae756c44"> 4169</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V20 (7UL) </span></div>
<div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af52ac2b19bdcb51bc85cf3a8c6f97afb"> 4170</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V21 (8UL) </span></div>
<div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0fc30a6c582db55b1091b4cd2479cce9"> 4171</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V22 (9UL) </span></div>
<div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22e7e6a069289a4ea2e2ce57611ffe22"> 4172</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V23 (10UL) </span></div>
<div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b1fcb83987ebd5abcaafaab809948d2"> 4173</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V24 (11UL) </span></div>
<div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa01f0047ccb644959516f30586cd955b"> 4174</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V25 (12UL) </span></div>
<div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a16abb9db7b6a5aaa89766bbac6eed90e"> 4175</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V26 (13UL) </span></div>
<div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76f11913bf917fd83e7c61dbc3a78056"> 4176</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V27 (14UL) </span></div>
<div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13a30ef4865316b91176c42938187ca9"> 4177</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_THRESHOLD_V28 (15UL) </span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="comment">/* Bit 0 : Enable or disable power failure comparator */</span></div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0bb949af662dd1296f355dc3c8734773"> 4180</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Pos (0UL) </span></div>
<div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae14e476ad3d0c2b39e51721834b3579f"> 4181</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Msk (0x1UL &lt;&lt; POWER_POFCON_POF_Pos) </span></div>
<div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad4862377052035f201665f821fbc839a"> 4182</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Disabled (0UL) </span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad67948fa32dbbe3fd40003fa076614dc"> 4183</a></span>&#160;<span class="preprocessor">#define POWER_POFCON_POF_Enabled (1UL) </span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">/* Register: POWER_GPREGRET */</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="comment">/* Description: General purpose retention register */</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160; </div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="comment">/* Bits 7..0 : General purpose retention register */</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9aa2123f06ad2c02d96dd64f02a192ca"> 4189</a></span>&#160;<span class="preprocessor">#define POWER_GPREGRET_GPREGRET_Pos (0UL) </span></div>
<div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a379ae3fe0245c4fb8d601c2eeed0af9b"> 4190</a></span>&#160;<span class="preprocessor">#define POWER_GPREGRET_GPREGRET_Msk (0xFFUL &lt;&lt; POWER_GPREGRET_GPREGRET_Pos) </span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment">/* Register: POWER_GPREGRET2 */</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">/* Description: General purpose retention register */</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160; </div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="comment">/* Bits 7..0 : General purpose retention register */</span></div>
<div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2dcf701af22d456e326f1ed4184b5d66"> 4196</a></span>&#160;<span class="preprocessor">#define POWER_GPREGRET2_GPREGRET_Pos (0UL) </span></div>
<div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a337337f9ef06ce4ea5a5a75940110a8a"> 4197</a></span>&#160;<span class="preprocessor">#define POWER_GPREGRET2_GPREGRET_Msk (0xFFUL &lt;&lt; POWER_GPREGRET2_GPREGRET_Pos) </span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="comment">/* Register: POWER_DCDCEN */</span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="comment">/* Description: DC/DC enable register */</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160; </div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">/* Bit 0 : Enable or disable DC/DC converter */</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a07f5dc7c57f8efb292c160688e34538b"> 4203</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Pos (0UL) </span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace48a7da9e7672df4d05f8ff5a3aab9c"> 4204</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Msk (0x1UL &lt;&lt; POWER_DCDCEN_DCDCEN_Pos) </span></div>
<div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4638a6f8386556af176694842eca50e4"> 4205</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Disabled (0UL) </span></div>
<div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a874e7e254def7a6c90425eb1d8ee8320"> 4206</a></span>&#160;<span class="preprocessor">#define POWER_DCDCEN_DCDCEN_Enabled (1UL) </span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment">/* Register: POWER_RAM_POWER */</span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment">/* Description: Description cluster[0]:  RAM0 power control register */</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160; </div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="comment">/* Bit 17 : Keep retention on RAM section S1 when RAM section is in OFF */</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a46dacb9667e01358519c98102f3b69f8"> 4212</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1RETENTION_Pos (17UL) </span></div>
<div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3ad720556034cf5d428865aca4ea548"> 4213</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S1RETENTION_Pos) </span></div>
<div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4285b9d8e933232289bfc31c175cbaca"> 4214</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1RETENTION_Off (0UL) </span></div>
<div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a864d6c7d1ef81a1cb43c0562873d1ab5"> 4215</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1RETENTION_On (1UL) </span></div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="comment">/* Bit 16 : Keep retention on RAM section S0 when RAM section is in OFF */</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a13f2e1cd05acc3f084154435a9c8a5"> 4218</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0RETENTION_Pos (16UL) </span></div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4958481648a3d70ab2372db14b6cba43"> 4219</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S0RETENTION_Pos) </span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12055258cb9d639efda3ddcdda9c137b"> 4220</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0RETENTION_Off (0UL) </span></div>
<div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac5c2c1c4d3a85f66801b9c04eb316263"> 4221</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0RETENTION_On (1UL) </span></div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="comment">/* Bit 1 : Keep RAM section S1 ON or OFF in System ON mode. */</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8769c7b4e61d9cdea60b7495549be770"> 4224</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1POWER_Pos (1UL) </span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a37e27cec48df494a14a901b269c7f584"> 4225</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S1POWER_Pos) </span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ccc5ec44c8686569a18e4d0678c2649"> 4226</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1POWER_Off (0UL) </span></div>
<div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e1c6493f29c69c114e9a954b792fd9b"> 4227</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S1POWER_On (1UL) </span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment">/* Bit 0 : Keep RAM section S0 ON or OFF in System ON mode. */</span></div>
<div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab66a4fc9def5f908c68d0650c3ea7732"> 4230</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0POWER_Pos (0UL) </span></div>
<div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3de6f714134d25e568419681478b588c"> 4231</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWER_S0POWER_Pos) </span></div>
<div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae45b19f2f6f13d0bacc4cf692f29a486"> 4232</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0POWER_Off (0UL) </span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42e3c0287335354bb9347c8fec8ea025"> 4233</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWER_S0POWER_On (1UL) </span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="comment">/* Register: POWER_RAM_POWERSET */</span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="comment">/* Description: Description cluster[0]:  RAM0 power control set register */</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160; </div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="comment">/* Bit 17 : Keep retention on RAM section S1 when RAM section is switched off */</span></div>
<div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac5a47fd29085f2cc53e813201070ad13"> 4239</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1RETENTION_Pos (17UL) </span></div>
<div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72e1be54314f35aa67b2259700182753"> 4240</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S1RETENTION_Pos) </span></div>
<div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2baa78e378bc75009086a40d0ee134a1"> 4241</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1RETENTION_On (1UL) </span></div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="comment">/* Bit 16 : Keep retention on RAM section S0 when RAM section is switched off */</span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aebef932e46a79f5e00831d6917f8254e"> 4244</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0RETENTION_Pos (16UL) </span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a411f26c98aaa7c95eaa698569deb7366"> 4245</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S0RETENTION_Pos) </span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac657ae6b669c8dd97e58d511aca62e48"> 4246</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0RETENTION_On (1UL) </span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="comment">/* Bit 1 : Keep RAM section S1 of RAM0 on or off in System ON mode */</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a722f6ac0518207afcab25acd363fd317"> 4249</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1POWER_Pos (1UL) </span></div>
<div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a792b4743c574ecb5594bfea6076f0b40"> 4250</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S1POWER_Pos) </span></div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa474688764800b19bec5111d69076952"> 4251</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S1POWER_On (1UL) </span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="comment">/* Bit 0 : Keep RAM section S0 of RAM0 on or off in System ON mode */</span></div>
<div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e3d5b5264af0ed355da92b1a5b9bde1"> 4254</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0POWER_Pos (0UL) </span></div>
<div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac234a62b3f7a8e40dea77a11a22ab3ee"> 4255</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERSET_S0POWER_Pos) </span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a62e428e181324f73a5616a9473d25297"> 4256</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERSET_S0POWER_On (1UL) </span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="comment">/* Register: POWER_RAM_POWERCLR */</span></div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="comment">/* Description: Description cluster[0]:  RAM0 power control clear register */</span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160; </div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="comment">/* Bit 17 : Keep retention on RAM section S1 when RAM section is switched off */</span></div>
<div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7c11506d0409cf8ac46c0cc7c915176f"> 4262</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1RETENTION_Pos (17UL) </span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95a749efa2aece67e92e0f88d37d6fec"> 4263</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S1RETENTION_Pos) </span></div>
<div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af78ebd6a8cdcb5599f3b944cdfd0efd0"> 4264</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1RETENTION_Off (1UL) </span></div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="comment">/* Bit 16 : Keep retention on RAM section S0 when RAM section is switched off */</span></div>
<div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a335a09496af5ab70dedbf0029dcbfd74"> 4267</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0RETENTION_Pos (16UL) </span></div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a6781766954e3f277ca61f96ed1f39d"> 4268</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0RETENTION_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S0RETENTION_Pos) </span></div>
<div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a428379ab26077b77cd153504cd0f8e29"> 4269</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0RETENTION_Off (1UL) </span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment">/* Bit 1 : Keep RAM section S1 of RAM0 on or off in System ON mode */</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67f741d746942b79d3ab61fbfbefd694"> 4272</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1POWER_Pos (1UL) </span></div>
<div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9399edde41ea8a81007c8169d65266a"> 4273</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S1POWER_Pos) </span></div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab034dcf634abc51a1b45ffc821cc3a12"> 4274</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S1POWER_Off (1UL) </span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="comment">/* Bit 0 : Keep RAM section S0 of RAM0 on or off in System ON mode */</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a654fffd76d97e7951014334b764e3983"> 4277</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0POWER_Pos (0UL) </span></div>
<div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b675c560d2e477cc42b93da0311a56c"> 4278</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0POWER_Msk (0x1UL &lt;&lt; POWER_RAM_POWERCLR_S0POWER_Pos) </span></div>
<div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aba4c9dda4d6dc5b93cff627217e7240c"> 4279</a></span>&#160;<span class="preprocessor">#define POWER_RAM_POWERCLR_S0POWER_Off (1UL) </span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="comment">/* Peripheral: PPI */</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="comment">/* Description: Programmable Peripheral Interconnect */</span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160; </div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="comment">/* Register: PPI_TASKS_CHG_EN */</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Enable channel group 0 */</span></div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160; </div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a78e1a4e408856c3be4f0bc67b0b4cd82"> 4289</a></span>&#160;<span class="preprocessor">#define PPI_TASKS_CHG_EN_EN_Pos (0UL) </span></div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d0971eeb86b5fbb0f0aff2e7a5a3f59"> 4290</a></span>&#160;<span class="preprocessor">#define PPI_TASKS_CHG_EN_EN_Msk (0x1UL &lt;&lt; PPI_TASKS_CHG_EN_EN_Pos) </span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="comment">/* Register: PPI_TASKS_CHG_DIS */</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Disable channel group 0 */</span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160; </div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab86d054303d55812b9db0e8d12a4bd74"> 4296</a></span>&#160;<span class="preprocessor">#define PPI_TASKS_CHG_DIS_DIS_Pos (0UL) </span></div>
<div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac416b684036e405b2a5217939f980b6e"> 4297</a></span>&#160;<span class="preprocessor">#define PPI_TASKS_CHG_DIS_DIS_Msk (0x1UL &lt;&lt; PPI_TASKS_CHG_DIS_DIS_Pos) </span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="comment">/* Register: PPI_CHEN */</span></div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="comment">/* Description: Channel enable register */</span></div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160; </div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="comment">/* Bit 31 : Enable or disable channel 31 */</span></div>
<div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a6c61b3adf2b4865391938c08f100ec"> 4303</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Pos (31UL) </span></div>
<div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab317ecb08a4fb6a3bdb9aeace4372309"> 4304</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Msk (0x1UL &lt;&lt; PPI_CHEN_CH31_Pos) </span></div>
<div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4653b51a69b74b939bab03aca55c846e"> 4305</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Disabled (0UL) </span></div>
<div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab413a059cbb5086683e512f43585131b"> 4306</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH31_Enabled (1UL) </span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="comment">/* Bit 30 : Enable or disable channel 30 */</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae08ac259efea380947dfa674c440d29a"> 4309</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Pos (30UL) </span></div>
<div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a7bcbbbdf1759622a18a2f09f0b96bd"> 4310</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Msk (0x1UL &lt;&lt; PPI_CHEN_CH30_Pos) </span></div>
<div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a694e4e05d4c1ff8b34c2e9080e9a22c6"> 4311</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Disabled (0UL) </span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8c567eaf653eedc779afd03e1116c3c"> 4312</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH30_Enabled (1UL) </span></div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="comment">/* Bit 29 : Enable or disable channel 29 */</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79df7cae67321fa5256a9868802320ae"> 4315</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Pos (29UL) </span></div>
<div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9c2d6586e641c4420bff3d422420bb1"> 4316</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Msk (0x1UL &lt;&lt; PPI_CHEN_CH29_Pos) </span></div>
<div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae87c104a0b30748876d9f1cfa17ba20"> 4317</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Disabled (0UL) </span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa286e69dd4c87a64dbeabeaf1f72d9f"> 4318</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH29_Enabled (1UL) </span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="comment">/* Bit 28 : Enable or disable channel 28 */</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8efc44e6b98dc1a51ded20c6a32e9a98"> 4321</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Pos (28UL) </span></div>
<div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afaeba0a17cb0e9b1774ff8f3317b9994"> 4322</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Msk (0x1UL &lt;&lt; PPI_CHEN_CH28_Pos) </span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a371b7163188cbe0c603cd596242b37f0"> 4323</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Disabled (0UL) </span></div>
<div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5a04e2c47f988705cca249ff52f79390"> 4324</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH28_Enabled (1UL) </span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="comment">/* Bit 27 : Enable or disable channel 27 */</span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a893e094709ee1ec5a355dc0c33c63866"> 4327</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Pos (27UL) </span></div>
<div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aadb6df1242b833d1c6f00e728d81c703"> 4328</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Msk (0x1UL &lt;&lt; PPI_CHEN_CH27_Pos) </span></div>
<div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7ed6e54819da528568981b9369c9d2df"> 4329</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Disabled (0UL) </span></div>
<div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3bf23b25fc60a95d10e804bdf26502e7"> 4330</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH27_Enabled (1UL) </span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="comment">/* Bit 26 : Enable or disable channel 26 */</span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a986ac175a7400240147911ba8f8b7f77"> 4333</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Pos (26UL) </span></div>
<div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3ab1c544ceb108e4f37a5d9c9505f68"> 4334</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Msk (0x1UL &lt;&lt; PPI_CHEN_CH26_Pos) </span></div>
<div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adedb435f3460fdc548f52b2835b42d66"> 4335</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Disabled (0UL) </span></div>
<div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2189ac907f262a9774d8f3481df7a438"> 4336</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH26_Enabled (1UL) </span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="comment">/* Bit 25 : Enable or disable channel 25 */</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a10aa26ad5e43eb3d4befbd574ef0d423"> 4339</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Pos (25UL) </span></div>
<div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b6e9aa7091e4f0c9242bca34ddaba13"> 4340</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Msk (0x1UL &lt;&lt; PPI_CHEN_CH25_Pos) </span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a17764169cbb7ea665c44d27ff0b877ff"> 4341</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Disabled (0UL) </span></div>
<div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab771a949c790c42978a75560a64ecaad"> 4342</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH25_Enabled (1UL) </span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="comment">/* Bit 24 : Enable or disable channel 24 */</span></div>
<div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8feb7965e4a880725241cdadbeae96e"> 4345</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Pos (24UL) </span></div>
<div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9400098d1a617ca05c76ab8c96ee06f4"> 4346</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Msk (0x1UL &lt;&lt; PPI_CHEN_CH24_Pos) </span></div>
<div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1892988eb8004d8d727bbab5da72425"> 4347</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Disabled (0UL) </span></div>
<div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6869c3437824eb65baa25e0f13c690a"> 4348</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH24_Enabled (1UL) </span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="comment">/* Bit 23 : Enable or disable channel 23 */</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1b83b1610175a9c35f115941975c85aa"> 4351</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Pos (23UL) </span></div>
<div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a73e04a665375627d3c4cec987b8f213d"> 4352</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Msk (0x1UL &lt;&lt; PPI_CHEN_CH23_Pos) </span></div>
<div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afe96386856776d3c1d6b19b849894186"> 4353</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Disabled (0UL) </span></div>
<div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad4d9e1a44398a73907b8c272d9841b6"> 4354</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH23_Enabled (1UL) </span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="comment">/* Bit 22 : Enable or disable channel 22 */</span></div>
<div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5c61e5e83ff4055714636ace2fc1961"> 4357</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Pos (22UL) </span></div>
<div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e7651722d07a1b65eeddbdc6b3ba003"> 4358</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Msk (0x1UL &lt;&lt; PPI_CHEN_CH22_Pos) </span></div>
<div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf88a573bd95a8ddb296ba3bc2adcf4f"> 4359</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Disabled (0UL) </span></div>
<div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5bca819b66e1c7cd275426f0db22c607"> 4360</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH22_Enabled (1UL) </span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="comment">/* Bit 21 : Enable or disable channel 21 */</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad1dc417e2fe855385dd87923f6b9b169"> 4363</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Pos (21UL) </span></div>
<div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac9cd633503083a1982370b63ca6a575"> 4364</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Msk (0x1UL &lt;&lt; PPI_CHEN_CH21_Pos) </span></div>
<div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ffb407aecd35b574b96f2441066732c"> 4365</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Disabled (0UL) </span></div>
<div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a83eeb65a83ebd9e71711ae282f73aa"> 4366</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH21_Enabled (1UL) </span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="comment">/* Bit 20 : Enable or disable channel 20 */</span></div>
<div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a831e538e4469c4d7ef403620efac12d8"> 4369</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Pos (20UL) </span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aab4a66e201d83f57bcf251a6fbae2517"> 4370</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Msk (0x1UL &lt;&lt; PPI_CHEN_CH20_Pos) </span></div>
<div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a17dabc9ee5cae23622e714b18d8801d9"> 4371</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Disabled (0UL) </span></div>
<div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b4e01c7f1b285d6e167edc28a2aacd9"> 4372</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH20_Enabled (1UL) </span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="comment">/* Bit 19 : Enable or disable channel 19 */</span></div>
<div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae694ac8b2f991af038d02de13697cd19"> 4375</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH19_Pos (19UL) </span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c2c1c5506c9ea302f569c0c1b302df8"> 4376</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH19_Msk (0x1UL &lt;&lt; PPI_CHEN_CH19_Pos) </span></div>
<div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80c6b0a5d52f944de83a613ccc2a0e7f"> 4377</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH19_Disabled (0UL) </span></div>
<div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b8e26828f9014de7a2a629f8c7461cc"> 4378</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH19_Enabled (1UL) </span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="comment">/* Bit 18 : Enable or disable channel 18 */</span></div>
<div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c4d13a9fa90b2b1731aefab508ebd27"> 4381</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH18_Pos (18UL) </span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b7358a0eb46526457bdb445a2097d00"> 4382</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH18_Msk (0x1UL &lt;&lt; PPI_CHEN_CH18_Pos) </span></div>
<div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a93a05207b7c420cd6fe1eca2e6205923"> 4383</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH18_Disabled (0UL) </span></div>
<div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc6505d7f16988beb0bc9cb9e72ebaa7"> 4384</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH18_Enabled (1UL) </span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="comment">/* Bit 17 : Enable or disable channel 17 */</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac70eb23d67b227970a551431248fb0db"> 4387</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH17_Pos (17UL) </span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a40529f68d69953db1fc335a24eb3f6c4"> 4388</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH17_Msk (0x1UL &lt;&lt; PPI_CHEN_CH17_Pos) </span></div>
<div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a896e64f6fc20143922b0facca2998b64"> 4389</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH17_Disabled (0UL) </span></div>
<div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a16f89ac0e578797d1eabe56022b602c4"> 4390</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH17_Enabled (1UL) </span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment">/* Bit 16 : Enable or disable channel 16 */</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade79ea60fa7792c3c7a5b27f529a4982"> 4393</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH16_Pos (16UL) </span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a767c1849d86385d6a988b85ad21ac0e3"> 4394</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH16_Msk (0x1UL &lt;&lt; PPI_CHEN_CH16_Pos) </span></div>
<div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9daad9e3c602dbeccb2dcd9324a81238"> 4395</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH16_Disabled (0UL) </span></div>
<div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26f0193499674125f057811780443c18"> 4396</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH16_Enabled (1UL) </span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="comment">/* Bit 15 : Enable or disable channel 15 */</span></div>
<div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6861561f72ae4563ec784812b08ad58b"> 4399</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Pos (15UL) </span></div>
<div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adfeca7c0828b78dfb55649ea874b891d"> 4400</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Msk (0x1UL &lt;&lt; PPI_CHEN_CH15_Pos) </span></div>
<div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9214247f50e6f35f205fcb1e8777e2f"> 4401</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Disabled (0UL) </span></div>
<div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39cd9307e239425f4768f9c15e1e11b7"> 4402</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH15_Enabled (1UL) </span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="comment">/* Bit 14 : Enable or disable channel 14 */</span></div>
<div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec6dfac9a253b35c63a63c8f322001b3"> 4405</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Pos (14UL) </span></div>
<div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f72eb06cf18f506264f6912ad996ec0"> 4406</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Msk (0x1UL &lt;&lt; PPI_CHEN_CH14_Pos) </span></div>
<div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac042ef71d946b6176994c8a6efa643bf"> 4407</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Disabled (0UL) </span></div>
<div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a425584e8e7374afcb0e1757657e1d48c"> 4408</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH14_Enabled (1UL) </span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="comment">/* Bit 13 : Enable or disable channel 13 */</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3041da341632e2716ea2c2352c2e1646"> 4411</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Pos (13UL) </span></div>
<div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab048a59230f07cc6e77c6834852f5491"> 4412</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Msk (0x1UL &lt;&lt; PPI_CHEN_CH13_Pos) </span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae4ef7d13b2ed227215b4898e1c5c8c60"> 4413</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Disabled (0UL) </span></div>
<div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabdba03ba2bd159907f0cb53adaf35f9"> 4414</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH13_Enabled (1UL) </span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="comment">/* Bit 12 : Enable or disable channel 12 */</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0fd25901d8da2edd2c2c0fd7f2190326"> 4417</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Pos (12UL) </span></div>
<div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af104dc5f33b8e17c79dd9ec1cd7dd95b"> 4418</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Msk (0x1UL &lt;&lt; PPI_CHEN_CH12_Pos) </span></div>
<div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf08c1b9891791c06b55b42b47513f6c"> 4419</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Disabled (0UL) </span></div>
<div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab4b30e604e962ee0083e38c306c7a0d1"> 4420</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH12_Enabled (1UL) </span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment">/* Bit 11 : Enable or disable channel 11 */</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a990638dbc9c55c434a08cca03e9701de"> 4423</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Pos (11UL) </span></div>
<div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c11a28c3d6dcacd2463d9c35d364923"> 4424</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Msk (0x1UL &lt;&lt; PPI_CHEN_CH11_Pos) </span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a416970386bea572af5400b820c086196"> 4425</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Disabled (0UL) </span></div>
<div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac08b57a34f7a53a3231aaac6460314c8"> 4426</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH11_Enabled (1UL) </span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="comment">/* Bit 10 : Enable or disable channel 10 */</span></div>
<div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0b9488589394fbec8cda5588741a4a7"> 4429</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Pos (10UL) </span></div>
<div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a37f272a19a280c64fbfc60796784ecf9"> 4430</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Msk (0x1UL &lt;&lt; PPI_CHEN_CH10_Pos) </span></div>
<div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86143d21f0f71d24391cd694c6b50239"> 4431</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Disabled (0UL) </span></div>
<div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae9d3803ec0116e3ce592412864c75538"> 4432</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH10_Enabled (1UL) </span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="comment">/* Bit 9 : Enable or disable channel 9 */</span></div>
<div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a18119834bf73b1db0e45aea257766785"> 4435</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Pos (9UL) </span></div>
<div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a706b94f33dc58790d286aedb282df844"> 4436</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Msk (0x1UL &lt;&lt; PPI_CHEN_CH9_Pos) </span></div>
<div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7cd3189bd2e717fd567ac7c6a38f857f"> 4437</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Disabled (0UL) </span></div>
<div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b8271536fae775d2578fadea358d631"> 4438</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH9_Enabled (1UL) </span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment">/* Bit 8 : Enable or disable channel 8 */</span></div>
<div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac99a3f88beb2a026beb24f0a47ebc3fd"> 4441</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Pos (8UL) </span></div>
<div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b6bfb0a00cf0aaf55c2d3176e793865"> 4442</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Msk (0x1UL &lt;&lt; PPI_CHEN_CH8_Pos) </span></div>
<div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6789fdbf6cb6bd3d14ee102ed55d5a8"> 4443</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Disabled (0UL) </span></div>
<div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76137cd49674791cec41711e7303efeb"> 4444</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH8_Enabled (1UL) </span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="comment">/* Bit 7 : Enable or disable channel 7 */</span></div>
<div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7e4f350437ee09110018e414ee9b53ca"> 4447</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Pos (7UL) </span></div>
<div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abdb4abc2f6fb9e3f88229e7c9b3690bd"> 4448</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Msk (0x1UL &lt;&lt; PPI_CHEN_CH7_Pos) </span></div>
<div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67c6bd380e5da1e45dbd9bf9c5d6c36d"> 4449</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Disabled (0UL) </span></div>
<div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a987d1201c2e79b36295b37fdd0b9c329"> 4450</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH7_Enabled (1UL) </span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="comment">/* Bit 6 : Enable or disable channel 6 */</span></div>
<div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a44e6166b1cf8541e99b6ca386185454a"> 4453</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Pos (6UL) </span></div>
<div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a57df4545780d9eb0b815a4133c2196"> 4454</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Msk (0x1UL &lt;&lt; PPI_CHEN_CH6_Pos) </span></div>
<div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a443d14d9db360e69027fcc86ce2eb7e1"> 4455</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Disabled (0UL) </span></div>
<div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d08b3d96013e26539757b179e81c303"> 4456</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH6_Enabled (1UL) </span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="comment">/* Bit 5 : Enable or disable channel 5 */</span></div>
<div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7209635ae9be54c3708fd7d509098811"> 4459</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Pos (5UL) </span></div>
<div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a739b3d97c2bb48446c517281fa9250d0"> 4460</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Msk (0x1UL &lt;&lt; PPI_CHEN_CH5_Pos) </span></div>
<div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20da88f3e741fdabd3adfeecee2a0297"> 4461</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Disabled (0UL) </span></div>
<div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9d8da5155b76a152d683834c8f8ad8cc"> 4462</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH5_Enabled (1UL) </span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="comment">/* Bit 4 : Enable or disable channel 4 */</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b38cf14644388b52a66c491a422fc86"> 4465</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Pos (4UL) </span></div>
<div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6da08540a82642a2e48fcd3656bc38ec"> 4466</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Msk (0x1UL &lt;&lt; PPI_CHEN_CH4_Pos) </span></div>
<div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad6a6284fa2ade76585f5295e69a3d842"> 4467</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Disabled (0UL) </span></div>
<div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae4091f72adac8c0be7eca33f3cfb5fe2"> 4468</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH4_Enabled (1UL) </span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="comment">/* Bit 3 : Enable or disable channel 3 */</span></div>
<div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77b0cb24b88440b899b3e3fdfde20870"> 4471</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Pos (3UL) </span></div>
<div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24fc9137793ac471d8f0c5bf1d0d5c07"> 4472</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Msk (0x1UL &lt;&lt; PPI_CHEN_CH3_Pos) </span></div>
<div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9823449b89be5e245b3536ade6e4d59"> 4473</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Disabled (0UL) </span></div>
<div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a932dcbaea938209da3664acf7cfd4619"> 4474</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH3_Enabled (1UL) </span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="comment">/* Bit 2 : Enable or disable channel 2 */</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd908e6d1ce77b78293f25f5e6e222ef"> 4477</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Pos (2UL) </span></div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeb75f92328f5f2477132eb4024fcc33d"> 4478</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Msk (0x1UL &lt;&lt; PPI_CHEN_CH2_Pos) </span></div>
<div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f9022f394ceee1411440c13970cd181"> 4479</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Disabled (0UL) </span></div>
<div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab8cb8076e9ee64d6b2e6abde5dbdeead"> 4480</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH2_Enabled (1UL) </span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="comment">/* Bit 1 : Enable or disable channel 1 */</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c8e2870f1cc0afb4f6bce019c432afe"> 4483</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Pos (1UL) </span></div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a527973aed7ace0f79e1df3d2db2968d7"> 4484</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Msk (0x1UL &lt;&lt; PPI_CHEN_CH1_Pos) </span></div>
<div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4bb13a44339978bfa947dbf7031340ab"> 4485</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Disabled (0UL) </span></div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72e64707fa0a74f4fe23f466263788e4"> 4486</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH1_Enabled (1UL) </span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="comment">/* Bit 0 : Enable or disable channel 0 */</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5dcc8717d4b6b966409ec9765036ff4b"> 4489</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Pos (0UL) </span></div>
<div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a674aa30fe9d1993f269fe5c5e3ef284b"> 4490</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Msk (0x1UL &lt;&lt; PPI_CHEN_CH0_Pos) </span></div>
<div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef3c2021308d3353395eb74c1f6237fa"> 4491</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Disabled (0UL) </span></div>
<div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a477e44c54f3339b583389175d16e5c06"> 4492</a></span>&#160;<span class="preprocessor">#define PPI_CHEN_CH0_Enabled (1UL) </span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="comment">/* Register: PPI_CHENSET */</span></div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="comment">/* Description: Channel enable set register */</span></div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160; </div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="comment">/* Bit 31 : Channel 31 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe5fc143d19b9aabc50b9798cbed4d1a"> 4498</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Pos (31UL) </span></div>
<div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af322c4536ea702305fe2b243d9309284"> 4499</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH31_Pos) </span></div>
<div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a122dd9362c69387f9e702e03a4f513fe"> 4500</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Disabled (0UL) </span></div>
<div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14988c6224ffb1ec40668711fcaeb8cd"> 4501</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Enabled (1UL) </span></div>
<div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a320c443b626f8d7ebfb9167bb47e6ead"> 4502</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH31_Set (1UL) </span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="comment">/* Bit 30 : Channel 30 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab788d5078bbbcd494e50e7cdf631e02c"> 4505</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Pos (30UL) </span></div>
<div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2bda32b34f4de80026da61ad532677e4"> 4506</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH30_Pos) </span></div>
<div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6985cf92ce411a3abd65ad798d0d702"> 4507</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Disabled (0UL) </span></div>
<div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9bedad31cc2871b13da24a92149efe8a"> 4508</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Enabled (1UL) </span></div>
<div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af0d3b15ad041287cab5512594a7bf730"> 4509</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH30_Set (1UL) </span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="comment">/* Bit 29 : Channel 29 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5d445c8cfe8a3e4d4cbe5fbfdd2b6db"> 4512</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Pos (29UL) </span></div>
<div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a938825ff863c789b4ae49192219a0279"> 4513</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH29_Pos) </span></div>
<div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a68e163e3a01004eb6cfb30b07d454b5c"> 4514</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Disabled (0UL) </span></div>
<div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a808c4dc485c230f716246422ba90cbee"> 4515</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Enabled (1UL) </span></div>
<div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a5efed88e157504458272c84bc11139"> 4516</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH29_Set (1UL) </span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="comment">/* Bit 28 : Channel 28 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43dad157168737f2024fafcdf41e0cb8"> 4519</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Pos (28UL) </span></div>
<div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b97bf04af3c5f37127c0c32a8f6b5d4"> 4520</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH28_Pos) </span></div>
<div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe0d6871d296f26e7acf22af0b5c3aaa"> 4521</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Disabled (0UL) </span></div>
<div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab858b6b15818d6c7a45e82fcb19daa1a"> 4522</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Enabled (1UL) </span></div>
<div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c0610b8524304b614202a5797d9795c"> 4523</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH28_Set (1UL) </span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="comment">/* Bit 27 : Channel 27 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc4baa473764e48ec3152353527a91b9"> 4526</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Pos (27UL) </span></div>
<div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7536501d62777aa9babc4db4c7f5da65"> 4527</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH27_Pos) </span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae9a4cd9167a7e592a8cd3801ba542586"> 4528</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Disabled (0UL) </span></div>
<div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4c5e0553c2c55e9bc31867136548235"> 4529</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Enabled (1UL) </span></div>
<div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a356a5f55228d5e179bc33fb4b638e58b"> 4530</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH27_Set (1UL) </span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment">/* Bit 26 : Channel 26 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a963910f11168c0520ddb59f24d3ca0c6"> 4533</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Pos (26UL) </span></div>
<div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa01ac7c603792c0e1ed03983cdd317f2"> 4534</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH26_Pos) </span></div>
<div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2abeb52910db8d67f79d2eb76382ba0c"> 4535</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Disabled (0UL) </span></div>
<div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a69ff10e6f83a8c3db356b7d179fd158b"> 4536</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Enabled (1UL) </span></div>
<div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a16a58bbd063de791fc0693b97e7e8d8c"> 4537</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH26_Set (1UL) </span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="comment">/* Bit 25 : Channel 25 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a222bd69f70117c553aff9f2d1448c11d"> 4540</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Pos (25UL) </span></div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2795219ac86cd01f1b128e85c03e32a"> 4541</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH25_Pos) </span></div>
<div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2a6317ff52087cd625e90d54472d46e"> 4542</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Disabled (0UL) </span></div>
<div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac33b4f00c1b27ede373bbf851d9075b0"> 4543</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Enabled (1UL) </span></div>
<div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6592b9c7fad2a20a7f9693d69f3c0e4"> 4544</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH25_Set (1UL) </span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="comment">/* Bit 24 : Channel 24 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ecb4d6a644e926f215ddf27ca37262d"> 4547</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Pos (24UL) </span></div>
<div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad6ddf36d8359a8ec8f3f9c7a50f25801"> 4548</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH24_Pos) </span></div>
<div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac2030138cf75ac9e167ca9692bd10c2a"> 4549</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Disabled (0UL) </span></div>
<div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae214b902cfcf3bc6b62bfc204b3cbd24"> 4550</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Enabled (1UL) </span></div>
<div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb6683cda6fade1a2c5df45479f75197"> 4551</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH24_Set (1UL) </span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="comment">/* Bit 23 : Channel 23 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6c47dcf0fde5f2dcd76ab3a288c471e7"> 4554</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Pos (23UL) </span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c7c62594fd1fe65359023676e59c69c"> 4555</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH23_Pos) </span></div>
<div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#add378762e687d2cd8be047dee7ffc62f"> 4556</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Disabled (0UL) </span></div>
<div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a298be3a374f66491ba74da0e7da713ce"> 4557</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Enabled (1UL) </span></div>
<div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c63c4de7e575f531eaa3ba599300a04"> 4558</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH23_Set (1UL) </span></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="comment">/* Bit 22 : Channel 22 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a41616aae26d82d742d014e2e6fbacc78"> 4561</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Pos (22UL) </span></div>
<div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25194d65c24760a2b8b80c14b104dd7a"> 4562</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH22_Pos) </span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a530dcf71796fc001a27be6f2c4dd1d7f"> 4563</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Disabled (0UL) </span></div>
<div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a238fc7543ce9b594255c0e9743bc0f0e"> 4564</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Enabled (1UL) </span></div>
<div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb32aa1afea2c6c08810bade11cd3fc6"> 4565</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH22_Set (1UL) </span></div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="comment">/* Bit 21 : Channel 21 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a90f9c5e0e67ed68456620056d8261d79"> 4568</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Pos (21UL) </span></div>
<div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5dc9a0a3e60ed034bb1452f5ca2609a4"> 4569</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH21_Pos) </span></div>
<div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea4d4f812eeaaa89735c53425f052a68"> 4570</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Disabled (0UL) </span></div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95c1f898ef0565638ff8f28ec45e3473"> 4571</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Enabled (1UL) </span></div>
<div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae9967efeca838b1af665a9d9fdfcf5cf"> 4572</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH21_Set (1UL) </span></div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="comment">/* Bit 20 : Channel 20 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98c08cea427e11a4902644fd401a03bf"> 4575</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Pos (20UL) </span></div>
<div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af04554685666e6832148388898f619b8"> 4576</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH20_Pos) </span></div>
<div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a5b253dec49c692da9e5748ecea8551"> 4577</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Disabled (0UL) </span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a738822bea15c4b4a7cc922f4d708e47f"> 4578</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Enabled (1UL) </span></div>
<div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79bfb6d9a20e28de430bd39d170dfb18"> 4579</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH20_Set (1UL) </span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="comment">/* Bit 19 : Channel 19 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a89b45872392dff259690e902a491e098"> 4582</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH19_Pos (19UL) </span></div>
<div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a93dc31e408f574c545e0dce97ca58aa6"> 4583</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH19_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH19_Pos) </span></div>
<div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af0301a8161c7dd40a43179182d6bedf1"> 4584</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH19_Disabled (0UL) </span></div>
<div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee2db7ed4fcf35c376ac89e074c6e438"> 4585</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH19_Enabled (1UL) </span></div>
<div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a92395139d8ccf2b40606493e027ab96d"> 4586</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH19_Set (1UL) </span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="comment">/* Bit 18 : Channel 18 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9133654e96f71ed03355333af5044082"> 4589</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH18_Pos (18UL) </span></div>
<div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1cf11c63c7c36edd19c5dc086417e0d8"> 4590</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH18_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH18_Pos) </span></div>
<div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3154c75eb5ce4a1250ab75485fa8844c"> 4591</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH18_Disabled (0UL) </span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a725a9dabed2230e49eb951f444bc2d11"> 4592</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH18_Enabled (1UL) </span></div>
<div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb905f8c1f081202a2f9b8ed1d71633c"> 4593</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH18_Set (1UL) </span></div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="comment">/* Bit 17 : Channel 17 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6c5b6bf85190c02c44d9e4a1482b9343"> 4596</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH17_Pos (17UL) </span></div>
<div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0971246ac751804a04695ba3a698e613"> 4597</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH17_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH17_Pos) </span></div>
<div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8a14dbd121698a9952b186b6da5e6d0"> 4598</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH17_Disabled (0UL) </span></div>
<div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a96a8c6794ff6dc09917ff8f6e10c917b"> 4599</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH17_Enabled (1UL) </span></div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aceee783747efe41fa137973fe7bfb900"> 4600</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH17_Set (1UL) </span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment">/* Bit 16 : Channel 16 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a829fbcc60f8c09fdd17e104b6f6f2f79"> 4603</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH16_Pos (16UL) </span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c7021964178a2a05637bafa39d0f7b7"> 4604</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH16_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH16_Pos) </span></div>
<div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace2e184e9f6cd649117d8894c7d7a0b7"> 4605</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH16_Disabled (0UL) </span></div>
<div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c34bad5939935811cc4ae352884ec64"> 4606</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH16_Enabled (1UL) </span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e9c3e3d61ee587a2df9fe5fdc2c5ae2"> 4607</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH16_Set (1UL) </span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">/* Bit 15 : Channel 15 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6185c83d438a624509dae9f071510821"> 4610</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Pos (15UL) </span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2cbabbf840fc5d2561b45e95e6d2aa5a"> 4611</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH15_Pos) </span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5d96c15c0c3e511500367136c3a7570"> 4612</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Disabled (0UL) </span></div>
<div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b090da2992f9c15426754d0cb240990"> 4613</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Enabled (1UL) </span></div>
<div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8705832ee412e384e30024dbf9565966"> 4614</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH15_Set (1UL) </span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="comment">/* Bit 14 : Channel 14 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf5495fd2ff5e2ef65b65ca8a551168d"> 4617</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Pos (14UL) </span></div>
<div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2dc808b8dfd479903f3c3a32f7ca298e"> 4618</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH14_Pos) </span></div>
<div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8caf143ac20de6065ad0700c9168aa48"> 4619</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Disabled (0UL) </span></div>
<div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f89286943740e6e35b412fb5ee230a3"> 4620</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Enabled (1UL) </span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a18ae86e7d60bc05f76e259e16486ffb7"> 4621</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH14_Set (1UL) </span></div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="comment">/* Bit 13 : Channel 13 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abdf38d1e10ff57da10eb82fa604a1d5d"> 4624</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Pos (13UL) </span></div>
<div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20c850126811ab02860f99ed30e55723"> 4625</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH13_Pos) </span></div>
<div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec6eef364f3642f47d05f19da84e4851"> 4626</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Disabled (0UL) </span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb890908d2b54c69e7d7840575289da3"> 4627</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Enabled (1UL) </span></div>
<div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af295e31c4cd892d24b9741decdab50c2"> 4628</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH13_Set (1UL) </span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="comment">/* Bit 12 : Channel 12 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab53fc59f40ee0821fe6429a04a85b7f1"> 4631</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Pos (12UL) </span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2791a89cde0104de14839c267605d5b4"> 4632</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH12_Pos) </span></div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a41954862c406664c5c9184a46639e0a0"> 4633</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Disabled (0UL) </span></div>
<div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a17128aba1e775c41d8d9861518fa1c82"> 4634</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Enabled (1UL) </span></div>
<div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab4520d252cb823d16fbbd7a917019fb6"> 4635</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH12_Set (1UL) </span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="comment">/* Bit 11 : Channel 11 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f4dfae881acb235d62555fe65dd2fa2"> 4638</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Pos (11UL) </span></div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9af4f7acb2a664ad322913943e4e0355"> 4639</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH11_Pos) </span></div>
<div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43d0765a9804be10da11a1fedbc61ce6"> 4640</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Disabled (0UL) </span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af29d8bd5cb5b68abdc0386b36afe48ab"> 4641</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Enabled (1UL) </span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaefd27323128aa275f11b11e94eafe02"> 4642</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH11_Set (1UL) </span></div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="comment">/* Bit 10 : Channel 10 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1eb9612576b5fb31c5b0762fdb0e34d6"> 4645</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Pos (10UL) </span></div>
<div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a87177959ddb4c2041c0a9029d497a963"> 4646</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH10_Pos) </span></div>
<div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeee668dcf201cd5d003fec399bc20715"> 4647</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Disabled (0UL) </span></div>
<div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ebbde800b6fe07a356def9b8a41129f"> 4648</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Enabled (1UL) </span></div>
<div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe7204ce75871ef344abfe2806c3eaf8"> 4649</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH10_Set (1UL) </span></div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="comment">/* Bit 9 : Channel 9 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4b66dc356031edd624a401f67f04827"> 4652</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Pos (9UL) </span></div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8ce06d49c751e8bd163a825d7f44678"> 4653</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH9_Pos) </span></div>
<div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aed59169a3f1be99884125214e017d6da"> 4654</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Disabled (0UL) </span></div>
<div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a78b6aeb81cedf3eb634726698e382f"> 4655</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Enabled (1UL) </span></div>
<div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86512fac2c56c3221ff1d5da7b3f3137"> 4656</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH9_Set (1UL) </span></div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="comment">/* Bit 8 : Channel 8 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abaf1a66b9ae60a6a5b12560bc99c8e4d"> 4659</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Pos (8UL) </span></div>
<div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9355e5bc71837f3f544baf0be5131f7"> 4660</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH8_Pos) </span></div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a192856ead3d76e95d7050f39a9ddd8"> 4661</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Disabled (0UL) </span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac033a555dc43c4b017a908ba2ea09754"> 4662</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Enabled (1UL) </span></div>
<div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ca3bb3ab92619725b91bdfc44c8ab99"> 4663</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH8_Set (1UL) </span></div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="comment">/* Bit 7 : Channel 7 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a234aaba021d75622af83e5de84964df8"> 4666</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Pos (7UL) </span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a557f627427b2fd3f13ddcceb36e40e11"> 4667</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH7_Pos) </span></div>
<div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a066b0c8851a421c1ca3ed82638720dff"> 4668</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Disabled (0UL) </span></div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad90d9279457f019261d736b390d64a01"> 4669</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Enabled (1UL) </span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aff14e21240b4aafa49cc62a80998001b"> 4670</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH7_Set (1UL) </span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="comment">/* Bit 6 : Channel 6 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aba6bdbc3814948d067321572018f7e25"> 4673</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Pos (6UL) </span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a23b25d8e55d7bbaa3c7b62c857ea31b4"> 4674</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH6_Pos) </span></div>
<div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a934941deb2fd1d1f64efa272d9828d16"> 4675</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Disabled (0UL) </span></div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2633469f6ca2af8ddbe367f285311191"> 4676</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Enabled (1UL) </span></div>
<div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8d008b9f699eb319e8c21d5c8756ddc6"> 4677</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH6_Set (1UL) </span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="comment">/* Bit 5 : Channel 5 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6442e5c307ebbb1a22613dcbcace858c"> 4680</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Pos (5UL) </span></div>
<div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9d896530c355af971968e1197866af59"> 4681</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH5_Pos) </span></div>
<div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b8edcf1b940fd8c98dbc4d247bc14e9"> 4682</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Disabled (0UL) </span></div>
<div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e60286a37a682ebc91914d6db0630a0"> 4683</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Enabled (1UL) </span></div>
<div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a89dd6583e981f9d9a39f6312eec1bdc8"> 4684</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH5_Set (1UL) </span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment">/* Bit 4 : Channel 4 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa3d9c91e3dcb6c3ac269e7bebea390cf"> 4687</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Pos (4UL) </span></div>
<div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72e37b0622e29af0c99427ff358947bb"> 4688</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH4_Pos) </span></div>
<div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa06162f53b71cd64885aa049186ef0e0"> 4689</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Disabled (0UL) </span></div>
<div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a93f621ab8089ca7d04571f549c2ae444"> 4690</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Enabled (1UL) </span></div>
<div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad719bf301a58a7d0fe4c53fa24e522b8"> 4691</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH4_Set (1UL) </span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="comment">/* Bit 3 : Channel 3 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac81a331852cc67b07edf93dfceaff06e"> 4694</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Pos (3UL) </span></div>
<div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc8b115579bac48d1e0596da340688e9"> 4695</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH3_Pos) </span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7057372bedc18a8ef4361dd9ac864181"> 4696</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Disabled (0UL) </span></div>
<div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1fe08f4cc43df16c5704353a4b19c1d5"> 4697</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Enabled (1UL) </span></div>
<div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a46d14264fa330ff22449144049dc4c0d"> 4698</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH3_Set (1UL) </span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="comment">/* Bit 2 : Channel 2 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1fd08c3700cd682d162e132e66a5e207"> 4701</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Pos (2UL) </span></div>
<div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a920cb4da1e54288b8b91d3bcfb4967f8"> 4702</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH2_Pos) </span></div>
<div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7293964029c515f9ee8637053d0f7127"> 4703</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Disabled (0UL) </span></div>
<div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0fea11dc22e1dbd97310ff3547b042f1"> 4704</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Enabled (1UL) </span></div>
<div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1af70e048f72de735a19bc1e9e721f4"> 4705</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH2_Set (1UL) </span></div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">/* Bit 1 : Channel 1 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c8b28db60bc7eeeaada0d7d7da05401"> 4708</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Pos (1UL) </span></div>
<div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7dbaef83b032bfbc3dfbff64652a82a"> 4709</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH1_Pos) </span></div>
<div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acefe43d9c831422a1ec2cf840b050b5d"> 4710</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Disabled (0UL) </span></div>
<div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a51dc0b48740b135db50f72f5325ac907"> 4711</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Enabled (1UL) </span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0f25ce2b2664b0e916ed01abded7b809"> 4712</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH1_Set (1UL) </span></div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="comment">/* Bit 0 : Channel 0 enable set register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee9ea793a42b6d2159a5acd472ecd2ce"> 4715</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Pos (0UL) </span></div>
<div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ada43d64aa22d2ac65a055ae17d3aaa8a"> 4716</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Msk (0x1UL &lt;&lt; PPI_CHENSET_CH0_Pos) </span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b57da4773771cb1d4f4deb29124dd80"> 4717</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Disabled (0UL) </span></div>
<div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf35bbc34799876e0d236f397ee0ecbc"> 4718</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Enabled (1UL) </span></div>
<div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab0ebf20e171d240838e41716d72ce94e"> 4719</a></span>&#160;<span class="preprocessor">#define PPI_CHENSET_CH0_Set (1UL) </span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="comment">/* Register: PPI_CHENCLR */</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="comment">/* Description: Channel enable clear register */</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160; </div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">/* Bit 31 : Channel 31 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f5011dc7313ea3ec7f67f109b6203a3"> 4725</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Pos (31UL) </span></div>
<div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1ada9bdd909b927abbf7a15eda5517a"> 4726</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH31_Pos) </span></div>
<div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0dec90b56f0670aa54bdc32eb280e9b1"> 4727</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Disabled (0UL) </span></div>
<div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab4a7c2bdc0aaa91add432616739fc507"> 4728</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Enabled (1UL) </span></div>
<div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2f86337afb52ea01ac057d17e87c73bb"> 4729</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH31_Clear (1UL) </span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="comment">/* Bit 30 : Channel 30 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8576becc6ebc220c0fe255d169e1732d"> 4732</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Pos (30UL) </span></div>
<div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee8a78323ca36c6bc57a39265ad166c0"> 4733</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH30_Pos) </span></div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13de7b8975d4c955c1a39b5eb330f705"> 4734</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Disabled (0UL) </span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a92cf1af7a7dd403d6f89358baf98ae26"> 4735</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Enabled (1UL) </span></div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f01781b5a5ab967b511d4b22553aa7c"> 4736</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH30_Clear (1UL) </span></div>
<div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="comment">/* Bit 29 : Channel 29 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a773bbd05bcc8b642d17660d2c63c5f2a"> 4739</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Pos (29UL) </span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a048c90c8e0525a24138c886b0c664d34"> 4740</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH29_Pos) </span></div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af77883f0511d89465e97a40d629ac886"> 4741</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Disabled (0UL) </span></div>
<div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7cb1abd98acbd1257f842b1dfa72ba8a"> 4742</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Enabled (1UL) </span></div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76e09b21d26cad12726273e41c6dc4ee"> 4743</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH29_Clear (1UL) </span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="comment">/* Bit 28 : Channel 28 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acfca5f4b52e1691d61a303bb40198a56"> 4746</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Pos (28UL) </span></div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad03e270423c47440dfc46366fc54fbf0"> 4747</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH28_Pos) </span></div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeaac8d177a9068fbe74fbcb67e721743"> 4748</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Disabled (0UL) </span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4574dc3ff8f592fb1d88e577af18075"> 4749</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Enabled (1UL) </span></div>
<div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a37c59eb17184aafcf8e658dfca4d2199"> 4750</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH28_Clear (1UL) </span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="comment">/* Bit 27 : Channel 27 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5155de851a2bf8a4aba1592dfd0e1c4b"> 4753</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Pos (27UL) </span></div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43bde078462b0e0f6a0e93d1473b8f1b"> 4754</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH27_Pos) </span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9072f6e995b239d4ab633ab3c1c7bbd3"> 4755</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Disabled (0UL) </span></div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7e4c58d8f6c7c9f32b4029b144a43fc0"> 4756</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Enabled (1UL) </span></div>
<div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae4194a5da1a9147834d1d6ca9658dd01"> 4757</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH27_Clear (1UL) </span></div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="comment">/* Bit 26 : Channel 26 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1e033508d24dd7b8b88e691228972c2c"> 4760</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Pos (26UL) </span></div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a71732534c4ba20c8ce0a5f9702b3b732"> 4761</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH26_Pos) </span></div>
<div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf76cead8edff1bfbd8f4ba676275551"> 4762</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Disabled (0UL) </span></div>
<div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a38a9c56f097b081d4616b8a0944493c5"> 4763</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Enabled (1UL) </span></div>
<div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a500dd651b7c2a35d09d5cb1a6b954f74"> 4764</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH26_Clear (1UL) </span></div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment">/* Bit 25 : Channel 25 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a06bf1dcba1cd13780ed6ce76923447d0"> 4767</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Pos (25UL) </span></div>
<div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72e78c389e959506789e8b4451504f26"> 4768</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH25_Pos) </span></div>
<div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f707b1a2fb535f3e9f38f97a0dfce18"> 4769</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Disabled (0UL) </span></div>
<div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d4d61e8142d054f47c7ed5e668d2293"> 4770</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Enabled (1UL) </span></div>
<div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d24f1dfd8c24cdd07c39b8696219766"> 4771</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH25_Clear (1UL) </span></div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="comment">/* Bit 24 : Channel 24 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad76f88f05e29bd027d9aefb4750a1803"> 4774</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Pos (24UL) </span></div>
<div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abacaa96e2670e2451a49e658ba9dfc15"> 4775</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH24_Pos) </span></div>
<div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a578341f4acd8fba608d107c4f15e546c"> 4776</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Disabled (0UL) </span></div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a941a4aa78193d10f0b4c751f456fef24"> 4777</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Enabled (1UL) </span></div>
<div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1da449cda3630d58a9e22ca0df3f6623"> 4778</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH24_Clear (1UL) </span></div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="comment">/* Bit 23 : Channel 23 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a15aba470f3c038ba160e958b1abf2387"> 4781</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Pos (23UL) </span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae062b5a7d68b2207693ad22169b05ab7"> 4782</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH23_Pos) </span></div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa8a6f373c7362e0a6c658b7c11016e60"> 4783</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Disabled (0UL) </span></div>
<div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0aaebdda9b5654d7a2ca5912da1de0ad"> 4784</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Enabled (1UL) </span></div>
<div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abeafbc22697301c4775f5b5b84af1cd4"> 4785</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH23_Clear (1UL) </span></div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="comment">/* Bit 22 : Channel 22 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c17f966360822e2d410601a8a33e068"> 4788</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Pos (22UL) </span></div>
<div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a188829723a3730b3995fab4dd59222f7"> 4789</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH22_Pos) </span></div>
<div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5868d4a42a713959142815038aa5585"> 4790</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Disabled (0UL) </span></div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9756898301796599e00dbaa2f4b52e53"> 4791</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Enabled (1UL) </span></div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a03d1d5173fd7c4601e503ad609e70dae"> 4792</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH22_Clear (1UL) </span></div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="comment">/* Bit 21 : Channel 21 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0677e9f13309ed96824fa22818866f40"> 4795</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Pos (21UL) </span></div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d281f95f18ff85106cf5994bbb06f76"> 4796</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH21_Pos) </span></div>
<div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aab5cdd707bcdbe7b747de14a453ac8bf"> 4797</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Disabled (0UL) </span></div>
<div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a07ae024555ef602e62eb66d1e6ceb198"> 4798</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Enabled (1UL) </span></div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa615d10218658613110062067dbc1e2c"> 4799</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH21_Clear (1UL) </span></div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="comment">/* Bit 20 : Channel 20 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af7defa6d52d8460bc0694a4cd3ee0804"> 4802</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Pos (20UL) </span></div>
<div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a30b7da59c2544e877d1c7877307771d2"> 4803</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH20_Pos) </span></div>
<div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9931289165e2e6f7bb0f232ae95e5e43"> 4804</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Disabled (0UL) </span></div>
<div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a74cd7a3ca029ce3d3d083eb368697826"> 4805</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Enabled (1UL) </span></div>
<div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a15872add78bdb56b9837e3c24cf360a1"> 4806</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH20_Clear (1UL) </span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="comment">/* Bit 19 : Channel 19 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a253a4c7575a9acb4df830bd19dc4fa62"> 4809</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH19_Pos (19UL) </span></div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7ba4de6635ee0a078439f46a32af7ae7"> 4810</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH19_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH19_Pos) </span></div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12dd66fd7b54c7a49130fd60001f0f30"> 4811</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH19_Disabled (0UL) </span></div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a941de07b3e1d3fde72d3b934dd6292e8"> 4812</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH19_Enabled (1UL) </span></div>
<div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e4f5209f49d1f6fe0a32f9e0321432e"> 4813</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH19_Clear (1UL) </span></div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="comment">/* Bit 18 : Channel 18 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5118d3b4927037a21483e3e167f1cd49"> 4816</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH18_Pos (18UL) </span></div>
<div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8142b73e870ea5d8b4b958e32e089f66"> 4817</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH18_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH18_Pos) </span></div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f6624b9ee8f42cd7970d91cd34816f3"> 4818</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH18_Disabled (0UL) </span></div>
<div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af083884f1da27121dbd910341a2c4300"> 4819</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH18_Enabled (1UL) </span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a10c94f896ce6a02374fce3f853740520"> 4820</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH18_Clear (1UL) </span></div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment">/* Bit 17 : Channel 17 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a30d965e3ecad83de71a36cde635e358b"> 4823</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH17_Pos (17UL) </span></div>
<div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a19f305a0df7c173bef3f744f3aa3eadb"> 4824</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH17_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH17_Pos) </span></div>
<div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a731dbd93babd4c95e72800514541ed9f"> 4825</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH17_Disabled (0UL) </span></div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a68e4d41aab616c464dac705466d5c5ea"> 4826</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH17_Enabled (1UL) </span></div>
<div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8bef9866b664f477a1deda855e9755a"> 4827</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH17_Clear (1UL) </span></div>
<div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="comment">/* Bit 16 : Channel 16 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6fa333d267634a92b4da1603aa17acd"> 4830</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH16_Pos (16UL) </span></div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d1f81f59714288496ed6f3128f3e6cb"> 4831</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH16_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH16_Pos) </span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25fc17dce8ef1a2e7fce3e9b81cdd085"> 4832</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH16_Disabled (0UL) </span></div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20a8b8e3f8ba08fcf1c6b971303c52a1"> 4833</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH16_Enabled (1UL) </span></div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af41d442a8099c7105cd4ee94eb9cc0c7"> 4834</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH16_Clear (1UL) </span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment">/* Bit 15 : Channel 15 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a790856ad6ed8ca8a386ff0ad51937f79"> 4837</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Pos (15UL) </span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae434b787f5d5cf413533daccbdc0a820"> 4838</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH15_Pos) </span></div>
<div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a160d1ec5a4207f3572042cb59a334a"> 4839</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Disabled (0UL) </span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a758ecfcb3aac5c2b7d6feb304d83daa9"> 4840</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Enabled (1UL) </span></div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80b2a9eb846945b6e26913c72a5c5bc0"> 4841</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH15_Clear (1UL) </span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="comment">/* Bit 14 : Channel 14 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a31e912a5dcace1b1edeae9259f0d8caa"> 4844</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Pos (14UL) </span></div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5efa805d37cb42cc2351c6692af27a43"> 4845</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH14_Pos) </span></div>
<div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa8fa6bdcf2db9e99e1f5465bdecec908"> 4846</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Disabled (0UL) </span></div>
<div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a495f53ec332535e687fe1850b70bc82a"> 4847</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Enabled (1UL) </span></div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae9916f978aae6a39bc8212bf987acd9b"> 4848</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH14_Clear (1UL) </span></div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="comment">/* Bit 13 : Channel 13 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abcfdee97b31d52851d23fcb91db2f4fb"> 4851</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Pos (13UL) </span></div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8d08a8eaf6e8759b963a0e6c9b0cc12e"> 4852</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH13_Pos) </span></div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a45d6a969efc122fba1256ccde935907d"> 4853</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Disabled (0UL) </span></div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61d42005cffe822c077ea01b951e3dea"> 4854</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Enabled (1UL) </span></div>
<div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a277a66d4d35329cccef030ed394ebc42"> 4855</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH13_Clear (1UL) </span></div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="comment">/* Bit 12 : Channel 12 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7963f6b52db467a8ffbce209eb478816"> 4858</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Pos (12UL) </span></div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad18aecccf0c9b0677edcccd71e477628"> 4859</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH12_Pos) </span></div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8db0d180f3f7d255d066247ded6e932b"> 4860</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Disabled (0UL) </span></div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a46020dab85ed0fb6f872149f5411dc4d"> 4861</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Enabled (1UL) </span></div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14b2a1fa204a286b4a6ccdbdf29c9281"> 4862</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH12_Clear (1UL) </span></div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="comment">/* Bit 11 : Channel 11 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0a07b1f53a8f10ad71a42af10f20326a"> 4865</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Pos (11UL) </span></div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9028907593c70c11e0c75e945e3508e5"> 4866</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH11_Pos) </span></div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af0761fad29d6c81e9539a51fcb69b9d5"> 4867</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Disabled (0UL) </span></div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a423e26264ae86def32b9e0bd8c19617f"> 4868</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Enabled (1UL) </span></div>
<div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8442db101f071ced7ff6ef2402258c07"> 4869</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH11_Clear (1UL) </span></div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="comment">/* Bit 10 : Channel 10 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae119f83a2b13394fc3dfbd428f4e9ea0"> 4872</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Pos (10UL) </span></div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a78194448b721704377921edf781bff58"> 4873</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH10_Pos) </span></div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a46cd54eac1c3b5d78ae227b135209959"> 4874</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Disabled (0UL) </span></div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1817b660291a465fa48dcd079968a93"> 4875</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Enabled (1UL) </span></div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade89f30b8b62cbd719c192e6feb51f8e"> 4876</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH10_Clear (1UL) </span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="comment">/* Bit 9 : Channel 9 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9683864a86d10421c089eddeedd206f1"> 4879</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Pos (9UL) </span></div>
<div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa8a0818b9ec9ecb92bc590531128c75e"> 4880</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH9_Pos) </span></div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e7a895aa466fc624ee932162ec708d0"> 4881</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Disabled (0UL) </span></div>
<div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac25532d4fdef73c9b081c33a2ca41759"> 4882</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Enabled (1UL) </span></div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace9b210a49d22c3a24ec70d26fe6bd22"> 4883</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH9_Clear (1UL) </span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment">/* Bit 8 : Channel 8 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14969d9ec87396ca11215d78fa3ac017"> 4886</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Pos (8UL) </span></div>
<div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a08edeadce784ff89c7d77e8db99da02d"> 4887</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH8_Pos) </span></div>
<div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b4b5460492514c39f5da5f6cc6886fa"> 4888</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Disabled (0UL) </span></div>
<div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05627d4177d039806c15328f5f44cfee"> 4889</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Enabled (1UL) </span></div>
<div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a621f70dbb07c795e246d6ca40813bbda"> 4890</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH8_Clear (1UL) </span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="comment">/* Bit 7 : Channel 7 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3018ba34c44c751a93a31b3949d319e3"> 4893</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Pos (7UL) </span></div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afd709845ea5cd7a7984023d46ed50927"> 4894</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH7_Pos) </span></div>
<div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a3f3a1ab244d1f9821d0213e8e6d435"> 4895</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Disabled (0UL) </span></div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43078512e70aaabf8b6b71c3e0190bf2"> 4896</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Enabled (1UL) </span></div>
<div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1e19c591dab909763cd060d3ae34ed8"> 4897</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH7_Clear (1UL) </span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="comment">/* Bit 6 : Channel 6 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a21f554d37deb48f03fdf93b2b7b5a24f"> 4900</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Pos (6UL) </span></div>
<div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a31366e94e5ef23901ef9f29861a74879"> 4901</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH6_Pos) </span></div>
<div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad0794ab8cc713c6e95d7de26b03f828"> 4902</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Disabled (0UL) </span></div>
<div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad48321363393a39ed31f2a2959eea9b3"> 4903</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Enabled (1UL) </span></div>
<div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1d6b06026c3eeae38c56d929cf3ee77"> 4904</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH6_Clear (1UL) </span></div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="comment">/* Bit 5 : Channel 5 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d03c4c7ed6c1fceedf677a6be48ee89"> 4907</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Pos (5UL) </span></div>
<div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5cc62f3b20cf74c14bcede29ecfc42a5"> 4908</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH5_Pos) </span></div>
<div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#add4e357b5f8639dee922fa4eebbe6738"> 4909</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Disabled (0UL) </span></div>
<div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec874c5fb682b2d38461220d4776549f"> 4910</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Enabled (1UL) </span></div>
<div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae04158e136e119fc1dcbdd3d8a970c22"> 4911</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH5_Clear (1UL) </span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="comment">/* Bit 4 : Channel 4 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab2786c77e3eef8c9125ce29262eef6bc"> 4914</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Pos (4UL) </span></div>
<div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0b50e13a088c56cafcbf729f808366f"> 4915</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH4_Pos) </span></div>
<div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a85881b22492416aafcf1382084c7cd48"> 4916</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Disabled (0UL) </span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae96e73f75ec3b7bb92afe59a32138085"> 4917</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Enabled (1UL) </span></div>
<div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6ad6d81ea54f11b6846422282b69428"> 4918</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH4_Clear (1UL) </span></div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="comment">/* Bit 3 : Channel 3 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b56bcd9010e2ab747f3b2be0a57f697"> 4921</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Pos (3UL) </span></div>
<div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a045d4fa8b23afdb272b30d1dd0a2642f"> 4922</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH3_Pos) </span></div>
<div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2078f0548057880c208cf772c7603c8"> 4923</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Disabled (0UL) </span></div>
<div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3cb69d5a5d3878b29b8b18dd28349340"> 4924</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Enabled (1UL) </span></div>
<div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac36dc1e19f82d1442917468edb9fb6ec"> 4925</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH3_Clear (1UL) </span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="comment">/* Bit 2 : Channel 2 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2f98cfb600ea784e365f376a803bc909"> 4928</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Pos (2UL) </span></div>
<div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77109e919945d680a65144493dac13ab"> 4929</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH2_Pos) </span></div>
<div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9773aed887d9f09ebc8f33a2a3cdcaf"> 4930</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Disabled (0UL) </span></div>
<div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a58d9565e254af2ed928165aba46abdb1"> 4931</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Enabled (1UL) </span></div>
<div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a06a51ebf6a0a4515d6a50ebd4e1254c5"> 4932</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH2_Clear (1UL) </span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="comment">/* Bit 1 : Channel 1 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f27d3b404ea3ddec30e7799334464dc"> 4935</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Pos (1UL) </span></div>
<div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1387357c38a334b8fa4b67008b053236"> 4936</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH1_Pos) </span></div>
<div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7c2823eb9979ca9fec02f3506ba1dc7a"> 4937</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Disabled (0UL) </span></div>
<div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a450b00c6428d0512d145d5a70092ebdb"> 4938</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Enabled (1UL) </span></div>
<div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99c2cf1b4edddc6c4f23e0bd4b8ce2b8"> 4939</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH1_Clear (1UL) </span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="comment">/* Bit 0 : Channel 0 enable clear register.  Writing &#39;0&#39; has no effect */</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6252942ef4c641f8f23f6b2b40bde41"> 4942</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Pos (0UL) </span></div>
<div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a96e9b03aae5fa583468a5a3da3fedac0"> 4943</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Msk (0x1UL &lt;&lt; PPI_CHENCLR_CH0_Pos) </span></div>
<div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8dcec78e07075641539cb22c8871b2d"> 4944</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Disabled (0UL) </span></div>
<div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a69bcd2edec867950569a5a2abcf18287"> 4945</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Enabled (1UL) </span></div>
<div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7fed526745794dc956d41ddec9718fb6"> 4946</a></span>&#160;<span class="preprocessor">#define PPI_CHENCLR_CH0_Clear (1UL) </span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="comment">/* Register: PPI_CH_EEP */</span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Channel 0 event end-point */</span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160; </div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to event register. Accepts only addresses to registers from the Event group. */</span></div>
<div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac78d20f8644d64d11e7c6b58216cbe8d"> 4952</a></span>&#160;<span class="preprocessor">#define PPI_CH_EEP_EEP_Pos (0UL) </span></div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a97bd6bcf4e92585f4eec7b2944b5e5b4"> 4953</a></span>&#160;<span class="preprocessor">#define PPI_CH_EEP_EEP_Msk (0xFFFFFFFFUL &lt;&lt; PPI_CH_EEP_EEP_Pos) </span></div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="comment">/* Register: PPI_CH_TEP */</span></div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Channel 0 task end-point */</span></div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160; </div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to task register. Accepts only addresses to registers from the Task group. */</span></div>
<div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae19ea06227f7e13fa50661ac58069d4d"> 4959</a></span>&#160;<span class="preprocessor">#define PPI_CH_TEP_TEP_Pos (0UL) </span></div>
<div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a945fc9f3c2e7a253474ad110097d8024"> 4960</a></span>&#160;<span class="preprocessor">#define PPI_CH_TEP_TEP_Msk (0xFFFFFFFFUL &lt;&lt; PPI_CH_TEP_TEP_Pos) </span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="comment">/* Register: PPI_CHG */</span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="comment">/* Description: Description collection[0]:  Channel group 0 */</span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160; </div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="comment">/* Bit 31 : Include or exclude channel 31 */</span></div>
<div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4430e7f30c7c722c0dcc4b494927d1a9"> 4966</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Pos (31UL) </span></div>
<div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a673f2ee5e4c0bad0c7c4d0cdab4d1c94"> 4967</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Msk (0x1UL &lt;&lt; PPI_CHG_CH31_Pos) </span></div>
<div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72445960ad1ad3826eff112b9475b79d"> 4968</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Excluded (0UL) </span></div>
<div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea8114c215eb8f9d09115898bcea4368"> 4969</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH31_Included (1UL) </span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="comment">/* Bit 30 : Include or exclude channel 30 */</span></div>
<div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b9451554a8af79e21a3253c5fe56145"> 4972</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Pos (30UL) </span></div>
<div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f875b0e37924b135e19566faa4817ed"> 4973</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Msk (0x1UL &lt;&lt; PPI_CHG_CH30_Pos) </span></div>
<div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa7fa750389b2d3d35bd7795679c9410c"> 4974</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Excluded (0UL) </span></div>
<div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a906b660f632e9a0e2d6527323093e621"> 4975</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH30_Included (1UL) </span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="comment">/* Bit 29 : Include or exclude channel 29 */</span></div>
<div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e97cea06a5df8ed444233af248d57de"> 4978</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Pos (29UL) </span></div>
<div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaed9fcefc88b7bb274e2fe8ca3a272fd"> 4979</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Msk (0x1UL &lt;&lt; PPI_CHG_CH29_Pos) </span></div>
<div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a548572917b325700f73df25ac7f1d070"> 4980</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Excluded (0UL) </span></div>
<div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5a6941379fa6656d304ee4cf46b502cd"> 4981</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH29_Included (1UL) </span></div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="comment">/* Bit 28 : Include or exclude channel 28 */</span></div>
<div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0442ad6c24d5b83adcdcbae48ca6e97"> 4984</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Pos (28UL) </span></div>
<div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a594fc4b1f4b81530850ede6fb3f89f88"> 4985</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Msk (0x1UL &lt;&lt; PPI_CHG_CH28_Pos) </span></div>
<div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b32a9b7c1f38d7d5ff3d8793a380f6e"> 4986</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Excluded (0UL) </span></div>
<div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a154aa1a52f7ee78bafcaef7f6ea9faca"> 4987</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH28_Included (1UL) </span></div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="comment">/* Bit 27 : Include or exclude channel 27 */</span></div>
<div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6ecdc5004b94ba525fcd8e11ec7da60b"> 4990</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Pos (27UL) </span></div>
<div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae07461afb6d037983eabe90f335bb046"> 4991</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Msk (0x1UL &lt;&lt; PPI_CHG_CH27_Pos) </span></div>
<div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a51f22025d04a96a42488426d65bb4ad6"> 4992</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Excluded (0UL) </span></div>
<div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac556c38dc171f641897c8bb5e411db49"> 4993</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH27_Included (1UL) </span></div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="comment">/* Bit 26 : Include or exclude channel 26 */</span></div>
<div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a848252dfae806f08deeedcd086a4cf8b"> 4996</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Pos (26UL) </span></div>
<div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5da833a2d6e113a540f8b2cf5442562a"> 4997</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Msk (0x1UL &lt;&lt; PPI_CHG_CH26_Pos) </span></div>
<div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d5bc21b68fc003845fc141e5ad6e0a8"> 4998</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Excluded (0UL) </span></div>
<div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa14b811bc03332e4108e56f9d8bc2d31"> 4999</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH26_Included (1UL) </span></div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="comment">/* Bit 25 : Include or exclude channel 25 */</span></div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6ab8598b2cad69029ad2278b067b2a9e"> 5002</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Pos (25UL) </span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1283a084fbe9bf0379523c463c4ce87"> 5003</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Msk (0x1UL &lt;&lt; PPI_CHG_CH25_Pos) </span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac732e6be4e708b96747a4d7f7aa43374"> 5004</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Excluded (0UL) </span></div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5789f11e699c805d5a190b0ba9983b0e"> 5005</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH25_Included (1UL) </span></div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="comment">/* Bit 24 : Include or exclude channel 24 */</span></div>
<div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7effffaaaa6e2ea7c8245ad7ec74fa5b"> 5008</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Pos (24UL) </span></div>
<div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7270e531a00ce28ffc6bd7697a7e4eee"> 5009</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Msk (0x1UL &lt;&lt; PPI_CHG_CH24_Pos) </span></div>
<div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a1190cbda65db77cd4fe12f40ecd0b6"> 5010</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Excluded (0UL) </span></div>
<div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67424dd2a4896ddbe6c065d388f921f9"> 5011</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH24_Included (1UL) </span></div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="comment">/* Bit 23 : Include or exclude channel 23 */</span></div>
<div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24eb99b096293e1622a023d3ab4cd5c3"> 5014</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Pos (23UL) </span></div>
<div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a60d8360a1d46d0b4c03ba59eb35fa09b"> 5015</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Msk (0x1UL &lt;&lt; PPI_CHG_CH23_Pos) </span></div>
<div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a69296fb0b0a57e1de91d11b7c435b1a1"> 5016</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Excluded (0UL) </span></div>
<div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a179a86f5064f662da5f12893a6b806c3"> 5017</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH23_Included (1UL) </span></div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="comment">/* Bit 22 : Include or exclude channel 22 */</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f4c6706b81cbdd8241f9e4df5503244"> 5020</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Pos (22UL) </span></div>
<div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2d7ba7df6e47dad83520c22446d3402"> 5021</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Msk (0x1UL &lt;&lt; PPI_CHG_CH22_Pos) </span></div>
<div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a442faf70fa68c5225c49a56603923346"> 5022</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Excluded (0UL) </span></div>
<div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a847c6fbf551b8b8a6c05dcf5d2008dae"> 5023</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH22_Included (1UL) </span></div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="comment">/* Bit 21 : Include or exclude channel 21 */</span></div>
<div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabc87e3971a4a114879aa75609d62aa9"> 5026</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Pos (21UL) </span></div>
<div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a517c057b41a7021d675e78ef934f9351"> 5027</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Msk (0x1UL &lt;&lt; PPI_CHG_CH21_Pos) </span></div>
<div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9684dea8ca7b75f962b6c66f005282b5"> 5028</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Excluded (0UL) </span></div>
<div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a6f4ab59cf53262797cc1f1c665d5ce"> 5029</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH21_Included (1UL) </span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment">/* Bit 20 : Include or exclude channel 20 */</span></div>
<div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a54f1ba5562f574609373a6a9e7840bf6"> 5032</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Pos (20UL) </span></div>
<div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2768f8398ff04ec4b55d6ce17804e209"> 5033</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Msk (0x1UL &lt;&lt; PPI_CHG_CH20_Pos) </span></div>
<div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a386abc6d5c3423561ceafaaa01db8d37"> 5034</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Excluded (0UL) </span></div>
<div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e7a099faab1e568de5ea8102e53ca7a"> 5035</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH20_Included (1UL) </span></div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="comment">/* Bit 19 : Include or exclude channel 19 */</span></div>
<div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0d8b8d6a0a90f4cb43f6952dba08072"> 5038</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH19_Pos (19UL) </span></div>
<div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a51f812e8fd370a504323008258d8565d"> 5039</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH19_Msk (0x1UL &lt;&lt; PPI_CHG_CH19_Pos) </span></div>
<div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a610bff341bb9ca24a0753257e8c57a5a"> 5040</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH19_Excluded (0UL) </span></div>
<div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a207c8f6bc5dde5a3203a6a6c269e8499"> 5041</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH19_Included (1UL) </span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="comment">/* Bit 18 : Include or exclude channel 18 */</span></div>
<div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9eb6a1a1e35aa88bfb0af3d9d9763844"> 5044</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH18_Pos (18UL) </span></div>
<div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a086b055cc4663c207d608fdebedde6f5"> 5045</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH18_Msk (0x1UL &lt;&lt; PPI_CHG_CH18_Pos) </span></div>
<div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa950b3285ba3ec069a25c88b5beff1ed"> 5046</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH18_Excluded (0UL) </span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4032eb49af9ba1000e87c6f49060b758"> 5047</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH18_Included (1UL) </span></div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="comment">/* Bit 17 : Include or exclude channel 17 */</span></div>
<div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5ab8f84d835e82c45503e2778f1a36e7"> 5050</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH17_Pos (17UL) </span></div>
<div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a816d6043b18caea9936250b3d1936210"> 5051</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH17_Msk (0x1UL &lt;&lt; PPI_CHG_CH17_Pos) </span></div>
<div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a746900d2af779635a7ac1834eba2c52a"> 5052</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH17_Excluded (0UL) </span></div>
<div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01b7878dd314eecd1af7f9953fad124e"> 5053</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH17_Included (1UL) </span></div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment">/* Bit 16 : Include or exclude channel 16 */</span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a377a11b663ac883e4644261bd1418d83"> 5056</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH16_Pos (16UL) </span></div>
<div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4d503a74696c6e27cbecc90563b7b16"> 5057</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH16_Msk (0x1UL &lt;&lt; PPI_CHG_CH16_Pos) </span></div>
<div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adfc9288e8ac764a58cd4cc149ab59639"> 5058</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH16_Excluded (0UL) </span></div>
<div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad246287b6d8bc040082ee5e2878a1876"> 5059</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH16_Included (1UL) </span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment">/* Bit 15 : Include or exclude channel 15 */</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a786edb2127e750059baa240107a79cab"> 5062</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Pos (15UL) </span></div>
<div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8780e42261f86fb7f8a4e55832ffca61"> 5063</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Msk (0x1UL &lt;&lt; PPI_CHG_CH15_Pos) </span></div>
<div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb0480139f5bb5a562aecec4089d1813"> 5064</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Excluded (0UL) </span></div>
<div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6aa786ec212de04aebd0cc50cba6d05f"> 5065</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH15_Included (1UL) </span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="comment">/* Bit 14 : Include or exclude channel 14 */</span></div>
<div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3c10740bcf19a917c1cd3f1fcc397ca"> 5068</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Pos (14UL) </span></div>
<div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3c7fa0440a4f6a1ac5276bea8ae8432e"> 5069</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Msk (0x1UL &lt;&lt; PPI_CHG_CH14_Pos) </span></div>
<div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea9af26cd3c0e621b5659aa92a6c3b89"> 5070</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Excluded (0UL) </span></div>
<div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e8d8cfecb622862e98139f6d3f6178b"> 5071</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH14_Included (1UL) </span></div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="comment">/* Bit 13 : Include or exclude channel 13 */</span></div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af99b5eea385770397f56ee2692fd3af1"> 5074</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Pos (13UL) </span></div>
<div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a240cac6d1d36acb85a9c76264f878fc7"> 5075</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Msk (0x1UL &lt;&lt; PPI_CHG_CH13_Pos) </span></div>
<div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a303eaf88f7c4dc432a0de6d5140897ca"> 5076</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Excluded (0UL) </span></div>
<div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a062f297769090ce8324035dbb8da6639"> 5077</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH13_Included (1UL) </span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="comment">/* Bit 12 : Include or exclude channel 12 */</span></div>
<div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43ecee96310f519870b467add94cbc53"> 5080</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Pos (12UL) </span></div>
<div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a720df3cc62cc8ab7f86591cd0b82233e"> 5081</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Msk (0x1UL &lt;&lt; PPI_CHG_CH12_Pos) </span></div>
<div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2ddd84dbbb6e583a8f097c2ae4d9fa58"> 5082</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Excluded (0UL) </span></div>
<div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a03b72d3cb9000f55487e42f345d67b6d"> 5083</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH12_Included (1UL) </span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="comment">/* Bit 11 : Include or exclude channel 11 */</span></div>
<div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d0767ad793b4ff5707fe242e7602578"> 5086</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Pos (11UL) </span></div>
<div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a19aef81fc34af9a54d941083960255e2"> 5087</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Msk (0x1UL &lt;&lt; PPI_CHG_CH11_Pos) </span></div>
<div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d6040c18102ce229e57b4c8f8ef7643"> 5088</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Excluded (0UL) </span></div>
<div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99bb1db8bc6a4f07a50c3306211f0513"> 5089</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH11_Included (1UL) </span></div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="comment">/* Bit 10 : Include or exclude channel 10 */</span></div>
<div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61bbf8be85959e09072bfa3f66f48a45"> 5092</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Pos (10UL) </span></div>
<div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad406b485ad8fb9728a3f90ca97dca7fc"> 5093</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Msk (0x1UL &lt;&lt; PPI_CHG_CH10_Pos) </span></div>
<div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a663806f634c422c08656a23d4330da7e"> 5094</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Excluded (0UL) </span></div>
<div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae81636ccaab20bca97f21e8ea14747cf"> 5095</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH10_Included (1UL) </span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="comment">/* Bit 9 : Include or exclude channel 9 */</span></div>
<div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3fbc54979b4a447125095117388334ee"> 5098</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Pos (9UL) </span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80c037ff815938e9ecd67294d11d4050"> 5099</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Msk (0x1UL &lt;&lt; PPI_CHG_CH9_Pos) </span></div>
<div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b60452977c4c48f71b69c6163ca413e"> 5100</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Excluded (0UL) </span></div>
<div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acfc46c5e92ff5a5adc5a06d8a8702e83"> 5101</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH9_Included (1UL) </span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="comment">/* Bit 8 : Include or exclude channel 8 */</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afdafc91ae06455ed72bf46f0b0be567b"> 5104</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Pos (8UL) </span></div>
<div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a71afe7d8759f390f40c0538786f226"> 5105</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Msk (0x1UL &lt;&lt; PPI_CHG_CH8_Pos) </span></div>
<div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a73df20918bf63b2b1f112e68d1b73781"> 5106</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Excluded (0UL) </span></div>
<div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a34cef4a6378e7dbf682b7f5b586de412"> 5107</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH8_Included (1UL) </span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="comment">/* Bit 7 : Include or exclude channel 7 */</span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab488cb4b88692ddde2030c7382178e14"> 5110</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Pos (7UL) </span></div>
<div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5045b389acf162c2c35561d5a67b92bc"> 5111</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Msk (0x1UL &lt;&lt; PPI_CHG_CH7_Pos) </span></div>
<div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad45e443688b455ea3f621bbd72a7f55f"> 5112</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Excluded (0UL) </span></div>
<div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af709e8704ae78a5ac4960fd14ee76626"> 5113</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH7_Included (1UL) </span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="comment">/* Bit 6 : Include or exclude channel 6 */</span></div>
<div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe4fae8c2932f15ff27258fcf94b2c3d"> 5116</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Pos (6UL) </span></div>
<div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9023819af722779e1e49abcf5d6ceb56"> 5117</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Msk (0x1UL &lt;&lt; PPI_CHG_CH6_Pos) </span></div>
<div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a48f766ca7ae31bd9bae47b7cd56083f8"> 5118</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Excluded (0UL) </span></div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca8ebc52c900113f55f99916e1c75ec8"> 5119</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH6_Included (1UL) </span></div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="comment">/* Bit 5 : Include or exclude channel 5 */</span></div>
<div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25db933273d2a2bedcc4c799b5bc06d5"> 5122</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Pos (5UL) </span></div>
<div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afd350aabf161b41cbc1c63f82169f100"> 5123</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Msk (0x1UL &lt;&lt; PPI_CHG_CH5_Pos) </span></div>
<div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22f86a25f34e4db5a1102796829c564a"> 5124</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Excluded (0UL) </span></div>
<div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0098db186f5cdd10fcf61c78b129278c"> 5125</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH5_Included (1UL) </span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="comment">/* Bit 4 : Include or exclude channel 4 */</span></div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f0997366b573f17e7a878b86c399adc"> 5128</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Pos (4UL) </span></div>
<div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3eba086a1b0561f619a75e3171c19177"> 5129</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Msk (0x1UL &lt;&lt; PPI_CHG_CH4_Pos) </span></div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af7c6e18984b005c05e2f0ea2f5e2f18e"> 5130</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Excluded (0UL) </span></div>
<div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a455ff6870562890c2e10c2342ad21531"> 5131</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH4_Included (1UL) </span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="comment">/* Bit 3 : Include or exclude channel 3 */</span></div>
<div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4937d9ce5a2c54a3ce0bc029f62b10e8"> 5134</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Pos (3UL) </span></div>
<div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8edd3278cd24666ba6df72a2865cf458"> 5135</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Msk (0x1UL &lt;&lt; PPI_CHG_CH3_Pos) </span></div>
<div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3da6c40fd22a3dd61ebeda7ffd940862"> 5136</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Excluded (0UL) </span></div>
<div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af57ad986a8860250f9e79d4ebc21ae27"> 5137</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH3_Included (1UL) </span></div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="comment">/* Bit 2 : Include or exclude channel 2 */</span></div>
<div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a513f5b1227c5e150817b7f646b3f89b8"> 5140</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Pos (2UL) </span></div>
<div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af7950b7c8cb07bc28adfb88e8808da61"> 5141</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Msk (0x1UL &lt;&lt; PPI_CHG_CH2_Pos) </span></div>
<div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7251e5a7732a7b04d8242b409e14fdfe"> 5142</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Excluded (0UL) </span></div>
<div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a89edd10d03522c6f63188f8ba819fa76"> 5143</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH2_Included (1UL) </span></div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="comment">/* Bit 1 : Include or exclude channel 1 */</span></div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a85633ea0ae7bb7b526a0f274b36df508"> 5146</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Pos (1UL) </span></div>
<div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24cd700c216cde48de6334b6eb9a5f2d"> 5147</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Msk (0x1UL &lt;&lt; PPI_CHG_CH1_Pos) </span></div>
<div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaaf23952c4ccf35c7c6f4d5e522ea6a0"> 5148</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Excluded (0UL) </span></div>
<div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a46074ae084e56825479d88d07017ac7e"> 5149</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH1_Included (1UL) </span></div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="comment">/* Bit 0 : Include or exclude channel 0 */</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adfbb95e5f61758f87edda601a54b592d"> 5152</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Pos (0UL) </span></div>
<div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f3f6eee84445a808c4c054a51b14d0d"> 5153</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Msk (0x1UL &lt;&lt; PPI_CHG_CH0_Pos) </span></div>
<div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6806681536bfb2665ab55bbe93af538"> 5154</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Excluded (0UL) </span></div>
<div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a583d60d623b8d56e99a5e2716a880f4b"> 5155</a></span>&#160;<span class="preprocessor">#define PPI_CHG_CH0_Included (1UL) </span></div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="comment">/* Register: PPI_FORK_TEP */</span></div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Channel 0 task end-point */</span></div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160; </div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="comment">/* Bits 31..0 : Pointer to task register */</span></div>
<div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57e7a22590a0d43d686579be8c495034"> 5161</a></span>&#160;<span class="preprocessor">#define PPI_FORK_TEP_TEP_Pos (0UL) </span></div>
<div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aacc044cca39a053c9292d546dcd33278"> 5162</a></span>&#160;<span class="preprocessor">#define PPI_FORK_TEP_TEP_Msk (0xFFFFFFFFUL &lt;&lt; PPI_FORK_TEP_TEP_Pos) </span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="comment">/* Peripheral: PWM */</span></div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="comment">/* Description: Pulse width modulation unit */</span></div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160; </div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="comment">/* Register: PWM_TASKS_STOP */</span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="comment">/* Description: Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence playback */</span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160; </div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1bf8d15c1aee516ef0b1aad3a8a5933"> 5172</a></span>&#160;<span class="preprocessor">#define PWM_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4b5c4b1d4083681e87d368f0045e979"> 5173</a></span>&#160;<span class="preprocessor">#define PWM_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; PWM_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="comment">/* Register: PWM_TASKS_SEQSTART */</span></div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="comment">/* Description: Description collection[0]:  Loads the first PWM value on all enabled channels from sequence 0, and starts playing that sequence at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running. */</span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160; </div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8155544a71c67b7a14f8752240e3bbf"> 5179</a></span>&#160;<span class="preprocessor">#define PWM_TASKS_SEQSTART_TASKS_SEQSTART_Pos (0UL) </span></div>
<div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a94efe2400e808ba366547f12730c5a5a"> 5180</a></span>&#160;<span class="preprocessor">#define PWM_TASKS_SEQSTART_TASKS_SEQSTART_Msk (0x1UL &lt;&lt; PWM_TASKS_SEQSTART_TASKS_SEQSTART_Pos) </span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">/* Register: PWM_TASKS_NEXTSTEP */</span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment">/* Description: Steps by one value in the current sequence on all enabled channels if DECODER.MODE=NextStep. Does not cause PWM generation to start if not running. */</span></div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160; </div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ff2fe2435a01fc29c01fb41d845c78b"> 5186</a></span>&#160;<span class="preprocessor">#define PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Pos (0UL) </span></div>
<div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa914cd255ea0c43f0780951e36f2e51"> 5187</a></span>&#160;<span class="preprocessor">#define PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Msk (0x1UL &lt;&lt; PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Pos) </span></div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="comment">/* Register: PWM_EVENTS_STOPPED */</span></div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="comment">/* Description: Response to STOP task, emitted when PWM pulses are no longer generated */</span></div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160; </div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6af9d4c1de1c1286eeae26bc8e18607"> 5193</a></span>&#160;<span class="preprocessor">#define PWM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL) </span></div>
<div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a807aca0b9ff6905162902c092af6a42d"> 5194</a></span>&#160;<span class="preprocessor">#define PWM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL &lt;&lt; PWM_EVENTS_STOPPED_EVENTS_STOPPED_Pos) </span></div>
<div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="comment">/* Register: PWM_EVENTS_SEQSTARTED */</span></div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="comment">/* Description: Description collection[0]:  First PWM period started on sequence 0 */</span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160; </div>
<div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae48dd0f01b29632d4f834259448feb61"> 5200</a></span>&#160;<span class="preprocessor">#define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Pos (0UL) </span></div>
<div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ec8b100ab97767c309354c6d442444e"> 5201</a></span>&#160;<span class="preprocessor">#define PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Msk (0x1UL &lt;&lt; PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Pos) </span></div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="comment">/* Register: PWM_EVENTS_SEQEND */</span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="comment">/* Description: Description collection[0]:  Emitted at end of every sequence 0, when last value from RAM has been applied to wave counter */</span></div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160; </div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abfc07fff20249d6c8a9880e38b129949"> 5207</a></span>&#160;<span class="preprocessor">#define PWM_EVENTS_SEQEND_EVENTS_SEQEND_Pos (0UL) </span></div>
<div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0bc30ee4f0a938db725b18c663b8e11f"> 5208</a></span>&#160;<span class="preprocessor">#define PWM_EVENTS_SEQEND_EVENTS_SEQEND_Msk (0x1UL &lt;&lt; PWM_EVENTS_SEQEND_EVENTS_SEQEND_Pos) </span></div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="comment">/* Register: PWM_EVENTS_PWMPERIODEND */</span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="comment">/* Description: Emitted at the end of each PWM period */</span></div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160; </div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb2c08df2073b75859ef0cd52e88f99d"> 5214</a></span>&#160;<span class="preprocessor">#define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Pos (0UL) </span></div>
<div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ac5a60944ad7969b6941b0eb1734071"> 5215</a></span>&#160;<span class="preprocessor">#define PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Msk (0x1UL &lt;&lt; PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Pos) </span></div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="comment">/* Register: PWM_EVENTS_LOOPSDONE */</span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="comment">/* Description: Concatenated sequences have been played the amount of times defined in LOOP.CNT */</span></div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160; </div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b203ad6f59ac904f63323e60d91bb1d"> 5221</a></span>&#160;<span class="preprocessor">#define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Pos (0UL) </span></div>
<div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab2f2119425369dacd8d11d4993b49eb8"> 5222</a></span>&#160;<span class="preprocessor">#define PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Msk (0x1UL &lt;&lt; PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Pos) </span></div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="comment">/* Register: PWM_SHORTS */</span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160; </div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="comment">/* Bit 4 : Shortcut between LOOPSDONE event and STOP task */</span></div>
<div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3b0b6330b59a3376dc214ef460bfccb"> 5228</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_STOP_Pos (4UL) </span></div>
<div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6600d674dbb1c72401c4aa25dbafe0d"> 5229</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_STOP_Msk (0x1UL &lt;&lt; PWM_SHORTS_LOOPSDONE_STOP_Pos) </span></div>
<div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6c446c02190f2fc8c82c3a0e144de5d2"> 5230</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a795f2187dc8f3d34f1363a9ac35e78e5"> 5231</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="comment">/* Bit 3 : Shortcut between LOOPSDONE event and SEQSTART[1] task */</span></div>
<div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9081a7a80f89e8a6e95520dcadc72914"> 5234</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos (3UL) </span></div>
<div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a75d212a7bcded2be271f42f30d308723"> 5235</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk (0x1UL &lt;&lt; PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos) </span></div>
<div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9613d524154f24ac50ce39d4ec45efc8"> 5236</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled (0UL) </span></div>
<div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd3135273097d195abf8a87a4858ff6b"> 5237</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled (1UL) </span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="comment">/* Bit 2 : Shortcut between LOOPSDONE event and SEQSTART[0] task */</span></div>
<div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a806aaa87b05f461b8ee7876c56f69373"> 5240</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos (2UL) </span></div>
<div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af493b76fa73cb04cc8a2b9e65cacc94f"> 5241</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk (0x1UL &lt;&lt; PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos) </span></div>
<div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f085f0ee10ae65d15d8500456984164"> 5242</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled (0UL) </span></div>
<div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7e4ed50364bbea7194ce3b829be02c4f"> 5243</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled (1UL) </span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="comment">/* Bit 1 : Shortcut between SEQEND[1] event and STOP task */</span></div>
<div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a980ce037ce23cd0128f783e66cfa7aa8"> 5246</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND1_STOP_Pos (1UL) </span></div>
<div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7ff8abb2d786eeb24908265ca649dbed"> 5247</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND1_STOP_Msk (0x1UL &lt;&lt; PWM_SHORTS_SEQEND1_STOP_Pos) </span></div>
<div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeb6b032c93bd0bab8c22db56a5256b24"> 5248</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND1_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a945bbfedceffbfde807d7ad26dfe9c10"> 5249</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND1_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="comment">/* Bit 0 : Shortcut between SEQEND[0] event and STOP task */</span></div>
<div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b864582a36a3ff69f9d907fa6884414"> 5252</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND0_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af3439d1df98dc176f63bb035b17d91f5"> 5253</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND0_STOP_Msk (0x1UL &lt;&lt; PWM_SHORTS_SEQEND0_STOP_Pos) </span></div>
<div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae9ba0686720de016365557dc75f2015b"> 5254</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND0_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af90009c3e829d06890cab34f1827c1ac"> 5255</a></span>&#160;<span class="preprocessor">#define PWM_SHORTS_SEQEND0_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="comment">/* Register: PWM_INTEN */</span></div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160; </div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="comment">/* Bit 7 : Enable or disable interrupt for LOOPSDONE event */</span></div>
<div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b31d9c5aea9ed8d5ef1cd61dfc37644"> 5261</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_LOOPSDONE_Pos (7UL) </span></div>
<div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95e5df6879deef19874d376e5ab1fcde"> 5262</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_LOOPSDONE_Msk (0x1UL &lt;&lt; PWM_INTEN_LOOPSDONE_Pos) </span></div>
<div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3746dca29de00ba5d670d6d8cb77d77e"> 5263</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_LOOPSDONE_Disabled (0UL) </span></div>
<div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f3449adf9c2c74eb1cb657b32586c74"> 5264</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_LOOPSDONE_Enabled (1UL) </span></div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="comment">/* Bit 6 : Enable or disable interrupt for PWMPERIODEND event */</span></div>
<div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76b99c8242af450518ecffe6dbc0583c"> 5267</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_PWMPERIODEND_Pos (6UL) </span></div>
<div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5942a71a739dfb81cc8091d3db211d43"> 5268</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_PWMPERIODEND_Msk (0x1UL &lt;&lt; PWM_INTEN_PWMPERIODEND_Pos) </span></div>
<div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a70cad21e3dd68c6ecd4b264a5799bc3a"> 5269</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_PWMPERIODEND_Disabled (0UL) </span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae150237579002818bb2b9ce0bd994cf4"> 5270</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_PWMPERIODEND_Enabled (1UL) </span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="comment">/* Bit 5 : Enable or disable interrupt for SEQEND[1] event */</span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a65189b6bbe25d8af7e98fc0870303bc6"> 5273</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND1_Pos (5UL) </span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa974203fce0d472d7e8a7d10c92730fe"> 5274</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND1_Msk (0x1UL &lt;&lt; PWM_INTEN_SEQEND1_Pos) </span></div>
<div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1e73f40b9ed0c3149ed9a714ee009918"> 5275</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND1_Disabled (0UL) </span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8238f6422e92cf28b990bed6a0963635"> 5276</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND1_Enabled (1UL) </span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="comment">/* Bit 4 : Enable or disable interrupt for SEQEND[0] event */</span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d7767269dd54587337cb53beae36db1"> 5279</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND0_Pos (4UL) </span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1388a38973d553131014ca79626f146a"> 5280</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND0_Msk (0x1UL &lt;&lt; PWM_INTEN_SEQEND0_Pos) </span></div>
<div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae77291d485e0fb580921911594e70022"> 5281</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND0_Disabled (0UL) </span></div>
<div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a481e4f79ce7f97c2c87f22f1f8c9aa4f"> 5282</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQEND0_Enabled (1UL) </span></div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">/* Bit 3 : Enable or disable interrupt for SEQSTARTED[1] event */</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53bab9dd82f3f13136cd981d8f81cd7e"> 5285</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED1_Pos (3UL) </span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b81c085483d13d07a42dc02fbd0d217"> 5286</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED1_Msk (0x1UL &lt;&lt; PWM_INTEN_SEQSTARTED1_Pos) </span></div>
<div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a649143cd13251bfc27e0a30ab9144925"> 5287</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED1_Disabled (0UL) </span></div>
<div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb39138434f6545d2812b2d9e119c5df"> 5288</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED1_Enabled (1UL) </span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="comment">/* Bit 2 : Enable or disable interrupt for SEQSTARTED[0] event */</span></div>
<div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab61e857f33b06b5cbf7f37722152e794"> 5291</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED0_Pos (2UL) </span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd2383df0e78393d9b9b21dd79084083"> 5292</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED0_Msk (0x1UL &lt;&lt; PWM_INTEN_SEQSTARTED0_Pos) </span></div>
<div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a812e0076b441ca5c0f0b63a4f8d82dd6"> 5293</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED0_Disabled (0UL) </span></div>
<div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad70893b02b70598bd18b90ab10fc529e"> 5294</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_SEQSTARTED0_Enabled (1UL) </span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="comment">/* Bit 1 : Enable or disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a96c31223fb873830e249fdb2dad4a139"> 5297</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af0dbce71e188bb70a1b2cfaa8dfbe8e2"> 5298</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_STOPPED_Msk (0x1UL &lt;&lt; PWM_INTEN_STOPPED_Pos) </span></div>
<div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9012cfb4caaecf4315a6df37c9644eee"> 5299</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1f90df5e2f7f893bbe554744fb4049f"> 5300</a></span>&#160;<span class="preprocessor">#define PWM_INTEN_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="comment">/* Register: PWM_INTENSET */</span></div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160; </div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for LOOPSDONE event */</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac239e9b784d3cd4d75cdfa1f34665df6"> 5306</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_LOOPSDONE_Pos (7UL) </span></div>
<div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a34c5eec41734cbceaa00c0427d3ad658"> 5307</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_LOOPSDONE_Msk (0x1UL &lt;&lt; PWM_INTENSET_LOOPSDONE_Pos) </span></div>
<div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61ac0a7e66d5227b763b410766e2c428"> 5308</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_LOOPSDONE_Disabled (0UL) </span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a327f8d807ad77ce838222d46ddf721e4"> 5309</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_LOOPSDONE_Enabled (1UL) </span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8c133a6232d127e965634d5b92f8007f"> 5310</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_LOOPSDONE_Set (1UL) </span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for PWMPERIODEND event */</span></div>
<div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3120f175b61aa2a7fdaf916e83282c8a"> 5313</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_PWMPERIODEND_Pos (6UL) </span></div>
<div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a10ea53590610651db27085b20ae53d16"> 5314</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_PWMPERIODEND_Msk (0x1UL &lt;&lt; PWM_INTENSET_PWMPERIODEND_Pos) </span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac26e4a6bcd0a6cb8da63dc42b99e7d4f"> 5315</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_PWMPERIODEND_Disabled (0UL) </span></div>
<div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a229d2ee11a65ce0c0592c2ed75695340"> 5316</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_PWMPERIODEND_Enabled (1UL) </span></div>
<div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0335496f65606b784c8b0445fa115c27"> 5317</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_PWMPERIODEND_Set (1UL) </span></div>
<div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for SEQEND[1] event */</span></div>
<div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4c5286945dc80a80ad853579bda1ad2"> 5320</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND1_Pos (5UL) </span></div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa44c9d4bf830e9018ae3783cdb1c1e6e"> 5321</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND1_Msk (0x1UL &lt;&lt; PWM_INTENSET_SEQEND1_Pos) </span></div>
<div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af965c00aa03302c236a6d13468d532ea"> 5322</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND1_Disabled (0UL) </span></div>
<div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a814e125837e131c9ab1612f552b059b5"> 5323</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND1_Enabled (1UL) </span></div>
<div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc38019754b8b899c62da32d5d4c4f86"> 5324</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND1_Set (1UL) </span></div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for SEQEND[0] event */</span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac70e45fcdd2cb0398985339c1577623b"> 5327</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND0_Pos (4UL) </span></div>
<div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad811856f2ea7f7fb6b52b0798d4e014f"> 5328</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND0_Msk (0x1UL &lt;&lt; PWM_INTENSET_SEQEND0_Pos) </span></div>
<div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8224dcc97d353707c0664e7023201413"> 5329</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND0_Disabled (0UL) </span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab470b03a3555c6f7d434a9ec27f15cb4"> 5330</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND0_Enabled (1UL) </span></div>
<div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac47457415fd7070b093218e2a96889e3"> 5331</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQEND0_Set (1UL) </span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for SEQSTARTED[1] event */</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80ef6e9416f44a8e0fe83ef1d9636aa1"> 5334</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED1_Pos (3UL) </span></div>
<div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0fef59c3622b40bf4dcb1014b7e6942"> 5335</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED1_Msk (0x1UL &lt;&lt; PWM_INTENSET_SEQSTARTED1_Pos) </span></div>
<div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa0c032b040c7a8e59a4bb6aff69ab47"> 5336</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED1_Disabled (0UL) </span></div>
<div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2972cbc8c15944a08d033f1291fcbad8"> 5337</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED1_Enabled (1UL) </span></div>
<div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f9395861150f67090b733025b0ba2ab"> 5338</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED1_Set (1UL) </span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for SEQSTARTED[0] event */</span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a73ba5caf1b430c5dd37ccf680302be6f"> 5341</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED0_Pos (2UL) </span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c9439b368bacaeda0c479a3a5f3d534"> 5342</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED0_Msk (0x1UL &lt;&lt; PWM_INTENSET_SEQSTARTED0_Pos) </span></div>
<div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af92a0f42880cd714ed9d13d7545492f4"> 5343</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED0_Disabled (0UL) </span></div>
<div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afe0f7808a71a7d6520885044c0fc877d"> 5344</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED0_Enabled (1UL) </span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab885a5beae0618ee2e2c78b5623979eb"> 5345</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_SEQSTARTED0_Set (1UL) </span></div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a758c64044a52c474eb8736c5b9c0018e"> 5348</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a85dcbfd4e7f905fc0f7a8fce87ea62d9"> 5349</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; PWM_INTENSET_STOPPED_Pos) </span></div>
<div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee031da701470ec500e57bee291705f1"> 5350</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adbd18c5756990c9fb3fbfc8845a5a887"> 5351</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12cfd2a02fa2c088d1455efb2fcfe1ef"> 5352</a></span>&#160;<span class="preprocessor">#define PWM_INTENSET_STOPPED_Set (1UL) </span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="comment">/* Register: PWM_INTENCLR */</span></div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160; </div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for LOOPSDONE event */</span></div>
<div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab792d9b22a19d7e9237b5ea04878f99c"> 5358</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_LOOPSDONE_Pos (7UL) </span></div>
<div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac509128997e93159e9dea5767d9b538b"> 5359</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_LOOPSDONE_Msk (0x1UL &lt;&lt; PWM_INTENCLR_LOOPSDONE_Pos) </span></div>
<div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afbd691469538b0f736212605a7348a45"> 5360</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_LOOPSDONE_Disabled (0UL) </span></div>
<div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a315a5a14979ae9cb60662b0f63698c0e"> 5361</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_LOOPSDONE_Enabled (1UL) </span></div>
<div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aab02953f3adcbe1914671cbd7e637038"> 5362</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_LOOPSDONE_Clear (1UL) </span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for PWMPERIODEND event */</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a385a3e86ae9644d281a6c6360dbcad37"> 5365</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_PWMPERIODEND_Pos (6UL) </span></div>
<div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a27a52efb93c3a3e50224f7a37a3ef0bf"> 5366</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_PWMPERIODEND_Msk (0x1UL &lt;&lt; PWM_INTENCLR_PWMPERIODEND_Pos) </span></div>
<div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a58755f6cada68683275a65b68d98e7f3"> 5367</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_PWMPERIODEND_Disabled (0UL) </span></div>
<div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a603453be92fa5b9ec4e5775744c9a8fd"> 5368</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_PWMPERIODEND_Enabled (1UL) </span></div>
<div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53e8b90847bd1984c982e041768b2290"> 5369</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_PWMPERIODEND_Clear (1UL) </span></div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for SEQEND[1] event */</span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ababd06729010a58c0491d62871f33216"> 5372</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND1_Pos (5UL) </span></div>
<div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a91908bf0305d3d4a127f386ce9015ffd"> 5373</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND1_Msk (0x1UL &lt;&lt; PWM_INTENCLR_SEQEND1_Pos) </span></div>
<div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0816c51c5f2b317fd325f7c63dd5d4fa"> 5374</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND1_Disabled (0UL) </span></div>
<div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd82a53182e7eccfadecbbbc55a7695c"> 5375</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND1_Enabled (1UL) </span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1be26bb1373a908ebc5508ba0dbec8cc"> 5376</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND1_Clear (1UL) </span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for SEQEND[0] event */</span></div>
<div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5507fe36cdfef1fae50e8e463ab6e74"> 5379</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND0_Pos (4UL) </span></div>
<div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac53cfda108e1764b6f19ef7c4173f7ad"> 5380</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND0_Msk (0x1UL &lt;&lt; PWM_INTENCLR_SEQEND0_Pos) </span></div>
<div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af2729ac99f0822813a5bed6a18542f32"> 5381</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND0_Disabled (0UL) </span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aacf6973ef78ebc7e9047538d8e199a5d"> 5382</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND0_Enabled (1UL) </span></div>
<div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a96312ddcbebcd2475313453a09ec820f"> 5383</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQEND0_Clear (1UL) </span></div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for SEQSTARTED[1] event */</span></div>
<div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4dd2c043888a062ebf2237e795328d43"> 5386</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED1_Pos (3UL) </span></div>
<div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5165280a600dc2d1283d73a72e176862"> 5387</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED1_Msk (0x1UL &lt;&lt; PWM_INTENCLR_SEQSTARTED1_Pos) </span></div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0bf17117640f690e0ad9e365fdf3c2e4"> 5388</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED1_Disabled (0UL) </span></div>
<div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a755fa0d8d205eef656c26e27d194b0ce"> 5389</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED1_Enabled (1UL) </span></div>
<div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b3f29a886846805f3203c0d96b9991c"> 5390</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED1_Clear (1UL) </span></div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for SEQSTARTED[0] event */</span></div>
<div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aed4cafe931343268a0cb28d41130bbbd"> 5393</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED0_Pos (2UL) </span></div>
<div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8affeade95037b9ed3ddc5fa45a477e0"> 5394</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED0_Msk (0x1UL &lt;&lt; PWM_INTENCLR_SEQSTARTED0_Pos) </span></div>
<div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c8bb9426d246b040d094d50d8eb013a"> 5395</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED0_Disabled (0UL) </span></div>
<div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a324f180596f9f269e2bdd45d2136e657"> 5396</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED0_Enabled (1UL) </span></div>
<div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1691b33c78ce0e42de6efd6a5284c118"> 5397</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_SEQSTARTED0_Clear (1UL) </span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adea019c35641b7405e90c05cca7c8f33"> 5400</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63f640f0337e4d7d8b7e0b8b1ba7d703"> 5401</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; PWM_INTENCLR_STOPPED_Pos) </span></div>
<div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af7479b692d2a3472893459de69cc925f"> 5402</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4ded34243445c494651421f44b297ab4"> 5403</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a85c6966b0ee91345c3144de41b559c07"> 5404</a></span>&#160;<span class="preprocessor">#define PWM_INTENCLR_STOPPED_Clear (1UL) </span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="comment">/* Register: PWM_ENABLE */</span></div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="comment">/* Description: PWM module enable register */</span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160; </div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="comment">/* Bit 0 : Enable or disable PWM module */</span></div>
<div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae974bed3ad99831b6b8f08d3e5f6d0c"> 5410</a></span>&#160;<span class="preprocessor">#define PWM_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0062e63360081a7e95609bcfda30410"> 5411</a></span>&#160;<span class="preprocessor">#define PWM_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; PWM_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae00b9fe4e47f977dbdbfa761ccccce19"> 5412</a></span>&#160;<span class="preprocessor">#define PWM_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc13303998c90cc4c8509771b17407f2"> 5413</a></span>&#160;<span class="preprocessor">#define PWM_ENABLE_ENABLE_Enabled (1UL) </span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="comment">/* Register: PWM_MODE */</span></div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="comment">/* Description: Selects operating mode of the wave counter */</span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160; </div>
<div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="comment">/* Bit 0 : Selects up mode or up-and-down mode for the counter */</span></div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c944fc3a0e9c7f440aa277d02c4fc9e"> 5419</a></span>&#160;<span class="preprocessor">#define PWM_MODE_UPDOWN_Pos (0UL) </span></div>
<div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f99424ff986f2fe23d09bd70033eae0"> 5420</a></span>&#160;<span class="preprocessor">#define PWM_MODE_UPDOWN_Msk (0x1UL &lt;&lt; PWM_MODE_UPDOWN_Pos) </span></div>
<div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c40be35c6ff11bcdda3ef3d83912ad1"> 5421</a></span>&#160;<span class="preprocessor">#define PWM_MODE_UPDOWN_Up (0UL) </span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad4f3c7f276252c7c712eaed5fe9ac727"> 5422</a></span>&#160;<span class="preprocessor">#define PWM_MODE_UPDOWN_UpAndDown (1UL) </span></div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="comment">/* Register: PWM_COUNTERTOP */</span></div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="comment">/* Description: Value up to which the pulse generator counter counts */</span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160; </div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="comment">/* Bits 14..0 : Value up to which the pulse generator counter counts. This register is ignored when DECODER.MODE=WaveForm and only values from RAM are used. */</span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aefcef1f83baacb07ad9d59885187f3cc"> 5428</a></span>&#160;<span class="preprocessor">#define PWM_COUNTERTOP_COUNTERTOP_Pos (0UL) </span></div>
<div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd92f40c477a3f5ac20dff459f64dbd1"> 5429</a></span>&#160;<span class="preprocessor">#define PWM_COUNTERTOP_COUNTERTOP_Msk (0x7FFFUL &lt;&lt; PWM_COUNTERTOP_COUNTERTOP_Pos) </span></div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="comment">/* Register: PWM_PRESCALER */</span></div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment">/* Description: Configuration for PWM_CLK */</span></div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160; </div>
<div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="comment">/* Bits 2..0 : Prescaler of PWM_CLK */</span></div>
<div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aafdfab3b7aec2dfb3a181398f56fa809"> 5435</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_Pos (0UL) </span></div>
<div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a3d7a9a3ec41b1330771cd745880b5a"> 5436</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_Msk (0x7UL &lt;&lt; PWM_PRESCALER_PRESCALER_Pos) </span></div>
<div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a736bbcbdd2b6d8369031dff71d6ca6d0"> 5437</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_1 (0UL) </span></div>
<div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3f3f679457d25eb72941f07fb12ab4f"> 5438</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_2 (1UL) </span></div>
<div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa97a5bea50af868992ab0697362cfb44"> 5439</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_4 (2UL) </span></div>
<div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a89506967ee9e95316e8e150d90a1412d"> 5440</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_8 (3UL) </span></div>
<div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a815e1649c58426e468eea6354efefcab"> 5441</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_16 (4UL) </span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaeaf9790f3db6a714f886eb4e198cab8"> 5442</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_32 (5UL) </span></div>
<div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63cf4c4550048181b0841ea4b9960488"> 5443</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_64 (6UL) </span></div>
<div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d86cbc6841a3879da0e70f298769d51"> 5444</a></span>&#160;<span class="preprocessor">#define PWM_PRESCALER_PRESCALER_DIV_128 (7UL) </span></div>
<div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="comment">/* Register: PWM_DECODER */</span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="comment">/* Description: Configuration of the decoder */</span></div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160; </div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="comment">/* Bit 8 : Selects source for advancing the active sequence */</span></div>
<div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e67509a906158645e932fa6ce478a19"> 5450</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_MODE_Pos (8UL) </span></div>
<div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ccebd4369cf0a8a51612fe15823c28a"> 5451</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_MODE_Msk (0x1UL &lt;&lt; PWM_DECODER_MODE_Pos) </span></div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22be718d42893dcedc9e4fdaa8a8bb41"> 5452</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_MODE_RefreshCount (0UL) </span></div>
<div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a32f8ada07ead34b1987732dc0dd5228a"> 5453</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_MODE_NextStep (1UL) </span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="comment">/* Bits 1..0 : How a sequence is read from RAM and spread to the compare register */</span></div>
<div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7be54b792e74477e6ab8c0242722dca1"> 5456</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_Pos (0UL) </span></div>
<div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd1cdd627bd8d7d230919c7fd984a998"> 5457</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_Msk (0x3UL &lt;&lt; PWM_DECODER_LOAD_Pos) </span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8dfe9a40b0e4745120bb7d900b67aa1f"> 5458</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_Common (0UL) </span></div>
<div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a65f4c2e45a2d824d2952d8f26203d5"> 5459</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_Grouped (1UL) </span></div>
<div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af43729180c59fbf781ebce5252a6469d"> 5460</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_Individual (2UL) </span></div>
<div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0188efef08990aeeacf1572b3cef6e09"> 5461</a></span>&#160;<span class="preprocessor">#define PWM_DECODER_LOAD_WaveForm (3UL) </span></div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="comment">/* Register: PWM_LOOP */</span></div>
<div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="comment">/* Description: Number of playbacks of a loop */</span></div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160; </div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="comment">/* Bits 15..0 : Number of playbacks of pattern cycles */</span></div>
<div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a36d63cde211f4bd3b2fdf2b2fb3bc134"> 5467</a></span>&#160;<span class="preprocessor">#define PWM_LOOP_CNT_Pos (0UL) </span></div>
<div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d07a8b16e8396ad112bb3ccb0c339ba"> 5468</a></span>&#160;<span class="preprocessor">#define PWM_LOOP_CNT_Msk (0xFFFFUL &lt;&lt; PWM_LOOP_CNT_Pos) </span></div>
<div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2cbed041741aa1a7badc6b30afbf8b78"> 5469</a></span>&#160;<span class="preprocessor">#define PWM_LOOP_CNT_Disabled (0UL) </span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="comment">/* Register: PWM_SEQ_PTR */</span></div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Beginning address in RAM of this sequence */</span></div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160; </div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="comment">/* Bits 31..0 : Beginning address in RAM of this sequence */</span></div>
<div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca1fdad7c54ead4fb39458df2a918be7"> 5475</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4ff9f8002b42cc002b0860d59b0062e6"> 5476</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; PWM_SEQ_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="comment">/* Register: PWM_SEQ_CNT */</span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Number of values (duty cycles) in this sequence */</span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160; </div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="comment">/* Bits 14..0 : Number of values (duty cycles) in this sequence */</span></div>
<div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72e7064210c7063efcdf3595761f6287"> 5482</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_CNT_CNT_Pos (0UL) </span></div>
<div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad92998c57af52c80a701ca34cf2a64b7"> 5483</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_CNT_CNT_Msk (0x7FFFUL &lt;&lt; PWM_SEQ_CNT_CNT_Pos) </span></div>
<div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac5ce0449dc3f9f6749822bad64fbd2fe"> 5484</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_CNT_CNT_Disabled (0UL) </span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="comment">/* Register: PWM_SEQ_REFRESH */</span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Number of additional PWM periods between samples loaded into compare register */</span></div>
<div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160; </div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="comment">/* Bits 23..0 : Number of additional PWM periods between samples loaded into compare register (load every REFRESH.CNT+1 PWM periods) */</span></div>
<div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a112459ece491b3879dcb5d6ffa2c0591"> 5490</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_REFRESH_CNT_Pos (0UL) </span></div>
<div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f93de195bb568d591a1772b47498a7e"> 5491</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_REFRESH_CNT_Msk (0xFFFFFFUL &lt;&lt; PWM_SEQ_REFRESH_CNT_Pos) </span></div>
<div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf2d6930de612480f2d16e49bbb728c1"> 5492</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_REFRESH_CNT_Continuous (0UL) </span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="comment">/* Register: PWM_SEQ_ENDDELAY */</span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Time added after the sequence */</span></div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160; </div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="comment">/* Bits 23..0 : Time added after the sequence in PWM periods */</span></div>
<div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2df5d49964492ac50bdf2b164feb94a6"> 5498</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_ENDDELAY_CNT_Pos (0UL) </span></div>
<div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1e671407b8d31e21fea0f7e08ad3277"> 5499</a></span>&#160;<span class="preprocessor">#define PWM_SEQ_ENDDELAY_CNT_Msk (0xFFFFFFUL &lt;&lt; PWM_SEQ_ENDDELAY_CNT_Pos) </span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="comment">/* Register: PWM_PSEL_OUT */</span></div>
<div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="comment">/* Description: Description collection[0]:  Output pin select for PWM channel 0 */</span></div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160; </div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4cc42791dce429a999488a7e29a1c732"> 5505</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a64560363df990e5e3374f4361fb48842"> 5506</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_CONNECT_Msk (0x1UL &lt;&lt; PWM_PSEL_OUT_CONNECT_Pos) </span></div>
<div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a65574ba117fa2a967217aef642e950c3"> 5507</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8db9a626a3575b2ff5d41d7f5e3133fd"> 5508</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1146796113e370da04c23e0062d9caa5"> 5511</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a891e7b1efbc2db70b6d396ef2d924ee7"> 5512</a></span>&#160;<span class="preprocessor">#define PWM_PSEL_OUT_PIN_Msk (0x1FUL &lt;&lt; PWM_PSEL_OUT_PIN_Pos) </span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="comment">/* Peripheral: QDEC */</span></div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="comment">/* Description: Quadrature Decoder */</span></div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160; </div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="comment">/* Register: QDEC_TASKS_START */</span></div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="comment">/* Description: Task starting the quadrature decoder */</span></div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160; </div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1a0c83fed824598f025fdb75b335bcb"> 5522</a></span>&#160;<span class="preprocessor">#define QDEC_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5973a0c2eaee3ea40c9cd25f16d3c0d5"> 5523</a></span>&#160;<span class="preprocessor">#define QDEC_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; QDEC_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="comment">/* Register: QDEC_TASKS_STOP */</span></div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="comment">/* Description: Task stopping the quadrature decoder */</span></div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160; </div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3398ca8d75ccdb21ee4b5888cf37b393"> 5529</a></span>&#160;<span class="preprocessor">#define QDEC_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a019a06e681f5afdc1538ca95b4652f9b"> 5530</a></span>&#160;<span class="preprocessor">#define QDEC_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; QDEC_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="comment">/* Register: QDEC_TASKS_READCLRACC */</span></div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="comment">/* Description: Read and clear ACC and ACCDBL */</span></div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160; </div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c0d58662b5e47ea505cff78e73f3452"> 5536</a></span>&#160;<span class="preprocessor">#define QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Pos (0UL) </span></div>
<div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab83daeb8d9aefebaff4fc59d36590ca7"> 5537</a></span>&#160;<span class="preprocessor">#define QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Msk (0x1UL &lt;&lt; QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Pos) </span></div>
<div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="comment">/* Register: QDEC_TASKS_RDCLRACC */</span></div>
<div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="comment">/* Description: Read and clear ACC */</span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160; </div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a405e463697a24095f18b55f31b3b6861"> 5543</a></span>&#160;<span class="preprocessor">#define QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Pos (0UL) </span></div>
<div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6428fae0fb5a23a2ed6f4f09263727f0"> 5544</a></span>&#160;<span class="preprocessor">#define QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Msk (0x1UL &lt;&lt; QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Pos) </span></div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="comment">/* Register: QDEC_TASKS_RDCLRDBL */</span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="comment">/* Description: Read and clear ACCDBL */</span></div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160; </div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a96b4b51380f30e7a9877d7d9e382810f"> 5550</a></span>&#160;<span class="preprocessor">#define QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Pos (0UL) </span></div>
<div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa5fb6c3c2bf7b380c6774596d0eee1e"> 5551</a></span>&#160;<span class="preprocessor">#define QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Msk (0x1UL &lt;&lt; QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Pos) </span></div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="comment">/* Register: QDEC_EVENTS_SAMPLERDY */</span></div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="comment">/* Description: Event being generated for every new sample value written to the SAMPLE register */</span></div>
<div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160; </div>
<div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a48ee9ce4fa7178a0215970b29aba8336"> 5557</a></span>&#160;<span class="preprocessor">#define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Pos (0UL) </span></div>
<div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab05a08cdf4bded3b3987563a0a8cfb73"> 5558</a></span>&#160;<span class="preprocessor">#define QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Msk (0x1UL &lt;&lt; QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Pos) </span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="comment">/* Register: QDEC_EVENTS_REPORTRDY */</span></div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="comment">/* Description: Non-null report ready */</span></div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160; </div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a40e33833d0f2c0f14a4b029c299a11c2"> 5564</a></span>&#160;<span class="preprocessor">#define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Pos (0UL) </span></div>
<div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac24b0a1f402167b46ef08ac6ce234bdd"> 5565</a></span>&#160;<span class="preprocessor">#define QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Msk (0x1UL &lt;&lt; QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Pos) </span></div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="comment">/* Register: QDEC_EVENTS_ACCOF */</span></div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="comment">/* Description: ACC or ACCDBL register overflow */</span></div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160; </div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fe7d9baf7d29548e66e030bc052fabf"> 5571</a></span>&#160;<span class="preprocessor">#define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Pos (0UL) </span></div>
<div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa03d086cd7feffef44def4af6ac19a6d"> 5572</a></span>&#160;<span class="preprocessor">#define QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Msk (0x1UL &lt;&lt; QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Pos) </span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="comment">/* Register: QDEC_EVENTS_DBLRDY */</span></div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment">/* Description: Double displacement(s) detected */</span></div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160; </div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4504d5b7ccdd484d9172990156531b2b"> 5578</a></span>&#160;<span class="preprocessor">#define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Pos (0UL) </span></div>
<div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57d5db4dafd121197aa842bde4cbc920"> 5579</a></span>&#160;<span class="preprocessor">#define QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Msk (0x1UL &lt;&lt; QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Pos) </span></div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="comment">/* Register: QDEC_EVENTS_STOPPED */</span></div>
<div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="comment">/* Description: QDEC has been stopped */</span></div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160; </div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e9c0f7afc5ee8264ece61af9665498a"> 5585</a></span>&#160;<span class="preprocessor">#define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL) </span></div>
<div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab0af831f2a4f7a35daf508fdc95962b5"> 5586</a></span>&#160;<span class="preprocessor">#define QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL &lt;&lt; QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Pos) </span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment">/* Register: QDEC_SHORTS */</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160; </div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="comment">/* Bit 6 : Shortcut between SAMPLERDY event and READCLRACC task */</span></div>
<div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3e9934ace41529fb6588d3ffe0d41e7"> 5592</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos (6UL) </span></div>
<div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad68dcc61ba2902e0bdc7dc2aca8c66cc"> 5593</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk (0x1UL &lt;&lt; QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos) </span></div>
<div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a291353c5af5a8d898a3670e82299e49a"> 5594</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled (0UL) </span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a378298d6e38a3f592344a77f72b640c9"> 5595</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled (1UL) </span></div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="comment">/* Bit 5 : Shortcut between DBLRDY event and STOP task */</span></div>
<div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaae234d5ac8b577c980947f194fc99fa"> 5598</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_STOP_Pos (5UL) </span></div>
<div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d10677033e50d872edd3d065054892e"> 5599</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_STOP_Msk (0x1UL &lt;&lt; QDEC_SHORTS_DBLRDY_STOP_Pos) </span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5016feba493df4bd3e99f9acb9b78fa"> 5600</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeeb9704e46acc2970c266c0f8bef1bd4"> 5601</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="comment">/* Bit 4 : Shortcut between DBLRDY event and RDCLRDBL task */</span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a18aee8015ddefea91bd720aeb7feeceb"> 5604</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos (4UL) </span></div>
<div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a977af50e7470630f30a6b9fc2a059ab6"> 5605</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk (0x1UL &lt;&lt; QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos) </span></div>
<div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3930615ac9426f50d390cc9b91aedb3b"> 5606</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled (0UL) </span></div>
<div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2edb7e50f2c9aa13a2dacdf0b1cbf9c"> 5607</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled (1UL) </span></div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="comment">/* Bit 3 : Shortcut between REPORTRDY event and STOP task */</span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab07c9391b93681e798f19be6b21af0ff"> 5610</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_STOP_Pos (3UL) </span></div>
<div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7292605e1d8118c8354574c906aee71a"> 5611</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_STOP_Msk (0x1UL &lt;&lt; QDEC_SHORTS_REPORTRDY_STOP_Pos) </span></div>
<div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aab17dcd74da08bccdb51575e71208afd"> 5612</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca723b6b96e7655971aaf5a708a65971"> 5613</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="comment">/* Bit 2 : Shortcut between REPORTRDY event and RDCLRACC task */</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9cf33d279baf0629ead3320cd6e12c33"> 5616</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos (2UL) </span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59d5660b2258c6d75d78e162e6b10ae2"> 5617</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk (0x1UL &lt;&lt; QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos) </span></div>
<div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a976d0da88822cc015d04a7d370e1dec1"> 5618</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled (0UL) </span></div>
<div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a04026eaac9abc44d3f21f226e71fc4c9"> 5619</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled (1UL) </span></div>
<div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="comment">/* Bit 1 : Shortcut between SAMPLERDY event and STOP task */</span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac7ff30fedd23c804b4bb357a2b68abd4"> 5622</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL) </span></div>
<div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adaea601adbd9513badf789db25b8c6d6"> 5623</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL &lt;&lt; QDEC_SHORTS_SAMPLERDY_STOP_Pos) </span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a84c9e896ff3d4e711ab8e10cfa33b2e6"> 5624</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af269cf623e12a4a02681b9ea81ec8dcf"> 5625</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="comment">/* Bit 0 : Shortcut between REPORTRDY event and READCLRACC task */</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae36eb3bc70248033ac6f81fa92e95e0a"> 5628</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL) </span></div>
<div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a285a3aa58400353b5757a097ad62933f"> 5629</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL &lt;&lt; QDEC_SHORTS_REPORTRDY_READCLRACC_Pos) </span></div>
<div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5fbb274e98c63ab2a23f045c75d0012e"> 5630</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL) </span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad79a7929378a4d3b6010225f14fea6b0"> 5631</a></span>&#160;<span class="preprocessor">#define QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL) </span></div>
<div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="comment">/* Register: QDEC_INTENSET */</span></div>
<div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160; </div>
<div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a65152b4d34f4a1f675a3761b4b4d7e"> 5637</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_STOPPED_Pos (4UL) </span></div>
<div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6750d31904e110499ae1a63d13f80ce"> 5638</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; QDEC_INTENSET_STOPPED_Pos) </span></div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a30f28fc0f3754748816873cbed551e81"> 5639</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ada56784d859121cf97dd04c01c3c03e9"> 5640</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a51cb021acb6b3099693d9117a02bdd4d"> 5641</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_STOPPED_Set (1UL) </span></div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for DBLRDY event */</span></div>
<div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf41d3cadb9c1ca83a51a6175697ae38"> 5644</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_DBLRDY_Pos (3UL) </span></div>
<div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12cce3e303e3581a4ca0d54286d87fb3"> 5645</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_DBLRDY_Msk (0x1UL &lt;&lt; QDEC_INTENSET_DBLRDY_Pos) </span></div>
<div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade9d9f8b8c82bc1104afdf1194347137"> 5646</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_DBLRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f5fd8763181b0dc7c6f16ddd65816d2"> 5647</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_DBLRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a703ca09b326e7599db0fdb20d04551db"> 5648</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_DBLRDY_Set (1UL) </span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for ACCOF event */</span></div>
<div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a50751ca88702cd9885820593c04f3a"> 5651</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Pos (2UL) </span></div>
<div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a575eaf68f6e6472dc6c94393a0ecda5e"> 5652</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Msk (0x1UL &lt;&lt; QDEC_INTENSET_ACCOF_Pos) </span></div>
<div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0f3112569fa18d440e20b1c933edd1c"> 5653</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Disabled (0UL) </span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b14845a1ffbbd88172feb06cb594246"> 5654</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Enabled (1UL) </span></div>
<div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac0a52ccbf3d10295475aa250c3efb83"> 5655</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_ACCOF_Set (1UL) </span></div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for REPORTRDY event */</span></div>
<div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a31a74c6bda9051b79d28f62fed695f12"> 5658</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Pos (1UL) </span></div>
<div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad83227254999b4eab75b71315bf67b7"> 5659</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Msk (0x1UL &lt;&lt; QDEC_INTENSET_REPORTRDY_Pos) </span></div>
<div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaff1326d1bfb95437e6fdb8ff29700c5"> 5660</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af83eca86d18f71cc3fe6e6d3bfc4dc78"> 5661</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a71df367e996ddb90488c93c38bbd704a"> 5662</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_REPORTRDY_Set (1UL) </span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for SAMPLERDY event */</span></div>
<div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59d2b71125c196cb658e8099bd96d1ac"> 5665</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Pos (0UL) </span></div>
<div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8c7950622d48a12e7d5a6e163cffbcfa"> 5666</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Msk (0x1UL &lt;&lt; QDEC_INTENSET_SAMPLERDY_Pos) </span></div>
<div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f1c772ed5c366542d7aed6e99a5204a"> 5667</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Disabled (0UL) </span></div>
<div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6c4a58dd8c740ea832f29b37f74d97a"> 5668</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Enabled (1UL) </span></div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af684f196f19e3166a44230ac687b79ca"> 5669</a></span>&#160;<span class="preprocessor">#define QDEC_INTENSET_SAMPLERDY_Set (1UL) </span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="comment">/* Register: QDEC_INTENCLR */</span></div>
<div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160; </div>
<div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac2527595d4f3d8e88ab979b7a98a1605"> 5675</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_STOPPED_Pos (4UL) </span></div>
<div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a109b86cfcfe52b80000cf0e2daece96c"> 5676</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_STOPPED_Pos) </span></div>
<div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88a84823d492b83b7f1c06d0793ad086"> 5677</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab43fdef530eb6f103064f0a210799bc2"> 5678</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac3f70a41fa766ec69c8aa8c867815eda"> 5679</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_STOPPED_Clear (1UL) </span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for DBLRDY event */</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0677ea7ce78a9ab94fe7f220a855b0f"> 5682</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_DBLRDY_Pos (3UL) </span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc80989a986aab7a61f5e8eff3bf9b65"> 5683</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_DBLRDY_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_DBLRDY_Pos) </span></div>
<div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8dac291b6e3cf3ecc603f573cee79782"> 5684</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_DBLRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a427e8ab4fbaaf7a109bbb29b9bcd3368"> 5685</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_DBLRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aff649470a65e9db57b1481edc119e857"> 5686</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_DBLRDY_Clear (1UL) </span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for ACCOF event */</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24a13d4558e57da42e6b48b0a289f702"> 5689</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Pos (2UL) </span></div>
<div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a329e6ebd89e89b2f47d939b181318e96"> 5690</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_ACCOF_Pos) </span></div>
<div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad1a0111c2abe3f7b41b50bc6c87b084e"> 5691</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Disabled (0UL) </span></div>
<div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b865afe46517c5039f1557661c7a6b4"> 5692</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Enabled (1UL) </span></div>
<div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6984ba3a9e3900d30ac7f7c379f6c33b"> 5693</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_ACCOF_Clear (1UL) </span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for REPORTRDY event */</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d3bdfaff731fe5d3bf2dd3fbb2d9dbc"> 5696</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Pos (1UL) </span></div>
<div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3c1218bb911b4fbebfe95d629c899b64"> 5697</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_REPORTRDY_Pos) </span></div>
<div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4fece4541e99bb79a0ec8aec61bca512"> 5698</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a81c3e36d4061e41ca7ceba05bbd350ff"> 5699</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa172412b68d6cdf16dfa75cb626e373f"> 5700</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_REPORTRDY_Clear (1UL) </span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for SAMPLERDY event */</span></div>
<div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e7f663fc733a41fa07ad88c9b8a0fad"> 5703</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Pos (0UL) </span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a324e23657065c00fa577313f5c75f63b"> 5704</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Msk (0x1UL &lt;&lt; QDEC_INTENCLR_SAMPLERDY_Pos) </span></div>
<div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af33fd083d51126adb95db9d7e18cd103"> 5705</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Disabled (0UL) </span></div>
<div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b72ac3356d78d04460aa3b83de4a12e"> 5706</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Enabled (1UL) </span></div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0942002d16c61d2865b27d686b238a9"> 5707</a></span>&#160;<span class="preprocessor">#define QDEC_INTENCLR_SAMPLERDY_Clear (1UL) </span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="comment">/* Register: QDEC_ENABLE */</span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="comment">/* Description: Enable the quadrature decoder */</span></div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160; </div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="comment">/* Bit 0 : Enable or disable the quadrature decoder */</span></div>
<div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aafbaff80ed4d46887e2b82fbf34a0d82"> 5713</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b308df3c18d47ebb1d29dd006ee0910"> 5714</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; QDEC_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a09a3b6c610bbea679a11e17e24c65a1c"> 5715</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#affcc63937096d08e69df08b1f941bd1c"> 5716</a></span>&#160;<span class="preprocessor">#define QDEC_ENABLE_ENABLE_Enabled (1UL) </span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">/* Register: QDEC_LEDPOL */</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="comment">/* Description: LED output pin polarity */</span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160; </div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="comment">/* Bit 0 : LED output pin polarity */</span></div>
<div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a275f98fa9552f65231dff5e9d0c33467"> 5722</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_Pos (0UL) </span></div>
<div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7afaf375b191228bf137ffe27c16d683"> 5723</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_Msk (0x1UL &lt;&lt; QDEC_LEDPOL_LEDPOL_Pos) </span></div>
<div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a529c3e88fa58bf1deee2c78811482bba"> 5724</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_ActiveLow (0UL) </span></div>
<div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab545ddc567ad01d18bc0a62c363c8267"> 5725</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPOL_LEDPOL_ActiveHigh (1UL) </span></div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="comment">/* Register: QDEC_SAMPLEPER */</span></div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="comment">/* Description: Sample period */</span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160; </div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="comment">/* Bits 3..0 : Sample period. The SAMPLE register will be updated for every new sample */</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a09860bfebf5e884b06fbc466fb928b31"> 5731</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_Pos (0UL) </span></div>
<div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a071b667823ef00b5f2d70fa0641d7c62"> 5732</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_Msk (0xFUL &lt;&lt; QDEC_SAMPLEPER_SAMPLEPER_Pos) </span></div>
<div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab36bb62c5149a6fb2c1abe4751e73524"> 5733</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_128us (0UL) </span></div>
<div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ce3ffe02116e2538ba207ef6096f03c"> 5734</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_256us (1UL) </span></div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a831a19ee0b3dab0e3a548d3a6484e0cb"> 5735</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_512us (2UL) </span></div>
<div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a413e8d1d7f17109899e2890d112a7396"> 5736</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_1024us (3UL) </span></div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ee172b46838ece9a4c90d943fe9cfa3"> 5737</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_2048us (4UL) </span></div>
<div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae53f2a3874263df6f1d4bab6877b0d50"> 5738</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_4096us (5UL) </span></div>
<div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a146b80b3862fe984e0d4c4600f5a2cd6"> 5739</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_8192us (6UL) </span></div>
<div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab6838fe07dd30381df1120836af17710"> 5740</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_16384us (7UL) </span></div>
<div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af93848760437e99d42b89de607a12221"> 5741</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_32ms (8UL) </span></div>
<div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6141a05c800fc54c021e4621ff319774"> 5742</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_65ms (9UL) </span></div>
<div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa93cdf7600a9bed1a1f8a63584ed71b9"> 5743</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLEPER_SAMPLEPER_131ms (10UL) </span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="comment">/* Register: QDEC_SAMPLE */</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="comment">/* Description: Motion sample value */</span></div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160; </div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="comment">/* Bits 31..0 : Last motion sample */</span></div>
<div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a329959bbbf5f9b0c80d91d3c759917df"> 5749</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLE_SAMPLE_Pos (0UL) </span></div>
<div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a75ce234aaccd84f6766fff3901168f2c"> 5750</a></span>&#160;<span class="preprocessor">#define QDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL &lt;&lt; QDEC_SAMPLE_SAMPLE_Pos) </span></div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="comment">/* Register: QDEC_REPORTPER */</span></div>
<div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="comment">/* Description: Number of samples to be taken before REPORTRDY and DBLRDY events can be generated */</span></div>
<div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160; </div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="comment">/* Bits 3..0 : Specifies the number of samples to be accumulated in the ACC register before the REPORTRDY and DBLRDY events can be generated */</span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f1368c9dead05bc24dcca6780d19654"> 5756</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_Pos (0UL) </span></div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe6289e0c002eb196a0e8748abf8e750"> 5757</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_Msk (0xFUL &lt;&lt; QDEC_REPORTPER_REPORTPER_Pos) </span></div>
<div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac19dad7693220384c86ddc130855f1a4"> 5758</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_10Smpl (0UL) </span></div>
<div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb0cbda89e2715c1ec660f1dbe789a41"> 5759</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_40Smpl (1UL) </span></div>
<div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a382b904ac86593b2b99c9672689bc607"> 5760</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_80Smpl (2UL) </span></div>
<div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5905b53cedc0a608518d553dd18c748c"> 5761</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_120Smpl (3UL) </span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab150e52a2e5deb4734c99e9ba1d72534"> 5762</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_160Smpl (4UL) </span></div>
<div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a952f32ecaa370031990121cc8cd26185"> 5763</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_200Smpl (5UL) </span></div>
<div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a693ffa646c8ebb4a63c7aa5a83d22de8"> 5764</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_240Smpl (6UL) </span></div>
<div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a228e7b7c4121c22dea9a38933486d10e"> 5765</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_280Smpl (7UL) </span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adcb6cccf74796e18d33a77b7310901f1"> 5766</a></span>&#160;<span class="preprocessor">#define QDEC_REPORTPER_REPORTPER_1Smpl (8UL) </span></div>
<div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="comment">/* Register: QDEC_ACC */</span></div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="comment">/* Description: Register accumulating the valid transitions */</span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160; </div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="comment">/* Bits 31..0 : Register accumulating all valid samples (not double transition) read from the SAMPLE register */</span></div>
<div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7869795ebe593efc84ad9ab974301242"> 5772</a></span>&#160;<span class="preprocessor">#define QDEC_ACC_ACC_Pos (0UL) </span></div>
<div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af3ad8fe3f55e24682605822431a92e1a"> 5773</a></span>&#160;<span class="preprocessor">#define QDEC_ACC_ACC_Msk (0xFFFFFFFFUL &lt;&lt; QDEC_ACC_ACC_Pos) </span></div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="comment">/* Register: QDEC_ACCREAD */</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="comment">/* Description: Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task */</span></div>
<div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160; </div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="comment">/* Bits 31..0 : Snapshot of the ACC register. */</span></div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd3215aafe7815b131dd543de8e7cb00"> 5779</a></span>&#160;<span class="preprocessor">#define QDEC_ACCREAD_ACCREAD_Pos (0UL) </span></div>
<div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aacb32dee81175e4b9b80379c070694c7"> 5780</a></span>&#160;<span class="preprocessor">#define QDEC_ACCREAD_ACCREAD_Msk (0xFFFFFFFFUL &lt;&lt; QDEC_ACCREAD_ACCREAD_Pos) </span></div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="comment">/* Register: QDEC_PSEL_LED */</span></div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="comment">/* Description: Pin select for LED signal */</span></div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160; </div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea10a22cfaa65eeea639d12d45a51c41"> 5786</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c053eb30c00bfc7075ad7eae034d68f"> 5787</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_CONNECT_Msk (0x1UL &lt;&lt; QDEC_PSEL_LED_CONNECT_Pos) </span></div>
<div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa31a296590f49fdde87af78fe872a46a"> 5788</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a132715dcc35cfb0abad81f286aba4d13"> 5789</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f897a32f0b107d4c51786333595e9a8"> 5792</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad26f3bc0f04e9d73761d92ba23995831"> 5793</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_LED_PIN_Msk (0x1FUL &lt;&lt; QDEC_PSEL_LED_PIN_Pos) </span></div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="comment">/* Register: QDEC_PSEL_A */</span></div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="comment">/* Description: Pin select for A signal */</span></div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160; </div>
<div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd83f10e84178f5ff40476717ca2e8e6"> 5799</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae37d1f5bb1661e3e0ff926627ec49633"> 5800</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_CONNECT_Msk (0x1UL &lt;&lt; QDEC_PSEL_A_CONNECT_Pos) </span></div>
<div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af7f1f288168994bb7f84d4e82efbbc95"> 5801</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2744aeece6369dc0ed2a65f724da707c"> 5802</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a486b09ff8f476081e08ae47492236633"> 5805</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac436b76cd1ab1f23fe0afe010fc8cca2"> 5806</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_A_PIN_Msk (0x1FUL &lt;&lt; QDEC_PSEL_A_PIN_Pos) </span></div>
<div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="comment">/* Register: QDEC_PSEL_B */</span></div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="comment">/* Description: Pin select for B signal */</span></div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160; </div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab12db008008349e9a13c1d54fd6ddd05"> 5812</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab74fe2b04a1f0ee7a20801b3ec098eb1"> 5813</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_CONNECT_Msk (0x1UL &lt;&lt; QDEC_PSEL_B_CONNECT_Pos) </span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5ab4197aee2cbc2ea0546f4664b374b"> 5814</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a570a7c8b8d0e6c28d5d16daf26883050"> 5815</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a573863e281cb77f9b34e17a0251f8439"> 5818</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7872cdb255cc7b33a2a8b63e61b5cd15"> 5819</a></span>&#160;<span class="preprocessor">#define QDEC_PSEL_B_PIN_Msk (0x1FUL &lt;&lt; QDEC_PSEL_B_PIN_Pos) </span></div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="comment">/* Register: QDEC_DBFEN */</span></div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="comment">/* Description: Enable input debounce filters */</span></div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160; </div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="comment">/* Bit 0 : Enable input debounce filters */</span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5211df148b53ee0c80c908b9ad744d75"> 5825</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Pos (0UL) </span></div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99f0910e3c62fca9b8139c428ca2ff1c"> 5826</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Msk (0x1UL &lt;&lt; QDEC_DBFEN_DBFEN_Pos) </span></div>
<div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5cb4253741e153146df0f6847e916cf3"> 5827</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Disabled (0UL) </span></div>
<div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a801ae34ac4cd572381baac821ccc2271"> 5828</a></span>&#160;<span class="preprocessor">#define QDEC_DBFEN_DBFEN_Enabled (1UL) </span></div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="comment">/* Register: QDEC_LEDPRE */</span></div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment">/* Description: Time period the LED is switched ON prior to sampling */</span></div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160; </div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="comment">/* Bits 8..0 : Period in us the LED is switched on prior to sampling */</span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa4304e95f6758438a4bd130817c61b6a"> 5834</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPRE_LEDPRE_Pos (0UL) </span></div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aefb2293989377636324347e4f4a0d696"> 5835</a></span>&#160;<span class="preprocessor">#define QDEC_LEDPRE_LEDPRE_Msk (0x1FFUL &lt;&lt; QDEC_LEDPRE_LEDPRE_Pos) </span></div>
<div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="comment">/* Register: QDEC_ACCDBL */</span></div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="comment">/* Description: Register accumulating the number of detected double transitions */</span></div>
<div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160; </div>
<div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="comment">/* Bits 3..0 : Register accumulating the number of detected double or illegal transitions. ( SAMPLE = 2 ). */</span></div>
<div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ca55e104e6d6b64a9158077e22be060"> 5841</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBL_ACCDBL_Pos (0UL) </span></div>
<div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc2c555c717dbed58dfe4693c7773fc8"> 5842</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBL_ACCDBL_Msk (0xFUL &lt;&lt; QDEC_ACCDBL_ACCDBL_Pos) </span></div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="comment">/* Register: QDEC_ACCDBLREAD */</span></div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="comment">/* Description: Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task */</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160; </div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="comment">/* Bits 3..0 : Snapshot of the ACCDBL register. This field is updated when the READCLRACC or RDCLRDBL task is triggered. */</span></div>
<div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae996a08fd258f8db61acde28997ad6ef"> 5848</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL) </span></div>
<div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5df4e79872bd0c8b3e86c0ebca5b8cc"> 5849</a></span>&#160;<span class="preprocessor">#define QDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL &lt;&lt; QDEC_ACCDBLREAD_ACCDBLREAD_Pos) </span></div>
<div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="comment">/* Peripheral: RADIO */</span></div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="comment">/* Description: 2.4 GHz Radio */</span></div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160; </div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="comment">/* Register: RADIO_TASKS_TXEN */</span></div>
<div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="comment">/* Description: Enable RADIO in TX mode */</span></div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160; </div>
<div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b45bef63c1b79183498480e730d1673"> 5859</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_TXEN_TASKS_TXEN_Pos (0UL) </span></div>
<div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa35f2cfa3d0c99c52fc581eca9e4f288"> 5860</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_TXEN_TASKS_TXEN_Msk (0x1UL &lt;&lt; RADIO_TASKS_TXEN_TASKS_TXEN_Pos) </span></div>
<div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="comment">/* Register: RADIO_TASKS_RXEN */</span></div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment">/* Description: Enable RADIO in RX mode */</span></div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160; </div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a371b11484174c3d0552e85d719ce2076"> 5866</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_RXEN_TASKS_RXEN_Pos (0UL) </span></div>
<div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29868c3134d824342786e51489d38428"> 5867</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_RXEN_TASKS_RXEN_Msk (0x1UL &lt;&lt; RADIO_TASKS_RXEN_TASKS_RXEN_Pos) </span></div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="comment">/* Register: RADIO_TASKS_START */</span></div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="comment">/* Description: Start RADIO */</span></div>
<div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160; </div>
<div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a088e02e42d1636ce0f0ec4638e047dca"> 5873</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9d8f13e7d362f2eb45ed7446edf6fd9f"> 5874</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; RADIO_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="comment">/* Register: RADIO_TASKS_STOP */</span></div>
<div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="comment">/* Description: Stop RADIO */</span></div>
<div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160; </div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a58dcd5a04f5db94723b56fa8700d81ca"> 5880</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad36e4830f2d5a20624f3dcb8253b4cc7"> 5881</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; RADIO_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="comment">/* Register: RADIO_TASKS_DISABLE */</span></div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="comment">/* Description: Disable RADIO */</span></div>
<div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160; </div>
<div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a87b5864b35d3e379fb4d500f34b01433"> 5887</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_DISABLE_TASKS_DISABLE_Pos (0UL) </span></div>
<div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af3b542a85578884cd49c4ac04eb71271"> 5888</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_DISABLE_TASKS_DISABLE_Msk (0x1UL &lt;&lt; RADIO_TASKS_DISABLE_TASKS_DISABLE_Pos) </span></div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="comment">/* Register: RADIO_TASKS_RSSISTART */</span></div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="comment">/* Description: Start the RSSI and take one single sample of the receive signal strength. */</span></div>
<div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160; </div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0670764f4568956b985fdc5968ab02f3"> 5894</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Pos (0UL) </span></div>
<div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d24cfb4b1e8a7678ed0ebe5a7f1969b"> 5895</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Msk (0x1UL &lt;&lt; RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Pos) </span></div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="comment">/* Register: RADIO_TASKS_RSSISTOP */</span></div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="comment">/* Description: Stop the RSSI measurement */</span></div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160; </div>
<div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a5a6026f3756960ee301a1dfb21357c"> 5901</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Pos (0UL) </span></div>
<div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9610e3391600a225bee663e479ead229"> 5902</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Msk (0x1UL &lt;&lt; RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Pos) </span></div>
<div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="comment">/* Register: RADIO_TASKS_BCSTART */</span></div>
<div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="comment">/* Description: Start the bit counter */</span></div>
<div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160; </div>
<div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa5ab622e8df9a3302840add82eff17e"> 5908</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_BCSTART_TASKS_BCSTART_Pos (0UL) </span></div>
<div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a15f4aa15931db6f6fb04c5e28ac5dedf"> 5909</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_BCSTART_TASKS_BCSTART_Msk (0x1UL &lt;&lt; RADIO_TASKS_BCSTART_TASKS_BCSTART_Pos) </span></div>
<div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="comment">/* Register: RADIO_TASKS_BCSTOP */</span></div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="comment">/* Description: Stop the bit counter */</span></div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160; </div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47edc770c357aab04f607cd3f086aa21"> 5915</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Pos (0UL) </span></div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a193202f72e721a3c6e4a3114ad943d21"> 5916</a></span>&#160;<span class="preprocessor">#define RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Msk (0x1UL &lt;&lt; RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Pos) </span></div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="comment">/* Register: RADIO_EVENTS_READY */</span></div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="comment">/* Description: RADIO has ramped up and is ready to be started */</span></div>
<div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160; </div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af49e5148e54c1022785236069eec4ad5"> 5922</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_READY_EVENTS_READY_Pos (0UL) </span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a17e81dc255d0dc2cfb294800f126da1a"> 5923</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_READY_EVENTS_READY_Msk (0x1UL &lt;&lt; RADIO_EVENTS_READY_EVENTS_READY_Pos) </span></div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment">/* Register: RADIO_EVENTS_ADDRESS */</span></div>
<div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="comment">/* Description: Address sent or received */</span></div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160; </div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab0100c16ce2b91de773e64d8d4b99caf"> 5929</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Pos (0UL) </span></div>
<div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5480f4e4c5d4bdebcc197196372eb01d"> 5930</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Msk (0x1UL &lt;&lt; RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Pos) </span></div>
<div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="comment">/* Register: RADIO_EVENTS_PAYLOAD */</span></div>
<div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="comment">/* Description: Packet payload sent or received */</span></div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160; </div>
<div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a92f991e252055288106f509604d6e5bf"> 5936</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Pos (0UL) </span></div>
<div class="line"><a name="l05937"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac69d9b8182e0b882a59a3f87b8c3ac0b"> 5937</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Msk (0x1UL &lt;&lt; RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Pos) </span></div>
<div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="comment">/* Register: RADIO_EVENTS_END */</span></div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="comment">/* Description: Packet sent or received */</span></div>
<div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160; </div>
<div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab4a97927fc3fbc6c7e37042c20d06dc6"> 5943</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_END_EVENTS_END_Pos (0UL) </span></div>
<div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aba05bc4c6006595d1dc09c9aa961a05a"> 5944</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_END_EVENTS_END_Msk (0x1UL &lt;&lt; RADIO_EVENTS_END_EVENTS_END_Pos) </span></div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="comment">/* Register: RADIO_EVENTS_DISABLED */</span></div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="comment">/* Description: RADIO has been disabled */</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160; </div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25526385450644197c7c03aef3331813"> 5950</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Pos (0UL) </span></div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aafb619ea1ede3cede38a51a779d0a346"> 5951</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Msk (0x1UL &lt;&lt; RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Pos) </span></div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="comment">/* Register: RADIO_EVENTS_DEVMATCH */</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="comment">/* Description: A device address match occurred on the last received packet */</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160; </div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a662ebe09f93b657d9187a33006f3c223"> 5957</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Pos (0UL) </span></div>
<div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb25e97d2bbb7239dffebdfcd24dcef9"> 5958</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Msk (0x1UL &lt;&lt; RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Pos) </span></div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="comment">/* Register: RADIO_EVENTS_DEVMISS */</span></div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="comment">/* Description: No device address match occurred on the last received packet */</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160; </div>
<div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1cfaa1fa649f6a2fbb016ed8c2b4058a"> 5964</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Pos (0UL) </span></div>
<div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a2b4f3fc8d24e25b4146e3bb913d63e"> 5965</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Msk (0x1UL &lt;&lt; RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Pos) </span></div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="comment">/* Register: RADIO_EVENTS_RSSIEND */</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="comment">/* Description: Sampling of receive signal strength complete. */</span></div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160; </div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a320a05bf6d43b8915e0533bf4f203a38"> 5971</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Pos (0UL) </span></div>
<div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab2aa9b3ba834bc2039be3e606f51cd07"> 5972</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Msk (0x1UL &lt;&lt; RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Pos) </span></div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="comment">/* Register: RADIO_EVENTS_BCMATCH */</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="comment">/* Description: Bit counter reached bit count value. */</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160; </div>
<div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aafedc01150b4414277aa7a272437f0ce"> 5978</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Pos (0UL) </span></div>
<div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56304a30237ad3078f7b41235a43b5cc"> 5979</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Msk (0x1UL &lt;&lt; RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Pos) </span></div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="comment">/* Register: RADIO_EVENTS_CRCOK */</span></div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="comment">/* Description: Packet received with CRC ok */</span></div>
<div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160; </div>
<div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61d8d9856ded60316c1a18474392c5a5"> 5985</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Pos (0UL) </span></div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a177b57ac4f330ed923e170a83f27db79"> 5986</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Msk (0x1UL &lt;&lt; RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Pos) </span></div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="comment">/* Register: RADIO_EVENTS_CRCERROR */</span></div>
<div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="comment">/* Description: Packet received with CRC error */</span></div>
<div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160; </div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe11dffe6306ed4841ebce357c2ef762"> 5992</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Pos (0UL) </span></div>
<div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a386e83af4e32b1238393f1cfaa1cffc4"> 5993</a></span>&#160;<span class="preprocessor">#define RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Msk (0x1UL &lt;&lt; RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Pos) </span></div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment">/* Register: RADIO_SHORTS */</span></div>
<div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160; </div>
<div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="comment">/* Bit 8 : Shortcut between DISABLED event and RSSISTOP task */</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ada43b69f467cb687533612de3d81a5cf"> 5999</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL) </span></div>
<div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9cc1f7ad52883121f04dcb074326a3e5"> 6000</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL &lt;&lt; RADIO_SHORTS_DISABLED_RSSISTOP_Pos) </span></div>
<div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac441b366aa18352e533ab58802c14443"> 6001</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL) </span></div>
<div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5e88fc2516411754a6873aa47179a83"> 6002</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL) </span></div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="comment">/* Bit 6 : Shortcut between ADDRESS event and BCSTART task */</span></div>
<div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a04b163f62db0185cec85c5b3d90d158e"> 6005</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL) </span></div>
<div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f46f77cdd2cc997ab385a5d579c2a09"> 6006</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL &lt;&lt; RADIO_SHORTS_ADDRESS_BCSTART_Pos) </span></div>
<div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e141abf299eeb39f2a43a24404683a1"> 6007</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL) </span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0395dc6ba317f6fe24b49516a042aaa9"> 6008</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL) </span></div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="comment">/* Bit 5 : Shortcut between END event and START task */</span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a223beb040dc5b480750441e01f74276f"> 6011</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Pos (5UL) </span></div>
<div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6adec080a86746d64ebdfe6544884797"> 6012</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Msk (0x1UL &lt;&lt; RADIO_SHORTS_END_START_Pos) </span></div>
<div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa717d1673e6a280b2aa22898b2cb84a9"> 6013</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Disabled (0UL) </span></div>
<div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa2f9bd544847ec9a99e47b64d2b800d"> 6014</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_START_Enabled (1UL) </span></div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="comment">/* Bit 4 : Shortcut between ADDRESS event and RSSISTART task */</span></div>
<div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac6bbaf605e43271707add7387a335d70"> 6017</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL) </span></div>
<div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ba56ea9b242cdca3b4f2a8289b970f1"> 6018</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL &lt;&lt; RADIO_SHORTS_ADDRESS_RSSISTART_Pos) </span></div>
<div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e9abcd29c68ed564fda4c56a269c1b7"> 6019</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL) </span></div>
<div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a677a173419303fa98bca60a415030d9d"> 6020</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL) </span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="comment">/* Bit 3 : Shortcut between DISABLED event and RXEN task */</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac84747067dc7ff1e36b52ec69f91ea43"> 6023</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Pos (3UL) </span></div>
<div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af612d299947490ec863c6cf77f185915"> 6024</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL &lt;&lt; RADIO_SHORTS_DISABLED_RXEN_Pos) </span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc0f563682d3d8c097d9f570755fcaa7"> 6025</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Disabled (0UL) </span></div>
<div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5bd0d1d6eefc3c55a14993cc4da03415"> 6026</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_RXEN_Enabled (1UL) </span></div>
<div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="comment">/* Bit 2 : Shortcut between DISABLED event and TXEN task */</span></div>
<div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab87a507e2846422f4fdada9236d8ee32"> 6029</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Pos (2UL) </span></div>
<div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f6ba8bff2f928d31ebbdea4bf4a1bbb"> 6030</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL &lt;&lt; RADIO_SHORTS_DISABLED_TXEN_Pos) </span></div>
<div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf726d0ffea94729f7ec50b47e70973c"> 6031</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Disabled (0UL) </span></div>
<div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a471ff288eab00be001e76124f747fe"> 6032</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_DISABLED_TXEN_Enabled (1UL) </span></div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="comment">/* Bit 1 : Shortcut between END event and DISABLE task */</span></div>
<div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79b0f8cad4d993213752b730ca204804"> 6035</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Pos (1UL) </span></div>
<div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a1edfb054212a863bdfffe676901dd3"> 6036</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Msk (0x1UL &lt;&lt; RADIO_SHORTS_END_DISABLE_Pos) </span></div>
<div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2ceddd5d5c44d13a03146c5b401b7996"> 6037</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf495678e9a7dc32ddf30113a7f8343c"> 6038</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_END_DISABLE_Enabled (1UL) </span></div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="comment">/* Bit 0 : Shortcut between READY event and START task */</span></div>
<div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a38f66816b52ce5dccb8a312524288c54"> 6041</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Pos (0UL) </span></div>
<div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af86715ed5de19941c59fcc272202513d"> 6042</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Msk (0x1UL &lt;&lt; RADIO_SHORTS_READY_START_Pos) </span></div>
<div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a23aec1f64ad18ed1b9b41c86f05d0e11"> 6043</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Disabled (0UL) </span></div>
<div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a691ff2fe180f40717fd5a0a1f7a9e372"> 6044</a></span>&#160;<span class="preprocessor">#define RADIO_SHORTS_READY_START_Enabled (1UL) </span></div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="comment">/* Register: RADIO_INTENSET */</span></div>
<div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160; </div>
<div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="comment">/* Bit 13 : Write &#39;1&#39; to Enable interrupt for CRCERROR event */</span></div>
<div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adac1638d7eba1ea5c114ca5c4f7befc7"> 6050</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCERROR_Pos (13UL) </span></div>
<div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a122e7da501566466b8b4963d8a0f573c"> 6051</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCERROR_Msk (0x1UL &lt;&lt; RADIO_INTENSET_CRCERROR_Pos) </span></div>
<div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a66886473effe8b7e54b17959161ee55f"> 6052</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b4ecf2a595c72441fff1e1ea5582959"> 6053</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88fa4a48be323584f97db0432a005cb9"> 6054</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCERROR_Set (1UL) </span></div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="comment">/* Bit 12 : Write &#39;1&#39; to Enable interrupt for CRCOK event */</span></div>
<div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b86629802345a0145cdd5975dfc1880"> 6057</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCOK_Pos (12UL) </span></div>
<div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61c6370e647a3339a101438dc329eedc"> 6058</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCOK_Msk (0x1UL &lt;&lt; RADIO_INTENSET_CRCOK_Pos) </span></div>
<div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2f0932afe5215f3e99dc5a56224bdf09"> 6059</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCOK_Disabled (0UL) </span></div>
<div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade6f028057178c291279647d46a328a5"> 6060</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCOK_Enabled (1UL) </span></div>
<div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa1d00f9284a63efe67defe81b89acd27"> 6061</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_CRCOK_Set (1UL) </span></div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="comment">/* Bit 10 : Write &#39;1&#39; to Enable interrupt for BCMATCH event */</span></div>
<div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac88aa4672faecfcb8d75df737fff061f"> 6064</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Pos (10UL) </span></div>
<div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1bf753d8353790f77d27a66a0ac341a"> 6065</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENSET_BCMATCH_Pos) </span></div>
<div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace8bd0e62085b47903298953b7fa60eb"> 6066</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Disabled (0UL) </span></div>
<div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a78dc0494d2635fdb04a35a7b039d2ccb"> 6067</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Enabled (1UL) </span></div>
<div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9749846e89da58b8304c2a9542e9447d"> 6068</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_BCMATCH_Set (1UL) </span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for RSSIEND event */</span></div>
<div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a253a6842e01300fa412a13a11882bd64"> 6071</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Pos (7UL) </span></div>
<div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae4d5ce80425d98f13347e5ff02755f86"> 6072</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Msk (0x1UL &lt;&lt; RADIO_INTENSET_RSSIEND_Pos) </span></div>
<div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1b97f5eae72e2b4479ed46e0e7879e78"> 6073</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Disabled (0UL) </span></div>
<div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a19a1c655df3ba012bd299b43f4ae4dec"> 6074</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Enabled (1UL) </span></div>
<div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57c9f8234bcc92ee173e7f74f1b0f60a"> 6075</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_RSSIEND_Set (1UL) </span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for DEVMISS event */</span></div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a088bc2cf71e6819884d16bff421e1ed3"> 6078</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Pos (6UL) </span></div>
<div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56156d450ba087e5324603beba5a6303"> 6079</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Msk (0x1UL &lt;&lt; RADIO_INTENSET_DEVMISS_Pos) </span></div>
<div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6891f4638a9542bd63f069a876250b53"> 6080</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Disabled (0UL) </span></div>
<div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb1e3ca963e69215bd60b0d1cbae74f0"> 6081</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Enabled (1UL) </span></div>
<div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1c365aabf4376b09d441915436070408"> 6082</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMISS_Set (1UL) </span></div>
<div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for DEVMATCH event */</span></div>
<div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abde95942ebe954a35ac97947a8535132"> 6085</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Pos (5UL) </span></div>
<div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3552131b47ed3d9cddf78296c6826f20"> 6086</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENSET_DEVMATCH_Pos) </span></div>
<div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7273c20a8b6dac3dad1168fad8a8901c"> 6087</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Disabled (0UL) </span></div>
<div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea2bb2204e8975a8e83326b65451f226"> 6088</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Enabled (1UL) </span></div>
<div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a345654c96a541e29ea8303c4d6a991dc"> 6089</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DEVMATCH_Set (1UL) </span></div>
<div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for DISABLED event */</span></div>
<div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2328b2c33bc74c8a01d44f2cba7841de"> 6092</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Pos (4UL) </span></div>
<div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77923ed8c3fadf14e488a99987dac4a6"> 6093</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Msk (0x1UL &lt;&lt; RADIO_INTENSET_DISABLED_Pos) </span></div>
<div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5c61dea0f75a8d657b975caef09388ea"> 6094</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Disabled (0UL) </span></div>
<div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a407fa0db2efc6a7ea8a874bcb168a4dd"> 6095</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Enabled (1UL) </span></div>
<div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1cca873e6427bd41fa4fba922527c92a"> 6096</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_DISABLED_Set (1UL) </span></div>
<div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for END event */</span></div>
<div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a217c4208510cbaa5abd04a47634dd594"> 6099</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Pos (3UL) </span></div>
<div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8dbe00adee365f17d964cfa8c89b24e4"> 6100</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Msk (0x1UL &lt;&lt; RADIO_INTENSET_END_Pos) </span></div>
<div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5be5c3627cb0b19d2593479d45efdb6"> 6101</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Disabled (0UL) </span></div>
<div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#add8d83c732a1e481a9fea933582f6185"> 6102</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Enabled (1UL) </span></div>
<div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7db652c66d31170e748885e2ce0a45e5"> 6103</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_END_Set (1UL) </span></div>
<div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for PAYLOAD event */</span></div>
<div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc5745955569a894d5fcd168319628c5"> 6106</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Pos (2UL) </span></div>
<div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d502b3e163cd2faea4bbbeac829008f"> 6107</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Msk (0x1UL &lt;&lt; RADIO_INTENSET_PAYLOAD_Pos) </span></div>
<div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8374baae33316d380232a0fb4d3bbf30"> 6108</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Disabled (0UL) </span></div>
<div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0012a60614f03a65b92badcba20e0fe2"> 6109</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Enabled (1UL) </span></div>
<div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee075de8295d315b040b8e089305bd65"> 6110</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_PAYLOAD_Set (1UL) </span></div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for ADDRESS event */</span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a09fb38a8878aee16b68f202549613402"> 6113</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Pos (1UL) </span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b765a5c0f28eacd2c17d1905895ad3a"> 6114</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Msk (0x1UL &lt;&lt; RADIO_INTENSET_ADDRESS_Pos) </span></div>
<div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5ed0973747f25d4335a6316ef4947f9"> 6115</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Disabled (0UL) </span></div>
<div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1bcaae284197128ebddd3d20aee2249c"> 6116</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Enabled (1UL) </span></div>
<div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c57d15b0363621754e6018ce00ec16c"> 6117</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_ADDRESS_Set (1UL) </span></div>
<div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for READY event */</span></div>
<div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9b0714136a8b383ec97b9a988355e939"> 6120</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Pos (0UL) </span></div>
<div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad06cc148a832bff90a3674ce66b85a02"> 6121</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Msk (0x1UL &lt;&lt; RADIO_INTENSET_READY_Pos) </span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a467eb825e7d6018cd6a1dfae83e3fcd5"> 6122</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Disabled (0UL) </span></div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a5ce0fb70b1ac4e4f5b5145fd171f9c"> 6123</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Enabled (1UL) </span></div>
<div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b157a79d0faf210b6c7d79d28c3ef43"> 6124</a></span>&#160;<span class="preprocessor">#define RADIO_INTENSET_READY_Set (1UL) </span></div>
<div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="comment">/* Register: RADIO_INTENCLR */</span></div>
<div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160; </div>
<div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="comment">/* Bit 13 : Write &#39;1&#39; to Disable interrupt for CRCERROR event */</span></div>
<div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa2c7e5fde1e8a259be07e0455d4826a"> 6130</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCERROR_Pos (13UL) </span></div>
<div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4cd620b6e1abf2b9b7b4c37b23eaa1fa"> 6131</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCERROR_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_CRCERROR_Pos) </span></div>
<div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc74c29f98d1f9be55102a922bb28ca0"> 6132</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0c8320b693ee2604355ea9b92882faf"> 6133</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88a3a698e58e2f107d2421ebfc08387b"> 6134</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCERROR_Clear (1UL) </span></div>
<div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="comment">/* Bit 12 : Write &#39;1&#39; to Disable interrupt for CRCOK event */</span></div>
<div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a48a6fbf9d4cf50ca6b8737682e10b754"> 6137</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCOK_Pos (12UL) </span></div>
<div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad657ab6173b33790d30bf52cc146c09"> 6138</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCOK_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_CRCOK_Pos) </span></div>
<div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea40c1fe791cbbb71422feb02240d305"> 6139</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCOK_Disabled (0UL) </span></div>
<div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6eb3b625da7ee904138e86c41628571e"> 6140</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCOK_Enabled (1UL) </span></div>
<div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0f8a1895b5447a6a3d89af447717589b"> 6141</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_CRCOK_Clear (1UL) </span></div>
<div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="comment">/* Bit 10 : Write &#39;1&#39; to Disable interrupt for BCMATCH event */</span></div>
<div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a38121cd9107f0c91013805e6d0e77dd3"> 6144</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Pos (10UL) </span></div>
<div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#accfec3ffdd585e0a6856d73fac0b52d8"> 6145</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_BCMATCH_Pos) </span></div>
<div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5be3e1f654084bd88dd4f86be1a92092"> 6146</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Disabled (0UL) </span></div>
<div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a084ff06a2100de984ee9ea3fb3ca5395"> 6147</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Enabled (1UL) </span></div>
<div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2eb0bb8deea6953f3cbc9e557cb41dc4"> 6148</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_BCMATCH_Clear (1UL) </span></div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for RSSIEND event */</span></div>
<div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab59a4c40de9cccb9e3e6fa4958ebf25d"> 6151</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Pos (7UL) </span></div>
<div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac33192539c985d39b900c53771aad4ce"> 6152</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_RSSIEND_Pos) </span></div>
<div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a641731cf49e4aa2f6e4944ed1bceeccf"> 6153</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Disabled (0UL) </span></div>
<div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae17e37afe0a0880265e8cb9810f85843"> 6154</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Enabled (1UL) </span></div>
<div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adbe2cebb4af3d618c075d0d712b9f640"> 6155</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_RSSIEND_Clear (1UL) </span></div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for DEVMISS event */</span></div>
<div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abce83aecfaf7741b95033cec30220238"> 6158</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Pos (6UL) </span></div>
<div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9223353aadd81492cc9770f0b74d360"> 6159</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_DEVMISS_Pos) </span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d816f27a4403acf558ef3644e8e0267"> 6160</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Disabled (0UL) </span></div>
<div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a606dfd45f82cf69eda6698540f585673"> 6161</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Enabled (1UL) </span></div>
<div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39710c5f8b2f4d851242ba42a81d01ed"> 6162</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMISS_Clear (1UL) </span></div>
<div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for DEVMATCH event */</span></div>
<div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b07bb599f35d64c8587fa98013f4688"> 6165</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Pos (5UL) </span></div>
<div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#accc7b1fd9772f1f3ef932426099a0b6b"> 6166</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_DEVMATCH_Pos) </span></div>
<div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a45d20dc23a2dde49b7a0b1611b479cb4"> 6167</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Disabled (0UL) </span></div>
<div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a214beeac6f66ee2b0282662535c894"> 6168</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Enabled (1UL) </span></div>
<div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57963813171772351f3129b4d3da2a00"> 6169</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DEVMATCH_Clear (1UL) </span></div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for DISABLED event */</span></div>
<div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a2e8d88ba3ff0e2d2b660eba0831c2b"> 6172</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Pos (4UL) </span></div>
<div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afaec8c4dd339d18cf6af327ea65424fe"> 6173</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_DISABLED_Pos) </span></div>
<div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7012c055aa5e3dedbe38f68ddc596d03"> 6174</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Disabled (0UL) </span></div>
<div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a50c2b43828fc075336833da3bed6b24a"> 6175</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Enabled (1UL) </span></div>
<div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#accb9a266f25bcce7e606d5d0824db911"> 6176</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_DISABLED_Clear (1UL) </span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for END event */</span></div>
<div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae7744bbd4574b5d9eb721cbed4376e57"> 6179</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Pos (3UL) </span></div>
<div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1b88898c6e07c3e818fb7e5060481fb"> 6180</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_END_Pos) </span></div>
<div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3dbe434cf3a83271fdaf89b57bcc849"> 6181</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Disabled (0UL) </span></div>
<div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5748a28eb557e7dd00d8fe16005634e7"> 6182</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Enabled (1UL) </span></div>
<div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1586ee0f02047ad0ba3fca8db12bc76b"> 6183</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_END_Clear (1UL) </span></div>
<div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for PAYLOAD event */</span></div>
<div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae03b963f2378af999abcfa7d8a664d0d"> 6186</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Pos (2UL) </span></div>
<div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5394cc945e019c7fc13e7c6a258c64f9"> 6187</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_PAYLOAD_Pos) </span></div>
<div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a06a1583f0031f0678b6be25325238658"> 6188</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Disabled (0UL) </span></div>
<div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9273d73399110a45bb2525d21a68d3ac"> 6189</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Enabled (1UL) </span></div>
<div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac326981fac0d158a7468cc8f5a5e9315"> 6190</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_PAYLOAD_Clear (1UL) </span></div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for ADDRESS event */</span></div>
<div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9d5eb5e9e988740d3ef4841fb1cf9a63"> 6193</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Pos (1UL) </span></div>
<div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6498b89325c927a574d372965524e990"> 6194</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_ADDRESS_Pos) </span></div>
<div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4202faced0b32f1d4909deeee3cb8e5a"> 6195</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Disabled (0UL) </span></div>
<div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24dcdd33411d34b692f23598ead98134"> 6196</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Enabled (1UL) </span></div>
<div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0893eb5dada3088b9b85c62633a705d6"> 6197</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_ADDRESS_Clear (1UL) </span></div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for READY event */</span></div>
<div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13a15ef79c581f51ccaf5eab24098875"> 6200</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Pos (0UL) </span></div>
<div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7777ec0302669a6687ed33a5d40a2a51"> 6201</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Msk (0x1UL &lt;&lt; RADIO_INTENCLR_READY_Pos) </span></div>
<div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af83385f25c96ea741e4b8ad2be4341e5"> 6202</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Disabled (0UL) </span></div>
<div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a981d2935cddbf57e0d6d31fd790b222f"> 6203</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Enabled (1UL) </span></div>
<div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5a211f1e9ca590fd3dd4c501281c8ad"> 6204</a></span>&#160;<span class="preprocessor">#define RADIO_INTENCLR_READY_Clear (1UL) </span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="comment">/* Register: RADIO_CRCSTATUS */</span></div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="comment">/* Description: CRC status */</span></div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160; </div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="comment">/* Bit 0 : CRC status of packet received */</span></div>
<div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42dbb01040e4f112de65d58b90d9ee24"> 6210</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_Pos (0UL) </span></div>
<div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29ea2c2bc4db4fa955d0d6b346f3c32c"> 6211</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL &lt;&lt; RADIO_CRCSTATUS_CRCSTATUS_Pos) </span></div>
<div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a067b625669517d93314ba312a5a08608"> 6212</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL) </span></div>
<div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7cd51481127fe71bbce06701e23bfff7"> 6213</a></span>&#160;<span class="preprocessor">#define RADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL) </span></div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="comment">/* Register: RADIO_RXMATCH */</span></div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="comment">/* Description: Received address */</span></div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160; </div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="comment">/* Bits 2..0 : Received address */</span></div>
<div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98de1ebba077e099f159c6ff77f0afc9"> 6219</a></span>&#160;<span class="preprocessor">#define RADIO_RXMATCH_RXMATCH_Pos (0UL) </span></div>
<div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab2f19796e4550318cc45fbfc802a6102"> 6220</a></span>&#160;<span class="preprocessor">#define RADIO_RXMATCH_RXMATCH_Msk (0x7UL &lt;&lt; RADIO_RXMATCH_RXMATCH_Pos) </span></div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="comment">/* Register: RADIO_RXCRC */</span></div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="comment">/* Description: CRC field of previously received packet */</span></div>
<div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160; </div>
<div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="comment">/* Bits 23..0 : CRC field of previously received packet */</span></div>
<div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc07a0478d49fe12e231e9b5b9bf9436"> 6226</a></span>&#160;<span class="preprocessor">#define RADIO_RXCRC_RXCRC_Pos (0UL) </span></div>
<div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa81d38069a704bc27f0188f06c743b94"> 6227</a></span>&#160;<span class="preprocessor">#define RADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL &lt;&lt; RADIO_RXCRC_RXCRC_Pos) </span></div>
<div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="comment">/* Register: RADIO_DAI */</span></div>
<div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="comment">/* Description: Device address match index */</span></div>
<div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160; </div>
<div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="comment">/* Bits 2..0 : Device address match index */</span></div>
<div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a424247e1227b6933ee82b421d4c954f7"> 6233</a></span>&#160;<span class="preprocessor">#define RADIO_DAI_DAI_Pos (0UL) </span></div>
<div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afd68ff92266060edb158a8ccdcdaa7b2"> 6234</a></span>&#160;<span class="preprocessor">#define RADIO_DAI_DAI_Msk (0x7UL &lt;&lt; RADIO_DAI_DAI_Pos) </span></div>
<div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="comment">/* Register: RADIO_PACKETPTR */</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="comment">/* Description: Packet pointer */</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160; </div>
<div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="comment">/* Bits 31..0 : Packet pointer */</span></div>
<div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad4e7db2ad68bc87b2d112068b85728b5"> 6240</a></span>&#160;<span class="preprocessor">#define RADIO_PACKETPTR_PACKETPTR_Pos (0UL) </span></div>
<div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e48031fc5346367771310aa8052d63a"> 6241</a></span>&#160;<span class="preprocessor">#define RADIO_PACKETPTR_PACKETPTR_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_PACKETPTR_PACKETPTR_Pos) </span></div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="comment">/* Register: RADIO_FREQUENCY */</span></div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="comment">/* Description: Frequency */</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160; </div>
<div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="comment">/* Bit 8 : Channel map selection. */</span></div>
<div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e2e06feb3090d74d03d7c07232e87a7"> 6247</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_MAP_Pos (8UL) </span></div>
<div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8d1aaa6e1c783e90eb9ace03b6565c35"> 6248</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_MAP_Msk (0x1UL &lt;&lt; RADIO_FREQUENCY_MAP_Pos) </span></div>
<div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8d4f448ac26ea643d7080cd7d28b4737"> 6249</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_MAP_Default (0UL) </span></div>
<div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a97ab7ec0be69307397bffa070b1593db"> 6250</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_MAP_Low (1UL) </span></div>
<div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="comment">/* Bits 6..0 : Radio channel frequency */</span></div>
<div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95b393bdd1e6afef2b5cb8d6471c6fa9"> 6253</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_FREQUENCY_Pos (0UL) </span></div>
<div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a344b082dbbf7598f28729970e9ac14aa"> 6254</a></span>&#160;<span class="preprocessor">#define RADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL &lt;&lt; RADIO_FREQUENCY_FREQUENCY_Pos) </span></div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="comment">/* Register: RADIO_TXPOWER */</span></div>
<div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="comment">/* Description: Output power */</span></div>
<div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160; </div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="comment">/* Bits 7..0 : RADIO output power. */</span></div>
<div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8709c04d5cdb75b16ba86b1cd93fabf0"> 6260</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos (0UL) </span></div>
<div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1938d452fa2129c5319765f0948eedea"> 6261</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Msk (0xFFUL &lt;&lt; RADIO_TXPOWER_TXPOWER_Pos) </span></div>
<div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5cd0476db3db8c7224e29ffc2c177036"> 6262</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_0dBm (0x00UL) </span></div>
<div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0f3a3d1feb07b953d268a30ee7b6c084"> 6263</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos3dBm (0x03UL) </span></div>
<div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aab144f486d82c1693271db5681ecdcd4"> 6264</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Pos4dBm (0x04UL) </span></div>
<div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a52df4a7ec9c32f111fcfc6321f5ce97e"> 6265</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg30dBm (0xD8UL) </span></div>
<div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab36c8b4497fa5e0f81ecefdcfb078b46"> 6266</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg40dBm (0xD8UL) </span></div>
<div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a07ea2015c86f6977a398b7df84bb26f1"> 6267</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL) </span></div>
<div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a984c6c9c3ca15944ca995c497809ac5e"> 6268</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL) </span></div>
<div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#affa36187a9efb7e5539c83af54d94022"> 6269</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL) </span></div>
<div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a69f2e9e36ab8e037febcf172882283aa"> 6270</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL) </span></div>
<div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acebd139d4832abf0f0552232d89d6b95"> 6271</a></span>&#160;<span class="preprocessor">#define RADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL) </span></div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="comment">/* Register: RADIO_MODE */</span></div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="comment">/* Description: Data rate and modulation */</span></div>
<div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160; </div>
<div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="comment">/* Bits 3..0 : Radio data rate and modulation setting. The radio supports Frequency-shift Keying (FSK) modulation. */</span></div>
<div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e20851b60abd92a67cd0b27d8247887"> 6277</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Pos (0UL) </span></div>
<div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9aa5c617446624875a1def2a35eb028b"> 6278</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Msk (0xFUL &lt;&lt; RADIO_MODE_MODE_Pos) </span></div>
<div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7318ce7766500f3ff3ba5062bfda1413"> 6279</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Nrf_1Mbit (0UL) </span></div>
<div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aacbbe95a770bdc8238b4da36d3bc7512"> 6280</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Nrf_2Mbit (1UL) </span></div>
<div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9b0e2e4e28b47a3d31c65017d4b95c3c"> 6281</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Ble_1Mbit (3UL) </span></div>
<div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7247e25ea085d5b5d479fd9378ba18ed"> 6282</a></span>&#160;<span class="preprocessor">#define RADIO_MODE_MODE_Ble_2Mbit (4UL) </span></div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="comment">/* Register: RADIO_PCNF0 */</span></div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="comment">/* Description: Packet configuration register 0 */</span></div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160; </div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="comment">/* Bit 24 : Length of preamble on air. Decision point: TASKS_START task */</span></div>
<div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4bc9f96b1d71cd0a4b6e0e1dc8f4c42"> 6288</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_PLEN_Pos (24UL) </span></div>
<div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a71b0019c85a80796e0d71018f6de10c7"> 6289</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_PLEN_Msk (0x1UL &lt;&lt; RADIO_PCNF0_PLEN_Pos) </span></div>
<div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d9732a9ceb0f583c8090226b7e6d502"> 6290</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_PLEN_8bit (0UL) </span></div>
<div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3da9e0752f588d54d84e8d36bcddff43"> 6291</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_PLEN_16bit (1UL) </span></div>
<div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="comment">/* Bit 20 : Include or exclude S1 field in RAM */</span></div>
<div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7dcc45a833d47df9e96fe6a41f4b08ee"> 6294</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1INCL_Pos (20UL) </span></div>
<div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c833e5a37ae3b8827f4cdd1c0687a9b"> 6295</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1INCL_Msk (0x1UL &lt;&lt; RADIO_PCNF0_S1INCL_Pos) </span></div>
<div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a218f67d3795a93c3db4f6cbf024c374f"> 6296</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1INCL_Automatic (0UL) </span></div>
<div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7affda17b62ad810cf561f32d8c089fe"> 6297</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1INCL_Include (1UL) </span></div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="comment">/* Bits 19..16 : Length on air of S1 field in number of bits. */</span></div>
<div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a02d1c8700f250376c47f876a43e16b80"> 6300</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1LEN_Pos (16UL) </span></div>
<div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac95edb85ccab41c8bc983be0aee891f9"> 6301</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S1LEN_Msk (0xFUL &lt;&lt; RADIO_PCNF0_S1LEN_Pos) </span></div>
<div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="comment">/* Bit 8 : Length on air of S0 field in number of bytes. */</span></div>
<div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d3bd1265d79a752ff946a4fc46267cd"> 6304</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S0LEN_Pos (8UL) </span></div>
<div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9b8e1606032611e1ef3410327b62d7a"> 6305</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_S0LEN_Msk (0x1UL &lt;&lt; RADIO_PCNF0_S0LEN_Pos) </span></div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="comment">/* Bits 3..0 : Length on air of LENGTH field in number of bits. */</span></div>
<div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa4878c05c427907eb7b051ed800e86c"> 6308</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_LFLEN_Pos (0UL) </span></div>
<div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a061cad5db7746bd2099db48c37df63d0"> 6309</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF0_LFLEN_Msk (0xFUL &lt;&lt; RADIO_PCNF0_LFLEN_Pos) </span></div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="comment">/* Register: RADIO_PCNF1 */</span></div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="comment">/* Description: Packet configuration register 1 */</span></div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160; </div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="comment">/* Bit 25 : Enable or disable packet whitening */</span></div>
<div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8630636a23aeb3a9a84504ec1255b843"> 6315</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Pos (25UL) </span></div>
<div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a724ebe9f1f4b399cd87a3f937bf3a36e"> 6316</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Msk (0x1UL &lt;&lt; RADIO_PCNF1_WHITEEN_Pos) </span></div>
<div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaec97a698c9f25d64429503979de1c34"> 6317</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Disabled (0UL) </span></div>
<div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af612dd69427fc17a9cc4c988bef132ff"> 6318</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_WHITEEN_Enabled (1UL) </span></div>
<div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="comment">/* Bit 24 : On air endianness of packet, this applies to the S0, LENGTH, S1 and the PAYLOAD fields. */</span></div>
<div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af45084783916195d052364856c933cd6"> 6321</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Pos (24UL) </span></div>
<div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a87a954361361db944d80f4b90c00fece"> 6322</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Msk (0x1UL &lt;&lt; RADIO_PCNF1_ENDIAN_Pos) </span></div>
<div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd0e7455bfdc8fa04006adf9b6e06c5b"> 6323</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Little (0UL) </span></div>
<div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2de33d439cafc555f8cdaba5cd3ce2fb"> 6324</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_ENDIAN_Big (1UL) </span></div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="comment">/* Bits 18..16 : Base address length in number of bytes */</span></div>
<div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9180cca97391f799844fd44a3b818695"> 6327</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_BALEN_Pos (16UL) </span></div>
<div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6292b9388987272247ccf73f79b3bd12"> 6328</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_BALEN_Msk (0x7UL &lt;&lt; RADIO_PCNF1_BALEN_Pos) </span></div>
<div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="comment">/* Bits 15..8 : Static length in number of bytes */</span></div>
<div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae25b0e3b34390a1f4d57815b828f6f82"> 6331</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_STATLEN_Pos (8UL) </span></div>
<div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad834d813232718a2dbba18b7ae3a7cf0"> 6332</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_STATLEN_Msk (0xFFUL &lt;&lt; RADIO_PCNF1_STATLEN_Pos) </span></div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="comment">/* Bits 7..0 : Maximum length of packet payload. If the packet payload is larger than MAXLEN, the radio will truncate the payload to MAXLEN. */</span></div>
<div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8d40c0dc320bede3c9b07ca08c13096"> 6335</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_MAXLEN_Pos (0UL) </span></div>
<div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a21988a6b296dedd6228cc5aa99e29abc"> 6336</a></span>&#160;<span class="preprocessor">#define RADIO_PCNF1_MAXLEN_Msk (0xFFUL &lt;&lt; RADIO_PCNF1_MAXLEN_Pos) </span></div>
<div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="comment">/* Register: RADIO_BASE0 */</span></div>
<div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="comment">/* Description: Base address 0 */</span></div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160; </div>
<div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="comment">/* Bits 31..0 : Base address 0 */</span></div>
<div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83929a0b39330b6b4c639a7ee1272477"> 6342</a></span>&#160;<span class="preprocessor">#define RADIO_BASE0_BASE0_Pos (0UL) </span></div>
<div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5587071f2705dfa8f43da09ced55d27"> 6343</a></span>&#160;<span class="preprocessor">#define RADIO_BASE0_BASE0_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_BASE0_BASE0_Pos) </span></div>
<div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="comment">/* Register: RADIO_BASE1 */</span></div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="comment">/* Description: Base address 1 */</span></div>
<div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160; </div>
<div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="comment">/* Bits 31..0 : Base address 1 */</span></div>
<div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aed1d90ba71c7a5620e093b0a12efdf3d"> 6349</a></span>&#160;<span class="preprocessor">#define RADIO_BASE1_BASE1_Pos (0UL) </span></div>
<div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afafe7c8af4a4f481b5ca25874a61569a"> 6350</a></span>&#160;<span class="preprocessor">#define RADIO_BASE1_BASE1_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_BASE1_BASE1_Pos) </span></div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="comment">/* Register: RADIO_PREFIX0 */</span></div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="comment">/* Description: Prefixes bytes for logical addresses 0-3 */</span></div>
<div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160; </div>
<div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="comment">/* Bits 31..24 : Address prefix 3. */</span></div>
<div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad394223b369b298725c046a795aef6b1"> 6356</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP3_Pos (24UL) </span></div>
<div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc9f8a3a970bfdeead080c6546bb18c9"> 6357</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP3_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP3_Pos) </span></div>
<div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="comment">/* Bits 23..16 : Address prefix 2. */</span></div>
<div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a85865c414b831e7403ee213b428766ef"> 6360</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP2_Pos (16UL) </span></div>
<div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae93662cc0ca3c8516c9a0c9a4dcee84b"> 6361</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP2_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP2_Pos) </span></div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="comment">/* Bits 15..8 : Address prefix 1. */</span></div>
<div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1e974f5d9f9542b40a77b94679d49b56"> 6364</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP1_Pos (8UL) </span></div>
<div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4f9dca82433a0ef48407ecb68b9946d"> 6365</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP1_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP1_Pos) </span></div>
<div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="comment">/* Bits 7..0 : Address prefix 0. */</span></div>
<div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0a44ad0de7b8ba874186bd61f4f5b7f6"> 6368</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP0_Pos (0UL) </span></div>
<div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3595bf45dc8746183a94e05a41136b7a"> 6369</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX0_AP0_Msk (0xFFUL &lt;&lt; RADIO_PREFIX0_AP0_Pos) </span></div>
<div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="comment">/* Register: RADIO_PREFIX1 */</span></div>
<div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="comment">/* Description: Prefixes bytes for logical addresses 4-7 */</span></div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160; </div>
<div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="comment">/* Bits 31..24 : Address prefix 7. */</span></div>
<div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0419d193c5e478c4ceccdea32bda83a3"> 6375</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP7_Pos (24UL) </span></div>
<div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0c031f87e4fee0e072754a13a6aebd5"> 6376</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP7_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP7_Pos) </span></div>
<div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="comment">/* Bits 23..16 : Address prefix 6. */</span></div>
<div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5a878291a75b61f60b410e90dd0dd4f5"> 6379</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP6_Pos (16UL) </span></div>
<div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2886599efd2e55ebd9991fc864a02cf9"> 6380</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP6_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP6_Pos) </span></div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="comment">/* Bits 15..8 : Address prefix 5. */</span></div>
<div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a143d315a1b9eb62ca528eecabcdd185b"> 6383</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP5_Pos (8UL) </span></div>
<div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a452f8597a535c19652263e20149edfdf"> 6384</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP5_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP5_Pos) </span></div>
<div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="comment">/* Bits 7..0 : Address prefix 4. */</span></div>
<div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57c5e1f7f18150ac68dbf562ef0f07eb"> 6387</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP4_Pos (0UL) </span></div>
<div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afae1c5f47142d519f21914c7111be286"> 6388</a></span>&#160;<span class="preprocessor">#define RADIO_PREFIX1_AP4_Msk (0xFFUL &lt;&lt; RADIO_PREFIX1_AP4_Pos) </span></div>
<div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="comment">/* Register: RADIO_TXADDRESS */</span></div>
<div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="comment">/* Description: Transmit address select */</span></div>
<div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160; </div>
<div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;<span class="comment">/* Bits 2..0 : Transmit address select */</span></div>
<div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b0bdaed9cf3141f6438c3d5614837f8"> 6394</a></span>&#160;<span class="preprocessor">#define RADIO_TXADDRESS_TXADDRESS_Pos (0UL) </span></div>
<div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a992ec275cce2a3c633435120104ab1a0"> 6395</a></span>&#160;<span class="preprocessor">#define RADIO_TXADDRESS_TXADDRESS_Msk (0x7UL &lt;&lt; RADIO_TXADDRESS_TXADDRESS_Pos) </span></div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="comment">/* Register: RADIO_RXADDRESSES */</span></div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="comment">/* Description: Receive address select */</span></div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160; </div>
<div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="comment">/* Bit 7 : Enable or disable reception on logical address 7. */</span></div>
<div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a15bde5be166dcb5c0f852608f2bb361f"> 6401</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Pos (7UL) </span></div>
<div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c58f68024a26fd71a0a78e55d0eaa5d"> 6402</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR7_Pos) </span></div>
<div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a38b15b1bb522ab2665cdda9b66b81894"> 6403</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Disabled (0UL) </span></div>
<div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e0fc57ef6b99ebbcf8e069867afd579"> 6404</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR7_Enabled (1UL) </span></div>
<div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="comment">/* Bit 6 : Enable or disable reception on logical address 6. */</span></div>
<div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a34e97f285726f1c30a2ee1a2249ae366"> 6407</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Pos (6UL) </span></div>
<div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad67e1da7c2c204825f35d6e9d123ba1e"> 6408</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR6_Pos) </span></div>
<div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47c74732cb7796dc14b191c84a4d9d22"> 6409</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Disabled (0UL) </span></div>
<div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a46abe2463c4b0f554072e0982666f899"> 6410</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR6_Enabled (1UL) </span></div>
<div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="comment">/* Bit 5 : Enable or disable reception on logical address 5. */</span></div>
<div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98bf0cd19b8ebbe4dea836fe1856bc15"> 6413</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Pos (5UL) </span></div>
<div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#addff977039056588d1a5938363d515dd"> 6414</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR5_Pos) </span></div>
<div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae3ab31c9375852d20420496edb7668fd"> 6415</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Disabled (0UL) </span></div>
<div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c0b780655a170bdfb0e9ba37327bc21"> 6416</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR5_Enabled (1UL) </span></div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="comment">/* Bit 4 : Enable or disable reception on logical address 4. */</span></div>
<div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7f074c661b1bab7d5eaa5bdc58cb6c94"> 6419</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Pos (4UL) </span></div>
<div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a081035347fc7a0792606362e1dd0a011"> 6420</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR4_Pos) </span></div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac616ddc8994d4d133ec77bf055d7f38"> 6421</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Disabled (0UL) </span></div>
<div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a90f102cb7b75498a35268570c6ff9877"> 6422</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR4_Enabled (1UL) </span></div>
<div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="comment">/* Bit 3 : Enable or disable reception on logical address 3. */</span></div>
<div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afe4e7fc11675f23524bbee8b1039f7d9"> 6425</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Pos (3UL) </span></div>
<div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf522eadfe3d672bd2862769f6752e3d"> 6426</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR3_Pos) </span></div>
<div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d24a08f801faa167ca06080b7ace0d2"> 6427</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Disabled (0UL) </span></div>
<div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5f7cdc92e7bc27fe12116be6c0479ea6"> 6428</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR3_Enabled (1UL) </span></div>
<div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="comment">/* Bit 2 : Enable or disable reception on logical address 2. */</span></div>
<div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88cb0242d7c428454c74d37fc6e718ec"> 6431</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Pos (2UL) </span></div>
<div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3d59bd76d1b8ff10f288771d7fc5051a"> 6432</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR2_Pos) </span></div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e6d1e286f26461cc732902daa6f8fe8"> 6433</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Disabled (0UL) </span></div>
<div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e2b84a9e5974de122d0aac8eadf512a"> 6434</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR2_Enabled (1UL) </span></div>
<div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="comment">/* Bit 1 : Enable or disable reception on logical address 1. */</span></div>
<div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1aa8c40688738dc660736b6473bc53f7"> 6437</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Pos (1UL) </span></div>
<div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59d45bed80bafd0487068fc04e8c9dc3"> 6438</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR1_Pos) </span></div>
<div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe2c36b10a9b825974663143f018f119"> 6439</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Disabled (0UL) </span></div>
<div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a62fa4b47695dc3624b155fd03a7a5e19"> 6440</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR1_Enabled (1UL) </span></div>
<div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="comment">/* Bit 0 : Enable or disable reception on logical address 0. */</span></div>
<div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a103a47acfc9695ce2e4862029884fdb9"> 6443</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Pos (0UL) </span></div>
<div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa064817099fe49d3345fba7988aef849"> 6444</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Msk (0x1UL &lt;&lt; RADIO_RXADDRESSES_ADDR0_Pos) </span></div>
<div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d2d394dfc1384c3c65fb7ce49c8869c"> 6445</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Disabled (0UL) </span></div>
<div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a827a66dde64bf56dd5c644ea7b6decb1"> 6446</a></span>&#160;<span class="preprocessor">#define RADIO_RXADDRESSES_ADDR0_Enabled (1UL) </span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="comment">/* Register: RADIO_CRCCNF */</span></div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="comment">/* Description: CRC configuration */</span></div>
<div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160; </div>
<div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="comment">/* Bit 8 : Include or exclude packet address field out of CRC calculation. */</span></div>
<div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af0e2eb404932b2d35345caa620888f07"> 6452</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Pos (8UL) </span></div>
<div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a584c47c7d154aa9ae152e2ac28401849"> 6453</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Msk (0x1UL &lt;&lt; RADIO_CRCCNF_SKIPADDR_Pos) </span></div>
<div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aba9ece29792c8a9715502b9796480499"> 6454</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Include (0UL) </span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abba2174ea9dd4a6a8af5e3a9b368a066"> 6455</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_SKIPADDR_Skip (1UL) </span></div>
<div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="comment">/* Bits 1..0 : CRC length in number of bytes. */</span></div>
<div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a31ae2c684aeaa99b82f934d59dc812da"> 6458</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Pos (0UL) </span></div>
<div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0f15cc5a1d5035363e9b4cd7d36034bb"> 6459</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Msk (0x3UL &lt;&lt; RADIO_CRCCNF_LEN_Pos) </span></div>
<div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab776649112d0ef2c024a4307b0518cad"> 6460</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Disabled (0UL) </span></div>
<div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abba5e409052093d706dbba8bb3e7fb19"> 6461</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_One (1UL) </span></div>
<div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e543fa89197ec4451f725b7947f13e6"> 6462</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Two (2UL) </span></div>
<div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd45dba9c9a06b04cf9b203d370aa3c9"> 6463</a></span>&#160;<span class="preprocessor">#define RADIO_CRCCNF_LEN_Three (3UL) </span></div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="comment">/* Register: RADIO_CRCPOLY */</span></div>
<div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="comment">/* Description: CRC polynomial */</span></div>
<div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160; </div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="comment">/* Bits 23..0 : CRC polynomial */</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abfdc675dab817b0db9d918761cf45324"> 6469</a></span>&#160;<span class="preprocessor">#define RADIO_CRCPOLY_CRCPOLY_Pos (0UL) </span></div>
<div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5df1f6a561352598e783ed1b6f9558ff"> 6470</a></span>&#160;<span class="preprocessor">#define RADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL &lt;&lt; RADIO_CRCPOLY_CRCPOLY_Pos) </span></div>
<div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="comment">/* Register: RADIO_CRCINIT */</span></div>
<div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="comment">/* Description: CRC initial value */</span></div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160; </div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="comment">/* Bits 23..0 : CRC initial value */</span></div>
<div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac05ed1e12b183c2ad3a15ca2aba226e"> 6476</a></span>&#160;<span class="preprocessor">#define RADIO_CRCINIT_CRCINIT_Pos (0UL) </span></div>
<div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25e8b68d9641776da2089c980bdf5cf0"> 6477</a></span>&#160;<span class="preprocessor">#define RADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL &lt;&lt; RADIO_CRCINIT_CRCINIT_Pos) </span></div>
<div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="comment">/* Register: RADIO_TIFS */</span></div>
<div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="comment">/* Description: Inter Frame Spacing in us */</span></div>
<div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160; </div>
<div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="comment">/* Bits 7..0 : Inter Frame Spacing in us */</span></div>
<div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa11a2e8bacc13bbca3a9b06443ef551d"> 6483</a></span>&#160;<span class="preprocessor">#define RADIO_TIFS_TIFS_Pos (0UL) </span></div>
<div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac8de6fde034c10c7cd812e890974581"> 6484</a></span>&#160;<span class="preprocessor">#define RADIO_TIFS_TIFS_Msk (0xFFUL &lt;&lt; RADIO_TIFS_TIFS_Pos) </span></div>
<div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="comment">/* Register: RADIO_RSSISAMPLE */</span></div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="comment">/* Description: RSSI sample */</span></div>
<div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160; </div>
<div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="comment">/* Bits 6..0 : RSSI sample */</span></div>
<div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac5fe95f1ab2f69251ed0cfacf33bb435"> 6490</a></span>&#160;<span class="preprocessor">#define RADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL) </span></div>
<div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d090b82b71e7f096dcdba5073cec543"> 6491</a></span>&#160;<span class="preprocessor">#define RADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL &lt;&lt; RADIO_RSSISAMPLE_RSSISAMPLE_Pos) </span></div>
<div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="comment">/* Register: RADIO_STATE */</span></div>
<div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="comment">/* Description: Current radio state */</span></div>
<div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160; </div>
<div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="comment">/* Bits 3..0 : Current radio state */</span></div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86eed783937d0b6a07224d890880f07f"> 6497</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Pos (0UL) </span></div>
<div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac21c04a653459c54218781b9931e8904"> 6498</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Msk (0xFUL &lt;&lt; RADIO_STATE_STATE_Pos) </span></div>
<div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5c741d2d3ebee46cddd8fb27b6ee2bc"> 6499</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Disabled (0UL) </span></div>
<div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8fdba7a2896fc73a7cacbeca2b81d5b4"> 6500</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_RxRu (1UL) </span></div>
<div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4af6478e2fe19785ebe84a53da0d1efd"> 6501</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_RxIdle (2UL) </span></div>
<div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e05245643ea8657b3e9105646ea6cb3"> 6502</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Rx (3UL) </span></div>
<div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a00473bed414bf042bfbdd3959cdd094d"> 6503</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_RxDisable (4UL) </span></div>
<div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a82b3cb2be9df38cc62b72f65c2186839"> 6504</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_TxRu (9UL) </span></div>
<div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1db7ee7fad6c43c82607680a58cdbf4"> 6505</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_TxIdle (10UL) </span></div>
<div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3db108418d51a832267d1374d1d1f020"> 6506</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_Tx (11UL) </span></div>
<div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a979a892a676f4341f1e73728e548c309"> 6507</a></span>&#160;<span class="preprocessor">#define RADIO_STATE_STATE_TxDisable (12UL) </span></div>
<div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="comment">/* Register: RADIO_DATAWHITEIV */</span></div>
<div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="comment">/* Description: Data whitening initial value */</span></div>
<div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160; </div>
<div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="comment">/* Bits 6..0 : Data whitening initial value. Bit 6 is hard-wired to &#39;1&#39;, writing &#39;0&#39; to it has no effect, and it will always be read back and used by the device as &#39;1&#39;. */</span></div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14fa5e16506a8a3df1922d2427af5bfd"> 6513</a></span>&#160;<span class="preprocessor">#define RADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL) </span></div>
<div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a49a3c065f8783bff6681f1be40d20546"> 6514</a></span>&#160;<span class="preprocessor">#define RADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL &lt;&lt; RADIO_DATAWHITEIV_DATAWHITEIV_Pos) </span></div>
<div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="comment">/* Register: RADIO_BCC */</span></div>
<div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="comment">/* Description: Bit counter compare */</span></div>
<div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160; </div>
<div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="comment">/* Bits 31..0 : Bit counter compare */</span></div>
<div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b14da418e646e0dbe5439c7554f553b"> 6520</a></span>&#160;<span class="preprocessor">#define RADIO_BCC_BCC_Pos (0UL) </span></div>
<div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6497a1241ea3bc7ff9a35fdf41e03184"> 6521</a></span>&#160;<span class="preprocessor">#define RADIO_BCC_BCC_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_BCC_BCC_Pos) </span></div>
<div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="comment">/* Register: RADIO_DAB */</span></div>
<div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="comment">/* Description: Description collection[0]:  Device address base segment 0 */</span></div>
<div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160; </div>
<div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="comment">/* Bits 31..0 : Device address base segment 0 */</span></div>
<div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aba05f1d6fb6a908adc422b9ea756d205"> 6527</a></span>&#160;<span class="preprocessor">#define RADIO_DAB_DAB_Pos (0UL) </span></div>
<div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26bd9fde9ffd2c9517e37c8eef897c37"> 6528</a></span>&#160;<span class="preprocessor">#define RADIO_DAB_DAB_Msk (0xFFFFFFFFUL &lt;&lt; RADIO_DAB_DAB_Pos) </span></div>
<div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="comment">/* Register: RADIO_DAP */</span></div>
<div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="comment">/* Description: Description collection[0]:  Device address prefix 0 */</span></div>
<div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160; </div>
<div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="comment">/* Bits 15..0 : Device address prefix 0 */</span></div>
<div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a0c0a10a46d00afac1bb24158c88f82"> 6534</a></span>&#160;<span class="preprocessor">#define RADIO_DAP_DAP_Pos (0UL) </span></div>
<div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a69f05885404ddf91710b003b5c918c29"> 6535</a></span>&#160;<span class="preprocessor">#define RADIO_DAP_DAP_Msk (0xFFFFUL &lt;&lt; RADIO_DAP_DAP_Pos) </span></div>
<div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="comment">/* Register: RADIO_DACNF */</span></div>
<div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="comment">/* Description: Device address match configuration */</span></div>
<div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160; </div>
<div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;<span class="comment">/* Bit 15 : TxAdd for device address 7 */</span></div>
<div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a23ad81d87ac236962081e83fad803779"> 6541</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD7_Pos (15UL) </span></div>
<div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ab3dd5c3810be704cf3570d5486825a"> 6542</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD7_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD7_Pos) </span></div>
<div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="comment">/* Bit 14 : TxAdd for device address 6 */</span></div>
<div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a404f20262497ba1986d7a048656f5b0b"> 6545</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD6_Pos (14UL) </span></div>
<div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1bcd617d33611c763246c557db6b8d6f"> 6546</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD6_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD6_Pos) </span></div>
<div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="comment">/* Bit 13 : TxAdd for device address 5 */</span></div>
<div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a541b2825ea3f209c97890329b1aec243"> 6549</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD5_Pos (13UL) </span></div>
<div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b42925873966d11e429e0c6dc32bc1c"> 6550</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD5_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD5_Pos) </span></div>
<div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="comment">/* Bit 12 : TxAdd for device address 4 */</span></div>
<div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42aa761adecc194b9ed75ca0821a5bfd"> 6553</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD4_Pos (12UL) </span></div>
<div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0a18b140a857b59bc764105f879bd895"> 6554</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD4_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD4_Pos) </span></div>
<div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="comment">/* Bit 11 : TxAdd for device address 3 */</span></div>
<div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac0d4e7042c0d8d15c3908c1bad88c08e"> 6557</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD3_Pos (11UL) </span></div>
<div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2ea376744bb1c1dd595e9bb6a9bc6cc5"> 6558</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD3_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD3_Pos) </span></div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="comment">/* Bit 10 : TxAdd for device address 2 */</span></div>
<div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8433e187565be56143ed79747a2b77ea"> 6561</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD2_Pos (10UL) </span></div>
<div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7e6946169c96015bfe4f392be95cc633"> 6562</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD2_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD2_Pos) </span></div>
<div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="comment">/* Bit 9 : TxAdd for device address 1 */</span></div>
<div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8763efdbf277dbb881d8dabf8257b71c"> 6565</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD1_Pos (9UL) </span></div>
<div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace1b670284885bc98528b1f6efa23b1d"> 6566</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD1_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD1_Pos) </span></div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="comment">/* Bit 8 : TxAdd for device address 0 */</span></div>
<div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8d95d0c760206afa51e884bfd48f7404"> 6569</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD0_Pos (8UL) </span></div>
<div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b682596861a422fb41100a01b18ca84"> 6570</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_TXADD0_Msk (0x1UL &lt;&lt; RADIO_DACNF_TXADD0_Pos) </span></div>
<div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="comment">/* Bit 7 : Enable or disable device address matching using device address 7 */</span></div>
<div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39f3e10243d37b90bba0ed3a0586ef6f"> 6573</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Pos (7UL) </span></div>
<div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a48b00e8c9a8e7c4f58d127b614c226c3"> 6574</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA7_Pos) </span></div>
<div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fd366a32a577f8c917b2403ee2f83f3"> 6575</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Disabled (0UL) </span></div>
<div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0d55f3ac147b396f1cc374764610a2b"> 6576</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA7_Enabled (1UL) </span></div>
<div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="comment">/* Bit 6 : Enable or disable device address matching using device address 6 */</span></div>
<div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a07a30fa10c9238e49ed5875fb364194a"> 6579</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Pos (6UL) </span></div>
<div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad5ffae6c7b408594b345aecd421a841"> 6580</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA6_Pos) </span></div>
<div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9d28f9e12658033e7d75a5918a988e6c"> 6581</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Disabled (0UL) </span></div>
<div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1bfae85cc473eb7e00677ddd06dab14"> 6582</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA6_Enabled (1UL) </span></div>
<div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="comment">/* Bit 5 : Enable or disable device address matching using device address 5 */</span></div>
<div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05aacf5fbbe4ab0bea1d0dc59c37b685"> 6585</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Pos (5UL) </span></div>
<div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#add6fd420abc9e3d46a2b4c0c33cae089"> 6586</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA5_Pos) </span></div>
<div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1fa1d5a569b0a1da62a0d43197052c6"> 6587</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Disabled (0UL) </span></div>
<div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88773acb611a40cef66b3b92294eaa53"> 6588</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA5_Enabled (1UL) </span></div>
<div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="comment">/* Bit 4 : Enable or disable device address matching using device address 4 */</span></div>
<div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#add8f24564b61a0f70f907cf2dd76e45e"> 6591</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Pos (4UL) </span></div>
<div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1b406b4a4971f2e5797c3693c7ef579"> 6592</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA4_Pos) </span></div>
<div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9b8e748c0d47c5bc514025775032cbb7"> 6593</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Disabled (0UL) </span></div>
<div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47c689b26e5e30db70a336f1e8e6f3f9"> 6594</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA4_Enabled (1UL) </span></div>
<div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="comment">/* Bit 3 : Enable or disable device address matching using device address 3 */</span></div>
<div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1e0c126c0d5db914b27727612dd5ff7"> 6597</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Pos (3UL) </span></div>
<div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6db8e337ec2d48910bc2a2baaf4d1d8"> 6598</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA3_Pos) </span></div>
<div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0e5fa1c2cc444a9a6db8a085e035888"> 6599</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Disabled (0UL) </span></div>
<div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a91dd55bd99648f85d3ac42f64ae292c0"> 6600</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA3_Enabled (1UL) </span></div>
<div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="comment">/* Bit 2 : Enable or disable device address matching using device address 2 */</span></div>
<div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3632cdc0e29dbc49a65e73080aac400b"> 6603</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Pos (2UL) </span></div>
<div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0054fe7ef05cda12ee55b19e502bdcba"> 6604</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA2_Pos) </span></div>
<div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a064863c822c13bc96236e4fb781f6069"> 6605</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Disabled (0UL) </span></div>
<div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a90f6b1cab5a7d75ae05e81d58ef3e956"> 6606</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA2_Enabled (1UL) </span></div>
<div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="comment">/* Bit 1 : Enable or disable device address matching using device address 1 */</span></div>
<div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc89f5885294af7e53d7cd5149e80a6a"> 6609</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Pos (1UL) </span></div>
<div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a37b5cca785b716dc1f3a1b921b88fef0"> 6610</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA1_Pos) </span></div>
<div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af536c830c703c9016c0235d5fa08b56c"> 6611</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Disabled (0UL) </span></div>
<div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1fa36575d8b5ba34ea599f587859aa08"> 6612</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA1_Enabled (1UL) </span></div>
<div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="comment">/* Bit 0 : Enable or disable device address matching using device address 0 */</span></div>
<div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4c1f49c84c95f61a30999910048abcc"> 6615</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Pos (0UL) </span></div>
<div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb1fccade52b72c7d5354f76b471c169"> 6616</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Msk (0x1UL &lt;&lt; RADIO_DACNF_ENA0_Pos) </span></div>
<div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3193f3d9fdbba793692a8df398789081"> 6617</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Disabled (0UL) </span></div>
<div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2377fe06ca0f705dd296a8597c4da8df"> 6618</a></span>&#160;<span class="preprocessor">#define RADIO_DACNF_ENA0_Enabled (1UL) </span></div>
<div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="comment">/* Register: RADIO_MODECNF0 */</span></div>
<div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="comment">/* Description: Radio mode configuration register 0 */</span></div>
<div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160; </div>
<div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="comment">/* Bits 9..8 : Default TX value */</span></div>
<div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5bff1c331b4925e32df91631744c7d46"> 6624</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_DTX_Pos (8UL) </span></div>
<div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67629830878d3659f06b565d6f5fdd17"> 6625</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_DTX_Msk (0x3UL &lt;&lt; RADIO_MODECNF0_DTX_Pos) </span></div>
<div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22eb840f8ea26c2355867a4c9f095823"> 6626</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_DTX_B1 (0UL) </span></div>
<div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5689ebe0eb2a537fdaed5e22ef587804"> 6627</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_DTX_B0 (1UL) </span></div>
<div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d029474ad18747b439082a687794b37"> 6628</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_DTX_Center (2UL) </span></div>
<div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="comment">/* Bit 0 : Radio ramp-up time */</span></div>
<div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade1038c9d9e2bf895507d1da800170e0"> 6631</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_RU_Pos (0UL) </span></div>
<div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ec923459ebbcbde82d90bad68de74bb"> 6632</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_RU_Msk (0x1UL &lt;&lt; RADIO_MODECNF0_RU_Pos) </span></div>
<div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab29d4d1aaebb8830c6baa851dab6458d"> 6633</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_RU_Default (0UL) </span></div>
<div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a059fb5b6cffe3023fee30522c4d550a9"> 6634</a></span>&#160;<span class="preprocessor">#define RADIO_MODECNF0_RU_Fast (1UL) </span></div>
<div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="comment">/* Register: RADIO_POWER */</span></div>
<div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="comment">/* Description: Peripheral power control */</span></div>
<div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160; </div>
<div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="comment">/* Bit 0 : Peripheral power control. The peripheral and its registers will be reset to its initial state by switching the peripheral off and then back on again. */</span></div>
<div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e77c1a0268f330a662892076557c54f"> 6640</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Pos (0UL) </span></div>
<div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a82ae7a7960ed76b33abc54bf73523cea"> 6641</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Msk (0x1UL &lt;&lt; RADIO_POWER_POWER_Pos) </span></div>
<div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2be238339b9348d53d539b01a960b2d7"> 6642</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Disabled (0UL) </span></div>
<div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aefc1796b5c13c693aac3110f63aa9033"> 6643</a></span>&#160;<span class="preprocessor">#define RADIO_POWER_POWER_Enabled (1UL) </span></div>
<div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="comment">/* Peripheral: RNG */</span></div>
<div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="comment">/* Description: Random Number Generator */</span></div>
<div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160; </div>
<div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="comment">/* Register: RNG_TASKS_START */</span></div>
<div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="comment">/* Description: Task starting the random number generator */</span></div>
<div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160; </div>
<div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb9e985b730447965cdc18f79962a9f0"> 6653</a></span>&#160;<span class="preprocessor">#define RNG_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a40fa78a12215d470888249713c6f5162"> 6654</a></span>&#160;<span class="preprocessor">#define RNG_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; RNG_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="comment">/* Register: RNG_TASKS_STOP */</span></div>
<div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="comment">/* Description: Task stopping the random number generator */</span></div>
<div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160; </div>
<div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a74d97c14ff822ea381f68fc516ab6475"> 6660</a></span>&#160;<span class="preprocessor">#define RNG_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae727567d3d72595a0929403861a50f67"> 6661</a></span>&#160;<span class="preprocessor">#define RNG_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; RNG_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="comment">/* Register: RNG_EVENTS_VALRDY */</span></div>
<div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="comment">/* Description: Event being generated for every new random number written to the VALUE register */</span></div>
<div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160; </div>
<div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a66780353c454302c896559da0180be90"> 6667</a></span>&#160;<span class="preprocessor">#define RNG_EVENTS_VALRDY_EVENTS_VALRDY_Pos (0UL) </span></div>
<div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0af25b6d6c67a430f51af51588e33afe"> 6668</a></span>&#160;<span class="preprocessor">#define RNG_EVENTS_VALRDY_EVENTS_VALRDY_Msk (0x1UL &lt;&lt; RNG_EVENTS_VALRDY_EVENTS_VALRDY_Pos) </span></div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="comment">/* Register: RNG_SHORTS */</span></div>
<div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160; </div>
<div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="comment">/* Bit 0 : Shortcut between VALRDY event and STOP task */</span></div>
<div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac2e97fa5d6d825f14ddb30c437794d14"> 6674</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa132a4dd80c9fd01b1c2d5ab35f62aa"> 6675</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Msk (0x1UL &lt;&lt; RNG_SHORTS_VALRDY_STOP_Pos) </span></div>
<div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c84fa7da0f4ff6b1138d908fa6a4802"> 6676</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae263896de13803fd685f77cf0607784f"> 6677</a></span>&#160;<span class="preprocessor">#define RNG_SHORTS_VALRDY_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="comment">/* Register: RNG_INTENSET */</span></div>
<div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160; </div>
<div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for VALRDY event */</span></div>
<div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13a1ea4487e345d6c8ff00491b1ab76f"> 6683</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Pos (0UL) </span></div>
<div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8880349adfccecc2f94c458919c7e3e8"> 6684</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Msk (0x1UL &lt;&lt; RNG_INTENSET_VALRDY_Pos) </span></div>
<div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afdcdf59ee9e966715d81d4610f8a70d5"> 6685</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae9c4d39cbc999abb34bf48c1b58f5ea8"> 6686</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac5381886a42b9f5359283beb968fba9b"> 6687</a></span>&#160;<span class="preprocessor">#define RNG_INTENSET_VALRDY_Set (1UL) </span></div>
<div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="comment">/* Register: RNG_INTENCLR */</span></div>
<div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160; </div>
<div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for VALRDY event */</span></div>
<div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac77d9db8017686628bbe8074c130f38e"> 6693</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Pos (0UL) </span></div>
<div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83c54d9dee46db594aacec2a91694e97"> 6694</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Msk (0x1UL &lt;&lt; RNG_INTENCLR_VALRDY_Pos) </span></div>
<div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a32a10c17293eb7506ae6a17f3ea1146e"> 6695</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab64abed4fd133ec412c16650355f5f2a"> 6696</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad1a3c1b2f5c2b9ab93803667c20a75c7"> 6697</a></span>&#160;<span class="preprocessor">#define RNG_INTENCLR_VALRDY_Clear (1UL) </span></div>
<div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="comment">/* Register: RNG_CONFIG */</span></div>
<div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="comment">/* Description: Configuration register */</span></div>
<div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160; </div>
<div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="comment">/* Bit 0 : Bias correction */</span></div>
<div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7df4bd541b28c60c365685e80a430aba"> 6703</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Pos (0UL) </span></div>
<div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d5f3734171b27e90c3ba057ec9e5770"> 6704</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Msk (0x1UL &lt;&lt; RNG_CONFIG_DERCEN_Pos) </span></div>
<div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a06c2fcefeee7976d36145341dff676da"> 6705</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Disabled (0UL) </span></div>
<div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4ba60cb0251ee90187f66e12ae379595"> 6706</a></span>&#160;<span class="preprocessor">#define RNG_CONFIG_DERCEN_Enabled (1UL) </span></div>
<div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="comment">/* Register: RNG_VALUE */</span></div>
<div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="comment">/* Description: Output random number */</span></div>
<div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160; </div>
<div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="comment">/* Bits 7..0 : Generated random number */</span></div>
<div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a599daa96eff1aba59ef385700a202f3f"> 6712</a></span>&#160;<span class="preprocessor">#define RNG_VALUE_VALUE_Pos (0UL) </span></div>
<div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e133e60b62b7bb0a2e94630a7841ddd"> 6713</a></span>&#160;<span class="preprocessor">#define RNG_VALUE_VALUE_Msk (0xFFUL &lt;&lt; RNG_VALUE_VALUE_Pos) </span></div>
<div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="comment">/* Peripheral: RTC */</span></div>
<div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="comment">/* Description: Real time counter 0 */</span></div>
<div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160; </div>
<div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="comment">/* Register: RTC_TASKS_START */</span></div>
<div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="comment">/* Description: Start RTC COUNTER */</span></div>
<div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160; </div>
<div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4dcbe2e954c9397d89dc663084626ed2"> 6723</a></span>&#160;<span class="preprocessor">#define RTC_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a78ea3c0ec44e805f027fb0096877c412"> 6724</a></span>&#160;<span class="preprocessor">#define RTC_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; RTC_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="comment">/* Register: RTC_TASKS_STOP */</span></div>
<div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="comment">/* Description: Stop RTC COUNTER */</span></div>
<div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160; </div>
<div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8d0dbddca87a145150f7c54412245c96"> 6730</a></span>&#160;<span class="preprocessor">#define RTC_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f0289158abe6035ca4dfa3cc4b404db"> 6731</a></span>&#160;<span class="preprocessor">#define RTC_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; RTC_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;<span class="comment">/* Register: RTC_TASKS_CLEAR */</span></div>
<div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="comment">/* Description: Clear RTC COUNTER */</span></div>
<div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160; </div>
<div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab4d5696c01bf1de3c8f0b0b18c1c198e"> 6737</a></span>&#160;<span class="preprocessor">#define RTC_TASKS_CLEAR_TASKS_CLEAR_Pos (0UL) </span></div>
<div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86d32277b62ba707846abac631edfa13"> 6738</a></span>&#160;<span class="preprocessor">#define RTC_TASKS_CLEAR_TASKS_CLEAR_Msk (0x1UL &lt;&lt; RTC_TASKS_CLEAR_TASKS_CLEAR_Pos) </span></div>
<div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="comment">/* Register: RTC_TASKS_TRIGOVRFLW */</span></div>
<div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="comment">/* Description: Set COUNTER to 0xFFFFF0 */</span></div>
<div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160; </div>
<div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5c6da428e7e96b788fb7aec0a93bc964"> 6744</a></span>&#160;<span class="preprocessor">#define RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Pos (0UL) </span></div>
<div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef0df730e4487a8f235cb939b31bc980"> 6745</a></span>&#160;<span class="preprocessor">#define RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Msk (0x1UL &lt;&lt; RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Pos) </span></div>
<div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="comment">/* Register: RTC_EVENTS_TICK */</span></div>
<div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="comment">/* Description: Event on COUNTER increment */</span></div>
<div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160; </div>
<div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9645c9750f2483d1bbe6c5c351985bf6"> 6751</a></span>&#160;<span class="preprocessor">#define RTC_EVENTS_TICK_EVENTS_TICK_Pos (0UL) </span></div>
<div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae05fc9137ae588e2b7e7b9d19f5bf906"> 6752</a></span>&#160;<span class="preprocessor">#define RTC_EVENTS_TICK_EVENTS_TICK_Msk (0x1UL &lt;&lt; RTC_EVENTS_TICK_EVENTS_TICK_Pos) </span></div>
<div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="comment">/* Register: RTC_EVENTS_OVRFLW */</span></div>
<div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="comment">/* Description: Event on COUNTER overflow */</span></div>
<div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160; </div>
<div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5eb821eb6a335ab293766ee7df9a29a7"> 6758</a></span>&#160;<span class="preprocessor">#define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Pos (0UL) </span></div>
<div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab72b2c5cff5b931ae5c0d3636044f6f1"> 6759</a></span>&#160;<span class="preprocessor">#define RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Msk (0x1UL &lt;&lt; RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Pos) </span></div>
<div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="comment">/* Register: RTC_EVENTS_COMPARE */</span></div>
<div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="comment">/* Description: Description collection[0]:  Compare event on CC[0] match */</span></div>
<div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160; </div>
<div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae70e76ebe3a8890e0c29060a68c35540"> 6765</a></span>&#160;<span class="preprocessor">#define RTC_EVENTS_COMPARE_EVENTS_COMPARE_Pos (0UL) </span></div>
<div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae999fd53e4cbba822f3c67b365e9e5d8"> 6766</a></span>&#160;<span class="preprocessor">#define RTC_EVENTS_COMPARE_EVENTS_COMPARE_Msk (0x1UL &lt;&lt; RTC_EVENTS_COMPARE_EVENTS_COMPARE_Pos) </span></div>
<div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="comment">/* Register: RTC_INTENSET */</span></div>
<div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160; </div>
<div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for COMPARE[3] event */</span></div>
<div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14a854f50b09650fb798890c7ceae1ef"> 6772</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Pos (19UL) </span></div>
<div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad43009d8e091fef2f72daaabc161ed95"> 6773</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE3_Pos) </span></div>
<div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7bd02bda746958545e63272172039c38"> 6774</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Disabled (0UL) </span></div>
<div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd78a839294703872c0567d9807cb8da"> 6775</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Enabled (1UL) </span></div>
<div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3c31fe5d86a6acd9921b63d8272b2d2f"> 6776</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE3_Set (1UL) </span></div>
<div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for COMPARE[2] event */</span></div>
<div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a757b009028778cd0f731c9d083fbc1c0"> 6779</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Pos (18UL) </span></div>
<div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d8876809d345c41aba33d00216e945f"> 6780</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE2_Pos) </span></div>
<div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf48f11def9666e736e9a07ff5da5a16"> 6781</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Disabled (0UL) </span></div>
<div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf892a9fa9b9ae4a27ca5b9e89b1e923"> 6782</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Enabled (1UL) </span></div>
<div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb3be251350319a4911b3dd40c22303c"> 6783</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE2_Set (1UL) </span></div>
<div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable interrupt for COMPARE[1] event */</span></div>
<div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88653a8aa06599922881ff9c4e9c0d78"> 6786</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Pos (17UL) </span></div>
<div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad941b8df1bb06c6a1f98026ff67dcf0c"> 6787</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE1_Pos) </span></div>
<div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7f59a2e72da9c42880cae64c2ef00c74"> 6788</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Disabled (0UL) </span></div>
<div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a350aa947adfb185e6cbe8748aa32fa42"> 6789</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Enabled (1UL) </span></div>
<div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5fefe6a037f63187000060efb237835f"> 6790</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE1_Set (1UL) </span></div>
<div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;<span class="comment">/* Bit 16 : Write &#39;1&#39; to Enable interrupt for COMPARE[0] event */</span></div>
<div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7e5b37c9ea542765d4a82c7dab41040b"> 6793</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Pos (16UL) </span></div>
<div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abde0ced0feb85be1e34703033017da8b"> 6794</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Msk (0x1UL &lt;&lt; RTC_INTENSET_COMPARE0_Pos) </span></div>
<div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af84798b35e4ce815ef689cf903e431b7"> 6795</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Disabled (0UL) </span></div>
<div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8591b85110a24eb876157adb2a107017"> 6796</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Enabled (1UL) </span></div>
<div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a189426b48bafda80047271641038134c"> 6797</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_COMPARE0_Set (1UL) </span></div>
<div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for OVRFLW event */</span></div>
<div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab61d7758d4dbe0bed0b5aaa65c598430"> 6800</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Pos (1UL) </span></div>
<div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae9ad7bf344b5120fb3bacd72d3445f0d"> 6801</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Msk (0x1UL &lt;&lt; RTC_INTENSET_OVRFLW_Pos) </span></div>
<div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef57f4b7c35ebfd63553db11908ecee5"> 6802</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Disabled (0UL) </span></div>
<div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8b9132a9b6c519dcf9809b86af06f11"> 6803</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Enabled (1UL) </span></div>
<div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a77abeb83600b896719475bc845fd01"> 6804</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_OVRFLW_Set (1UL) </span></div>
<div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for TICK event */</span></div>
<div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afd8515287b9f412d598686e5ca1b5c34"> 6807</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Pos (0UL) </span></div>
<div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a080082628e716a05b9ab9cee3e812817"> 6808</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Msk (0x1UL &lt;&lt; RTC_INTENSET_TICK_Pos) </span></div>
<div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a46ca84689702a62f5de9e05b33ec1661"> 6809</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Disabled (0UL) </span></div>
<div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af87effee06b61811964b17edf6e92af1"> 6810</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Enabled (1UL) </span></div>
<div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af431df282d3be06d041113c78be64ca2"> 6811</a></span>&#160;<span class="preprocessor">#define RTC_INTENSET_TICK_Set (1UL) </span></div>
<div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="comment">/* Register: RTC_INTENCLR */</span></div>
<div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160; </div>
<div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for COMPARE[3] event */</span></div>
<div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a30db06b598384b5adc1ecadf47364401"> 6817</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Pos (19UL) </span></div>
<div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca61ad1eaea7decd2b30f4d8f19f758e"> 6818</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE3_Pos) </span></div>
<div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a00762a076ebd5417613290fcf2aa6934"> 6819</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Disabled (0UL) </span></div>
<div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a431fa4d77ef28283c17d641874126b41"> 6820</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Enabled (1UL) </span></div>
<div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a504d6b074d27c6285505cc68a47fa16c"> 6821</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE3_Clear (1UL) </span></div>
<div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for COMPARE[2] event */</span></div>
<div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a896e252eff9999df83bc4f4d0cb2f99d"> 6824</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Pos (18UL) </span></div>
<div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d9978087563556de06887ba1b185bc1"> 6825</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE2_Pos) </span></div>
<div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8693f1c77aada4ab3640a0cc5b019776"> 6826</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Disabled (0UL) </span></div>
<div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#accccac9eb5d5f5d582a8f53ea06e529a"> 6827</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Enabled (1UL) </span></div>
<div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1341371868cdcd1454d6d3dce3489ed0"> 6828</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE2_Clear (1UL) </span></div>
<div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable interrupt for COMPARE[1] event */</span></div>
<div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac126b34b0a84933545ffd724a6e8e16b"> 6831</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Pos (17UL) </span></div>
<div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4ddce72772ff9bd2a1fe3650fcfed43b"> 6832</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE1_Pos) </span></div>
<div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a0396846ecfece5120aa7d798fb4424"> 6833</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Disabled (0UL) </span></div>
<div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2d851bcb2f6d5a58ccafe5306eec2a2"> 6834</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Enabled (1UL) </span></div>
<div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6127bc697d302776a5f925b0effd54f9"> 6835</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE1_Clear (1UL) </span></div>
<div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="comment">/* Bit 16 : Write &#39;1&#39; to Disable interrupt for COMPARE[0] event */</span></div>
<div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea5d39aa081cb758501f42fd63b84cca"> 6838</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Pos (16UL) </span></div>
<div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6c7d6a9955d6ac924980ba8861af684e"> 6839</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Msk (0x1UL &lt;&lt; RTC_INTENCLR_COMPARE0_Pos) </span></div>
<div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a919b836d4f70c7775bb18fec6da074e9"> 6840</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Disabled (0UL) </span></div>
<div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac91d2979deecba4a2213898ed5d3599d"> 6841</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Enabled (1UL) </span></div>
<div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a277f5ede01b52ef95bea7589516d1cda"> 6842</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_COMPARE0_Clear (1UL) </span></div>
<div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for OVRFLW event */</span></div>
<div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf241b74489811fcf9896f6afff5b9e4"> 6845</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Pos (1UL) </span></div>
<div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0a09e324a3754a05c0cd491cfddb047"> 6846</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Msk (0x1UL &lt;&lt; RTC_INTENCLR_OVRFLW_Pos) </span></div>
<div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afdfe339cb090162caac42be73c0ebfa8"> 6847</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Disabled (0UL) </span></div>
<div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99b0720fe2f41482aa3e7c05814ed094"> 6848</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Enabled (1UL) </span></div>
<div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae39327cf9281c957bf37fe0a0c308abb"> 6849</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_OVRFLW_Clear (1UL) </span></div>
<div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for TICK event */</span></div>
<div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7aa6086bffc7cf8a7f33dc5a33312c92"> 6852</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Pos (0UL) </span></div>
<div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af61e64c094ec5f7e69724b467ca652a8"> 6853</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Msk (0x1UL &lt;&lt; RTC_INTENCLR_TICK_Pos) </span></div>
<div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a146b7f99cf4af88f48d26629177033d3"> 6854</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Disabled (0UL) </span></div>
<div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a38b98c1430f1b4ab59ea8e374136eaf1"> 6855</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Enabled (1UL) </span></div>
<div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe102069df5224f595092f0db4bfdfcf"> 6856</a></span>&#160;<span class="preprocessor">#define RTC_INTENCLR_TICK_Clear (1UL) </span></div>
<div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="comment">/* Register: RTC_EVTEN */</span></div>
<div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="comment">/* Description: Enable or disable event routing */</span></div>
<div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160; </div>
<div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="comment">/* Bit 19 : Enable or disable event routing for COMPARE[3] event */</span></div>
<div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56cdd7e9033b25e5525bc47549cc71a7"> 6862</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Pos (19UL) </span></div>
<div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad1c36db068ce77a56e187fc2ce465601"> 6863</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE3_Pos) </span></div>
<div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7613d49eaf7f32f0581a83e8e9dfa88a"> 6864</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Disabled (0UL) </span></div>
<div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a587ce099020e7abb3d766c8ae26796bf"> 6865</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE3_Enabled (1UL) </span></div>
<div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="comment">/* Bit 18 : Enable or disable event routing for COMPARE[2] event */</span></div>
<div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abcf5dc81ccd9a30263da91c70835a2e6"> 6868</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Pos (18UL) </span></div>
<div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63712d37bbf3101307b3e8021d6cd965"> 6869</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE2_Pos) </span></div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88d2ca8fb5b7dfc52d3da4790239a82e"> 6870</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Disabled (0UL) </span></div>
<div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a199520d35bbd0f9c1a9e10b5910806"> 6871</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE2_Enabled (1UL) </span></div>
<div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="comment">/* Bit 17 : Enable or disable event routing for COMPARE[1] event */</span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae2233d68a17acd6fddbea6e211a10136"> 6874</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Pos (17UL) </span></div>
<div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8dcb7f2fbfc67a5a568cecf9b214fa5c"> 6875</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE1_Pos) </span></div>
<div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a737881374de1fa6bea880ecf5e420d65"> 6876</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Disabled (0UL) </span></div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acce4dba63e417942835456ccc1abf8e4"> 6877</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE1_Enabled (1UL) </span></div>
<div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="comment">/* Bit 16 : Enable or disable event routing for COMPARE[0] event */</span></div>
<div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a37e06845532460c15ac7bfc43f03dbf1"> 6880</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Pos (16UL) </span></div>
<div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a105cbf3b9511e466182fcf006018113e"> 6881</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Msk (0x1UL &lt;&lt; RTC_EVTEN_COMPARE0_Pos) </span></div>
<div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae068822a13baa690e517c6aeb8dd9353"> 6882</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Disabled (0UL) </span></div>
<div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1aacfcd79aeac4cf1b6b53e89973bdc4"> 6883</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_COMPARE0_Enabled (1UL) </span></div>
<div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="comment">/* Bit 1 : Enable or disable event routing for OVRFLW event */</span></div>
<div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac8c26bd9bc16db11295238b38a871ef5"> 6886</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Pos (1UL) </span></div>
<div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e0ab033cafc46e29bc04cdc5694c836"> 6887</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Msk (0x1UL &lt;&lt; RTC_EVTEN_OVRFLW_Pos) </span></div>
<div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d15bfcc4d21ab43d62420e6e19d0962"> 6888</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Disabled (0UL) </span></div>
<div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#add0007730dff3419ca5d4f9c56e5d746"> 6889</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_OVRFLW_Enabled (1UL) </span></div>
<div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="comment">/* Bit 0 : Enable or disable event routing for TICK event */</span></div>
<div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0394c0ae42931e96b6aaa4505cdea2db"> 6892</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Pos (0UL) </span></div>
<div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6dc27cecbb69ff63ad9d46ef1de8fce9"> 6893</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Msk (0x1UL &lt;&lt; RTC_EVTEN_TICK_Pos) </span></div>
<div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac2036c4b10b449bdcb2308175d5b0e52"> 6894</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Disabled (0UL) </span></div>
<div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#addbbac04e43f0f7508fcdfa0bbb1627b"> 6895</a></span>&#160;<span class="preprocessor">#define RTC_EVTEN_TICK_Enabled (1UL) </span></div>
<div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="comment">/* Register: RTC_EVTENSET */</span></div>
<div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="comment">/* Description: Enable event routing */</span></div>
<div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160; </div>
<div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable event routing for COMPARE[3] event */</span></div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22efb6a65591f6dbf33418594df5ba01"> 6901</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Pos (19UL) </span></div>
<div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a761ce6c9e4d94ae66c78ac74ad4a2c23"> 6902</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE3_Pos) </span></div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2f39555769aff0d0aa449f936ca64ebe"> 6903</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Disabled (0UL) </span></div>
<div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a614b666d05d25f0901383c98ffb76e62"> 6904</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Enabled (1UL) </span></div>
<div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ecf5f4caa993587b72a2d6889f542d8"> 6905</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE3_Set (1UL) </span></div>
<div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable event routing for COMPARE[2] event */</span></div>
<div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9af2d18616e08862e145900c436b2598"> 6908</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Pos (18UL) </span></div>
<div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67009a698b84d21b72f66adad6b38c50"> 6909</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE2_Pos) </span></div>
<div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af935de4b30f9708745ef07cace02c4ea"> 6910</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Disabled (0UL) </span></div>
<div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abec4cbee97c1db3a763281d29856d501"> 6911</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Enabled (1UL) </span></div>
<div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0a12041c75e664580f900698a215e17f"> 6912</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE2_Set (1UL) </span></div>
<div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable event routing for COMPARE[1] event */</span></div>
<div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47950f31b0517f36c3e6a0051da86866"> 6915</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Pos (17UL) </span></div>
<div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2aa0b9d29234ae008dddb39f36b81c3"> 6916</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE1_Pos) </span></div>
<div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f5f1a7c118a64c7712bd1f9506c89c3"> 6917</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Disabled (0UL) </span></div>
<div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a18854cfb479562bd91947fae0f5956aa"> 6918</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Enabled (1UL) </span></div>
<div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56c15c1bd7d8ad9522777737818f59fe"> 6919</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE1_Set (1UL) </span></div>
<div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="comment">/* Bit 16 : Write &#39;1&#39; to Enable event routing for COMPARE[0] event */</span></div>
<div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a804f4db5eb792b4bb0e8c3963a931959"> 6922</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Pos (16UL) </span></div>
<div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5248ba836c5991d7a651d9ae67873c47"> 6923</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Msk (0x1UL &lt;&lt; RTC_EVTENSET_COMPARE0_Pos) </span></div>
<div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf4dbf3a26c2f169d21c5278fd651ef8"> 6924</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Disabled (0UL) </span></div>
<div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4169e2594a35c0b96cd6f282ce8adc6d"> 6925</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Enabled (1UL) </span></div>
<div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0ec1502652fcfecf16ada3ed2300b340"> 6926</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_COMPARE0_Set (1UL) </span></div>
<div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable event routing for OVRFLW event */</span></div>
<div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae683563845329987161012c08b72264f"> 6929</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Pos (1UL) </span></div>
<div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a291a6885a80228ccd22dea2392874e6c"> 6930</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Msk (0x1UL &lt;&lt; RTC_EVTENSET_OVRFLW_Pos) </span></div>
<div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0fae67b6bf71b534ddf8c0cc94252f0"> 6931</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Disabled (0UL) </span></div>
<div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d81a0d62d61e31ff34600332078c071"> 6932</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Enabled (1UL) </span></div>
<div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae353ccb93b7a579d960598454d3ad9ca"> 6933</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_OVRFLW_Set (1UL) </span></div>
<div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable event routing for TICK event */</span></div>
<div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac0d2b5a95c72472a898a80d46adf3ed2"> 6936</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Pos (0UL) </span></div>
<div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae2557a1090b51d93ee5587592480da2e"> 6937</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Msk (0x1UL &lt;&lt; RTC_EVTENSET_TICK_Pos) </span></div>
<div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8fc924149713f9a863dff33b4ad59d31"> 6938</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Disabled (0UL) </span></div>
<div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a44de5946daf3a5f0c7bae133bd1fc513"> 6939</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Enabled (1UL) </span></div>
<div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a85c3a80221cedebb723b0c9363c6b008"> 6940</a></span>&#160;<span class="preprocessor">#define RTC_EVTENSET_TICK_Set (1UL) </span></div>
<div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="comment">/* Register: RTC_EVTENCLR */</span></div>
<div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="comment">/* Description: Disable event routing */</span></div>
<div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160; </div>
<div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable event routing for COMPARE[3] event */</span></div>
<div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa578d22c2a4ddce4329f8f43bd995ad2"> 6946</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Pos (19UL) </span></div>
<div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ffe2b5f62b79d4d1d5f595d5ac00d67"> 6947</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE3_Pos) </span></div>
<div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8787d18160272f2543f6bbd5928e120a"> 6948</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Disabled (0UL) </span></div>
<div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3fb0e0302789b72fc947faedf12383e4"> 6949</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Enabled (1UL) </span></div>
<div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afcff255bf9e5400f21092f0e26b7abdb"> 6950</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE3_Clear (1UL) </span></div>
<div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable event routing for COMPARE[2] event */</span></div>
<div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a06b48d98bf77b9fa4212a8f758bceb"> 6953</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Pos (18UL) </span></div>
<div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a481c1ccb17fad361c8772019a3d0ecfd"> 6954</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE2_Pos) </span></div>
<div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a68c0e3cc11e246651934d64cfd820e"> 6955</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Disabled (0UL) </span></div>
<div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a09a8e435f3e0fe8c7ba73251f383ac58"> 6956</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Enabled (1UL) </span></div>
<div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22db6a4e53c50d7862a5a8fca2f54820"> 6957</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE2_Clear (1UL) </span></div>
<div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable event routing for COMPARE[1] event */</span></div>
<div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7384fec77853d4ac66aa89e941bc1e8e"> 6960</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Pos (17UL) </span></div>
<div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a07b7f03ad25196ce9a242e5db6eda52f"> 6961</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE1_Pos) </span></div>
<div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abfc2e0c7db70dbb32cb522d67f1300d2"> 6962</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Disabled (0UL) </span></div>
<div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a81446e91284c4d0b6e84240a58b61f27"> 6963</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Enabled (1UL) </span></div>
<div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a537b966d7534073d99546e63e86dff0d"> 6964</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE1_Clear (1UL) </span></div>
<div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="comment">/* Bit 16 : Write &#39;1&#39; to Disable event routing for COMPARE[0] event */</span></div>
<div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef6fdb9318d7b5d6155e6312a0455188"> 6967</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Pos (16UL) </span></div>
<div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1181052be7e21f4b5dac7b10e7981ad1"> 6968</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_COMPARE0_Pos) </span></div>
<div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a58f71331d8fd3187f4e8a772acef61b7"> 6969</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Disabled (0UL) </span></div>
<div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9f7e03aa99b6202888259d6a081492f"> 6970</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Enabled (1UL) </span></div>
<div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12a7453be5a5ce1c8b7490e2b503bd27"> 6971</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_COMPARE0_Clear (1UL) </span></div>
<div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable event routing for OVRFLW event */</span></div>
<div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e90cc9837fefef5b75bae4ba3b44ef4"> 6974</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Pos (1UL) </span></div>
<div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a211ecdf718adf0933e79a108cdc66aa5"> 6975</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_OVRFLW_Pos) </span></div>
<div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a89a3fef4d3fe5ff15d43279a24944eff"> 6976</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Disabled (0UL) </span></div>
<div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9d8dabba129aa182139f4e5f1e2d3068"> 6977</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Enabled (1UL) </span></div>
<div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad59aae3517e670bc0c2c2c8b88ea4df2"> 6978</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_OVRFLW_Clear (1UL) </span></div>
<div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable event routing for TICK event */</span></div>
<div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae97573e12a7abd24af67e6d657aba08e"> 6981</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Pos (0UL) </span></div>
<div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a06dd447976c7f0665f52d9c8ff043547"> 6982</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Msk (0x1UL &lt;&lt; RTC_EVTENCLR_TICK_Pos) </span></div>
<div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb832227bdc0ce9edb6c8911707a87cd"> 6983</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Disabled (0UL) </span></div>
<div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a34fa64d133112de945fa449060aeb652"> 6984</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Enabled (1UL) </span></div>
<div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e6da696d14a6dab567a1a6a592b623e"> 6985</a></span>&#160;<span class="preprocessor">#define RTC_EVTENCLR_TICK_Clear (1UL) </span></div>
<div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="comment">/* Register: RTC_COUNTER */</span></div>
<div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="comment">/* Description: Current COUNTER value */</span></div>
<div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160; </div>
<div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="comment">/* Bits 23..0 : Counter value */</span></div>
<div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6cab8fd6225476fa6debfc32a87b857"> 6991</a></span>&#160;<span class="preprocessor">#define RTC_COUNTER_COUNTER_Pos (0UL) </span></div>
<div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a41c30384fccc7f05509296eb18cb22d8"> 6992</a></span>&#160;<span class="preprocessor">#define RTC_COUNTER_COUNTER_Msk (0xFFFFFFUL &lt;&lt; RTC_COUNTER_COUNTER_Pos) </span></div>
<div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="comment">/* Register: RTC_PRESCALER */</span></div>
<div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="comment">/* Description: 12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Must be written when RTC is stopped */</span></div>
<div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160; </div>
<div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="comment">/* Bits 11..0 : Prescaler value */</span></div>
<div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a800f3d18da4f3873adf8f1d793592f21"> 6998</a></span>&#160;<span class="preprocessor">#define RTC_PRESCALER_PRESCALER_Pos (0UL) </span></div>
<div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adde055d664d24207184c22c98689b968"> 6999</a></span>&#160;<span class="preprocessor">#define RTC_PRESCALER_PRESCALER_Msk (0xFFFUL &lt;&lt; RTC_PRESCALER_PRESCALER_Pos) </span></div>
<div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="comment">/* Register: RTC_CC */</span></div>
<div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="comment">/* Description: Description collection[0]:  Compare register 0 */</span></div>
<div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160; </div>
<div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="comment">/* Bits 23..0 : Compare value */</span></div>
<div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a78b9ef8f389b45f714cdc55e7fcf78bd"> 7005</a></span>&#160;<span class="preprocessor">#define RTC_CC_COMPARE_Pos (0UL) </span></div>
<div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a33686621a55001286f2248a157f86293"> 7006</a></span>&#160;<span class="preprocessor">#define RTC_CC_COMPARE_Msk (0xFFFFFFUL &lt;&lt; RTC_CC_COMPARE_Pos) </span></div>
<div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="comment">/* Peripheral: SAADC */</span></div>
<div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="comment">/* Description: Analog to Digital Converter */</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160; </div>
<div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="comment">/* Register: SAADC_TASKS_START */</span></div>
<div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="comment">/* Description: Start the ADC and prepare the result buffer in RAM */</span></div>
<div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160; </div>
<div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad59e4ce49674efc94b2ca49e4e688e75"> 7016</a></span>&#160;<span class="preprocessor">#define SAADC_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0905646baae33f13c5966fbdee93ac5e"> 7017</a></span>&#160;<span class="preprocessor">#define SAADC_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; SAADC_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="comment">/* Register: SAADC_TASKS_SAMPLE */</span></div>
<div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="comment">/* Description: Take one ADC sample, if scan is enabled all channels are sampled */</span></div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160; </div>
<div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79f21721ceec28e51005d34b033b2054"> 7023</a></span>&#160;<span class="preprocessor">#define SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Pos (0UL) </span></div>
<div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4afc0178eb69b76dc79047ccb1c03b7d"> 7024</a></span>&#160;<span class="preprocessor">#define SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Msk (0x1UL &lt;&lt; SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Pos) </span></div>
<div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="comment">/* Register: SAADC_TASKS_STOP */</span></div>
<div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="comment">/* Description: Stop the ADC and terminate any on-going conversion */</span></div>
<div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160; </div>
<div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a041576de6e90d82b64d73a94620152e7"> 7030</a></span>&#160;<span class="preprocessor">#define SAADC_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a111ff0e3da0741322d2bf25abbedc6c8"> 7031</a></span>&#160;<span class="preprocessor">#define SAADC_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; SAADC_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="comment">/* Register: SAADC_TASKS_CALIBRATEOFFSET */</span></div>
<div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="comment">/* Description: Starts offset auto-calibration */</span></div>
<div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160; </div>
<div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a44ccbb01ff9a7ed9448e5dbb48e910cc"> 7037</a></span>&#160;<span class="preprocessor">#define SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Pos (0UL) </span></div>
<div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01aeaba4dad32990258ab61b10820bed"> 7038</a></span>&#160;<span class="preprocessor">#define SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Msk (0x1UL &lt;&lt; SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Pos) </span></div>
<div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="comment">/* Register: SAADC_EVENTS_STARTED */</span></div>
<div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="comment">/* Description: The ADC has started */</span></div>
<div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160; </div>
<div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c8c1ba5e0474a79a731590d085846ce"> 7044</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL) </span></div>
<div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae7e40b028f3f4f79aa8a6c21c80bd3be"> 7045</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL &lt;&lt; SAADC_EVENTS_STARTED_EVENTS_STARTED_Pos) </span></div>
<div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="comment">/* Register: SAADC_EVENTS_END */</span></div>
<div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="comment">/* Description: The ADC has filled up the Result buffer */</span></div>
<div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160; </div>
<div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53722cf44f01f3ff3d63b373e2a541c3"> 7051</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_END_EVENTS_END_Pos (0UL) </span></div>
<div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac29eaf0d2610d388f97a84635ed46e8b"> 7052</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_END_EVENTS_END_Msk (0x1UL &lt;&lt; SAADC_EVENTS_END_EVENTS_END_Pos) </span></div>
<div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="comment">/* Register: SAADC_EVENTS_DONE */</span></div>
<div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="comment">/* Description: A conversion task has been completed. Depending on the mode, multiple conversions might be needed for a result to be transferred to RAM. */</span></div>
<div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160; </div>
<div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f80b8f862e3f30abeb2b43fbe47d579"> 7058</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_DONE_EVENTS_DONE_Pos (0UL) </span></div>
<div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2d47848a7e0589396ce60dd33a9a908"> 7059</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_DONE_EVENTS_DONE_Msk (0x1UL &lt;&lt; SAADC_EVENTS_DONE_EVENTS_DONE_Pos) </span></div>
<div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="comment">/* Register: SAADC_EVENTS_RESULTDONE */</span></div>
<div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="comment">/* Description: A result is ready to get transferred to RAM. */</span></div>
<div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160; </div>
<div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57a76f69b66b80e2974c95654bd1d19d"> 7065</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Pos (0UL) </span></div>
<div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6433192ecf4aadd29b89eb42729bdfdb"> 7066</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Msk (0x1UL &lt;&lt; SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Pos) </span></div>
<div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="comment">/* Register: SAADC_EVENTS_CALIBRATEDONE */</span></div>
<div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="comment">/* Description: Calibration is complete */</span></div>
<div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160; </div>
<div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef5b0d87fbd3e4eaf7f9d9cfc3b30382"> 7072</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Pos (0UL) </span></div>
<div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2bcf4d92d92559370fc473f74aa4fc75"> 7073</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Msk (0x1UL &lt;&lt; SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Pos) </span></div>
<div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="comment">/* Register: SAADC_EVENTS_STOPPED */</span></div>
<div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="comment">/* Description: The ADC has stopped */</span></div>
<div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160; </div>
<div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca10240ed9809355cf071fe87e485f6f"> 7079</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL) </span></div>
<div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2881b33c3866060868103b7e583bdddf"> 7080</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL &lt;&lt; SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Pos) </span></div>
<div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="comment">/* Register: SAADC_EVENTS_CH_LIMITH */</span></div>
<div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Last results is equal or above CH[0].LIMIT.HIGH */</span></div>
<div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160; </div>
<div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf51806dba8f15dd761b36a922159ea9"> 7086</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_CH_LIMITH_LIMITH_Pos (0UL) </span></div>
<div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af90aabb741dcf5d727fc7a8b65a52154"> 7087</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_CH_LIMITH_LIMITH_Msk (0x1UL &lt;&lt; SAADC_EVENTS_CH_LIMITH_LIMITH_Pos) </span></div>
<div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="comment">/* Register: SAADC_EVENTS_CH_LIMITL */</span></div>
<div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Last results is equal or below CH[0].LIMIT.LOW */</span></div>
<div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160; </div>
<div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7c6f0b98e076c33f3038a0927ab65b16"> 7093</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_CH_LIMITL_LIMITL_Pos (0UL) </span></div>
<div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5560fc141707631bc20ba540d374b264"> 7094</a></span>&#160;<span class="preprocessor">#define SAADC_EVENTS_CH_LIMITL_LIMITL_Msk (0x1UL &lt;&lt; SAADC_EVENTS_CH_LIMITL_LIMITL_Pos) </span></div>
<div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="comment">/* Register: SAADC_INTEN */</span></div>
<div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div>
<div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160; </div>
<div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="comment">/* Bit 21 : Enable or disable interrupt for CH[7].LIMITL event */</span></div>
<div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a479e3824dc0b0a054858dd11fbd20049"> 7100</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITL_Pos (21UL) </span></div>
<div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea9f9c77b0fb469b77701f168cff9159"> 7101</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH7LIMITL_Pos) </span></div>
<div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af57e01d09de8f0a4be4181da2408ab05"> 7102</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af08d441aa929990fd95a114eb2f4ba31"> 7103</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="comment">/* Bit 20 : Enable or disable interrupt for CH[7].LIMITH event */</span></div>
<div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99f6cd63717c59539972e79fbb6987b1"> 7106</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITH_Pos (20UL) </span></div>
<div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1dd5cbcc7dc4f68e32aa4c299ed27855"> 7107</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH7LIMITH_Pos) </span></div>
<div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acff2f59d6f254ee336c87852dfdbe4bb"> 7108</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a181d06142c9358662aa81b028679e25d"> 7109</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH7LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="comment">/* Bit 19 : Enable or disable interrupt for CH[6].LIMITL event */</span></div>
<div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a173a1fc1dc9f09d224095473c53b29f8"> 7112</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITL_Pos (19UL) </span></div>
<div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5aa26862ea93bc6a7ffa978d3b01a76b"> 7113</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH6LIMITL_Pos) </span></div>
<div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad72236b9e1498d49cf1fbf1c872fc78d"> 7114</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25105055750f2503146283365df1211d"> 7115</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="comment">/* Bit 18 : Enable or disable interrupt for CH[6].LIMITH event */</span></div>
<div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a831c32788bc27bb5782dd2bedb80df1a"> 7118</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITH_Pos (18UL) </span></div>
<div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a127a095225fe823164d18077937fd6"> 7119</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH6LIMITH_Pos) </span></div>
<div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa665da1ed5c52cfa78497fd11341d4a5"> 7120</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aefbef6c50002d8328205126e15464cba"> 7121</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH6LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="comment">/* Bit 17 : Enable or disable interrupt for CH[5].LIMITL event */</span></div>
<div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a862cbf9a766766d0c91f1cf81c9d8d2a"> 7124</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITL_Pos (17UL) </span></div>
<div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a361560e3ab831d0cca689610cb1d51d6"> 7125</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH5LIMITL_Pos) </span></div>
<div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a230dfee0adbb6693085a6c5ca43ed5f5"> 7126</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f1e600502037e0a2431173fc99170ae"> 7127</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="comment">/* Bit 16 : Enable or disable interrupt for CH[5].LIMITH event */</span></div>
<div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a50a78f6d238ffb0df1b3c1573dbc3636"> 7130</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITH_Pos (16UL) </span></div>
<div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab0838b0c2ed6a5fd6e0e01a1cbcd7f05"> 7131</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH5LIMITH_Pos) </span></div>
<div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac3f8db1bb0ebb485ba248d91a273c31"> 7132</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae51350d6f2c77a2ec0882bc0218ed772"> 7133</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH5LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="comment">/* Bit 15 : Enable or disable interrupt for CH[4].LIMITL event */</span></div>
<div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4882acaa44628166554a656376f395d"> 7136</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITL_Pos (15UL) </span></div>
<div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a18ae5128d7975c71f09765a90cb3d980"> 7137</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH4LIMITL_Pos) </span></div>
<div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7eb10e5fa3a456ea6e17ecaa000f0264"> 7138</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a19107460717f41d47588fd2d1aacd00f"> 7139</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="comment">/* Bit 14 : Enable or disable interrupt for CH[4].LIMITH event */</span></div>
<div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aefdef2526ab3df41179cd656e1ca104c"> 7142</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITH_Pos (14UL) </span></div>
<div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2ee44199c4475d3fb2466e5b2dc9730c"> 7143</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH4LIMITH_Pos) </span></div>
<div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a558609bc7f1ea438f4b3f27f85d5fa86"> 7144</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa669d67ed18c8c406ae8ced1dcbc33eb"> 7145</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH4LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="comment">/* Bit 13 : Enable or disable interrupt for CH[3].LIMITL event */</span></div>
<div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a204571735e44931ebd04af40bd4c9273"> 7148</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITL_Pos (13UL) </span></div>
<div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2bd9f76a99152ca8c1ed2e8bee80e513"> 7149</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH3LIMITL_Pos) </span></div>
<div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab2caa0dce0fb0dbe93dd6acd08c4be66"> 7150</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a75c351c533ead0a72ce50d374e462cff"> 7151</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="comment">/* Bit 12 : Enable or disable interrupt for CH[3].LIMITH event */</span></div>
<div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac927e69e55525c46a87715e76cabc16c"> 7154</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITH_Pos (12UL) </span></div>
<div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a35303446d44dcdfd0b0370fd781b0080"> 7155</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH3LIMITH_Pos) </span></div>
<div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad58b5d210f205904824c10f76864ca80"> 7156</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4651741b7d4e63d10d51edd60af3ba6a"> 7157</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH3LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="comment">/* Bit 11 : Enable or disable interrupt for CH[2].LIMITL event */</span></div>
<div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa743383cff8049cb639ed23aebd1d8a"> 7160</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITL_Pos (11UL) </span></div>
<div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a747fd1dd6a412792c1dd46446f1b39"> 7161</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH2LIMITL_Pos) </span></div>
<div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a101833044fad935e92df69c71f330db5"> 7162</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0ac5943fafe367774956c72c88fdc313"> 7163</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="comment">/* Bit 10 : Enable or disable interrupt for CH[2].LIMITH event */</span></div>
<div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b4e291b9c0453cc2005992c369a68c5"> 7166</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITH_Pos (10UL) </span></div>
<div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7615e39f13a46c046c359bbc6803b635"> 7167</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH2LIMITH_Pos) </span></div>
<div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a19ffd3ede54c29c55907c2c03427d8be"> 7168</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a78a9dc06bc7c94beea4c79d738b86153"> 7169</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH2LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="comment">/* Bit 9 : Enable or disable interrupt for CH[1].LIMITL event */</span></div>
<div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a299e3f6f4af40191b7c7ee9878a5147f"> 7172</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITL_Pos (9UL) </span></div>
<div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0581e386bad793242884a76ccca5154c"> 7173</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH1LIMITL_Pos) </span></div>
<div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a996b5656cde9dc444b5a386971161bfb"> 7174</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adbc0e778d06991c3cb9361d1e1cbc158"> 7175</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="comment">/* Bit 8 : Enable or disable interrupt for CH[1].LIMITH event */</span></div>
<div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26ce3c1fce82e02cf8b9031bdbe7ba61"> 7178</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITH_Pos (8UL) </span></div>
<div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a637cd317ef83088153a4ab7ce098bf91"> 7179</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH1LIMITH_Pos) </span></div>
<div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a21cfed83dd3f36ca0f1365b01b8878c0"> 7180</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86606507e661249dae0099d075f70ecf"> 7181</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH1LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="comment">/* Bit 7 : Enable or disable interrupt for CH[0].LIMITL event */</span></div>
<div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad1c2bef9ca0536cb83b00f44474764a1"> 7184</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITL_Pos (7UL) </span></div>
<div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acff600e48725e6aad23ad84767a83f0d"> 7185</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH0LIMITL_Pos) </span></div>
<div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a62c8cc88d7b88d5d5ac4c01df91cd098"> 7186</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fb07773bf788e1464d63246a6490be3"> 7187</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="comment">/* Bit 6 : Enable or disable interrupt for CH[0].LIMITH event */</span></div>
<div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a92b054e5d39a3d81a18cf50e11739415"> 7190</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITH_Pos (6UL) </span></div>
<div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1730d0ec882f1f5b8aaea04c507d66e6"> 7191</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTEN_CH0LIMITH_Pos) </span></div>
<div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9bcab052d032c15dfab33e77fd2c7b85"> 7192</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80a78fa842e1e52d5d7d3caf34310af3"> 7193</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CH0LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="comment">/* Bit 5 : Enable or disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a89b63a05a04539fbc6cfa9352f0f10d7"> 7196</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STOPPED_Pos (5UL) </span></div>
<div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2ce6dfa35d17fc8287f1ce94e05273b"> 7197</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STOPPED_Msk (0x1UL &lt;&lt; SAADC_INTEN_STOPPED_Pos) </span></div>
<div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4c933f6a18e849d4f8c655032ea5e99"> 7198</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f4dd27577119e939cb1a452ee7fb4bf"> 7199</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="comment">/* Bit 4 : Enable or disable interrupt for CALIBRATEDONE event */</span></div>
<div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af87bfa0a03c1380c25e5419d048152a0"> 7202</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CALIBRATEDONE_Pos (4UL) </span></div>
<div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a971e637ef07e058214e2276635048da3"> 7203</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CALIBRATEDONE_Msk (0x1UL &lt;&lt; SAADC_INTEN_CALIBRATEDONE_Pos) </span></div>
<div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#accac4a76493a2dac645b8b26faca184f"> 7204</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CALIBRATEDONE_Disabled (0UL) </span></div>
<div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acbbf3ccf3a8af2e024f3f7b594aec84a"> 7205</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_CALIBRATEDONE_Enabled (1UL) </span></div>
<div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="comment">/* Bit 3 : Enable or disable interrupt for RESULTDONE event */</span></div>
<div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a73355ba1ed47bd33edf2450829a0db"> 7208</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_RESULTDONE_Pos (3UL) </span></div>
<div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4ac711214c66ea0256f288970ac1bae2"> 7209</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_RESULTDONE_Msk (0x1UL &lt;&lt; SAADC_INTEN_RESULTDONE_Pos) </span></div>
<div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a50498a4ff121d419d6d4f6386c3a9f91"> 7210</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_RESULTDONE_Disabled (0UL) </span></div>
<div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acffab620c78e8f1e0e0e3bf5c8a99a44"> 7211</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_RESULTDONE_Enabled (1UL) </span></div>
<div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="comment">/* Bit 2 : Enable or disable interrupt for DONE event */</span></div>
<div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8fde8fe1eb2d659e2acd24e10dcbd02f"> 7214</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_DONE_Pos (2UL) </span></div>
<div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abad28b32019cedc46a1ae724a56c0692"> 7215</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_DONE_Msk (0x1UL &lt;&lt; SAADC_INTEN_DONE_Pos) </span></div>
<div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26bcbb814b431ef1b87284899f5b6520"> 7216</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_DONE_Disabled (0UL) </span></div>
<div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b663aa56eb1b5b053bbb210422d5739"> 7217</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_DONE_Enabled (1UL) </span></div>
<div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="comment">/* Bit 1 : Enable or disable interrupt for END event */</span></div>
<div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a33e683cb72bca95640bf3d1f97b5a7e0"> 7220</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_END_Pos (1UL) </span></div>
<div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca2bc5bc50b31dc04d8b08285829b546"> 7221</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_END_Msk (0x1UL &lt;&lt; SAADC_INTEN_END_Pos) </span></div>
<div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9cb6bf718f77a337dcaebdbb4c805cda"> 7222</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_END_Disabled (0UL) </span></div>
<div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7aaef62d68b15f632efdf8d87cb4dbb9"> 7223</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_END_Enabled (1UL) </span></div>
<div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="comment">/* Bit 0 : Enable or disable interrupt for STARTED event */</span></div>
<div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a23d26b18a8eef939ae94e12c6540ea5d"> 7226</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STARTED_Pos (0UL) </span></div>
<div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8634f52dda660760f66522f417aa5695"> 7227</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STARTED_Msk (0x1UL &lt;&lt; SAADC_INTEN_STARTED_Pos) </span></div>
<div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e421c6b77ce5c3d753a08308de80fc1"> 7228</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abdfcd2701ba196cfbd2415ea4a8d8248"> 7229</a></span>&#160;<span class="preprocessor">#define SAADC_INTEN_STARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="comment">/* Register: SAADC_INTENSET */</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160; </div>
<div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="comment">/* Bit 21 : Write &#39;1&#39; to Enable interrupt for CH[7].LIMITL event */</span></div>
<div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa182485b0185dcf2296106cc01c1f8d0"> 7235</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITL_Pos (21UL) </span></div>
<div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5892aaeb1f1fc1479a1d4157e37e5c07"> 7236</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH7LIMITL_Pos) </span></div>
<div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace2fc9e74f9c5588688a14214c14cb75"> 7237</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39fe54a7f3faf26cd44fb06c7c1a2cee"> 7238</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf785c679043c3e692286c435b3b18ed"> 7239</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITL_Set (1UL) </span></div>
<div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for CH[7].LIMITH event */</span></div>
<div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac45fca7e44bce5e37aa96e5561ccd3a7"> 7242</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITH_Pos (20UL) </span></div>
<div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2f5b7d859a98c8b2b500314755b21bdd"> 7243</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH7LIMITH_Pos) </span></div>
<div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a96f8dfa66ae27e59d64774453cb64713"> 7244</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1db33f92a196254bcfd06cfe2d834f75"> 7245</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c5542221f85022a0fd14f5b4f15bc42"> 7246</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH7LIMITH_Set (1UL) </span></div>
<div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for CH[6].LIMITL event */</span></div>
<div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a159ce7acbf30c6e8dbb2a4cbe06e6d4e"> 7249</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITL_Pos (19UL) </span></div>
<div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8d58092d5b1feedf26ffc31b01621f5e"> 7250</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH6LIMITL_Pos) </span></div>
<div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a392bbb637a15c8192ca538f78872309f"> 7251</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e413aff38a34256d41dc7f0c7795d6c"> 7252</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1b5a720a882d6daedf5bc77b1dcc2340"> 7253</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITL_Set (1UL) </span></div>
<div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for CH[6].LIMITH event */</span></div>
<div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a49e988de7c918d7f9ac38770d0b14c56"> 7256</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITH_Pos (18UL) </span></div>
<div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeb26bd9b7dd9d7b893a5831f8c4999a2"> 7257</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH6LIMITH_Pos) </span></div>
<div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae2f3fda8147addf7d3b6365ba3654356"> 7258</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a94f7d9b7ac1e9715458e0b6574ac9b30"> 7259</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af9187b59a4686e76dbf3190f1ad83cd2"> 7260</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH6LIMITH_Set (1UL) </span></div>
<div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable interrupt for CH[5].LIMITL event */</span></div>
<div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a71f5e8b5320ef50087cc250fd196d96d"> 7263</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITL_Pos (17UL) </span></div>
<div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3638bf8ca037ddce8d10bb7b05a51c0c"> 7264</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH5LIMITL_Pos) </span></div>
<div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63ad37ee481ecf1861a3b3af096965ca"> 7265</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7f6e5a950ef08f913100f756d8417f64"> 7266</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05d12d00ab877ffb0512ff9b8b8abcc7"> 7267</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITL_Set (1UL) </span></div>
<div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="comment">/* Bit 16 : Write &#39;1&#39; to Enable interrupt for CH[5].LIMITH event */</span></div>
<div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a817aac1065a8169924abd4bd3dd34bae"> 7270</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITH_Pos (16UL) </span></div>
<div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8447db71410303312615a08fc992c908"> 7271</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH5LIMITH_Pos) </span></div>
<div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac7e1971cd752cbc10e1d3f56ecc4e198"> 7272</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef97ffa06326942941c299416fe1821a"> 7273</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8479fb1bebca044dfd0887b8b6e6d606"> 7274</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH5LIMITH_Set (1UL) </span></div>
<div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="comment">/* Bit 15 : Write &#39;1&#39; to Enable interrupt for CH[4].LIMITL event */</span></div>
<div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ebc848f87ab1cb06adbe3a46744f2ab"> 7277</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITL_Pos (15UL) </span></div>
<div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe1ba64a5a26f170be29a00808f65716"> 7278</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH4LIMITL_Pos) </span></div>
<div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a979a00b53ccc2a328d70d21b6ea14da4"> 7279</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6269c5f95c1d2d8b6bbeadf861a21359"> 7280</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a163f20471ad454e1ed6b27006b5cc922"> 7281</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITL_Set (1UL) </span></div>
<div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="comment">/* Bit 14 : Write &#39;1&#39; to Enable interrupt for CH[4].LIMITH event */</span></div>
<div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa41f13d911f516ec2e9053f7efffffb"> 7284</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITH_Pos (14UL) </span></div>
<div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56427f9056a1ca7059709ac5b0d683a7"> 7285</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH4LIMITH_Pos) </span></div>
<div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af39292d9737c41e32a65174b2ecdf232"> 7286</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57415bf0353f89db23b043b301fb0ff9"> 7287</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86021e1460845a9a8b97d288227207a3"> 7288</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH4LIMITH_Set (1UL) </span></div>
<div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="comment">/* Bit 13 : Write &#39;1&#39; to Enable interrupt for CH[3].LIMITL event */</span></div>
<div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a586924c4591738c4f673ecf7afdc33b7"> 7291</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITL_Pos (13UL) </span></div>
<div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3d360256f958829913c75e07ad673a6a"> 7292</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH3LIMITL_Pos) </span></div>
<div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a54631c66af81b5bb7878edda174a368d"> 7293</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0834c0973f86ddb503afba225053d5c7"> 7294</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aada514441fbef378753c4285735f3326"> 7295</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITL_Set (1UL) </span></div>
<div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="comment">/* Bit 12 : Write &#39;1&#39; to Enable interrupt for CH[3].LIMITH event */</span></div>
<div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a425c4da2ec2f59ed6901990865afe03f"> 7298</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITH_Pos (12UL) </span></div>
<div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79f72b70a7424329dc9cc28bea5c10e3"> 7299</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH3LIMITH_Pos) </span></div>
<div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9422cfee1d43e85f2fb5c7108d2f1d1"> 7300</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0c6db371d3716258d6f31d0f74f48fa"> 7301</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a925fed767c4efe56a15147399b489503"> 7302</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH3LIMITH_Set (1UL) </span></div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="comment">/* Bit 11 : Write &#39;1&#39; to Enable interrupt for CH[2].LIMITL event */</span></div>
<div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aff633f74bb57072e8bfbabf77062cb94"> 7305</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITL_Pos (11UL) </span></div>
<div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a362cb31470beaf94f4a68e1381896b10"> 7306</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH2LIMITL_Pos) </span></div>
<div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8b38df8ee8151779a77a00305cf502ea"> 7307</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad02ac473328d2bc2f2eed144f6988184"> 7308</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f2829b144c4c9ab33396f0b4c7adb49"> 7309</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITL_Set (1UL) </span></div>
<div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="comment">/* Bit 10 : Write &#39;1&#39; to Enable interrupt for CH[2].LIMITH event */</span></div>
<div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a07c572484a24d8319ca8e8fbe9a68b36"> 7312</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITH_Pos (10UL) </span></div>
<div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a520a38992b362150df8ad17cd7a40476"> 7313</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH2LIMITH_Pos) </span></div>
<div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a881dbf34c9caac9120860610a775287c"> 7314</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaaa85827616006930970e864b1b1e93f"> 7315</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ee9979cc0cb0267c9f2fc954a17e569"> 7316</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH2LIMITH_Set (1UL) </span></div>
<div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for CH[1].LIMITL event */</span></div>
<div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e530fee0f4ccae1a0fb7dda82535a9e"> 7319</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITL_Pos (9UL) </span></div>
<div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1331654bf4b6d6123946a1dce83c1dbf"> 7320</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH1LIMITL_Pos) </span></div>
<div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a32a4e2899d882c226bf35215ea3b30d9"> 7321</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a02dff455beb5539e64c6e3b9fc2e8900"> 7322</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9da03a09af69eb108997359cf55171c3"> 7323</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITL_Set (1UL) </span></div>
<div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="comment">/* Bit 8 : Write &#39;1&#39; to Enable interrupt for CH[1].LIMITH event */</span></div>
<div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0840b716c33ac6ed5516c0040da0f6c"> 7326</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITH_Pos (8UL) </span></div>
<div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a518e12c861cd4d008c8ec9d683f4eb3b"> 7327</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH1LIMITH_Pos) </span></div>
<div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0af26118a825939c276a0b8571d6c507"> 7328</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d3956105b8a5576273e604cb1be6ef1"> 7329</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae3821c6f2dbe4b43f7043b1f29780b81"> 7330</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH1LIMITH_Set (1UL) </span></div>
<div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for CH[0].LIMITL event */</span></div>
<div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a70a31352d7248b6b338146b00acf0bab"> 7333</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITL_Pos (7UL) </span></div>
<div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26cbd077f86d22b052aea197b961b6d5"> 7334</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH0LIMITL_Pos) </span></div>
<div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a237be263fd04c31a8b6ad7eb661f42"> 7335</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af82ca3ca453f50b9a2d58aa30d5da801"> 7336</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad561bca22a832ed4f96289f9ac94f027"> 7337</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITL_Set (1UL) </span></div>
<div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for CH[0].LIMITH event */</span></div>
<div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af97e920b039d24459312de52034fd49c"> 7340</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITH_Pos (6UL) </span></div>
<div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae40d80890a10e796ffe69e668696bcde"> 7341</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CH0LIMITH_Pos) </span></div>
<div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a438a965cf48d15bae5c3c434a45f44e7"> 7342</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3be78fd23a87bd186c5d218eff973461"> 7343</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a23d42fd3669d96489448fbdd1bcac7f7"> 7344</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CH0LIMITH_Set (1UL) </span></div>
<div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3dffd62e7547cc1e057b58174cfbf68"> 7347</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STOPPED_Pos (5UL) </span></div>
<div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad084159c15a95e46300357d6b4a006ca"> 7348</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; SAADC_INTENSET_STOPPED_Pos) </span></div>
<div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b12309f4fbf2bc3bc1a133412de5bda"> 7349</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9ecb1a012999404586ce379755a6543"> 7350</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a03e2454def017d34fcc05f18a42e06cf"> 7351</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STOPPED_Set (1UL) </span></div>
<div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for CALIBRATEDONE event */</span></div>
<div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7134acb33e5ecc8da18e95096d0e0f47"> 7354</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CALIBRATEDONE_Pos (4UL) </span></div>
<div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a75d65e703fa7b5d4307a20ee7cfc74ec"> 7355</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CALIBRATEDONE_Msk (0x1UL &lt;&lt; SAADC_INTENSET_CALIBRATEDONE_Pos) </span></div>
<div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7ea1343af757a85f7dd366ec7f1cf2a5"> 7356</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CALIBRATEDONE_Disabled (0UL) </span></div>
<div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af27077ff057855a9a9546361b82b890b"> 7357</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CALIBRATEDONE_Enabled (1UL) </span></div>
<div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a08e41eea53b048557ec1c28372ab929b"> 7358</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_CALIBRATEDONE_Set (1UL) </span></div>
<div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Enable interrupt for RESULTDONE event */</span></div>
<div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80eddda3b682564cbac0308160cbbd49"> 7361</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_RESULTDONE_Pos (3UL) </span></div>
<div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63d99efbc23938eb24d026402b74e19d"> 7362</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_RESULTDONE_Msk (0x1UL &lt;&lt; SAADC_INTENSET_RESULTDONE_Pos) </span></div>
<div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc27b321a00a7eb59d95efa13bef4a63"> 7363</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_RESULTDONE_Disabled (0UL) </span></div>
<div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a913f73183cf599865c7c3152ddf30ca4"> 7364</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_RESULTDONE_Enabled (1UL) </span></div>
<div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af01d8be3b32e2e9e2b46f5ee084f06e4"> 7365</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_RESULTDONE_Set (1UL) </span></div>
<div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for DONE event */</span></div>
<div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee475e67c9ebaddd30512a8cf02a1ef1"> 7368</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_DONE_Pos (2UL) </span></div>
<div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7969d72361837fc4ad925ac83894e646"> 7369</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_DONE_Msk (0x1UL &lt;&lt; SAADC_INTENSET_DONE_Pos) </span></div>
<div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae4ab3af0982922a12240a576cc06ced2"> 7370</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_DONE_Disabled (0UL) </span></div>
<div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a84352b1ea69a5f004288960361a56ed8"> 7371</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_DONE_Enabled (1UL) </span></div>
<div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ee34f336252442d1794a90b9f4638dd"> 7372</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_DONE_Set (1UL) </span></div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for END event */</span></div>
<div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae2f937a42e562670fda6c2ed935a2b11"> 7375</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_END_Pos (1UL) </span></div>
<div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afba2a6fe9dd77b32e89e7211a75951b0"> 7376</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_END_Msk (0x1UL &lt;&lt; SAADC_INTENSET_END_Pos) </span></div>
<div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd9399c3c480c8eadd0b4a1a62037202"> 7377</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_END_Disabled (0UL) </span></div>
<div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9b4355ec68daa5d6adf3eaef22406245"> 7378</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_END_Enabled (1UL) </span></div>
<div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef11f87b19084dbaf902f0e8aafe191a"> 7379</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_END_Set (1UL) </span></div>
<div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for STARTED event */</span></div>
<div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa57d380cd7a407a10811558fe42d592a"> 7382</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STARTED_Pos (0UL) </span></div>
<div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3004217d167aac704aabfe33975a4137"> 7383</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STARTED_Msk (0x1UL &lt;&lt; SAADC_INTENSET_STARTED_Pos) </span></div>
<div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac2d2b4bc1c40635a0033b44698d1ebad"> 7384</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac26b24b985e3140f730d1e87c1f79bce"> 7385</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26b31ba9f7581d0528d5e47e3095c8ff"> 7386</a></span>&#160;<span class="preprocessor">#define SAADC_INTENSET_STARTED_Set (1UL) </span></div>
<div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="comment">/* Register: SAADC_INTENCLR */</span></div>
<div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160; </div>
<div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="comment">/* Bit 21 : Write &#39;1&#39; to Disable interrupt for CH[7].LIMITL event */</span></div>
<div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11db37990192ab3000ed3acaef6855f3"> 7392</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITL_Pos (21UL) </span></div>
<div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a247e7408e267701990abd2e1b2b074b1"> 7393</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH7LIMITL_Pos) </span></div>
<div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ae0ccfed1ed4f7c7587cf505432d369"> 7394</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a40681bbef4864c2d0b895484021dff14"> 7395</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c41dd0e06a9d4732ae83a803c2e233b"> 7396</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITL_Clear (1UL) </span></div>
<div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for CH[7].LIMITH event */</span></div>
<div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d95f440f08e079aef09af9888d71e89"> 7399</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITH_Pos (20UL) </span></div>
<div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0465087bac1e915a8446d47f286a4ddb"> 7400</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH7LIMITH_Pos) </span></div>
<div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac523cb27d8f9709feb9451d5a80ea122"> 7401</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59d800b4a48f3e1ab4b8629958939836"> 7402</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a03626bee8c67634f970e0abc678abd06"> 7403</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH7LIMITH_Clear (1UL) </span></div>
<div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for CH[6].LIMITL event */</span></div>
<div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6cb8e75cb8d6b4a37da8cb276bdaa226"> 7406</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITL_Pos (19UL) </span></div>
<div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af46e487fecbb4bd0830e6be755ede6b3"> 7407</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH6LIMITL_Pos) </span></div>
<div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7dbbfb14e34ae76a20195735652ade15"> 7408</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80be9d7b02a351ac8c1d437154d44eb0"> 7409</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae464b56be61ac760549870894f35e7e7"> 7410</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITL_Clear (1UL) </span></div>
<div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for CH[6].LIMITH event */</span></div>
<div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a00906539c61b38609f82d784cefe4334"> 7413</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITH_Pos (18UL) </span></div>
<div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6bb6df42cdc270d6a1e3ebf6ea769972"> 7414</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH6LIMITH_Pos) </span></div>
<div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa41805449b970be64865d62a08684e52"> 7415</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56a862db923ee35c2726da904d7e3af1"> 7416</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab61a6992e67f857e6875780a212b2fa9"> 7417</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH6LIMITH_Clear (1UL) </span></div>
<div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable interrupt for CH[5].LIMITL event */</span></div>
<div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d2f80504e4edb85b338bde261446f11"> 7420</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITL_Pos (17UL) </span></div>
<div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa8185e1b6a868e59738097e17b682af9"> 7421</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH5LIMITL_Pos) </span></div>
<div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9200d62583d17e3034e36205a143af8b"> 7422</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2aab87bd2d680806274e4baf1898d1ea"> 7423</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aebc8d9351203aea7d933ad135550bf11"> 7424</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITL_Clear (1UL) </span></div>
<div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="comment">/* Bit 16 : Write &#39;1&#39; to Disable interrupt for CH[5].LIMITH event */</span></div>
<div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88eb921ba7afb95a0be48a674067127c"> 7427</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITH_Pos (16UL) </span></div>
<div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca83ef6ec468dc784840957b1307b49f"> 7428</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH5LIMITH_Pos) </span></div>
<div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22df759033d0573d4dd66836ee8385f0"> 7429</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7e90768bff501894c87daa2a14dc3d08"> 7430</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2417fbc0cc0e498cefa2cd6ac511cd33"> 7431</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH5LIMITH_Clear (1UL) </span></div>
<div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="comment">/* Bit 15 : Write &#39;1&#39; to Disable interrupt for CH[4].LIMITL event */</span></div>
<div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a855c82e348d5a738bc457d28df62dbcf"> 7434</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITL_Pos (15UL) </span></div>
<div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad104817f55cfe6c0cd7693489a2d3bd4"> 7435</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH4LIMITL_Pos) </span></div>
<div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a16b207d050139d80c35bfa3630889514"> 7436</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13af31ef506bd2b2c71591cd96221828"> 7437</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14683ce51f0b357aacec04343bfdd63f"> 7438</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITL_Clear (1UL) </span></div>
<div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="comment">/* Bit 14 : Write &#39;1&#39; to Disable interrupt for CH[4].LIMITH event */</span></div>
<div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad364a060d1c50f76b66586334d34584c"> 7441</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITH_Pos (14UL) </span></div>
<div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a636e1ea4386890e3e01a82202f6911c4"> 7442</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH4LIMITH_Pos) </span></div>
<div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6adf748d2b6c0309cc1aa018f519f6ea"> 7443</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a92587c4bc9ba1f7a4997961c512219fa"> 7444</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b6f59b588ec7336c34f7a99a92f33fe"> 7445</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH4LIMITH_Clear (1UL) </span></div>
<div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="comment">/* Bit 13 : Write &#39;1&#39; to Disable interrupt for CH[3].LIMITL event */</span></div>
<div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a71ffcb1d86ae4899a562fd9d15051c41"> 7448</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITL_Pos (13UL) </span></div>
<div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c3eb94319d669ecb818ea2b39a73e23"> 7449</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH3LIMITL_Pos) </span></div>
<div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd3a87be3547542a2879d352133624e7"> 7450</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af23ed848be989933d2826573ba8197a2"> 7451</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5236bbc3afcaca5abd7ee1b287101d24"> 7452</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITL_Clear (1UL) </span></div>
<div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="comment">/* Bit 12 : Write &#39;1&#39; to Disable interrupt for CH[3].LIMITH event */</span></div>
<div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2ae3d6eafa3ee76213f8ef995ac083ef"> 7455</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITH_Pos (12UL) </span></div>
<div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a813ce48166ff6a317eabc524ed7120d1"> 7456</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH3LIMITH_Pos) </span></div>
<div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1a8785b71b8954601ee0fc2e4db5948"> 7457</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af138e22fc558685d859723ec2928c734"> 7458</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5f37341d9101a8114d656b4753188ca"> 7459</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH3LIMITH_Clear (1UL) </span></div>
<div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="comment">/* Bit 11 : Write &#39;1&#39; to Disable interrupt for CH[2].LIMITL event */</span></div>
<div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a8b5014046166b1b062ab9b461fa5b3"> 7462</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITL_Pos (11UL) </span></div>
<div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa94ef197c7cf90765b05e65537c8a90"> 7463</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH2LIMITL_Pos) </span></div>
<div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc2a17a048b58667a1aeb6bae096c7d3"> 7464</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a49fd330274b57821d62dc59dc35f3577"> 7465</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9bd1c6150c11d8fa41e7968bb121cdb"> 7466</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITL_Clear (1UL) </span></div>
<div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="comment">/* Bit 10 : Write &#39;1&#39; to Disable interrupt for CH[2].LIMITH event */</span></div>
<div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1c82eba6cebd62200d67fe2ff19dafe"> 7469</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITH_Pos (10UL) </span></div>
<div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa04243ee84ce537983c1e7ae38ea0a45"> 7470</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH2LIMITH_Pos) </span></div>
<div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4525da53d654d2d8312d185e565cf49"> 7471</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0f46db489b8dc230bd011f4ccf8a1b76"> 7472</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af43648dec450a7556419f69257059689"> 7473</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH2LIMITH_Clear (1UL) </span></div>
<div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for CH[1].LIMITL event */</span></div>
<div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f125700ef55dffd71923127efadf690"> 7476</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITL_Pos (9UL) </span></div>
<div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7667a6e4ce24f9e2c4d1b3f2ba223e3c"> 7477</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH1LIMITL_Pos) </span></div>
<div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adaa9da3aaa2cacfe816ea38197ae46ba"> 7478</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac45dc6bd049d99213d3418e3943f555"> 7479</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a148db83f8640f86c4e4e1edbeee6ed70"> 7480</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITL_Clear (1UL) </span></div>
<div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;<span class="comment">/* Bit 8 : Write &#39;1&#39; to Disable interrupt for CH[1].LIMITH event */</span></div>
<div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adaa148fec24eb0cf7ab859638dc25346"> 7483</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITH_Pos (8UL) </span></div>
<div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a78de7ff0859b921a77902ff193f8644d"> 7484</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH1LIMITH_Pos) </span></div>
<div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b65e3ce95448b5a8aa52229b95e6f1c"> 7485</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af2bf40bb604e54f971644cfd8c437fda"> 7486</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad6ca8a476a029019b56733c798577b27"> 7487</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH1LIMITH_Clear (1UL) </span></div>
<div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for CH[0].LIMITL event */</span></div>
<div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8035bb96650c7fd7451c590b4851c3c0"> 7490</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITL_Pos (7UL) </span></div>
<div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a726137b8b88079db533bfdc9edc673a4"> 7491</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITL_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH0LIMITL_Pos) </span></div>
<div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a869926bd8f6a5844427c548be339e1c1"> 7492</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITL_Disabled (0UL) </span></div>
<div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afed1f025fd444c6e481fadc77ab9f6b3"> 7493</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITL_Enabled (1UL) </span></div>
<div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a74591a94917a189fd85ee1514a8c65a0"> 7494</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITL_Clear (1UL) </span></div>
<div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for CH[0].LIMITH event */</span></div>
<div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf98f2408a5b7ef92bf05c267739b15d"> 7497</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITH_Pos (6UL) </span></div>
<div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#addb5e0e060285b884c9492efb8d9ab8e"> 7498</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITH_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CH0LIMITH_Pos) </span></div>
<div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83e381a84d2656efd829b97885bd05b0"> 7499</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITH_Disabled (0UL) </span></div>
<div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af829ed540463fee63265439bfa7d9b35"> 7500</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITH_Enabled (1UL) </span></div>
<div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3978c1621f476362db03e6d40427a4d5"> 7501</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CH0LIMITH_Clear (1UL) </span></div>
<div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="comment">/* Bit 5 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f5abac21442d4df157b3f32f317d164"> 7504</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STOPPED_Pos (5UL) </span></div>
<div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa04fe22744a364c7737af6f27a7bef57"> 7505</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_STOPPED_Pos) </span></div>
<div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a93b9a78607c09ec37334ca49a64f7af5"> 7506</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa96f7ba5033c8e055db31ee5c4218e38"> 7507</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6095e6abaa41f72e1adf3b14759f7f8d"> 7508</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STOPPED_Clear (1UL) </span></div>
<div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for CALIBRATEDONE event */</span></div>
<div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa70c9f66392e37161b5585bbfdc8baf1"> 7511</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CALIBRATEDONE_Pos (4UL) </span></div>
<div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8464d11131695ce1e7593b3d23c913c1"> 7512</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CALIBRATEDONE_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_CALIBRATEDONE_Pos) </span></div>
<div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab0b5e8d8e4a7bc66069f9aeeee7483d1"> 7513</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CALIBRATEDONE_Disabled (0UL) </span></div>
<div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12611274dce7128c46dc66272dce79d8"> 7514</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CALIBRATEDONE_Enabled (1UL) </span></div>
<div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7bd8fb4f0b1e9f78e754d4dea68cc58e"> 7515</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_CALIBRATEDONE_Clear (1UL) </span></div>
<div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="comment">/* Bit 3 : Write &#39;1&#39; to Disable interrupt for RESULTDONE event */</span></div>
<div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a037824b7c61ce9c1f813ccd7b29a7980"> 7518</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_RESULTDONE_Pos (3UL) </span></div>
<div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a321c0c28264b5bfbfa011c9462e288d1"> 7519</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_RESULTDONE_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_RESULTDONE_Pos) </span></div>
<div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6d7cadb2808015f002cd92f3bc6e078"> 7520</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_RESULTDONE_Disabled (0UL) </span></div>
<div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf382ed6da0f1a75b628146f9d437c21"> 7521</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_RESULTDONE_Enabled (1UL) </span></div>
<div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ed188b85801fbaff972bc9c5201e153"> 7522</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_RESULTDONE_Clear (1UL) </span></div>
<div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for DONE event */</span></div>
<div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e3b318adad2de94977edd102fa6004b"> 7525</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_DONE_Pos (2UL) </span></div>
<div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a581b9a67f8dc55d526458b57aa00d915"> 7526</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_DONE_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_DONE_Pos) </span></div>
<div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b36bd3f0e0563b84c5ec90c27fe68ba"> 7527</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_DONE_Disabled (0UL) </span></div>
<div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79c745331d7bee66697f2f9a74f2a7d2"> 7528</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_DONE_Enabled (1UL) </span></div>
<div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a81d50589fe35433f9fc8d6a5b92885f6"> 7529</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_DONE_Clear (1UL) </span></div>
<div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for END event */</span></div>
<div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab4c16a43d085810235bb534e8313e857"> 7532</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_END_Pos (1UL) </span></div>
<div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb8499e324943ca6f2cf0216b516042d"> 7533</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_END_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_END_Pos) </span></div>
<div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaee40d3a9866c5c5022bb334028c9467"> 7534</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_END_Disabled (0UL) </span></div>
<div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac0b8932403f01f7d2b080eb419a90b1d"> 7535</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_END_Enabled (1UL) </span></div>
<div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad47d7df16408b5a4eadfacbe9fde932"> 7536</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_END_Clear (1UL) </span></div>
<div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for STARTED event */</span></div>
<div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13e05bbd328708833ed001fe3bf960df"> 7539</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STARTED_Pos (0UL) </span></div>
<div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a351163ec4e9b4b6771166dcf47f300f9"> 7540</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STARTED_Msk (0x1UL &lt;&lt; SAADC_INTENCLR_STARTED_Pos) </span></div>
<div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae18c415145bce198b67c86f3f04b2875"> 7541</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9609f506da708492cf208b4f3f949ef7"> 7542</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1b9f72e6b07e4f2191bfa3c60bee1e75"> 7543</a></span>&#160;<span class="preprocessor">#define SAADC_INTENCLR_STARTED_Clear (1UL) </span></div>
<div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="comment">/* Register: SAADC_STATUS */</span></div>
<div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="comment">/* Description: Status */</span></div>
<div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160; </div>
<div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="comment">/* Bit 0 : Status */</span></div>
<div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7ee991dee9c9ab3b979be9d80f798518"> 7549</a></span>&#160;<span class="preprocessor">#define SAADC_STATUS_STATUS_Pos (0UL) </span></div>
<div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af777b5cb31b02021a920751b334e5eea"> 7550</a></span>&#160;<span class="preprocessor">#define SAADC_STATUS_STATUS_Msk (0x1UL &lt;&lt; SAADC_STATUS_STATUS_Pos) </span></div>
<div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad82cb83074297cba4997a92a3df7f369"> 7551</a></span>&#160;<span class="preprocessor">#define SAADC_STATUS_STATUS_Ready (0UL) </span></div>
<div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a132836f757e521e7f917f86381459154"> 7552</a></span>&#160;<span class="preprocessor">#define SAADC_STATUS_STATUS_Busy (1UL) </span></div>
<div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="comment">/* Register: SAADC_ENABLE */</span></div>
<div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="comment">/* Description: Enable or disable ADC */</span></div>
<div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160; </div>
<div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="comment">/* Bit 0 : Enable or disable ADC */</span></div>
<div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6837f190cfcd14ca3dbe47db5dcefa4b"> 7558</a></span>&#160;<span class="preprocessor">#define SAADC_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8905f0d633a08f79aa11ba89a8ba02c"> 7559</a></span>&#160;<span class="preprocessor">#define SAADC_ENABLE_ENABLE_Msk (0x1UL &lt;&lt; SAADC_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa478f4ed47e2400f207bec573fcf674a"> 7560</a></span>&#160;<span class="preprocessor">#define SAADC_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef8adc045791948b1a38086a3969a2bd"> 7561</a></span>&#160;<span class="preprocessor">#define SAADC_ENABLE_ENABLE_Enabled (1UL) </span></div>
<div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="comment">/* Register: SAADC_CH_PSELP */</span></div>
<div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Input positive pin selection for CH[0] */</span></div>
<div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160; </div>
<div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;<span class="comment">/* Bits 4..0 : Analog positive input channel */</span></div>
<div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12e6de5c3531e5dfaf00dac8e98b3811"> 7567</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_Pos (0UL) </span></div>
<div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf22e7d66996f4a06735c66eaa2279cf"> 7568</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_Msk (0x1FUL &lt;&lt; SAADC_CH_PSELP_PSELP_Pos) </span></div>
<div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab61e2c45856242476e7c957e7b90e3ff"> 7569</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_NC (0UL) </span></div>
<div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5593c8ecec93f55610d6893e13b47b1e"> 7570</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput0 (1UL) </span></div>
<div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac91fde611c0e26a6072a3a0344eb676f"> 7571</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput1 (2UL) </span></div>
<div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0ea274ce181a0f67685c9a500b48312f"> 7572</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput2 (3UL) </span></div>
<div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac0d8b827ce6ea82be0e776a8aea17faf"> 7573</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput3 (4UL) </span></div>
<div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#addd77f7ae634efca0a1a43230178e4c0"> 7574</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput4 (5UL) </span></div>
<div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d91dfc34cb5dd771a50c2d919f809a8"> 7575</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput5 (6UL) </span></div>
<div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa050ed1505c34b757e189283fd4c2ab9"> 7576</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput6 (7UL) </span></div>
<div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a551d0552eed578c72ef40b10c245f955"> 7577</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_AnalogInput7 (8UL) </span></div>
<div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7def545faed22616ea0a53282caab6bb"> 7578</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELP_PSELP_VDD (9UL) </span></div>
<div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;<span class="comment">/* Register: SAADC_CH_PSELN */</span></div>
<div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Input negative pin selection for CH[0] */</span></div>
<div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160; </div>
<div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;<span class="comment">/* Bits 4..0 : Analog negative input, enables differential channel */</span></div>
<div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a590e93ff718bba7ff99629fb0ccc06a5"> 7584</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_Pos (0UL) </span></div>
<div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad96fc323f6627d83bc888c8095930415"> 7585</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_Msk (0x1FUL &lt;&lt; SAADC_CH_PSELN_PSELN_Pos) </span></div>
<div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5221cb9c8eea7e441821dc0d98f82c0"> 7586</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_NC (0UL) </span></div>
<div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a615bf35c01e772bc1d9599ca4980db56"> 7587</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput0 (1UL) </span></div>
<div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa045a1f13cd25ac95b5d14b5154abf3"> 7588</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput1 (2UL) </span></div>
<div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a60d6d0a3346f89fae5a3fb4015f19695"> 7589</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput2 (3UL) </span></div>
<div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee2a4308ce07ef7d25bb4ea30dbed5c7"> 7590</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput3 (4UL) </span></div>
<div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af35540818d94fee3e276af8c32a76260"> 7591</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput4 (5UL) </span></div>
<div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae7d6e35a455cec2176795875b1dffeae"> 7592</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput5 (6UL) </span></div>
<div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa3e4460df874e12964f930b74c2c20be"> 7593</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput6 (7UL) </span></div>
<div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a74d427499137b46f911f1ecc1232e6ed"> 7594</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_AnalogInput7 (8UL) </span></div>
<div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a366babe9ba61c160412fbf0160e04ffc"> 7595</a></span>&#160;<span class="preprocessor">#define SAADC_CH_PSELN_PSELN_VDD (9UL) </span></div>
<div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="comment">/* Register: SAADC_CH_CONFIG */</span></div>
<div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="comment">/* Description: Description cluster[0]:  Input configuration for CH[0] */</span></div>
<div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160; </div>
<div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="comment">/* Bit 24 : Enable burst mode */</span></div>
<div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5677f5681741e76b251b454e28e693b4"> 7601</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_BURST_Pos (24UL) </span></div>
<div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a198da48ba2cb812dd82d4b917a92da29"> 7602</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_BURST_Msk (0x1UL &lt;&lt; SAADC_CH_CONFIG_BURST_Pos) </span></div>
<div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae923f73025bd7419b3f2af712c83ef42"> 7603</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_BURST_Disabled (0UL) </span></div>
<div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a06aed7019b5b23bfa43e42bc8962bb08"> 7604</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_BURST_Enabled (1UL) </span></div>
<div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="comment">/* Bit 20 : Enable differential mode */</span></div>
<div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01138ab5ac51709a49de8422988aa372"> 7607</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_MODE_Pos (20UL) </span></div>
<div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39af906913675fd5b0565dfd914119cf"> 7608</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_MODE_Msk (0x1UL &lt;&lt; SAADC_CH_CONFIG_MODE_Pos) </span></div>
<div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad15a4524a31336e6651d39c5bc53319e"> 7609</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_MODE_SE (0UL) </span></div>
<div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a468c475aed9b4f53b106e2ac8c4bd05d"> 7610</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_MODE_Diff (1UL) </span></div>
<div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="comment">/* Bits 18..16 : Acquisition time, the time the ADC uses to sample the input voltage */</span></div>
<div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4dba115d33b1b59933154a519a8211da"> 7613</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_Pos (16UL) </span></div>
<div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9a7f618b421387e94ee9466e9e46069"> 7614</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_Msk (0x7UL &lt;&lt; SAADC_CH_CONFIG_TACQ_Pos) </span></div>
<div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a19bf88cee92a62d53274c8a776f1cdd3"> 7615</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_3us (0UL) </span></div>
<div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afdff17041921b9a3ba4c4bea670c07ad"> 7616</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_5us (1UL) </span></div>
<div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a64cd63ca332ae3416a126026d036aa0d"> 7617</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_10us (2UL) </span></div>
<div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2270fd73e2623dd9990619480e7ca66b"> 7618</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_15us (3UL) </span></div>
<div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9108eebc012d4ce126114bab6dc34f11"> 7619</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_20us (4UL) </span></div>
<div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a983bbc91bee976b9c53d53147fd9f1b8"> 7620</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_TACQ_40us (5UL) </span></div>
<div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="comment">/* Bit 12 : Reference control */</span></div>
<div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5f32a8ab00613b68e8bd23c91f2475f"> 7623</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_REFSEL_Pos (12UL) </span></div>
<div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab74d1d96adba907eb4263541498bbbe3"> 7624</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_REFSEL_Msk (0x1UL &lt;&lt; SAADC_CH_CONFIG_REFSEL_Pos) </span></div>
<div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acdcc5bd9a9b76aa2c8a3aef243f991dd"> 7625</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_REFSEL_Internal (0UL) </span></div>
<div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56aeadac5a7ad8ebca90ded0410cc3d9"> 7626</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_REFSEL_VDD1_4 (1UL) </span></div>
<div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="comment">/* Bits 10..8 : Gain control */</span></div>
<div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8af43f3ece206429d80edc6af7543877"> 7629</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Pos (8UL) </span></div>
<div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf4907094eb352ed9a4bfca28aa4b39c"> 7630</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Msk (0x7UL &lt;&lt; SAADC_CH_CONFIG_GAIN_Pos) </span></div>
<div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae66c690c58a67503999a7a92ad8d3e38"> 7631</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1_6 (0UL) </span></div>
<div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abbe8173395076b9acc4f10a5d33dc67d"> 7632</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1_5 (1UL) </span></div>
<div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb74131381a42e2b20933856e59829d3"> 7633</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1_4 (2UL) </span></div>
<div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11e156f12b6cc7aa8186e7c0a64fa52e"> 7634</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1_3 (3UL) </span></div>
<div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae3bdaa73e2d136c611a5b0babbdc7eff"> 7635</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1_2 (4UL) </span></div>
<div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0b4dfdfe6a617adf9b47539450b9a876"> 7636</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain1 (5UL) </span></div>
<div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a33a906346b7026f4c9325677af9e5fe9"> 7637</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain2 (6UL) </span></div>
<div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a60e4e2576d9b4a3e699aa4490b6dd397"> 7638</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_GAIN_Gain4 (7UL) </span></div>
<div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="comment">/* Bits 5..4 : Negative channel resistor control */</span></div>
<div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf43a40819502ee8f78bd85ded24f970"> 7641</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_Pos (4UL) </span></div>
<div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d3c5689550b0116db176127829762eb"> 7642</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_Msk (0x3UL &lt;&lt; SAADC_CH_CONFIG_RESN_Pos) </span></div>
<div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b4729cf18ea44b5e4c408b252bbb3bb"> 7643</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_Bypass (0UL) </span></div>
<div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a407a253f548a9afcbbaabdfdea623bb4"> 7644</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_Pulldown (1UL) </span></div>
<div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9002408d1c8ea5dd6bcacaf3fa1c0d9"> 7645</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_Pullup (2UL) </span></div>
<div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab92043f76714bc479cdcd5fecc2988f6"> 7646</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESN_VDD1_2 (3UL) </span></div>
<div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="comment">/* Bits 1..0 : Positive channel resistor control */</span></div>
<div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace12dcdd198add7ca74d77f6afd5e2bb"> 7649</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_Pos (0UL) </span></div>
<div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7115129a885b8674b213f3d80b647039"> 7650</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_Msk (0x3UL &lt;&lt; SAADC_CH_CONFIG_RESP_Pos) </span></div>
<div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a50655a98a787395e0244ddf910f08bfa"> 7651</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_Bypass (0UL) </span></div>
<div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c7915de5d8808a44049d198f524ea39"> 7652</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_Pulldown (1UL) </span></div>
<div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0f611a513985d67dad94868c3c0375c"> 7653</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_Pullup (2UL) </span></div>
<div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6c7a37c746d5ac92c5180937a9a17ea4"> 7654</a></span>&#160;<span class="preprocessor">#define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL) </span></div>
<div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="comment">/* Register: SAADC_CH_LIMIT */</span></div>
<div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="comment">/* Description: Description cluster[0]:  High/low limits for event monitoring a channel */</span></div>
<div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160; </div>
<div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="comment">/* Bits 31..16 : High level limit */</span></div>
<div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0f649afc089f64b0d93eb4991657c222"> 7660</a></span>&#160;<span class="preprocessor">#define SAADC_CH_LIMIT_HIGH_Pos (16UL) </span></div>
<div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01230d669f261047f700eb0d237144b8"> 7661</a></span>&#160;<span class="preprocessor">#define SAADC_CH_LIMIT_HIGH_Msk (0xFFFFUL &lt;&lt; SAADC_CH_LIMIT_HIGH_Pos) </span></div>
<div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="comment">/* Bits 15..0 : Low level limit */</span></div>
<div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e0ac8c2c660df993e1f83b6fd6b0f47"> 7664</a></span>&#160;<span class="preprocessor">#define SAADC_CH_LIMIT_LOW_Pos (0UL) </span></div>
<div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7711767e5717d251f9da3a919cccf1d"> 7665</a></span>&#160;<span class="preprocessor">#define SAADC_CH_LIMIT_LOW_Msk (0xFFFFUL &lt;&lt; SAADC_CH_LIMIT_LOW_Pos) </span></div>
<div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="comment">/* Register: SAADC_RESOLUTION */</span></div>
<div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="comment">/* Description: Resolution configuration */</span></div>
<div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160; </div>
<div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="comment">/* Bits 2..0 : Set the resolution */</span></div>
<div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5ed0e31fdf6436b25622fe4775dd38c4"> 7671</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_Pos (0UL) </span></div>
<div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2daffa667198472909c93e652380739f"> 7672</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_Msk (0x7UL &lt;&lt; SAADC_RESOLUTION_VAL_Pos) </span></div>
<div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5f7b4affd850f53439b2ab7d655f1faf"> 7673</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_8bit (0UL) </span></div>
<div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05ceb7524388fe06bc2a37bb77a8e09d"> 7674</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_10bit (1UL) </span></div>
<div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a958810ad3ab152f2ffbf2464cf10cf3e"> 7675</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_12bit (2UL) </span></div>
<div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a442c9e6d21b4370080aff07f4507d8b6"> 7676</a></span>&#160;<span class="preprocessor">#define SAADC_RESOLUTION_VAL_14bit (3UL) </span></div>
<div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="comment">/* Register: SAADC_OVERSAMPLE */</span></div>
<div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="comment">/* Description: Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used. */</span></div>
<div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160; </div>
<div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="comment">/* Bits 3..0 : Oversample control */</span></div>
<div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c957e929ec0632fc0d73dba53f3b2d3"> 7682</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Pos (0UL) </span></div>
<div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a035dd864258c31cf245cfc98b4b6c635"> 7683</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Msk (0xFUL &lt;&lt; SAADC_OVERSAMPLE_OVERSAMPLE_Pos) </span></div>
<div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1b78fed350b28574b8ea7322aaf2d3f"> 7684</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Bypass (0UL) </span></div>
<div class="line"><a name="l07685"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec2687bc9f9a10981b3f4361f5b55efc"> 7685</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over2x (1UL) </span></div>
<div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0301cbf0fe1a4ba38863b075739b8a36"> 7686</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over4x (2UL) </span></div>
<div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a594b603556b0b30f23054eeb79c23958"> 7687</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over8x (3UL) </span></div>
<div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad6288a7b9efc8a3fdf287ea4578bfeaa"> 7688</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over16x (4UL) </span></div>
<div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b25d87a02fd5fcad0a60a9603368143"> 7689</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over32x (5UL) </span></div>
<div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98258b43cf7098b75cc8e149ad4685e8"> 7690</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over64x (6UL) </span></div>
<div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaeb0a3c3bf8cb7e0383c1f9155168edb"> 7691</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over128x (7UL) </span></div>
<div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6f960d1a95b4771fff62843e551990a"> 7692</a></span>&#160;<span class="preprocessor">#define SAADC_OVERSAMPLE_OVERSAMPLE_Over256x (8UL) </span></div>
<div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="comment">/* Register: SAADC_SAMPLERATE */</span></div>
<div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;<span class="comment">/* Description: Controls normal or continuous sample rate */</span></div>
<div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160; </div>
<div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="comment">/* Bit 12 : Select mode for sample rate control */</span></div>
<div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab0ce2fc0e558c96d31af5471cdae6587"> 7698</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_MODE_Pos (12UL) </span></div>
<div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a485950080f308bc84f0437aa0d5b7e90"> 7699</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_MODE_Msk (0x1UL &lt;&lt; SAADC_SAMPLERATE_MODE_Pos) </span></div>
<div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a702ec473f56c1b7f097cd521e5c1186d"> 7700</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_MODE_Task (0UL) </span></div>
<div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa58b01f156c23b60521999214454d518"> 7701</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_MODE_Timers (1UL) </span></div>
<div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="comment">/* Bits 10..0 : Capture and compare value. Sample rate is 16 MHz/CC */</span></div>
<div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a726ab0b0e3e325f9000d1069b920c3"> 7704</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_CC_Pos (0UL) </span></div>
<div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a70df2860ee242e4ccbb29b0b77703f64"> 7705</a></span>&#160;<span class="preprocessor">#define SAADC_SAMPLERATE_CC_Msk (0x7FFUL &lt;&lt; SAADC_SAMPLERATE_CC_Pos) </span></div>
<div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="comment">/* Register: SAADC_RESULT_PTR */</span></div>
<div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="comment">/* Description: Data pointer */</span></div>
<div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160; </div>
<div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div>
<div class="line"><a name="l07711"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af569f3c8591f6975b825682e78b0ed59"> 7711</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a37efd42274c41da7e8ee45748a8fa7e6"> 7712</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SAADC_RESULT_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="comment">/* Register: SAADC_RESULT_MAXCNT */</span></div>
<div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="comment">/* Description: Maximum number of buffer words to transfer */</span></div>
<div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160; </div>
<div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="comment">/* Bits 14..0 : Maximum number of buffer words to transfer */</span></div>
<div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad18f7a314664e3b2da8b9f5b12166268"> 7718</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_MAXCNT_MAXCNT_Pos (0UL) </span></div>
<div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a530dc415e55d1f8626e14e8fd2d5319c"> 7719</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_MAXCNT_MAXCNT_Msk (0x7FFFUL &lt;&lt; SAADC_RESULT_MAXCNT_MAXCNT_Pos) </span></div>
<div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="comment">/* Register: SAADC_RESULT_AMOUNT */</span></div>
<div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="comment">/* Description: Number of buffer words transferred since last START */</span></div>
<div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160; </div>
<div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="comment">/* Bits 14..0 : Number of buffer words transferred since last START. This register can be read after an END or STOPPED event. */</span></div>
<div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0d56c59ecf3fbaa91197803487e7f862"> 7725</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_AMOUNT_AMOUNT_Pos (0UL) </span></div>
<div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a816789a191b9822ff00cb3e217d2b12e"> 7726</a></span>&#160;<span class="preprocessor">#define SAADC_RESULT_AMOUNT_AMOUNT_Msk (0x7FFFUL &lt;&lt; SAADC_RESULT_AMOUNT_AMOUNT_Pos) </span></div>
<div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="comment">/* Peripheral: SPIM */</span></div>
<div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="comment">/* Description: Serial Peripheral Interface Master with EasyDMA */</span></div>
<div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160; </div>
<div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="comment">/* Register: SPIM_TASKS_START */</span></div>
<div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;<span class="comment">/* Description: Start SPI transaction */</span></div>
<div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160; </div>
<div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf7a1b07648eaf4004d0514ce2032ff7"> 7736</a></span>&#160;<span class="preprocessor">#define SPIM_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8fbf86191dbba5d5f99b7ba1e3be38b"> 7737</a></span>&#160;<span class="preprocessor">#define SPIM_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; SPIM_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="comment">/* Register: SPIM_TASKS_STOP */</span></div>
<div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;<span class="comment">/* Description: Stop SPI transaction */</span></div>
<div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160; </div>
<div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa287245b0570f52708a3198f40750e96"> 7743</a></span>&#160;<span class="preprocessor">#define SPIM_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a449a3f01a8f022a50dd488b12d85bc3a"> 7744</a></span>&#160;<span class="preprocessor">#define SPIM_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; SPIM_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="comment">/* Register: SPIM_TASKS_SUSPEND */</span></div>
<div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="comment">/* Description: Suspend SPI transaction */</span></div>
<div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160; </div>
<div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a331a32f568819cec8cf241daa19b669f"> 7750</a></span>&#160;<span class="preprocessor">#define SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL) </span></div>
<div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5885197c958be433efa49ba445848bca"> 7751</a></span>&#160;<span class="preprocessor">#define SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL &lt;&lt; SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos) </span></div>
<div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;<span class="comment">/* Register: SPIM_TASKS_RESUME */</span></div>
<div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="comment">/* Description: Resume SPI transaction */</span></div>
<div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160; </div>
<div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab718a6eed5020ab1e3805f1691154db2"> 7757</a></span>&#160;<span class="preprocessor">#define SPIM_TASKS_RESUME_TASKS_RESUME_Pos (0UL) </span></div>
<div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa69b261418f0078b58f465e517f010f8"> 7758</a></span>&#160;<span class="preprocessor">#define SPIM_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL &lt;&lt; SPIM_TASKS_RESUME_TASKS_RESUME_Pos) </span></div>
<div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;<span class="comment">/* Register: SPIM_EVENTS_STOPPED */</span></div>
<div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="comment">/* Description: SPI transaction has stopped */</span></div>
<div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160; </div>
<div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab413f68ce67004e0eed27592dd82a11c"> 7764</a></span>&#160;<span class="preprocessor">#define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL) </span></div>
<div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5490d918e5f1ee53e1e73a0a8aac603"> 7765</a></span>&#160;<span class="preprocessor">#define SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL &lt;&lt; SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos) </span></div>
<div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="comment">/* Register: SPIM_EVENTS_ENDRX */</span></div>
<div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="comment">/* Description: End of RXD buffer reached */</span></div>
<div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160; </div>
<div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a581c1fb1ecc234524f4e04b08a383742"> 7771</a></span>&#160;<span class="preprocessor">#define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL) </span></div>
<div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1dbfd4dba584c70758bee2bd5974b4ab"> 7772</a></span>&#160;<span class="preprocessor">#define SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL &lt;&lt; SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Pos) </span></div>
<div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="comment">/* Register: SPIM_EVENTS_END */</span></div>
<div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="comment">/* Description: End of RXD buffer and TXD buffer reached */</span></div>
<div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160; </div>
<div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa92df41dd931c282cf60cb7a27fb3444"> 7778</a></span>&#160;<span class="preprocessor">#define SPIM_EVENTS_END_EVENTS_END_Pos (0UL) </span></div>
<div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56cb0a3c5d3ee018460443099877a573"> 7779</a></span>&#160;<span class="preprocessor">#define SPIM_EVENTS_END_EVENTS_END_Msk (0x1UL &lt;&lt; SPIM_EVENTS_END_EVENTS_END_Pos) </span></div>
<div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="comment">/* Register: SPIM_EVENTS_ENDTX */</span></div>
<div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="comment">/* Description: End of TXD buffer reached */</span></div>
<div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160; </div>
<div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4eb78b844504d2ca3d962d24714a6890"> 7785</a></span>&#160;<span class="preprocessor">#define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Pos (0UL) </span></div>
<div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56cb21e842dfa8e0593ad804cf59abd0"> 7786</a></span>&#160;<span class="preprocessor">#define SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Msk (0x1UL &lt;&lt; SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Pos) </span></div>
<div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="comment">/* Register: SPIM_EVENTS_STARTED */</span></div>
<div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="comment">/* Description: Transaction started */</span></div>
<div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160; </div>
<div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e4982ab1898635986a31d9a7c4598eb"> 7792</a></span>&#160;<span class="preprocessor">#define SPIM_EVENTS_STARTED_EVENTS_STARTED_Pos (0UL) </span></div>
<div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5ce3d8ad06cedc2082a6c6511a39ee9d"> 7793</a></span>&#160;<span class="preprocessor">#define SPIM_EVENTS_STARTED_EVENTS_STARTED_Msk (0x1UL &lt;&lt; SPIM_EVENTS_STARTED_EVENTS_STARTED_Pos) </span></div>
<div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="comment">/* Register: SPIM_SHORTS */</span></div>
<div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160; </div>
<div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="comment">/* Bit 17 : Shortcut between END event and START task */</span></div>
<div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7bbdfec505df8bbd6eb30a4feeb523b4"> 7799</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Pos (17UL) </span></div>
<div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a698558d4ed8bdc2d21e3842475c46191"> 7800</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Msk (0x1UL &lt;&lt; SPIM_SHORTS_END_START_Pos) </span></div>
<div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa794ba94f4c23370c5b2999ea0f083af"> 7801</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Disabled (0UL) </span></div>
<div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6bd87ae24d5300ebb915539fdd282f11"> 7802</a></span>&#160;<span class="preprocessor">#define SPIM_SHORTS_END_START_Enabled (1UL) </span></div>
<div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="comment">/* Register: SPIM_INTENSET */</span></div>
<div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160; </div>
<div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for STARTED event */</span></div>
<div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeaff975527dc31720f448f213fe04349"> 7808</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Pos (19UL) </span></div>
<div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab7a8847e68bde7581a6d1d382cd1444c"> 7809</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Msk (0x1UL &lt;&lt; SPIM_INTENSET_STARTED_Pos) </span></div>
<div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c01a651bc9edb4e51dc1f3f92c1dbc9"> 7810</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a87377495479b51ab67ec6312fa21e01c"> 7811</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb8965efc4c6074cf2dd0918108571c8"> 7812</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STARTED_Set (1UL) </span></div>
<div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="comment">/* Bit 8 : Write &#39;1&#39; to Enable interrupt for ENDTX event */</span></div>
<div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b4daa1021caea55243993fb07fcbe39"> 7815</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Pos (8UL) </span></div>
<div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c39b09554cfcbcf56c62feffd6488e2"> 7816</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Msk (0x1UL &lt;&lt; SPIM_INTENSET_ENDTX_Pos) </span></div>
<div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3ccbdc38c7596cf1d74b42647efa092"> 7817</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Disabled (0UL) </span></div>
<div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95f2207799d264863a162395cd570c50"> 7818</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Enabled (1UL) </span></div>
<div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b630920da5cd63ec9623277e2b0bd59"> 7819</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDTX_Set (1UL) </span></div>
<div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Enable interrupt for END event */</span></div>
<div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a816ab36ef46c1da57944e5852c0b83a9"> 7822</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Pos (6UL) </span></div>
<div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a458667949d8eccd9238f422ec5a238e2"> 7823</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Msk (0x1UL &lt;&lt; SPIM_INTENSET_END_Pos) </span></div>
<div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a44c128f76bc31cc485bcde5d1373c6ac"> 7824</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Disabled (0UL) </span></div>
<div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a783c06e106c7697c0e311eb303bbf359"> 7825</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Enabled (1UL) </span></div>
<div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0a80b64e37060344883d263cef7455e"> 7826</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_END_Set (1UL) </span></div>
<div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for ENDRX event */</span></div>
<div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1ae5ce12649c16ce09d02e844b16d80"> 7829</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Pos (4UL) </span></div>
<div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a601a811b8a92467b1f9ce4ed9a247986"> 7830</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Msk (0x1UL &lt;&lt; SPIM_INTENSET_ENDRX_Pos) </span></div>
<div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab60441784e5bea02526a463aa1517be1"> 7831</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Disabled (0UL) </span></div>
<div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa876296f0d6d515e9920933ccd1b7dfc"> 7832</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Enabled (1UL) </span></div>
<div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29179ac82dc25eef1716314a22d22852"> 7833</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_ENDRX_Set (1UL) </span></div>
<div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd1349e35302fb0315baa02ed06aebf3"> 7836</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29a1cf4b720e564cfdf9664d0fb8eb95"> 7837</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; SPIM_INTENSET_STOPPED_Pos) </span></div>
<div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7265b98842d1e6cdefd0fc5ce81504d8"> 7838</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a65c9b3c588f7c295807ba4d608424005"> 7839</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l07840"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0eba5999bcebed94703844f577a5467e"> 7840</a></span>&#160;<span class="preprocessor">#define SPIM_INTENSET_STOPPED_Set (1UL) </span></div>
<div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="comment">/* Register: SPIM_INTENCLR */</span></div>
<div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160; </div>
<div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for STARTED event */</span></div>
<div class="line"><a name="l07846"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76e89e3ea7ba76565bd4bcf836007eba"> 7846</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Pos (19UL) </span></div>
<div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a245ad1c3c5ad3aa4c9765de93d873052"> 7847</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_STARTED_Pos) </span></div>
<div class="line"><a name="l07848"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a555f53a588b4377bbbd7b7091f107dee"> 7848</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e05b648128ab7c59bb1d30660644212"> 7849</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l07850"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b904bff00fc7136517068ff6470f67f"> 7850</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STARTED_Clear (1UL) </span></div>
<div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;<span class="comment">/* Bit 8 : Write &#39;1&#39; to Disable interrupt for ENDTX event */</span></div>
<div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeaa1c1c530d1faff4e3acd0c97a3f8ff"> 7853</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Pos (8UL) </span></div>
<div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a03cd4b8731edb29282be30fbf6a30a02"> 7854</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_ENDTX_Pos) </span></div>
<div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3ee2d5fdec2d2c16be075e16de13dbc"> 7855</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Disabled (0UL) </span></div>
<div class="line"><a name="l07856"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad4390ff66682e967a40bd4db34befb4c"> 7856</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Enabled (1UL) </span></div>
<div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a4102143f00316a0c7c9b729206e7a0"> 7857</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDTX_Clear (1UL) </span></div>
<div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="comment">/* Bit 6 : Write &#39;1&#39; to Disable interrupt for END event */</span></div>
<div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5650aae60543ebf652655a6002d62dd"> 7860</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Pos (6UL) </span></div>
<div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea207572dedc77281e46eb793083f087"> 7861</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_END_Pos) </span></div>
<div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3d5ef63d1afb67a37aadee68cd278ce4"> 7862</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Disabled (0UL) </span></div>
<div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11de84732fb7b30b3db3173e88a41e29"> 7863</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Enabled (1UL) </span></div>
<div class="line"><a name="l07864"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47d5814ac989be1682ff80374705b93b"> 7864</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_END_Clear (1UL) </span></div>
<div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for ENDRX event */</span></div>
<div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a254d996a7d6a0764704993ac4fb7f241"> 7867</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Pos (4UL) </span></div>
<div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ec9035156aecec6071647d834639ce4"> 7868</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_ENDRX_Pos) </span></div>
<div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee0ce6e107340ff47b4883155a3cde58"> 7869</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Disabled (0UL) </span></div>
<div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a190bcdfe5c698c96d366d0fb3d645ee5"> 7870</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Enabled (1UL) </span></div>
<div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f29b7aa30886df840690f71f355bb09"> 7871</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_ENDRX_Clear (1UL) </span></div>
<div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a32a2b0e6a50ce3914dacddd7c7a90c5e"> 7874</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a678815fce117c5373c58881beaf832cd"> 7875</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; SPIM_INTENCLR_STOPPED_Pos) </span></div>
<div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adacd49059a31ada4f48329fdc8b14d4c"> 7876</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a344b419e9b41a6a364772b0949d43d6b"> 7877</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf89c148436abe554530c89405b713da"> 7878</a></span>&#160;<span class="preprocessor">#define SPIM_INTENCLR_STOPPED_Clear (1UL) </span></div>
<div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="comment">/* Register: SPIM_ENABLE */</span></div>
<div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="comment">/* Description: Enable SPIM */</span></div>
<div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160; </div>
<div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable SPIM */</span></div>
<div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01cbd7cc64bf601c53dbe6d5870d4221"> 7884</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4cb466b42b6f20357479084445c7f639"> 7885</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; SPIM_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l07886"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e46a0956827936dcd2f406f912c9788"> 7886</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a218548f547f50eae8a0940b8e12c0b64"> 7887</a></span>&#160;<span class="preprocessor">#define SPIM_ENABLE_ENABLE_Enabled (7UL) </span></div>
<div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="comment">/* Register: SPIM_PSEL_SCK */</span></div>
<div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="comment">/* Description: Pin select for SCK */</span></div>
<div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160; </div>
<div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac847d9488f37e7c6e16a412a995d67a6"> 7893</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec69fa906bf35188b3fd07f8fc8be60d"> 7894</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_CONNECT_Msk (0x1UL &lt;&lt; SPIM_PSEL_SCK_CONNECT_Pos) </span></div>
<div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a716577b6d434853961eaa89b87dc57b8"> 7895</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b600b46f0a889b0c2efc3ceb8033a8e"> 7896</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1758b87d0efc6dfd577b5f0ae53fc410"> 7899</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a31fe07549d321ea7d0e2aade5400759e"> 7900</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_SCK_PIN_Msk (0x1FUL &lt;&lt; SPIM_PSEL_SCK_PIN_Pos) </span></div>
<div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="comment">/* Register: SPIM_PSEL_MOSI */</span></div>
<div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="comment">/* Description: Pin select for MOSI signal */</span></div>
<div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160; </div>
<div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4edc0c0ee6df0cfe01caa08804f11bef"> 7906</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4a6ade33bb75cd405384d5b230929f4e"> 7907</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_CONNECT_Msk (0x1UL &lt;&lt; SPIM_PSEL_MOSI_CONNECT_Pos) </span></div>
<div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad02429e76ffb40ae98bd1d41babd4d82"> 7908</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a905d8a47827a55e12d3c70c0586a91da"> 7909</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabe251e81921076d4fdc511401427636"> 7912</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l07913"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a025a2cbc2256209fb83c2701edd80845"> 7913</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MOSI_PIN_Msk (0x1FUL &lt;&lt; SPIM_PSEL_MOSI_PIN_Pos) </span></div>
<div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="comment">/* Register: SPIM_PSEL_MISO */</span></div>
<div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="comment">/* Description: Pin select for MISO signal */</span></div>
<div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160; </div>
<div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l07919"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ef4069188c9b6a318521a50976351b9"> 7919</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a00ce989518ff848b72cc24348343a680"> 7920</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_CONNECT_Msk (0x1UL &lt;&lt; SPIM_PSEL_MISO_CONNECT_Pos) </span></div>
<div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3ca4766c25369f05332591d9f0fb286"> 7921</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5c3d1442307d29415bf8f6cb0b81a004"> 7922</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac8f73d55a4c0c34c8a83398148cdd00d"> 7925</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a32d839fd2cef1137cec9423b364c0510"> 7926</a></span>&#160;<span class="preprocessor">#define SPIM_PSEL_MISO_PIN_Msk (0x1FUL &lt;&lt; SPIM_PSEL_MISO_PIN_Pos) </span></div>
<div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="comment">/* Register: SPIM_FREQUENCY */</span></div>
<div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="comment">/* Description: SPI frequency. Accuracy depends on the HFCLK source selected. */</span></div>
<div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160; </div>
<div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="comment">/* Bits 31..0 : SPI master data rate */</span></div>
<div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a797183c57d7abc508b925a05a59de0f1"> 7932</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_Pos (0UL) </span></div>
<div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5ea8474bdef6f204fd197488421a55d4"> 7933</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL &lt;&lt; SPIM_FREQUENCY_FREQUENCY_Pos) </span></div>
<div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5fdda2d2cf61c6a09955d722448a30c"> 7934</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL) </span></div>
<div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa359e22808f648cf5f1ed827f5fa0923"> 7935</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) </span></div>
<div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a876a7ca61b9635a4bdd324a53c680e89"> 7936</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL) </span></div>
<div class="line"><a name="l07937"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56dc6d82dd95a920cfa6d4dfadfaa5d2"> 7937</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL) </span></div>
<div class="line"><a name="l07938"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e9d4a79eb95cd0713315d3e1f69b01e"> 7938</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL) </span></div>
<div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d690f19ce1d32bff5f972d6dcc68b1c"> 7939</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL) </span></div>
<div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac15e229cf01c45ce79586468707de299"> 7940</a></span>&#160;<span class="preprocessor">#define SPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL) </span></div>
<div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="comment">/* Register: SPIM_RXD_PTR */</span></div>
<div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="comment">/* Description: Data pointer */</span></div>
<div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160; </div>
<div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div>
<div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f6df02a266d7e21e750f4ff368cbc5c"> 7946</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a719e25348fbbe31f0db13ff4d79f3641"> 7947</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SPIM_RXD_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="comment">/* Register: SPIM_RXD_MAXCNT */</span></div>
<div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="comment">/* Description: Maximum number of bytes in receive buffer */</span></div>
<div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160; </div>
<div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in receive buffer */</span></div>
<div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae3873a91c29d8ebc73fae9e5715fb980"> 7953</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_MAXCNT_MAXCNT_Pos (0UL) </span></div>
<div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63702f8b205827c11d01710f7e3836b0"> 7954</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; SPIM_RXD_MAXCNT_MAXCNT_Pos) </span></div>
<div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="comment">/* Register: SPIM_RXD_AMOUNT */</span></div>
<div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div>
<div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160; </div>
<div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last transaction */</span></div>
<div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af68f16335c63038543e6e939b86035c9"> 7960</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_AMOUNT_AMOUNT_Pos (0UL) </span></div>
<div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb565256e319d8eca037d1107d26cf47"> 7961</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; SPIM_RXD_AMOUNT_AMOUNT_Pos) </span></div>
<div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="comment">/* Register: SPIM_RXD_LIST */</span></div>
<div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="comment">/* Description: EasyDMA list type */</span></div>
<div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160; </div>
<div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="comment">/* Bits 2..0 : List type */</span></div>
<div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace7c81a5169fa25dd9310ff0500edc2c"> 7967</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_LIST_LIST_Pos (0UL) </span></div>
<div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0cf64c3df6859cc60932ac1fde1b89b8"> 7968</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_LIST_LIST_Msk (0x7UL &lt;&lt; SPIM_RXD_LIST_LIST_Pos) </span></div>
<div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abfd54a01b4ce5b57ce4023b8c6f5f4fe"> 7969</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_LIST_LIST_Disabled (0UL) </span></div>
<div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5dfd6917125af9cdeca1aba9b56576b7"> 7970</a></span>&#160;<span class="preprocessor">#define SPIM_RXD_LIST_LIST_ArrayList (1UL) </span></div>
<div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="comment">/* Register: SPIM_TXD_PTR */</span></div>
<div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="comment">/* Description: Data pointer */</span></div>
<div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160; </div>
<div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div>
<div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa18cc2ab1c75d966563515017e5503db"> 7976</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l07977"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af40290a4377c3681e930ebd261b294b6"> 7977</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SPIM_TXD_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="comment">/* Register: SPIM_TXD_MAXCNT */</span></div>
<div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="comment">/* Description: Maximum number of bytes in transmit buffer */</span></div>
<div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160; </div>
<div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in transmit buffer */</span></div>
<div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e56e72ccc256bddb50de39a9d5df2f0"> 7983</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_MAXCNT_MAXCNT_Pos (0UL) </span></div>
<div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1ae776fa2947458bf7d3596c0bdc4ec"> 7984</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; SPIM_TXD_MAXCNT_MAXCNT_Pos) </span></div>
<div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="comment">/* Register: SPIM_TXD_AMOUNT */</span></div>
<div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div>
<div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160; </div>
<div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last transaction */</span></div>
<div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd4317ea847d14b48e51b2c12467fc4c"> 7990</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_AMOUNT_AMOUNT_Pos (0UL) </span></div>
<div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeeb5a2e8717fd78286af7b00cbff772a"> 7991</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; SPIM_TXD_AMOUNT_AMOUNT_Pos) </span></div>
<div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="comment">/* Register: SPIM_TXD_LIST */</span></div>
<div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;<span class="comment">/* Description: EasyDMA list type */</span></div>
<div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160; </div>
<div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="comment">/* Bits 2..0 : List type */</span></div>
<div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa75658218cc349b3b132582df86d652c"> 7997</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_LIST_LIST_Pos (0UL) </span></div>
<div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b74aa1b4b26331b3ee71eb4b75d21da"> 7998</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_LIST_LIST_Msk (0x7UL &lt;&lt; SPIM_TXD_LIST_LIST_Pos) </span></div>
<div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa71e56da8edfba483d6adb8e44f8b9c3"> 7999</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_LIST_LIST_Disabled (0UL) </span></div>
<div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79242c2128529b233698b2ac7613684f"> 8000</a></span>&#160;<span class="preprocessor">#define SPIM_TXD_LIST_LIST_ArrayList (1UL) </span></div>
<div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="comment">/* Register: SPIM_CONFIG */</span></div>
<div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="comment">/* Description: Configuration register */</span></div>
<div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160; </div>
<div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="comment">/* Bit 2 : Serial clock (SCK) polarity */</span></div>
<div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c849408fd91b080c5211bdec9703747"> 8006</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_Pos (2UL) </span></div>
<div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9be21ac7f99cbdb1d1e7c38a6c610b84"> 8007</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_Msk (0x1UL &lt;&lt; SPIM_CONFIG_CPOL_Pos) </span></div>
<div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1147ab5ec3582a87d5ee1e7371e1ddce"> 8008</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_ActiveHigh (0UL) </span></div>
<div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a999e541198abb1d671599a6c505a1969"> 8009</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPOL_ActiveLow (1UL) </span></div>
<div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="comment">/* Bit 1 : Serial clock (SCK) phase */</span></div>
<div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a756de277990ba89a60ad6d3f3907fa05"> 8012</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Pos (1UL) </span></div>
<div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa47adea84580eb99d8cf6931cd3cb133"> 8013</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Msk (0x1UL &lt;&lt; SPIM_CONFIG_CPHA_Pos) </span></div>
<div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a25d0c06a8382690ee8a5ab8b06a88550"> 8014</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Leading (0UL) </span></div>
<div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a34077ca81441d44d3af3acdc1f9951ad"> 8015</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_CPHA_Trailing (1UL) </span></div>
<div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="comment">/* Bit 0 : Bit order */</span></div>
<div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7dade9a91aaf77d94f5fb3ddd7faceb8"> 8018</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_Pos (0UL) </span></div>
<div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80c280e58fa8f217df5b7c7d2dd3323d"> 8019</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_Msk (0x1UL &lt;&lt; SPIM_CONFIG_ORDER_Pos) </span></div>
<div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a08b4ced23f371757a1da58fbaddc4e30"> 8020</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_MsbFirst (0UL) </span></div>
<div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a238b59da8db7e9ef3f6e7ae61bbb870c"> 8021</a></span>&#160;<span class="preprocessor">#define SPIM_CONFIG_ORDER_LsbFirst (1UL) </span></div>
<div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="comment">/* Register: SPIM_ORC */</span></div>
<div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="comment">/* Description: Over-read character. Character clocked out in case and over-read of the TXD buffer. */</span></div>
<div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160; </div>
<div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="comment">/* Bits 7..0 : Over-read character. Character clocked out in case and over-read of the TXD buffer. */</span></div>
<div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af7fad17ede56a697c3df658f8e9cf0e8"> 8027</a></span>&#160;<span class="preprocessor">#define SPIM_ORC_ORC_Pos (0UL) </span></div>
<div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a00675786b824c0d4f4eae6855c7bb4"> 8028</a></span>&#160;<span class="preprocessor">#define SPIM_ORC_ORC_Msk (0xFFUL &lt;&lt; SPIM_ORC_ORC_Pos) </span></div>
<div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment">/* Peripheral: SPIS */</span></div>
<div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="comment">/* Description: SPI Slave */</span></div>
<div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160; </div>
<div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="comment">/* Register: SPIS_TASKS_ACQUIRE */</span></div>
<div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="comment">/* Description: Acquire SPI semaphore */</span></div>
<div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160; </div>
<div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9fe6a7b3a7504f9a4d6251b4b78be3f7"> 8038</a></span>&#160;<span class="preprocessor">#define SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Pos (0UL) </span></div>
<div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2e6f75fb66a449bcaf7f4ae15eef992"> 8039</a></span>&#160;<span class="preprocessor">#define SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Msk (0x1UL &lt;&lt; SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Pos) </span></div>
<div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="comment">/* Register: SPIS_TASKS_RELEASE */</span></div>
<div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="comment">/* Description: Release SPI semaphore, enabling the SPI slave to acquire it */</span></div>
<div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160; </div>
<div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f619e62a072ad678a347743868fdfaa"> 8045</a></span>&#160;<span class="preprocessor">#define SPIS_TASKS_RELEASE_TASKS_RELEASE_Pos (0UL) </span></div>
<div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6dcd3c94b903ec216c5c1ad65b3934ec"> 8046</a></span>&#160;<span class="preprocessor">#define SPIS_TASKS_RELEASE_TASKS_RELEASE_Msk (0x1UL &lt;&lt; SPIS_TASKS_RELEASE_TASKS_RELEASE_Pos) </span></div>
<div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="comment">/* Register: SPIS_EVENTS_END */</span></div>
<div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="comment">/* Description: Granted transaction completed */</span></div>
<div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160; </div>
<div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a095cf467d2676132c2af21397bbb3300"> 8052</a></span>&#160;<span class="preprocessor">#define SPIS_EVENTS_END_EVENTS_END_Pos (0UL) </span></div>
<div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a325a3e08f1890569f158479274ccaa59"> 8053</a></span>&#160;<span class="preprocessor">#define SPIS_EVENTS_END_EVENTS_END_Msk (0x1UL &lt;&lt; SPIS_EVENTS_END_EVENTS_END_Pos) </span></div>
<div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="comment">/* Register: SPIS_EVENTS_ENDRX */</span></div>
<div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="comment">/* Description: End of RXD buffer reached */</span></div>
<div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160; </div>
<div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9317e53e8b8e2faab622dad84bf81e3f"> 8059</a></span>&#160;<span class="preprocessor">#define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL) </span></div>
<div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1fa43e6cdc98767421452efeb82b764"> 8060</a></span>&#160;<span class="preprocessor">#define SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL &lt;&lt; SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Pos) </span></div>
<div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="comment">/* Register: SPIS_EVENTS_ACQUIRED */</span></div>
<div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="comment">/* Description: Semaphore acquired */</span></div>
<div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160; </div>
<div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7a0419d43fdb6b016b5bf824e8da9e3e"> 8066</a></span>&#160;<span class="preprocessor">#define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Pos (0UL) </span></div>
<div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b3abf0cf6d153e68a61f88e43ad9e6a"> 8067</a></span>&#160;<span class="preprocessor">#define SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Msk (0x1UL &lt;&lt; SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Pos) </span></div>
<div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="comment">/* Register: SPIS_SHORTS */</span></div>
<div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160; </div>
<div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="comment">/* Bit 2 : Shortcut between END event and ACQUIRE task */</span></div>
<div class="line"><a name="l08073"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a23686576d8eae518c2789a7db900f4ff"> 8073</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Pos (2UL) </span></div>
<div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6514fb26cabfd39e5bd711191ab3fdfe"> 8074</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Msk (0x1UL &lt;&lt; SPIS_SHORTS_END_ACQUIRE_Pos) </span></div>
<div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a381e6adb9ebd6b6f587790094aa9db6b"> 8075</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Disabled (0UL) </span></div>
<div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0191883567587fdcbc0a3442cf66193b"> 8076</a></span>&#160;<span class="preprocessor">#define SPIS_SHORTS_END_ACQUIRE_Enabled (1UL) </span></div>
<div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="comment">/* Register: SPIS_INTENSET */</span></div>
<div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160; </div>
<div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="comment">/* Bit 10 : Write &#39;1&#39; to Enable interrupt for ACQUIRED event */</span></div>
<div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a21b5df3ab51a674b549ec577ea54686c"> 8082</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Pos (10UL) </span></div>
<div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab80ae06ad03df24f40437b3c9f969a3a"> 8083</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Msk (0x1UL &lt;&lt; SPIS_INTENSET_ACQUIRED_Pos) </span></div>
<div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a967d61e66579921ada805b641270415d"> 8084</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Disabled (0UL) </span></div>
<div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a3837d814727bf01bee7665a30909d0"> 8085</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Enabled (1UL) </span></div>
<div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4b21bc9408f87e3970f68a0dc28262f"> 8086</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ACQUIRED_Set (1UL) </span></div>
<div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for ENDRX event */</span></div>
<div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99bf3cc1652fa3621e5782bebee14465"> 8089</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ENDRX_Pos (4UL) </span></div>
<div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af364b36aba0deaf8204e9a894ecedd62"> 8090</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ENDRX_Msk (0x1UL &lt;&lt; SPIS_INTENSET_ENDRX_Pos) </span></div>
<div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20cca751abcbe6e5c6a045a5afe13b1c"> 8091</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ENDRX_Disabled (0UL) </span></div>
<div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6dbcb65729dea14a6c8708970b5fce7"> 8092</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ENDRX_Enabled (1UL) </span></div>
<div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac74e9e5591df02d9f45472afc6caec03"> 8093</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_ENDRX_Set (1UL) </span></div>
<div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for END event */</span></div>
<div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afeba06844f97f1021dbfb1fac3849cd2"> 8096</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Pos (1UL) </span></div>
<div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af8e6612585ea19ee868b18e276a8fdb8"> 8097</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Msk (0x1UL &lt;&lt; SPIS_INTENSET_END_Pos) </span></div>
<div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5f9e989f42c6001f50b0f856985ba258"> 8098</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Disabled (0UL) </span></div>
<div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d0672b6149ffb76ab78f3192e51f4c2"> 8099</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Enabled (1UL) </span></div>
<div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5a571bbbf7c7c69841292144ea1d32ab"> 8100</a></span>&#160;<span class="preprocessor">#define SPIS_INTENSET_END_Set (1UL) </span></div>
<div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="comment">/* Register: SPIS_INTENCLR */</span></div>
<div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160; </div>
<div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="comment">/* Bit 10 : Write &#39;1&#39; to Disable interrupt for ACQUIRED event */</span></div>
<div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a8c902e900746dd0e93dc6e9cfc48bf"> 8106</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Pos (10UL) </span></div>
<div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab968d81969e6de48ca194ffca5421ff7"> 8107</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Msk (0x1UL &lt;&lt; SPIS_INTENCLR_ACQUIRED_Pos) </span></div>
<div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a578f2d913f17f1fa0a80174fd9393b5d"> 8108</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Disabled (0UL) </span></div>
<div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6166b69285a37926cc8676d7ba6a03d9"> 8109</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Enabled (1UL) </span></div>
<div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2afbea7dee3b63e4eabab0b5177f3f79"> 8110</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ACQUIRED_Clear (1UL) </span></div>
<div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for ENDRX event */</span></div>
<div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fffd7014b3faf82e17127e98667073d"> 8113</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ENDRX_Pos (4UL) </span></div>
<div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12b758a6839608bdbca5f06f8e23fe3d"> 8114</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ENDRX_Msk (0x1UL &lt;&lt; SPIS_INTENCLR_ENDRX_Pos) </span></div>
<div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a738cd0270a2aa156a65d8ee9c3ea1c9e"> 8115</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ENDRX_Disabled (0UL) </span></div>
<div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb61bbbfa2e5602b54ac77d570c8ba79"> 8116</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ENDRX_Enabled (1UL) </span></div>
<div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a6e16064e8d0daa31ae1646c833fd9f"> 8117</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_ENDRX_Clear (1UL) </span></div>
<div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for END event */</span></div>
<div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aff5caac08df8ec9510d4483b6b0d838c"> 8120</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Pos (1UL) </span></div>
<div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5822970e13f2a0df97e2db1bb398041d"> 8121</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Msk (0x1UL &lt;&lt; SPIS_INTENCLR_END_Pos) </span></div>
<div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e884e3e50464b5d2e78ba658d04d7fb"> 8122</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Disabled (0UL) </span></div>
<div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea6840889048013dd449c0be032eaa47"> 8123</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Enabled (1UL) </span></div>
<div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab42456061dc5a0c6ffd550204cc68330"> 8124</a></span>&#160;<span class="preprocessor">#define SPIS_INTENCLR_END_Clear (1UL) </span></div>
<div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="comment">/* Register: SPIS_SEMSTAT */</span></div>
<div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="comment">/* Description: Semaphore status register */</span></div>
<div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160; </div>
<div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="comment">/* Bits 1..0 : Semaphore status */</span></div>
<div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca48b104c7d672ad26f1331fb23a6dea"> 8130</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_Pos (0UL) </span></div>
<div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa57e5467df7e911dd97e142a70649b9a"> 8131</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_Msk (0x3UL &lt;&lt; SPIS_SEMSTAT_SEMSTAT_Pos) </span></div>
<div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4dd2512026e04542cb86ce85a152d7e1"> 8132</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_Free (0UL) </span></div>
<div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c5b88813ba24733a61905cb573adce0"> 8133</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_CPU (1UL) </span></div>
<div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab8995fe62c22a85ddb6b8eba0149e80a"> 8134</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_SPIS (2UL) </span></div>
<div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a605abeb2c96ba64170c0109db7d04cac"> 8135</a></span>&#160;<span class="preprocessor">#define SPIS_SEMSTAT_SEMSTAT_CPUPending (3UL) </span></div>
<div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="comment">/* Register: SPIS_STATUS */</span></div>
<div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="comment">/* Description: Status from last transaction */</span></div>
<div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160; </div>
<div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="comment">/* Bit 1 : RX buffer overflow detected, and prevented */</span></div>
<div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac60373495e532e7e07b8ffc768b102d3"> 8141</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Pos (1UL) </span></div>
<div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8dad58e399c5a6d9e94682e61a50b538"> 8142</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Msk (0x1UL &lt;&lt; SPIS_STATUS_OVERFLOW_Pos) </span></div>
<div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae80718f6383ec04075d33647298dddaa"> 8143</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_NotPresent (0UL) </span></div>
<div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a478efb6cf8b8e67002c43d169618a82f"> 8144</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Present (1UL) </span></div>
<div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af2923c2cceec3053f6a153dc364d382f"> 8145</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERFLOW_Clear (1UL) </span></div>
<div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="comment">/* Bit 0 : TX buffer over-read detected, and prevented */</span></div>
<div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3514315287082fa4be7362fc8960115"> 8148</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Pos (0UL) </span></div>
<div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9039ea7c38af9d50ee94cdd4a84264d1"> 8149</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Msk (0x1UL &lt;&lt; SPIS_STATUS_OVERREAD_Pos) </span></div>
<div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a048cce138b20e6042be5d6dde4ada4b8"> 8150</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_NotPresent (0UL) </span></div>
<div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a48de29696020cbc230cfe9cffbcd9514"> 8151</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Present (1UL) </span></div>
<div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47b8a3b3dab50e2282688fc890b310fe"> 8152</a></span>&#160;<span class="preprocessor">#define SPIS_STATUS_OVERREAD_Clear (1UL) </span></div>
<div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;<span class="comment">/* Register: SPIS_ENABLE */</span></div>
<div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="comment">/* Description: Enable SPI slave */</span></div>
<div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160; </div>
<div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable SPI slave */</span></div>
<div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a135977b1cc665d0e93672a38988e241d"> 8158</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79b47962a0ab6bf566e596af59bbfada"> 8159</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; SPIS_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d57c457bf1c9d730b736fee7311666d"> 8160</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7448b14bad9996a7906a90d0f82ae080"> 8161</a></span>&#160;<span class="preprocessor">#define SPIS_ENABLE_ENABLE_Enabled (2UL) </span></div>
<div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="comment">/* Register: SPIS_PSEL_SCK */</span></div>
<div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;<span class="comment">/* Description: Pin select for SCK */</span></div>
<div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160; </div>
<div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a60ccbdf6443093e1931b6139db03c603"> 8167</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53943d8cc63482fd7aa7e16fc15e76af"> 8168</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_CONNECT_Msk (0x1UL &lt;&lt; SPIS_PSEL_SCK_CONNECT_Pos) </span></div>
<div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af8306485bf24b20d0477444f793cf3b3"> 8169</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9b3288a9127e46991e46c0393c7ac0c"> 8170</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83382ca4f1befd3d018795d727e0a4a8"> 8173</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a348f28688e02bccca8b602b8b1ce8031"> 8174</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_SCK_PIN_Msk (0x1FUL &lt;&lt; SPIS_PSEL_SCK_PIN_Pos) </span></div>
<div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;<span class="comment">/* Register: SPIS_PSEL_MISO */</span></div>
<div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="comment">/* Description: Pin select for MISO signal */</span></div>
<div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160; </div>
<div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1ca98fff94a17ad12f9bd98d5450c2f"> 8180</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e957973c11709cda39ae0595adb1e63"> 8181</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_CONNECT_Msk (0x1UL &lt;&lt; SPIS_PSEL_MISO_CONNECT_Pos) </span></div>
<div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5f070f76c5235c78f561f361f7a2834"> 8182</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83b2f01eb52b9fa3725d6f2a5044083e"> 8183</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab8a338d39093902dd3ff889c0b162503"> 8186</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a84eba8331f2f631a762daa7e98de594e"> 8187</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MISO_PIN_Msk (0x1FUL &lt;&lt; SPIS_PSEL_MISO_PIN_Pos) </span></div>
<div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="comment">/* Register: SPIS_PSEL_MOSI */</span></div>
<div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="comment">/* Description: Pin select for MOSI signal */</span></div>
<div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160; </div>
<div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa80d4e53911208da15b33be9fdc9589"> 8193</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a08c74e9e9c9cb71c059a6c0e8f5acd09"> 8194</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_CONNECT_Msk (0x1UL &lt;&lt; SPIS_PSEL_MOSI_CONNECT_Pos) </span></div>
<div class="line"><a name="l08195"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0be8f56c66ad6ecefc5d229d2115f580"> 8195</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a480c9356586853f2004502b684187bac"> 8196</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a41b05fb83a91e52f0f71a34353ea7659"> 8199</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae816ac6a6d5b8d2cb4dfda9d20b95d37"> 8200</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_MOSI_PIN_Msk (0x1FUL &lt;&lt; SPIS_PSEL_MOSI_PIN_Pos) </span></div>
<div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="comment">/* Register: SPIS_PSEL_CSN */</span></div>
<div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;<span class="comment">/* Description: Pin select for CSN signal */</span></div>
<div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160; </div>
<div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a728369d09228c6f8907c2f21b156d3b4"> 8206</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l08207"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac73bae4a718391e38edf3ba3a17ca0ad"> 8207</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_CONNECT_Msk (0x1UL &lt;&lt; SPIS_PSEL_CSN_CONNECT_Pos) </span></div>
<div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad6f5ecf53abebd50319d67b9e9f6e3f6"> 8208</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abbdcb975d0579a9da559fa9b903ea9d4"> 8209</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0d8680584e2b25ccaf2602b16e755be8"> 8212</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adfd5cafc589671a3a00c12b118e70374"> 8213</a></span>&#160;<span class="preprocessor">#define SPIS_PSEL_CSN_PIN_Msk (0x1FUL &lt;&lt; SPIS_PSEL_CSN_PIN_Pos) </span></div>
<div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="comment">/* Register: SPIS_RXD_PTR */</span></div>
<div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="comment">/* Description: RXD data pointer */</span></div>
<div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160; </div>
<div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="comment">/* Bits 31..0 : RXD data pointer */</span></div>
<div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a87a572baf1bb8ddbb23191a89d16e003"> 8219</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l08220"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a723b9163c9cc143489e417eb0fb7a4cd"> 8220</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SPIS_RXD_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="comment">/* Register: SPIS_RXD_MAXCNT */</span></div>
<div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;<span class="comment">/* Description: Maximum number of bytes in receive buffer */</span></div>
<div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160; </div>
<div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in receive buffer */</span></div>
<div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0fb2ee7a86387f54d1b9a659ee205572"> 8226</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_MAXCNT_MAXCNT_Pos (0UL) </span></div>
<div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae516c9fc3aea53c74706f639e09929c0"> 8227</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; SPIS_RXD_MAXCNT_MAXCNT_Pos) </span></div>
<div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="comment">/* Register: SPIS_RXD_AMOUNT */</span></div>
<div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="comment">/* Description: Number of bytes received in last granted transaction */</span></div>
<div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160; </div>
<div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes received in the last granted transaction */</span></div>
<div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae10ccb63db4c212cc302deed884b5846"> 8233</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_AMOUNT_AMOUNT_Pos (0UL) </span></div>
<div class="line"><a name="l08234"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad080fc9012d3db8fdff43d518a38c658"> 8234</a></span>&#160;<span class="preprocessor">#define SPIS_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; SPIS_RXD_AMOUNT_AMOUNT_Pos) </span></div>
<div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="comment">/* Register: SPIS_TXD_PTR */</span></div>
<div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="comment">/* Description: TXD data pointer */</span></div>
<div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160; </div>
<div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="comment">/* Bits 31..0 : TXD data pointer */</span></div>
<div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7a586229c64eb21751bff5c301e67b1a"> 8240</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9dad7fd5034bcbf8121fabedfa0531c9"> 8241</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; SPIS_TXD_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="comment">/* Register: SPIS_TXD_MAXCNT */</span></div>
<div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="comment">/* Description: Maximum number of bytes in transmit buffer */</span></div>
<div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160; </div>
<div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in transmit buffer */</span></div>
<div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acfa46a4ef66ac71ec9c626e5cc4805f5"> 8247</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_MAXCNT_MAXCNT_Pos (0UL) </span></div>
<div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf4c51ba4fbdb31a9653e520e53a2e8a"> 8248</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; SPIS_TXD_MAXCNT_MAXCNT_Pos) </span></div>
<div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="comment">/* Register: SPIS_TXD_AMOUNT */</span></div>
<div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="comment">/* Description: Number of bytes transmitted in last granted transaction */</span></div>
<div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160; </div>
<div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transmitted in last granted transaction */</span></div>
<div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1288a590858f3287f714050cb3381ffb"> 8254</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_AMOUNT_AMOUNT_Pos (0UL) </span></div>
<div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af4bfe1af157db821d82f05cbe32ad467"> 8255</a></span>&#160;<span class="preprocessor">#define SPIS_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; SPIS_TXD_AMOUNT_AMOUNT_Pos) </span></div>
<div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="comment">/* Register: SPIS_CONFIG */</span></div>
<div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="comment">/* Description: Configuration register */</span></div>
<div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160; </div>
<div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="comment">/* Bit 2 : Serial clock (SCK) polarity */</span></div>
<div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a15c7f056b9a4f05b32984000344028"> 8261</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_Pos (2UL) </span></div>
<div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aecc2736f71b94ef3cbcc8acd44aabcc5"> 8262</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_Msk (0x1UL &lt;&lt; SPIS_CONFIG_CPOL_Pos) </span></div>
<div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a18d27703c5a136dcb4b66d3a2ed8c978"> 8263</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_ActiveHigh (0UL) </span></div>
<div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6cb0bb15186bbb0da1c17fc97b939310"> 8264</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPOL_ActiveLow (1UL) </span></div>
<div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="comment">/* Bit 1 : Serial clock (SCK) phase */</span></div>
<div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeaf3b80fb93f08c8e84c412439f0a1d7"> 8267</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Pos (1UL) </span></div>
<div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a805729b65f13122d31c54c00c917dc90"> 8268</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Msk (0x1UL &lt;&lt; SPIS_CONFIG_CPHA_Pos) </span></div>
<div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae21d5d7fe06675b6f72482030f821fb2"> 8269</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Leading (0UL) </span></div>
<div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab791470cb6e148ef6796b515c3264752"> 8270</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_CPHA_Trailing (1UL) </span></div>
<div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="comment">/* Bit 0 : Bit order */</span></div>
<div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd3d27d109fb88023644900878864fbc"> 8273</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_Pos (0UL) </span></div>
<div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b55c7cfaaebaa5f51215571aef67a67"> 8274</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_Msk (0x1UL &lt;&lt; SPIS_CONFIG_ORDER_Pos) </span></div>
<div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad53f580087070186cdd2c78d662df8f6"> 8275</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_MsbFirst (0UL) </span></div>
<div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5e975408f4f83313c04bc3c74f5cb01"> 8276</a></span>&#160;<span class="preprocessor">#define SPIS_CONFIG_ORDER_LsbFirst (1UL) </span></div>
<div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="comment">/* Register: SPIS_DEF */</span></div>
<div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="comment">/* Description: Default character. Character clocked out in case of an ignored transaction. */</span></div>
<div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160; </div>
<div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="comment">/* Bits 7..0 : Default character. Character clocked out in case of an ignored transaction. */</span></div>
<div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af60f4962f53b189e5f0a4278c4cbb63c"> 8282</a></span>&#160;<span class="preprocessor">#define SPIS_DEF_DEF_Pos (0UL) </span></div>
<div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a886bbfe481b50e72301d1aee49d854bc"> 8283</a></span>&#160;<span class="preprocessor">#define SPIS_DEF_DEF_Msk (0xFFUL &lt;&lt; SPIS_DEF_DEF_Pos) </span></div>
<div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="comment">/* Register: SPIS_ORC */</span></div>
<div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="comment">/* Description: Over-read character */</span></div>
<div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160; </div>
<div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="comment">/* Bits 7..0 : Over-read character. Character clocked out after an over-read of the transmit buffer. */</span></div>
<div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0a715088d1853ea39945bd2af0f923c"> 8289</a></span>&#160;<span class="preprocessor">#define SPIS_ORC_ORC_Pos (0UL) </span></div>
<div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab675cc489665144dddf915b60622672c"> 8290</a></span>&#160;<span class="preprocessor">#define SPIS_ORC_ORC_Msk (0xFFUL &lt;&lt; SPIS_ORC_ORC_Pos) </span></div>
<div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="comment">/* Peripheral: TEMP */</span></div>
<div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="comment">/* Description: Temperature Sensor */</span></div>
<div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160; </div>
<div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="comment">/* Register: TEMP_TASKS_START */</span></div>
<div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="comment">/* Description: Start temperature measurement */</span></div>
<div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160; </div>
<div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83fb68b366648a863d1f6c0f83a80f4f"> 8300</a></span>&#160;<span class="preprocessor">#define TEMP_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39f00c1c0c00cd903c8ecb103e503345"> 8301</a></span>&#160;<span class="preprocessor">#define TEMP_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; TEMP_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="comment">/* Register: TEMP_TASKS_STOP */</span></div>
<div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="comment">/* Description: Stop temperature measurement */</span></div>
<div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160; </div>
<div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad428952a31c0d342d63c3fb48138c854"> 8307</a></span>&#160;<span class="preprocessor">#define TEMP_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5080d76104ad62acc47e6d11067820da"> 8308</a></span>&#160;<span class="preprocessor">#define TEMP_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; TEMP_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="comment">/* Register: TEMP_EVENTS_DATARDY */</span></div>
<div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="comment">/* Description: Temperature measurement complete, data ready */</span></div>
<div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160; </div>
<div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fab629a6e2b538381318595d72222d1"> 8314</a></span>&#160;<span class="preprocessor">#define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Pos (0UL) </span></div>
<div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a463fc7cfeeba3c8a9c8410f161de2c2b"> 8315</a></span>&#160;<span class="preprocessor">#define TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Msk (0x1UL &lt;&lt; TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Pos) </span></div>
<div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="comment">/* Register: TEMP_INTENSET */</span></div>
<div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160; </div>
<div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for DATARDY event */</span></div>
<div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aadb45c5405fcfed6dfa0ba2b74c0f6c2"> 8321</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Pos (0UL) </span></div>
<div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acff24e707a8a6e9bb8d2a013ad0104de"> 8322</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Msk (0x1UL &lt;&lt; TEMP_INTENSET_DATARDY_Pos) </span></div>
<div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a39644776026d1eafd56bbbe49c431ba7"> 8323</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Disabled (0UL) </span></div>
<div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77e0c9114074041c74178a67c3f61ad2"> 8324</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Enabled (1UL) </span></div>
<div class="line"><a name="l08325"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a5298600f0ef14de9ba4d1375c592a0"> 8325</a></span>&#160;<span class="preprocessor">#define TEMP_INTENSET_DATARDY_Set (1UL) </span></div>
<div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="comment">/* Register: TEMP_INTENCLR */</span></div>
<div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160; </div>
<div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for DATARDY event */</span></div>
<div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aefc15107ffcfa07300c4d0ae278318d1"> 8331</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Pos (0UL) </span></div>
<div class="line"><a name="l08332"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6c4768164fc8dffa15217b7a4768632f"> 8332</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Msk (0x1UL &lt;&lt; TEMP_INTENCLR_DATARDY_Pos) </span></div>
<div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6de477065c8fe9ae62cc973f8c43db5e"> 8333</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Disabled (0UL) </span></div>
<div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12d39e1733b7bd6a0d10d57b34fc186c"> 8334</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Enabled (1UL) </span></div>
<div class="line"><a name="l08335"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4759991b842282b152c06ef4586e68e9"> 8335</a></span>&#160;<span class="preprocessor">#define TEMP_INTENCLR_DATARDY_Clear (1UL) </span></div>
<div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="comment">/* Register: TEMP_TEMP */</span></div>
<div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="comment">/* Description: Temperature in degC (0.25deg steps) */</span></div>
<div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160; </div>
<div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="comment">/* Bits 31..0 : Temperature in degC (0.25deg steps) */</span></div>
<div class="line"><a name="l08341"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af645f612de5ccfebc5e41bbc3dc61c71"> 8341</a></span>&#160;<span class="preprocessor">#define TEMP_TEMP_TEMP_Pos (0UL) </span></div>
<div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac1bd1895b2b29edfff392697c74962a"> 8342</a></span>&#160;<span class="preprocessor">#define TEMP_TEMP_TEMP_Msk (0xFFFFFFFFUL &lt;&lt; TEMP_TEMP_TEMP_Pos) </span></div>
<div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="comment">/* Register: TEMP_A0 */</span></div>
<div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="comment">/* Description: Slope of 1st piece wise linear function */</span></div>
<div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160; </div>
<div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 1st piece wise linear function */</span></div>
<div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae960af5873865cdbd97466a48ce90584"> 8348</a></span>&#160;<span class="preprocessor">#define TEMP_A0_A0_Pos (0UL) </span></div>
<div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a373f629535fdb34fc46dab2d16520b10"> 8349</a></span>&#160;<span class="preprocessor">#define TEMP_A0_A0_Msk (0xFFFUL &lt;&lt; TEMP_A0_A0_Pos) </span></div>
<div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="comment">/* Register: TEMP_A1 */</span></div>
<div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="comment">/* Description: Slope of 2nd piece wise linear function */</span></div>
<div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160; </div>
<div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 2nd piece wise linear function */</span></div>
<div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8c144843889902a7b2adae911dd35dbf"> 8355</a></span>&#160;<span class="preprocessor">#define TEMP_A1_A1_Pos (0UL) </span></div>
<div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5a0b011c2fc2116c15e8b639cdc8a435"> 8356</a></span>&#160;<span class="preprocessor">#define TEMP_A1_A1_Msk (0xFFFUL &lt;&lt; TEMP_A1_A1_Pos) </span></div>
<div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="comment">/* Register: TEMP_A2 */</span></div>
<div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="comment">/* Description: Slope of 3rd piece wise linear function */</span></div>
<div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160; </div>
<div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 3rd piece wise linear function */</span></div>
<div class="line"><a name="l08362"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af86679ea46ae01e1af8345816da7ac78"> 8362</a></span>&#160;<span class="preprocessor">#define TEMP_A2_A2_Pos (0UL) </span></div>
<div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a0a9b67ef8e5f50e465693cf16d6d23"> 8363</a></span>&#160;<span class="preprocessor">#define TEMP_A2_A2_Msk (0xFFFUL &lt;&lt; TEMP_A2_A2_Pos) </span></div>
<div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="comment">/* Register: TEMP_A3 */</span></div>
<div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="comment">/* Description: Slope of 4th piece wise linear function */</span></div>
<div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160; </div>
<div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 4th piece wise linear function */</span></div>
<div class="line"><a name="l08369"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c81223a7681caab1b6138aa4c347f32"> 8369</a></span>&#160;<span class="preprocessor">#define TEMP_A3_A3_Pos (0UL) </span></div>
<div class="line"><a name="l08370"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b00967af12eb2295484f3f95934cf57"> 8370</a></span>&#160;<span class="preprocessor">#define TEMP_A3_A3_Msk (0xFFFUL &lt;&lt; TEMP_A3_A3_Pos) </span></div>
<div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="comment">/* Register: TEMP_A4 */</span></div>
<div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="comment">/* Description: Slope of 5th piece wise linear function */</span></div>
<div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160; </div>
<div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 5th piece wise linear function */</span></div>
<div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aafca660670baa85328c162d289ae4db2"> 8376</a></span>&#160;<span class="preprocessor">#define TEMP_A4_A4_Pos (0UL) </span></div>
<div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6dce60b501851f7a743ed9407df8eef"> 8377</a></span>&#160;<span class="preprocessor">#define TEMP_A4_A4_Msk (0xFFFUL &lt;&lt; TEMP_A4_A4_Pos) </span></div>
<div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="comment">/* Register: TEMP_A5 */</span></div>
<div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="comment">/* Description: Slope of 6th piece wise linear function */</span></div>
<div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160; </div>
<div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="comment">/* Bits 11..0 : Slope of 6th piece wise linear function */</span></div>
<div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a417df946524cef0c0466bb1a1f24a14d"> 8383</a></span>&#160;<span class="preprocessor">#define TEMP_A5_A5_Pos (0UL) </span></div>
<div class="line"><a name="l08384"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a861b251b6db70ef1a728677e64cc6dc9"> 8384</a></span>&#160;<span class="preprocessor">#define TEMP_A5_A5_Msk (0xFFFUL &lt;&lt; TEMP_A5_A5_Pos) </span></div>
<div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="comment">/* Register: TEMP_B0 */</span></div>
<div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="comment">/* Description: y-intercept of 1st piece wise linear function */</span></div>
<div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160; </div>
<div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 1st piece wise linear function */</span></div>
<div class="line"><a name="l08390"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af762eed030c348da0998bc7b8ba7e063"> 8390</a></span>&#160;<span class="preprocessor">#define TEMP_B0_B0_Pos (0UL) </span></div>
<div class="line"><a name="l08391"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a130bb4d0fe2fe2fb5d2f72f89fb2c106"> 8391</a></span>&#160;<span class="preprocessor">#define TEMP_B0_B0_Msk (0x3FFFUL &lt;&lt; TEMP_B0_B0_Pos) </span></div>
<div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="comment">/* Register: TEMP_B1 */</span></div>
<div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="comment">/* Description: y-intercept of 2nd piece wise linear function */</span></div>
<div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160; </div>
<div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 2nd piece wise linear function */</span></div>
<div class="line"><a name="l08397"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3d94ab02c814cd201098a834ce203db5"> 8397</a></span>&#160;<span class="preprocessor">#define TEMP_B1_B1_Pos (0UL) </span></div>
<div class="line"><a name="l08398"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa1c24180d5b1a1f47e5e3229850dd2d3"> 8398</a></span>&#160;<span class="preprocessor">#define TEMP_B1_B1_Msk (0x3FFFUL &lt;&lt; TEMP_B1_B1_Pos) </span></div>
<div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="comment">/* Register: TEMP_B2 */</span></div>
<div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="comment">/* Description: y-intercept of 3rd piece wise linear function */</span></div>
<div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160; </div>
<div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 3rd piece wise linear function */</span></div>
<div class="line"><a name="l08404"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab52db5c2fbcba40e1487ebd40f8fe84e"> 8404</a></span>&#160;<span class="preprocessor">#define TEMP_B2_B2_Pos (0UL) </span></div>
<div class="line"><a name="l08405"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af61722688fc10a23748f50b3debc0977"> 8405</a></span>&#160;<span class="preprocessor">#define TEMP_B2_B2_Msk (0x3FFFUL &lt;&lt; TEMP_B2_B2_Pos) </span></div>
<div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;<span class="comment">/* Register: TEMP_B3 */</span></div>
<div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;<span class="comment">/* Description: y-intercept of 4th piece wise linear function */</span></div>
<div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160; </div>
<div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 4th piece wise linear function */</span></div>
<div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e0fd2b98aa8dd7e7ed2893cc6855c5f"> 8411</a></span>&#160;<span class="preprocessor">#define TEMP_B3_B3_Pos (0UL) </span></div>
<div class="line"><a name="l08412"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa4f16c769ac9680b372c5210b95622b"> 8412</a></span>&#160;<span class="preprocessor">#define TEMP_B3_B3_Msk (0x3FFFUL &lt;&lt; TEMP_B3_B3_Pos) </span></div>
<div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="comment">/* Register: TEMP_B4 */</span></div>
<div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="comment">/* Description: y-intercept of 5th piece wise linear function */</span></div>
<div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160; </div>
<div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 5th piece wise linear function */</span></div>
<div class="line"><a name="l08418"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11e261caf600e77b42702576820d7d13"> 8418</a></span>&#160;<span class="preprocessor">#define TEMP_B4_B4_Pos (0UL) </span></div>
<div class="line"><a name="l08419"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a34d04117013b86e8ece93cf7f5b10dad"> 8419</a></span>&#160;<span class="preprocessor">#define TEMP_B4_B4_Msk (0x3FFFUL &lt;&lt; TEMP_B4_B4_Pos) </span></div>
<div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="comment">/* Register: TEMP_B5 */</span></div>
<div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="comment">/* Description: y-intercept of 6th piece wise linear function */</span></div>
<div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160; </div>
<div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="comment">/* Bits 13..0 : y-intercept of 6th piece wise linear function */</span></div>
<div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a850d87f535a710ebff9405f646c59713"> 8425</a></span>&#160;<span class="preprocessor">#define TEMP_B5_B5_Pos (0UL) </span></div>
<div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa479737fd65ddc8b6b18068cce576902"> 8426</a></span>&#160;<span class="preprocessor">#define TEMP_B5_B5_Msk (0x3FFFUL &lt;&lt; TEMP_B5_B5_Pos) </span></div>
<div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="comment">/* Register: TEMP_T0 */</span></div>
<div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;<span class="comment">/* Description: End point of 1st piece wise linear function */</span></div>
<div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160; </div>
<div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="comment">/* Bits 7..0 : End point of 1st piece wise linear function */</span></div>
<div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9a48a7d6bdf27b800b23e35d841d17a"> 8432</a></span>&#160;<span class="preprocessor">#define TEMP_T0_T0_Pos (0UL) </span></div>
<div class="line"><a name="l08433"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aafc5ec73370dd05a30fe9a78b18a9194"> 8433</a></span>&#160;<span class="preprocessor">#define TEMP_T0_T0_Msk (0xFFUL &lt;&lt; TEMP_T0_T0_Pos) </span></div>
<div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="comment">/* Register: TEMP_T1 */</span></div>
<div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="comment">/* Description: End point of 2nd piece wise linear function */</span></div>
<div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160; </div>
<div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="comment">/* Bits 7..0 : End point of 2nd piece wise linear function */</span></div>
<div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae09a06d191832125cc2022824fb110bd"> 8439</a></span>&#160;<span class="preprocessor">#define TEMP_T1_T1_Pos (0UL) </span></div>
<div class="line"><a name="l08440"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adae179be661e0b51c60113af9972a1df"> 8440</a></span>&#160;<span class="preprocessor">#define TEMP_T1_T1_Msk (0xFFUL &lt;&lt; TEMP_T1_T1_Pos) </span></div>
<div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="comment">/* Register: TEMP_T2 */</span></div>
<div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="comment">/* Description: End point of 3rd piece wise linear function */</span></div>
<div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160; </div>
<div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="comment">/* Bits 7..0 : End point of 3rd piece wise linear function */</span></div>
<div class="line"><a name="l08446"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99796984923bfcffc4c69c7a02a77ca1"> 8446</a></span>&#160;<span class="preprocessor">#define TEMP_T2_T2_Pos (0UL) </span></div>
<div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a032dfce55891ee29a2fcdb22de5cd42a"> 8447</a></span>&#160;<span class="preprocessor">#define TEMP_T2_T2_Msk (0xFFUL &lt;&lt; TEMP_T2_T2_Pos) </span></div>
<div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="comment">/* Register: TEMP_T3 */</span></div>
<div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="comment">/* Description: End point of 4th piece wise linear function */</span></div>
<div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160; </div>
<div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="comment">/* Bits 7..0 : End point of 4th piece wise linear function */</span></div>
<div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d1292eb03b621618ae1e5c09b736f6a"> 8453</a></span>&#160;<span class="preprocessor">#define TEMP_T3_T3_Pos (0UL) </span></div>
<div class="line"><a name="l08454"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae5e1a7b851b108d5838281d23335f06"> 8454</a></span>&#160;<span class="preprocessor">#define TEMP_T3_T3_Msk (0xFFUL &lt;&lt; TEMP_T3_T3_Pos) </span></div>
<div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="comment">/* Register: TEMP_T4 */</span></div>
<div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="comment">/* Description: End point of 5th piece wise linear function */</span></div>
<div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160; </div>
<div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="comment">/* Bits 7..0 : End point of 5th piece wise linear function */</span></div>
<div class="line"><a name="l08460"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac2d5b6b33fed0c466655f06d925924a9"> 8460</a></span>&#160;<span class="preprocessor">#define TEMP_T4_T4_Pos (0UL) </span></div>
<div class="line"><a name="l08461"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af494bc68fda96f2f23a0c5404cd7bcb3"> 8461</a></span>&#160;<span class="preprocessor">#define TEMP_T4_T4_Msk (0xFFUL &lt;&lt; TEMP_T4_T4_Pos) </span></div>
<div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="comment">/* Peripheral: TIMER */</span></div>
<div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="comment">/* Description: Timer/Counter 0 */</span></div>
<div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160; </div>
<div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="comment">/* Register: TIMER_TASKS_START */</span></div>
<div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="comment">/* Description: Start Timer */</span></div>
<div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160; </div>
<div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9033acfdfd3017a172744a5a07433493"> 8471</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeef191044da06b7860c3f19e8ade5d08"> 8472</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; TIMER_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="comment">/* Register: TIMER_TASKS_STOP */</span></div>
<div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="comment">/* Description: Stop Timer */</span></div>
<div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160; </div>
<div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf3de08fb9c124898d2b53ba0ba98221"> 8478</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9969d95882c97192b4a2fff9d40b657"> 8479</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; TIMER_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="comment">/* Register: TIMER_TASKS_COUNT */</span></div>
<div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="comment">/* Description: Increment Timer (Counter mode only) */</span></div>
<div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160; </div>
<div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb91b5f036fd6b43b9da811ad4be5fa0"> 8485</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_COUNT_TASKS_COUNT_Pos (0UL) </span></div>
<div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea810f767eb1ec60564d9855fa5ddcb7"> 8486</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_COUNT_TASKS_COUNT_Msk (0x1UL &lt;&lt; TIMER_TASKS_COUNT_TASKS_COUNT_Pos) </span></div>
<div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;<span class="comment">/* Register: TIMER_TASKS_CLEAR */</span></div>
<div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="comment">/* Description: Clear time */</span></div>
<div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160; </div>
<div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc23f88322292898c67b228888fce64d"> 8492</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_CLEAR_TASKS_CLEAR_Pos (0UL) </span></div>
<div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a93ec1067d454db61758552a724210ca8"> 8493</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_CLEAR_TASKS_CLEAR_Msk (0x1UL &lt;&lt; TIMER_TASKS_CLEAR_TASKS_CLEAR_Pos) </span></div>
<div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="comment">/* Register: TIMER_TASKS_SHUTDOWN */</span></div>
<div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="comment">/* Description: Deprecated register -  Shut down timer */</span></div>
<div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160; </div>
<div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e231da2a734ba0eda00b0fcae2b93cf"> 8499</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Pos (0UL) </span></div>
<div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acda33e0abd584c9da13168d3782450db"> 8500</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Msk (0x1UL &lt;&lt; TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Pos) </span></div>
<div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="comment">/* Register: TIMER_TASKS_CAPTURE */</span></div>
<div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="comment">/* Description: Description collection[0]:  Capture Timer value to CC[0] register */</span></div>
<div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160; </div>
<div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e1a529fe331f7bb0e19dbbd27e799f6"> 8506</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Pos (0UL) </span></div>
<div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae9d43f59ec813995a278ec6727d515a4"> 8507</a></span>&#160;<span class="preprocessor">#define TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Msk (0x1UL &lt;&lt; TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Pos) </span></div>
<div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;<span class="comment">/* Register: TIMER_EVENTS_COMPARE */</span></div>
<div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="comment">/* Description: Description collection[0]:  Compare event on CC[0] match */</span></div>
<div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160; </div>
<div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a40df9032aadbc937fe6d02cdcb582e2b"> 8513</a></span>&#160;<span class="preprocessor">#define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Pos (0UL) </span></div>
<div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a65a30ac5455f4f9021faa1f051f86d10"> 8514</a></span>&#160;<span class="preprocessor">#define TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Msk (0x1UL &lt;&lt; TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Pos) </span></div>
<div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="comment">/* Register: TIMER_SHORTS */</span></div>
<div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160; </div>
<div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="comment">/* Bit 13 : Shortcut between COMPARE[5] event and STOP task */</span></div>
<div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f75a3ed7dbfd1cb069622c5b70fe8a9"> 8520</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_STOP_Pos (13UL) </span></div>
<div class="line"><a name="l08521"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53e5a538991edb3bf0d3c5ead94257be"> 8521</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE5_STOP_Pos) </span></div>
<div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abebfee6724317050dc11d78118611fd6"> 8522</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a781d6d000908661f851a09b1873b7d"> 8523</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="comment">/* Bit 12 : Shortcut between COMPARE[4] event and STOP task */</span></div>
<div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7598a2c532b3828a77ae31f0346d3cb3"> 8526</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_STOP_Pos (12UL) </span></div>
<div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3bcef698e12471b72812e83b91f189f4"> 8527</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE4_STOP_Pos) </span></div>
<div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb52414f8894647e102c3013b4335bef"> 8528</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa30a65d422b1ae3e0f5071b34ca85534"> 8529</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="comment">/* Bit 11 : Shortcut between COMPARE[3] event and STOP task */</span></div>
<div class="line"><a name="l08532"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1f6d05ca497929eaec0d36f02410ffa"> 8532</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Pos (11UL) </span></div>
<div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5a1f7513240b152e13afa03bd2af4444"> 8533</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE3_STOP_Pos) </span></div>
<div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d26dee26bd5d44a7c357581c85aa54f"> 8534</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a10785601500b9facdb40bfbcf2c2a7e8"> 8535</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="comment">/* Bit 10 : Shortcut between COMPARE[2] event and STOP task */</span></div>
<div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1635d80f5eb822a163d9db71ccfd8067"> 8538</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Pos (10UL) </span></div>
<div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adfeb27f5ee9195902ae0937f4589b282"> 8539</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE2_STOP_Pos) </span></div>
<div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab16de8b3f1fbded5d2a8e08f6e6ddc71"> 8540</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd4af8073704c71b613f28f41e78814d"> 8541</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="comment">/* Bit 9 : Shortcut between COMPARE[1] event and STOP task */</span></div>
<div class="line"><a name="l08544"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88b38c3cbbde3e2612fb2d0013474086"> 8544</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Pos (9UL) </span></div>
<div class="line"><a name="l08545"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad432ad1d9db58a41776d0eadbef6385d"> 8545</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE1_STOP_Pos) </span></div>
<div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a46a6a79318aff6b8a95a1e32326179"> 8546</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05e3df8766e9bd3f8043ab27c2d85647"> 8547</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;<span class="comment">/* Bit 8 : Shortcut between COMPARE[0] event and STOP task */</span></div>
<div class="line"><a name="l08550"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f962e144601bed0db7e1245b88c0441"> 8550</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Pos (8UL) </span></div>
<div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0f8b586362eb27c80970c4fe5d22509"> 8551</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE0_STOP_Pos) </span></div>
<div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a79c615471a635aafaf31139ba6d3af01"> 8552</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab253b3746aaa32ee7841b51a2ba9f3e1"> 8553</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="comment">/* Bit 5 : Shortcut between COMPARE[5] event and CLEAR task */</span></div>
<div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8dd7ec1e46703769877465763ca5e6b5"> 8556</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_CLEAR_Pos (5UL) </span></div>
<div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf01263e34b2bac12a962043856a4623"> 8557</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE5_CLEAR_Pos) </span></div>
<div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a58d52c52539a6c82768036dbf9c99df3"> 8558</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_CLEAR_Disabled (0UL) </span></div>
<div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a82d88f821a7371f7fcc207029c8becd6"> 8559</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE5_CLEAR_Enabled (1UL) </span></div>
<div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="comment">/* Bit 4 : Shortcut between COMPARE[4] event and CLEAR task */</span></div>
<div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a07a4b0b145f00aea261b6454e9b76405"> 8562</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_CLEAR_Pos (4UL) </span></div>
<div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a94323dffa99ff7868ec4fab4f4aee722"> 8563</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE4_CLEAR_Pos) </span></div>
<div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b8867cb20a38b32855b4194b32d9e1a"> 8564</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_CLEAR_Disabled (0UL) </span></div>
<div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1831c6cb8d35db28c37599df9323e93"> 8565</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE4_CLEAR_Enabled (1UL) </span></div>
<div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="comment">/* Bit 3 : Shortcut between COMPARE[3] event and CLEAR task */</span></div>
<div class="line"><a name="l08568"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1075d4648ee16f3bf27e9233046d7eef"> 8568</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL) </span></div>
<div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac6252633590fefd68f907b50f0510d97"> 8569</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE3_CLEAR_Pos) </span></div>
<div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab8a4f069d49c9964c1da785e6f139468"> 8570</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL) </span></div>
<div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a40cdd07afab824a07f5dd23049f089df"> 8571</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL) </span></div>
<div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;<span class="comment">/* Bit 2 : Shortcut between COMPARE[2] event and CLEAR task */</span></div>
<div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c117d07684c9d3c5b13bc524d774aa7"> 8574</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL) </span></div>
<div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05e63ef71bcc3fb72e1ad3435917095f"> 8575</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE2_CLEAR_Pos) </span></div>
<div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a21584a16925abbce238a716e7d3a57b3"> 8576</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL) </span></div>
<div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a446d2d357951711fc404d198667cac2c"> 8577</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL) </span></div>
<div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;<span class="comment">/* Bit 1 : Shortcut between COMPARE[1] event and CLEAR task */</span></div>
<div class="line"><a name="l08580"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c24bb80dc1c9122e857974e91908d2f"> 8580</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL) </span></div>
<div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af2f7efd37e04656c43c769f0d7e727ef"> 8581</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE1_CLEAR_Pos) </span></div>
<div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a809f127f59ce9991687484a2223d1773"> 8582</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL) </span></div>
<div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e319e4bc3ef7db87b2a786c1e55423a"> 8583</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL) </span></div>
<div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="comment">/* Bit 0 : Shortcut between COMPARE[0] event and CLEAR task */</span></div>
<div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac72ce40bc439037f091b7f9174b14dd4"> 8586</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL) </span></div>
<div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef0cb2f9602dbd64ecf3aedbc57a715f"> 8587</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL &lt;&lt; TIMER_SHORTS_COMPARE0_CLEAR_Pos) </span></div>
<div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67383059702b8f315d8cbffed2490a21"> 8588</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL) </span></div>
<div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a764c639631b65a8a026fa83a3f927da3"> 8589</a></span>&#160;<span class="preprocessor">#define TIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL) </span></div>
<div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="comment">/* Register: TIMER_INTENSET */</span></div>
<div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160; </div>
<div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="comment">/* Bit 21 : Write &#39;1&#39; to Enable interrupt for COMPARE[5] event */</span></div>
<div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aff7332ee4c92af0fec469fa627df0484"> 8595</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE5_Pos (21UL) </span></div>
<div class="line"><a name="l08596"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac60db661a4ec76d29ac0b5383821f145"> 8596</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE5_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE5_Pos) </span></div>
<div class="line"><a name="l08597"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae0d2d6a77d4a742762624c2230782bbd"> 8597</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE5_Disabled (0UL) </span></div>
<div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac653c71dcabbc51d60d1a46e795c383b"> 8598</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE5_Enabled (1UL) </span></div>
<div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab40cd2ffcf0c9b574a58642d3443e58d"> 8599</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE5_Set (1UL) </span></div>
<div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for COMPARE[4] event */</span></div>
<div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa443cd4bedc39d2f751cc3e7edf63379"> 8602</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE4_Pos (20UL) </span></div>
<div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa32b128d3ab763036f8ef119b1e30776"> 8603</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE4_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE4_Pos) </span></div>
<div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3a87ffc60566faf00bdf57cab4e3bb53"> 8604</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE4_Disabled (0UL) </span></div>
<div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e4a133cd2f6fb4b1195308e2e31ab89"> 8605</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE4_Enabled (1UL) </span></div>
<div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad9c4a92d690d5475052992487741d71b"> 8606</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE4_Set (1UL) </span></div>
<div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for COMPARE[3] event */</span></div>
<div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9d0fdd31d9e9bb311bb9985df3440a8f"> 8609</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Pos (19UL) </span></div>
<div class="line"><a name="l08610"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc370672c4bc89a5d549da127663cc0b"> 8610</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE3_Pos) </span></div>
<div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3ae101b26680f37ec803737f6fd5153"> 8611</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Disabled (0UL) </span></div>
<div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6983d249856fd524bc437433e6e39885"> 8612</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Enabled (1UL) </span></div>
<div class="line"><a name="l08613"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae09bd86f192a5c1abfa9373db23168a1"> 8613</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE3_Set (1UL) </span></div>
<div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for COMPARE[2] event */</span></div>
<div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6fde887c372dcc3cf906e587e1f70e37"> 8616</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Pos (18UL) </span></div>
<div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acecc19b2fb33ad6828f6f627df457d39"> 8617</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE2_Pos) </span></div>
<div class="line"><a name="l08618"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0d78e3f848d72862acbb3dea97bb2d17"> 8618</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Disabled (0UL) </span></div>
<div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a844c1b4f19cc1ab9ed75c236c49ca49a"> 8619</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Enabled (1UL) </span></div>
<div class="line"><a name="l08620"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f082a7c5f2380b2108177cc033a8372"> 8620</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE2_Set (1UL) </span></div>
<div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable interrupt for COMPARE[1] event */</span></div>
<div class="line"><a name="l08623"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a97d6b0ad19a398674ce3af0ba27ad369"> 8623</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Pos (17UL) </span></div>
<div class="line"><a name="l08624"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad74fc5af31730308d172c34e884057f0"> 8624</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE1_Pos) </span></div>
<div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa12e3925acfb0765eef08dc39ff76859"> 8625</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Disabled (0UL) </span></div>
<div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6cc7f1daf4d18e5f6943e5c11edb5308"> 8626</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Enabled (1UL) </span></div>
<div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9cabe10b830134059665a77e220ed34e"> 8627</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE1_Set (1UL) </span></div>
<div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="comment">/* Bit 16 : Write &#39;1&#39; to Enable interrupt for COMPARE[0] event */</span></div>
<div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd2e71b0f7a9a5fb658403ef7781fc69"> 8630</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Pos (16UL) </span></div>
<div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac1f6cd49260b1ad602bd3e03c995e130"> 8631</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Msk (0x1UL &lt;&lt; TIMER_INTENSET_COMPARE0_Pos) </span></div>
<div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af40a3ea171a848d945ca1101e271e862"> 8632</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Disabled (0UL) </span></div>
<div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a380d59f8d9f2d5d055f3ebe079a129ba"> 8633</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Enabled (1UL) </span></div>
<div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1efefe9867ab8c8143bb8685d7fc8641"> 8634</a></span>&#160;<span class="preprocessor">#define TIMER_INTENSET_COMPARE0_Set (1UL) </span></div>
<div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="comment">/* Register: TIMER_INTENCLR */</span></div>
<div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160; </div>
<div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="comment">/* Bit 21 : Write &#39;1&#39; to Disable interrupt for COMPARE[5] event */</span></div>
<div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d34e099c4ea851ab59af2974889b7ba"> 8640</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE5_Pos (21UL) </span></div>
<div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0def043d801fc1a5aec452d878b9e66e"> 8641</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE5_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE5_Pos) </span></div>
<div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88cf1d82afcaf456696eabb65fe95e0b"> 8642</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE5_Disabled (0UL) </span></div>
<div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61194774a381c3b3178aa3976e3d796d"> 8643</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE5_Enabled (1UL) </span></div>
<div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80189653ea344b60acb9f976425396cc"> 8644</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE5_Clear (1UL) </span></div>
<div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for COMPARE[4] event */</span></div>
<div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57a0f3fc200980b5ba2983b9aaffe369"> 8647</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE4_Pos (20UL) </span></div>
<div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a30f74694ba045d7690a7967520c01046"> 8648</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE4_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE4_Pos) </span></div>
<div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab56548140aef415b31ce7f2a7569ecfb"> 8649</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE4_Disabled (0UL) </span></div>
<div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2687c2b8898d0c2bc52faaa152eb72f4"> 8650</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE4_Enabled (1UL) </span></div>
<div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2952b4fdc67c912bc7d93d093b3adfd5"> 8651</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE4_Clear (1UL) </span></div>
<div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for COMPARE[3] event */</span></div>
<div class="line"><a name="l08654"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a531217cce2758c8476e2e8dca13e85f6"> 8654</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Pos (19UL) </span></div>
<div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e639361d7b8157b11dd0c2b15090b81"> 8655</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE3_Pos) </span></div>
<div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13dbc381ae1f303f85b970997b1677fa"> 8656</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Disabled (0UL) </span></div>
<div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e519f63463d9272d98c7d9acc06919a"> 8657</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Enabled (1UL) </span></div>
<div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab176b1c73c030acab0bcccf50e50c32b"> 8658</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE3_Clear (1UL) </span></div>
<div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for COMPARE[2] event */</span></div>
<div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e2d8704ad68a3a3ad9b728db619628b"> 8661</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Pos (18UL) </span></div>
<div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c825e14f8d40613ce8a08bd6a187659"> 8662</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE2_Pos) </span></div>
<div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf8a158eded903b2cbf242c372bfaf04"> 8663</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Disabled (0UL) </span></div>
<div class="line"><a name="l08664"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a38f65c6c1553a7bdace7e65353c2338a"> 8664</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Enabled (1UL) </span></div>
<div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad3b7fe9eacb7c264572db4157d2288dc"> 8665</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE2_Clear (1UL) </span></div>
<div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable interrupt for COMPARE[1] event */</span></div>
<div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad9920e789a678735c39a9b0764539536"> 8668</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Pos (17UL) </span></div>
<div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc18473ba425b9313c21877be1ddf4a6"> 8669</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE1_Pos) </span></div>
<div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a90a5e2b7978dfd43f3ec3d4de649471b"> 8670</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Disabled (0UL) </span></div>
<div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a64a7d7ea3db1c64a3aeed1455bbacec1"> 8671</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Enabled (1UL) </span></div>
<div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb9cb5f0268fc855dfd8ac9f0e91c748"> 8672</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE1_Clear (1UL) </span></div>
<div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="comment">/* Bit 16 : Write &#39;1&#39; to Disable interrupt for COMPARE[0] event */</span></div>
<div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88f77b7104c267467b8a91c74dc8aad0"> 8675</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Pos (16UL) </span></div>
<div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a254c357db8da25fd80e908f5eeb7113a"> 8676</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Msk (0x1UL &lt;&lt; TIMER_INTENCLR_COMPARE0_Pos) </span></div>
<div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f9f91004f42d5860ba9a1ce1eefe564"> 8677</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Disabled (0UL) </span></div>
<div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a507b6cced44503b01e998f8564b5ca3a"> 8678</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Enabled (1UL) </span></div>
<div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2894c3ef08646351665161ea516d79e1"> 8679</a></span>&#160;<span class="preprocessor">#define TIMER_INTENCLR_COMPARE0_Clear (1UL) </span></div>
<div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="comment">/* Register: TIMER_MODE */</span></div>
<div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="comment">/* Description: Timer mode selection */</span></div>
<div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160; </div>
<div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="comment">/* Bits 1..0 : Timer mode */</span></div>
<div class="line"><a name="l08685"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d9a198be0a8af284eb9a32dd9d930bb"> 8685</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Pos (0UL) </span></div>
<div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1419c031e13556a28dba9a89e71d93fd"> 8686</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Msk (0x3UL &lt;&lt; TIMER_MODE_MODE_Pos) </span></div>
<div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a58c51719a9b59e0b01c7bdc36c5bdd9d"> 8687</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Timer (0UL) </span></div>
<div class="line"><a name="l08688"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae29ece9aaa02c56387a88acf74433903"> 8688</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_Counter (1UL) </span></div>
<div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a23b25a774a3e6b0b5aa10fd72b0db1ff"> 8689</a></span>&#160;<span class="preprocessor">#define TIMER_MODE_MODE_LowPowerCounter (2UL) </span></div>
<div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="comment">/* Register: TIMER_BITMODE */</span></div>
<div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="comment">/* Description: Configure the number of bits used by the TIMER */</span></div>
<div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160; </div>
<div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="comment">/* Bits 1..0 : Timer bit width */</span></div>
<div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a90c5808529d46f627839e2a24be7842c"> 8695</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_Pos (0UL) </span></div>
<div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8bfd156ace4d249c6c4e952bc1efab51"> 8696</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_Msk (0x3UL &lt;&lt; TIMER_BITMODE_BITMODE_Pos) </span></div>
<div class="line"><a name="l08697"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad96e22c8e816aa267ab024f68d2183cc"> 8697</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_16Bit (0UL) </span></div>
<div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4595dc1005731bc2efec90775fbbec2"> 8698</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_08Bit (1UL) </span></div>
<div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5516754f2f54c35fbfc4ea7210cc5d06"> 8699</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_24Bit (2UL) </span></div>
<div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c4a29afee1a6c1abe368e97bcb3a193"> 8700</a></span>&#160;<span class="preprocessor">#define TIMER_BITMODE_BITMODE_32Bit (3UL) </span></div>
<div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;<span class="comment">/* Register: TIMER_PRESCALER */</span></div>
<div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="comment">/* Description: Timer prescaler register */</span></div>
<div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160; </div>
<div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;<span class="comment">/* Bits 3..0 : Prescaler value */</span></div>
<div class="line"><a name="l08706"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad14c988d8627d5f2214c167c8435ee59"> 8706</a></span>&#160;<span class="preprocessor">#define TIMER_PRESCALER_PRESCALER_Pos (0UL) </span></div>
<div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b388a1d3d59fd558c828a5f3fa7a2fe"> 8707</a></span>&#160;<span class="preprocessor">#define TIMER_PRESCALER_PRESCALER_Msk (0xFUL &lt;&lt; TIMER_PRESCALER_PRESCALER_Pos) </span></div>
<div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="comment">/* Register: TIMER_CC */</span></div>
<div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="comment">/* Description: Description collection[0]:  Capture/Compare register 0 */</span></div>
<div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160; </div>
<div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="comment">/* Bits 31..0 : Capture/Compare value */</span></div>
<div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0754f8367b46aad8c2c44458573cb747"> 8713</a></span>&#160;<span class="preprocessor">#define TIMER_CC_CC_Pos (0UL) </span></div>
<div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b4a0795871dc8a39609329976e64d4b"> 8714</a></span>&#160;<span class="preprocessor">#define TIMER_CC_CC_Msk (0xFFFFFFFFUL &lt;&lt; TIMER_CC_CC_Pos) </span></div>
<div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="comment">/* Peripheral: TWIM */</span></div>
<div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="comment">/* Description: I2C compatible Two-Wire Master Interface with EasyDMA */</span></div>
<div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160; </div>
<div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="comment">/* Register: TWIM_TASKS_STARTRX */</span></div>
<div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="comment">/* Description: Start TWI receive sequence */</span></div>
<div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160; </div>
<div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac0d79a6f39a819ba21b35c674c3ddc8b"> 8724</a></span>&#160;<span class="preprocessor">#define TWIM_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL) </span></div>
<div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a974f9d3eaf66c6ead0ec1e604cf3be96"> 8725</a></span>&#160;<span class="preprocessor">#define TWIM_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL &lt;&lt; TWIM_TASKS_STARTRX_TASKS_STARTRX_Pos) </span></div>
<div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="comment">/* Register: TWIM_TASKS_STARTTX */</span></div>
<div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="comment">/* Description: Start TWI transmit sequence */</span></div>
<div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160; </div>
<div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab2eb37f9f7ca27c6d5f287203955bdb5"> 8731</a></span>&#160;<span class="preprocessor">#define TWIM_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL) </span></div>
<div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b16511feca441d02425f4030f515075"> 8732</a></span>&#160;<span class="preprocessor">#define TWIM_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL &lt;&lt; TWIM_TASKS_STARTTX_TASKS_STARTTX_Pos) </span></div>
<div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="comment">/* Register: TWIM_TASKS_STOP */</span></div>
<div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="comment">/* Description: Stop TWI transaction. Must be issued while the TWI master is not suspended. */</span></div>
<div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160; </div>
<div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08738"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a665826e0f7a94b8858c00d2c24c4c878"> 8738</a></span>&#160;<span class="preprocessor">#define TWIM_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6884f899ed26b16ae5fa21ea70644a9"> 8739</a></span>&#160;<span class="preprocessor">#define TWIM_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; TWIM_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="comment">/* Register: TWIM_TASKS_SUSPEND */</span></div>
<div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;<span class="comment">/* Description: Suspend TWI transaction */</span></div>
<div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160; </div>
<div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5379acd5850c1768b66580f87dcb08f5"> 8745</a></span>&#160;<span class="preprocessor">#define TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL) </span></div>
<div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aef785b1b01d134b8c9f3ddb9e419c180"> 8746</a></span>&#160;<span class="preprocessor">#define TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL &lt;&lt; TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos) </span></div>
<div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="comment">/* Register: TWIM_TASKS_RESUME */</span></div>
<div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="comment">/* Description: Resume TWI transaction */</span></div>
<div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160; </div>
<div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a524feb39e23ab3b2a9a84b3b6da6312c"> 8752</a></span>&#160;<span class="preprocessor">#define TWIM_TASKS_RESUME_TASKS_RESUME_Pos (0UL) </span></div>
<div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad827dd71680bfbef0e69dbc55eb5964e"> 8753</a></span>&#160;<span class="preprocessor">#define TWIM_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL &lt;&lt; TWIM_TASKS_RESUME_TASKS_RESUME_Pos) </span></div>
<div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;<span class="comment">/* Register: TWIM_EVENTS_STOPPED */</span></div>
<div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="comment">/* Description: TWI stopped */</span></div>
<div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160; </div>
<div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a94253d9a01dfdad8a815570e00f5c8ce"> 8759</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL) </span></div>
<div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca63f998d3bad0a27b4b93939cfd8c8b"> 8760</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL &lt;&lt; TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos) </span></div>
<div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="comment">/* Register: TWIM_EVENTS_ERROR */</span></div>
<div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;<span class="comment">/* Description: TWI error */</span></div>
<div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160; </div>
<div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a958d288b45fd9967e436eec829b9eb39"> 8766</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL) </span></div>
<div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05e7763c51050157320d509202f94087"> 8767</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL &lt;&lt; TWIM_EVENTS_ERROR_EVENTS_ERROR_Pos) </span></div>
<div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="comment">/* Register: TWIM_EVENTS_SUSPENDED */</span></div>
<div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="comment">/* Description: Last byte has been sent out after the SUSPEND task has been issued, TWI traffic is now suspended. */</span></div>
<div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160; </div>
<div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3f587ddb573b1612024f935db70adc5a"> 8773</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos (0UL) </span></div>
<div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a305a0e8da3e614654a9ed800e33a23c2"> 8774</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Msk (0x1UL &lt;&lt; TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos) </span></div>
<div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="comment">/* Register: TWIM_EVENTS_RXSTARTED */</span></div>
<div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="comment">/* Description: Receive sequence started */</span></div>
<div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160; </div>
<div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08780"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3438e0b935a2676c98fe25446f021d38"> 8780</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL) </span></div>
<div class="line"><a name="l08781"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ca7aca49a8f72b4efa4505bc8e094cb"> 8781</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL &lt;&lt; TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="comment">/* Register: TWIM_EVENTS_TXSTARTED */</span></div>
<div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="comment">/* Description: Transmit sequence started */</span></div>
<div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160; </div>
<div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08787"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae529b2382c20b76da702c6f96f836319"> 8787</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL) </span></div>
<div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2073d8766bb481acb7138f6ccabbd83"> 8788</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL &lt;&lt; TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="comment">/* Register: TWIM_EVENTS_LASTRX */</span></div>
<div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="comment">/* Description: Byte boundary, starting to receive the last byte */</span></div>
<div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160; </div>
<div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08794"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a610228adc8dca81b6fc6ec5ca3d81c9d"> 8794</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Pos (0UL) </span></div>
<div class="line"><a name="l08795"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab27410f3784292b53189c2735c5bd3a7"> 8795</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Msk (0x1UL &lt;&lt; TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Pos) </span></div>
<div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="comment">/* Register: TWIM_EVENTS_LASTTX */</span></div>
<div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="comment">/* Description: Byte boundary, starting to transmit the last byte */</span></div>
<div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160; </div>
<div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l08801"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a871d81c49b09d5724170e0386ddd7227"> 8801</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Pos (0UL) </span></div>
<div class="line"><a name="l08802"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a105fd882e9f5984b2116261b5203613f"> 8802</a></span>&#160;<span class="preprocessor">#define TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Msk (0x1UL &lt;&lt; TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Pos) </span></div>
<div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="comment">/* Register: TWIM_SHORTS */</span></div>
<div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160; </div>
<div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="comment">/* Bit 12 : Shortcut between LASTRX event and STOP task */</span></div>
<div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afabdcf105456d2ddf2d3687cd040472c"> 8808</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STOP_Pos (12UL) </span></div>
<div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb22ab2c09f2eb29a2f479d23c935400"> 8809</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STOP_Msk (0x1UL &lt;&lt; TWIM_SHORTS_LASTRX_STOP_Pos) </span></div>
<div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac0d0c65caf0d774d735bf4031a50dbd0"> 8810</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fe9d9e5e35162fda450e8d08c44740e"> 8811</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;<span class="comment">/* Bit 11 : Shortcut between LASTRX event and SUSPEND task */</span></div>
<div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae79451199a2af59aa969209b6b0ad692"> 8814</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_SUSPEND_Pos (11UL) </span></div>
<div class="line"><a name="l08815"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5cb94ea1bf69fcde5f658fc9fc858e0"> 8815</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_SUSPEND_Msk (0x1UL &lt;&lt; TWIM_SHORTS_LASTRX_SUSPEND_Pos) </span></div>
<div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa649b4e7a5292a7f47c110a6dabfac04"> 8816</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_SUSPEND_Disabled (0UL) </span></div>
<div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a54a15dec91c83a94b7c5cffa7fc9e431"> 8817</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_SUSPEND_Enabled (1UL) </span></div>
<div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="comment">/* Bit 10 : Shortcut between LASTRX event and STARTTX task */</span></div>
<div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9de9901eac9caa09cd9b315ac4d5ca51"> 8820</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STARTTX_Pos (10UL) </span></div>
<div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac186fa9f9126cc107b0e5b0afec91794"> 8821</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STARTTX_Msk (0x1UL &lt;&lt; TWIM_SHORTS_LASTRX_STARTTX_Pos) </span></div>
<div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a739a58d17ffcaf8cecbbe249701b4b5e"> 8822</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STARTTX_Disabled (0UL) </span></div>
<div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab01bab00e22db4f1581a902ee35d6c45"> 8823</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTRX_STARTTX_Enabled (1UL) </span></div>
<div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="comment">/* Bit 9 : Shortcut between LASTTX event and STOP task */</span></div>
<div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5fba869a3ed0ace477a7daa469b0702f"> 8826</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STOP_Pos (9UL) </span></div>
<div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a931bb9450709b74aa9055d2c5d8b1f46"> 8827</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STOP_Msk (0x1UL &lt;&lt; TWIM_SHORTS_LASTTX_STOP_Pos) </span></div>
<div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a397d61495e16a0346fb081a81981b6da"> 8828</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STOP_Disabled (0UL) </span></div>
<div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c639db828621969391bb7aa22e4e4ef"> 8829</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STOP_Enabled (1UL) </span></div>
<div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="comment">/* Bit 8 : Shortcut between LASTTX event and SUSPEND task */</span></div>
<div class="line"><a name="l08832"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a401fce5bed0fbb14b7ab1d2ea5075a28"> 8832</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_SUSPEND_Pos (8UL) </span></div>
<div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7db8631a9d0458b11dc9a388429b7438"> 8833</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_SUSPEND_Msk (0x1UL &lt;&lt; TWIM_SHORTS_LASTTX_SUSPEND_Pos) </span></div>
<div class="line"><a name="l08834"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf8405260cd9f7168f10ac990d48b5bc"> 8834</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_SUSPEND_Disabled (0UL) </span></div>
<div class="line"><a name="l08835"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a129332951eee6cfba6ebaf1ccade15c1"> 8835</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_SUSPEND_Enabled (1UL) </span></div>
<div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;<span class="comment">/* Bit 7 : Shortcut between LASTTX event and STARTRX task */</span></div>
<div class="line"><a name="l08838"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5503ce30123fd43e7dc3a0fe6d9d4774"> 8838</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STARTRX_Pos (7UL) </span></div>
<div class="line"><a name="l08839"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a34b5be22edfe1c909b496a828e08be66"> 8839</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STARTRX_Msk (0x1UL &lt;&lt; TWIM_SHORTS_LASTTX_STARTRX_Pos) </span></div>
<div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13274a60194bb568b30ce3ad09231670"> 8840</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STARTRX_Disabled (0UL) </span></div>
<div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad1850fe6b4f6e538ac98c4d3c163dea2"> 8841</a></span>&#160;<span class="preprocessor">#define TWIM_SHORTS_LASTTX_STARTRX_Enabled (1UL) </span></div>
<div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="comment">/* Register: TWIM_INTEN */</span></div>
<div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div>
<div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160; </div>
<div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="comment">/* Bit 24 : Enable or disable interrupt for LASTTX event */</span></div>
<div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b83be4ab112d308a7f9ce41ead0eed9"> 8847</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTTX_Pos (24UL) </span></div>
<div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e44e700dbe88538b622a0e8f66cdb43"> 8848</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTTX_Msk (0x1UL &lt;&lt; TWIM_INTEN_LASTTX_Pos) </span></div>
<div class="line"><a name="l08849"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd1ebca46dc11c0ffb687de58b224353"> 8849</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTTX_Disabled (0UL) </span></div>
<div class="line"><a name="l08850"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a234836cfeca4b966d7fefbc30f2e5059"> 8850</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTTX_Enabled (1UL) </span></div>
<div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;<span class="comment">/* Bit 23 : Enable or disable interrupt for LASTRX event */</span></div>
<div class="line"><a name="l08853"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af9936fe62582e7464a277926f2884b99"> 8853</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTRX_Pos (23UL) </span></div>
<div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a439a4ffa6d5911fe4ae710c1d9c444f7"> 8854</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTRX_Msk (0x1UL &lt;&lt; TWIM_INTEN_LASTRX_Pos) </span></div>
<div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5ee1aa78c9afcc8e5bd498449e512e4"> 8855</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTRX_Disabled (0UL) </span></div>
<div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad22942bb56737bf914c72e353b98eb9f"> 8856</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_LASTRX_Enabled (1UL) </span></div>
<div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;<span class="comment">/* Bit 20 : Enable or disable interrupt for TXSTARTED event */</span></div>
<div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a04e0e5f9c5339e22a023d3da54f5672e"> 8859</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_TXSTARTED_Pos (20UL) </span></div>
<div class="line"><a name="l08860"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c634314d6ee14002e48b823e165eb62"> 8860</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_TXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTEN_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a313cd39da3c7b65e2088b74deed9f83c"> 8861</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_TXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9beb53a09d8b91f62fec71f4e650ebfc"> 8862</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_TXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;<span class="comment">/* Bit 19 : Enable or disable interrupt for RXSTARTED event */</span></div>
<div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72678f01d45c8fc67b94cfb029960655"> 8865</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_RXSTARTED_Pos (19UL) </span></div>
<div class="line"><a name="l08866"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf5a9baeed14eaeb07d182bea32f0d8d"> 8866</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_RXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTEN_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a91054ca8356edbeb794e6ac6c84ac0a5"> 8867</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_RXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a47cd086707f0caef2a20804474aa5b5e"> 8868</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_RXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="comment">/* Bit 18 : Enable or disable interrupt for SUSPENDED event */</span></div>
<div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afeac5aab6199f740169ec5e4c7c4b856"> 8871</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_SUSPENDED_Pos (18UL) </span></div>
<div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a209cf8b72146266e0362bdda2b8ad69e"> 8872</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_SUSPENDED_Msk (0x1UL &lt;&lt; TWIM_INTEN_SUSPENDED_Pos) </span></div>
<div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad231dcf9c7db7259b864fd0aec7987f4"> 8873</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_SUSPENDED_Disabled (0UL) </span></div>
<div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae622d6a1217f7ae1ba5251989bc154f1"> 8874</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_SUSPENDED_Enabled (1UL) </span></div>
<div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="comment">/* Bit 9 : Enable or disable interrupt for ERROR event */</span></div>
<div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa18867118fe59159e672dd87e5d9fc17"> 8877</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_ERROR_Pos (9UL) </span></div>
<div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83389314f765bcfb130a91260ad5f285"> 8878</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_ERROR_Msk (0x1UL &lt;&lt; TWIM_INTEN_ERROR_Pos) </span></div>
<div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e0adf3ada1c5608e76826d89da3c296"> 8879</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_ERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l08880"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac00d5b18b38d3e513f94666f8e230beb"> 8880</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_ERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;<span class="comment">/* Bit 1 : Enable or disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaf093db9b4c55555e9d0f5860a860caf"> 8883</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l08884"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf929d67b43ba6183be186924cb864d6"> 8884</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_STOPPED_Msk (0x1UL &lt;&lt; TWIM_INTEN_STOPPED_Pos) </span></div>
<div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2d4c2538617846cacbcc6f283b4f704"> 8885</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad038dbc7ca614fd83e3a49f3c8d5cb56"> 8886</a></span>&#160;<span class="preprocessor">#define TWIM_INTEN_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;<span class="comment">/* Register: TWIM_INTENSET */</span></div>
<div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160; </div>
<div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;<span class="comment">/* Bit 24 : Write &#39;1&#39; to Enable interrupt for LASTTX event */</span></div>
<div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67e187e9fac391a2aa5d6f5ad68b2df6"> 8892</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTTX_Pos (24UL) </span></div>
<div class="line"><a name="l08893"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad21f74923cc14a4d8a9a8b119d269bfc"> 8893</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTTX_Msk (0x1UL &lt;&lt; TWIM_INTENSET_LASTTX_Pos) </span></div>
<div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a6d7871acd270e9c6dfd9e3aa0debe2"> 8894</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTTX_Disabled (0UL) </span></div>
<div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a312d3e32bc91c7af6adbe2af431d1a82"> 8895</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTTX_Enabled (1UL) </span></div>
<div class="line"><a name="l08896"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7645320bf3756104fe320035940fd0ab"> 8896</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTTX_Set (1UL) </span></div>
<div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;<span class="comment">/* Bit 23 : Write &#39;1&#39; to Enable interrupt for LASTRX event */</span></div>
<div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af054bb0714ed00c4ea9b30fe3b4d4564"> 8899</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTRX_Pos (23UL) </span></div>
<div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af73b2a9565c6e63d42e80ad003035311"> 8900</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTRX_Msk (0x1UL &lt;&lt; TWIM_INTENSET_LASTRX_Pos) </span></div>
<div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeda8bc976c5dd706153f8999dc575f86"> 8901</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTRX_Disabled (0UL) </span></div>
<div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77c3f1f2ac256c8c3d753855c0064a4f"> 8902</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTRX_Enabled (1UL) </span></div>
<div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a23064d659a1d867643a13a584d597c4b"> 8903</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_LASTRX_Set (1UL) </span></div>
<div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for TXSTARTED event */</span></div>
<div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2db52f739f30e4c40c72627f1616ed61"> 8906</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_TXSTARTED_Pos (20UL) </span></div>
<div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a30b6cd23bb94ca7d3c4002407877b0d2"> 8907</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_TXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTENSET_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l08908"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57f38dfe557041d281ec9d93afce5c45"> 8908</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_TXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6ebc669552673335f28a695b20cf8066"> 8909</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_TXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa519d7f8b43c8c0635520a01e489bf02"> 8910</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_TXSTARTED_Set (1UL) </span></div>
<div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for RXSTARTED event */</span></div>
<div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a74502922ed50b31f78d786da380bfaa7"> 8913</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_RXSTARTED_Pos (19UL) </span></div>
<div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7227db70dc85e387eafd5b5110eeb586"> 8914</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_RXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTENSET_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec24f48dd8bffcf22317b9674255b7eb"> 8915</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_RXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l08916"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f0d207b06ee7203c9abdf53bc822d09"> 8916</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_RXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67fdf6839b5294182293bd48895509c5"> 8917</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_RXSTARTED_Set (1UL) </span></div>
<div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Enable interrupt for SUSPENDED event */</span></div>
<div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6f955d1c6851b23a0bf8d0b464da5521"> 8920</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_SUSPENDED_Pos (18UL) </span></div>
<div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a957ba1bd0bc6f8f7e4df493cca768b4d"> 8921</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_SUSPENDED_Msk (0x1UL &lt;&lt; TWIM_INTENSET_SUSPENDED_Pos) </span></div>
<div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b00d90ba794c23ceb1d13621ce0c758"> 8922</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_SUSPENDED_Disabled (0UL) </span></div>
<div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ba20257dd0ce6996b62ac45c51b6ec5"> 8923</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_SUSPENDED_Enabled (1UL) </span></div>
<div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8fd32a7e2b46ed832e611b69420da9ab"> 8924</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_SUSPENDED_Set (1UL) </span></div>
<div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for ERROR event */</span></div>
<div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a10996d220a0ad841d0aa682eeb9f94d5"> 8927</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_ERROR_Pos (9UL) </span></div>
<div class="line"><a name="l08928"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad15111e2306e35f0f5d546eaa060ddd"> 8928</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_ERROR_Msk (0x1UL &lt;&lt; TWIM_INTENSET_ERROR_Pos) </span></div>
<div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab675c02cdcf39a9553781353af699802"> 8929</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_ERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4bb5a82952d42a125d195df72aa8e7f3"> 8930</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_ERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee95baa64183daec77075cd0a99e6c66"> 8931</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_ERROR_Set (1UL) </span></div>
<div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a50bcd87ab0f71d953860f98bfdc08c70"> 8934</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afbe530e573d24e0da697981c87b05b5a"> 8935</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; TWIM_INTENSET_STOPPED_Pos) </span></div>
<div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acb2e6729328b427f7aa3cdf9bd52be96"> 8936</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4549616304671db7b7e83a39635808b0"> 8937</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5e3e91f812694b15b01d87cc47463303"> 8938</a></span>&#160;<span class="preprocessor">#define TWIM_INTENSET_STOPPED_Set (1UL) </span></div>
<div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="comment">/* Register: TWIM_INTENCLR */</span></div>
<div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160; </div>
<div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="comment">/* Bit 24 : Write &#39;1&#39; to Disable interrupt for LASTTX event */</span></div>
<div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86fb90b4f74f3b1054b9cc900d77feae"> 8944</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTTX_Pos (24UL) </span></div>
<div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9379b1dd9f59236a669514ecccf7bf1"> 8945</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTTX_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_LASTTX_Pos) </span></div>
<div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a464007a20bb47777393d1daa41656a9b"> 8946</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTTX_Disabled (0UL) </span></div>
<div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac13f33bf07ca228a57c45583693062fc"> 8947</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTTX_Enabled (1UL) </span></div>
<div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad15269258119b167bf4df10eb6ec4f12"> 8948</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTTX_Clear (1UL) </span></div>
<div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;<span class="comment">/* Bit 23 : Write &#39;1&#39; to Disable interrupt for LASTRX event */</span></div>
<div class="line"><a name="l08951"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee49d40932d10acff862dd5aae825d6e"> 8951</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTRX_Pos (23UL) </span></div>
<div class="line"><a name="l08952"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae086498628ec9e80dcb8454bd520303f"> 8952</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTRX_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_LASTRX_Pos) </span></div>
<div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7ddfa99cf7742522bce8cbc4ee2c2bcc"> 8953</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTRX_Disabled (0UL) </span></div>
<div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af54381471368c49e1247a875d377a8ca"> 8954</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTRX_Enabled (1UL) </span></div>
<div class="line"><a name="l08955"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acc6bc9067118d938d3b26556e81ace4a"> 8955</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_LASTRX_Clear (1UL) </span></div>
<div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for TXSTARTED event */</span></div>
<div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3571cc7423b257c2e3e71a44fcd5881a"> 8958</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_TXSTARTED_Pos (20UL) </span></div>
<div class="line"><a name="l08959"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad81616fcda208b8f60f0dbc7201814b9"> 8959</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_TXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0a7b8ae091050b806a716b1f703d5ee6"> 8960</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_TXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l08961"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6a04c38d9df8769cc509359650d72dee"> 8961</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_TXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aac4777778f628758523ff769a155521f"> 8962</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_TXSTARTED_Clear (1UL) </span></div>
<div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for RXSTARTED event */</span></div>
<div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a387ef3bc38a6b97a5180f14763f283f0"> 8965</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_RXSTARTED_Pos (19UL) </span></div>
<div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9bb9de85520980da82f14b5d7bb3bc7a"> 8966</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_RXSTARTED_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l08967"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a542ec31b98b423c436bc25da33c8ca76"> 8967</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_RXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l08968"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e9f1b0e1ff990b3f3561ac0e17b5c67"> 8968</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_RXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d57cbd65f837b8af10fbae965e0f8a1"> 8969</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_RXSTARTED_Clear (1UL) </span></div>
<div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="comment">/* Bit 18 : Write &#39;1&#39; to Disable interrupt for SUSPENDED event */</span></div>
<div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af54f60a01abf4e49a19a9f4ddea0888b"> 8972</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_SUSPENDED_Pos (18UL) </span></div>
<div class="line"><a name="l08973"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11fccb4ccd350dc5bc43d058bae2c1db"> 8973</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_SUSPENDED_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_SUSPENDED_Pos) </span></div>
<div class="line"><a name="l08974"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6ac9d2fc622e80758b1b6f8275b25364"> 8974</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_SUSPENDED_Disabled (0UL) </span></div>
<div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4be9450ca5db6426d07e153a7315bf65"> 8975</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_SUSPENDED_Enabled (1UL) </span></div>
<div class="line"><a name="l08976"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a18d7f0a4efae63f999e0e9972a9ff62f"> 8976</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_SUSPENDED_Clear (1UL) </span></div>
<div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for ERROR event */</span></div>
<div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3481993277ad4de891a542b23543d1cb"> 8979</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_ERROR_Pos (9UL) </span></div>
<div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a51664ebae1033f7158b20f814a04ccec"> 8980</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_ERROR_Pos) </span></div>
<div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5fffa016d011d576fb2e81d62cf1dd9"> 8981</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_ERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb436a9aef47f64876a8171f345a0280"> 8982</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_ERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2457faa123cb860238184cc167815eab"> 8983</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_ERROR_Clear (1UL) </span></div>
<div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c92d57e2f93ef1aeb609286dc54963c"> 8986</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5ccfee39a3bf06ee1e60b6c0c101bd04"> 8987</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; TWIM_INTENCLR_STOPPED_Pos) </span></div>
<div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0f84ebbb210bbab8588fdf0cc27d64f5"> 8988</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4234093125226a31b34e314c6a2dd32c"> 8989</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a72d21a19a2d0d167b0895a7c650e9f92"> 8990</a></span>&#160;<span class="preprocessor">#define TWIM_INTENCLR_STOPPED_Clear (1UL) </span></div>
<div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="comment">/* Register: TWIM_ERRORSRC */</span></div>
<div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="comment">/* Description: Error source */</span></div>
<div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160; </div>
<div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="comment">/* Bit 2 : NACK received after sending a data byte (write &#39;1&#39; to clear) */</span></div>
<div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6e308901e604b464bc8e4b8a96a62e87"> 8996</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_DNACK_Pos (2UL) </span></div>
<div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a332ce5d2da3fa0b86f6f0fb5b83e32da"> 8997</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_DNACK_Msk (0x1UL &lt;&lt; TWIM_ERRORSRC_DNACK_Pos) </span></div>
<div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43aa5370effe5a8516e8a62e0f4b7fbc"> 8998</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_DNACK_NotReceived (0UL) </span></div>
<div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a06f911638c08f15e518feb6a30cd8288"> 8999</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_DNACK_Received (1UL) </span></div>
<div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="comment">/* Bit 1 : NACK received after sending the address (write &#39;1&#39; to clear) */</span></div>
<div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a07310d5c705ab77162b2ae2a726a5caa"> 9002</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_ANACK_Pos (1UL) </span></div>
<div class="line"><a name="l09003"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#accbd810fd52c87ca324da3da1ae052ce"> 9003</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_ANACK_Msk (0x1UL &lt;&lt; TWIM_ERRORSRC_ANACK_Pos) </span></div>
<div class="line"><a name="l09004"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace1abdbb8b924763cfa980f3cd130617"> 9004</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_ANACK_NotReceived (0UL) </span></div>
<div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#add18d7f2f77f128d32f34d2806934cee"> 9005</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_ANACK_Received (1UL) </span></div>
<div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="comment">/* Bit 0 : Overrun error */</span></div>
<div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a11a89f7e524f9762288340237c49081f"> 9008</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_OVERRUN_Pos (0UL) </span></div>
<div class="line"><a name="l09009"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e3f915c47f305f7aaa97ff3bd0a19ff"> 9009</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_OVERRUN_Msk (0x1UL &lt;&lt; TWIM_ERRORSRC_OVERRUN_Pos) </span></div>
<div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a649a53ef2ab7ae96c67fe67f5b6cbb5f"> 9010</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_OVERRUN_NotReceived (0UL) </span></div>
<div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad20d8d7560bc33cb2f00dc359ee65541"> 9011</a></span>&#160;<span class="preprocessor">#define TWIM_ERRORSRC_OVERRUN_Received (1UL) </span></div>
<div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="comment">/* Register: TWIM_ENABLE */</span></div>
<div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="comment">/* Description: Enable TWIM */</span></div>
<div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160; </div>
<div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable TWIM */</span></div>
<div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a286cd8a4beca1f7b2c069e3a30cf63bd"> 9017</a></span>&#160;<span class="preprocessor">#define TWIM_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12f0a2a98ce63495c584f5678e99d893"> 9018</a></span>&#160;<span class="preprocessor">#define TWIM_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; TWIM_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l09019"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac291367631ea61ac1a366fc02b74db9f"> 9019</a></span>&#160;<span class="preprocessor">#define TWIM_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade93ba89f2837ceb890b1429270728c0"> 9020</a></span>&#160;<span class="preprocessor">#define TWIM_ENABLE_ENABLE_Enabled (6UL) </span></div>
<div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;<span class="comment">/* Register: TWIM_PSEL_SCL */</span></div>
<div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;<span class="comment">/* Description: Pin select for SCL signal */</span></div>
<div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160; </div>
<div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a310b4eeded1f5fe3d5831507a87a9d49"> 9026</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b5e423f9a71ec5ee2be977b073b889e"> 9027</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_CONNECT_Msk (0x1UL &lt;&lt; TWIM_PSEL_SCL_CONNECT_Pos) </span></div>
<div class="line"><a name="l09028"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a32da0401ea69d1d16f99c5d05c422ed0"> 9028</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa883d78f1afe6915265c4d3a43149c9c"> 9029</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a950958812d8b8fb42f558850ff250fc6"> 9032</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab6801c0413dcf680a3c6e425084cb60b"> 9033</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SCL_PIN_Msk (0x1FUL &lt;&lt; TWIM_PSEL_SCL_PIN_Pos) </span></div>
<div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="comment">/* Register: TWIM_PSEL_SDA */</span></div>
<div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="comment">/* Description: Pin select for SDA signal */</span></div>
<div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160; </div>
<div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9510e430f6d16349ab45bdfaceaa55ad"> 9039</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l09040"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f906825cefb46ca3c0ba159c4e2b09b"> 9040</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_CONNECT_Msk (0x1UL &lt;&lt; TWIM_PSEL_SDA_CONNECT_Pos) </span></div>
<div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8794cd8a16fe89a30657f03ae82b8e1"> 9041</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42ba801485652365c1252cfda4480841"> 9042</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a08fe5270d4681460e7c176e714746d40"> 9045</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abc8c84893746fd354d6d50cebe1702cd"> 9046</a></span>&#160;<span class="preprocessor">#define TWIM_PSEL_SDA_PIN_Msk (0x1FUL &lt;&lt; TWIM_PSEL_SDA_PIN_Pos) </span></div>
<div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="comment">/* Register: TWIM_FREQUENCY */</span></div>
<div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="comment">/* Description: TWI frequency. Accuracy depends on the HFCLK source selected. */</span></div>
<div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160; </div>
<div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;<span class="comment">/* Bits 31..0 : TWI master clock frequency */</span></div>
<div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abad96831cf2fb82ea38bcaee1a45150d"> 9052</a></span>&#160;<span class="preprocessor">#define TWIM_FREQUENCY_FREQUENCY_Pos (0UL) </span></div>
<div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0a5e7c88eb97410baea3656c77643928"> 9053</a></span>&#160;<span class="preprocessor">#define TWIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL &lt;&lt; TWIM_FREQUENCY_FREQUENCY_Pos) </span></div>
<div class="line"><a name="l09054"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af65ef876f2e007ebd1dcb054a9cc324c"> 9054</a></span>&#160;<span class="preprocessor">#define TWIM_FREQUENCY_FREQUENCY_K100 (0x01980000UL) </span></div>
<div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a17ff6bbd069003aee2340ef4f3430072"> 9055</a></span>&#160;<span class="preprocessor">#define TWIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) </span></div>
<div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab05f8b9ec04cb346e6ed6303e7c2ac3a"> 9056</a></span>&#160;<span class="preprocessor">#define TWIM_FREQUENCY_FREQUENCY_K400 (0x06400000UL) </span></div>
<div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;<span class="comment">/* Register: TWIM_RXD_PTR */</span></div>
<div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="comment">/* Description: Data pointer */</span></div>
<div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160; </div>
<div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div>
<div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acedb5b08c3e9919fb8ab819033697faa"> 9062</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8fb089a5f72c8fa4a8fc2cf29c59df9a"> 9063</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; TWIM_RXD_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;<span class="comment">/* Register: TWIM_RXD_MAXCNT */</span></div>
<div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;<span class="comment">/* Description: Maximum number of bytes in receive buffer */</span></div>
<div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160; </div>
<div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in receive buffer */</span></div>
<div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a043042c2053ebdc3df315aa26d5a9cb2"> 9069</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_MAXCNT_MAXCNT_Pos (0UL) </span></div>
<div class="line"><a name="l09070"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a754a001cbfaee0f438a57363fa8765b5"> 9070</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; TWIM_RXD_MAXCNT_MAXCNT_Pos) </span></div>
<div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;<span class="comment">/* Register: TWIM_RXD_AMOUNT */</span></div>
<div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div>
<div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160; </div>
<div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last transaction. In case of NACK error, includes the NACK&#39;ed byte. */</span></div>
<div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a939cd93353eca33bbf0cb08326643d39"> 9076</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_AMOUNT_AMOUNT_Pos (0UL) </span></div>
<div class="line"><a name="l09077"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a689b11fc14f25fde59f46d5f549b4e63"> 9077</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; TWIM_RXD_AMOUNT_AMOUNT_Pos) </span></div>
<div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="comment">/* Register: TWIM_RXD_LIST */</span></div>
<div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="comment">/* Description: EasyDMA list type */</span></div>
<div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160; </div>
<div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="comment">/* Bits 2..0 : List type */</span></div>
<div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac9c0db54a504f9d46701a102df5c4875"> 9083</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_LIST_LIST_Pos (0UL) </span></div>
<div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abcf09434d72c41f96a8aa32e82430d31"> 9084</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_LIST_LIST_Msk (0x7UL &lt;&lt; TWIM_RXD_LIST_LIST_Pos) </span></div>
<div class="line"><a name="l09085"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a59c8d21348b3d0faa179bf5b32a2b0f4"> 9085</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_LIST_LIST_Disabled (0UL) </span></div>
<div class="line"><a name="l09086"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a493fb4be9fb35320f009f2e2d23181ed"> 9086</a></span>&#160;<span class="preprocessor">#define TWIM_RXD_LIST_LIST_ArrayList (1UL) </span></div>
<div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="comment">/* Register: TWIM_TXD_PTR */</span></div>
<div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="comment">/* Description: Data pointer */</span></div>
<div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160; </div>
<div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div>
<div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af801d86cb425a4c1d1b8e12228be3b59"> 9092</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l09093"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d1b4d2e535e2e03d2b54be765ab9997"> 9093</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; TWIM_TXD_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="comment">/* Register: TWIM_TXD_MAXCNT */</span></div>
<div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="comment">/* Description: Maximum number of bytes in transmit buffer */</span></div>
<div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160; </div>
<div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in transmit buffer */</span></div>
<div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9f4930ef5c03c0b482343b24c8f92239"> 9099</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_MAXCNT_MAXCNT_Pos (0UL) </span></div>
<div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a404b8f257dea26e4bce91c4da67288c8"> 9100</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; TWIM_TXD_MAXCNT_MAXCNT_Pos) </span></div>
<div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="comment">/* Register: TWIM_TXD_AMOUNT */</span></div>
<div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div>
<div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160; </div>
<div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last transaction. In case of NACK error, includes the NACK&#39;ed byte. */</span></div>
<div class="line"><a name="l09106"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8e1b2990aaf6a594c3c5d4cbfb8bcdaf"> 9106</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_AMOUNT_AMOUNT_Pos (0UL) </span></div>
<div class="line"><a name="l09107"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c50b04266336d8c98d5600f2113b64a"> 9107</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; TWIM_TXD_AMOUNT_AMOUNT_Pos) </span></div>
<div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;<span class="comment">/* Register: TWIM_TXD_LIST */</span></div>
<div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="comment">/* Description: EasyDMA list type */</span></div>
<div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160; </div>
<div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;<span class="comment">/* Bits 2..0 : List type */</span></div>
<div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc105dca6d211da3fe5fcb6125cc0a68"> 9113</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_LIST_LIST_Pos (0UL) </span></div>
<div class="line"><a name="l09114"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade1a28ac085b42f2f7d2870cef8d2004"> 9114</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_LIST_LIST_Msk (0x7UL &lt;&lt; TWIM_TXD_LIST_LIST_Pos) </span></div>
<div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa68ed1815513811dc03cccc80e52504"> 9115</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_LIST_LIST_Disabled (0UL) </span></div>
<div class="line"><a name="l09116"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a987cfe327f8f94d182bcda72fbae12db"> 9116</a></span>&#160;<span class="preprocessor">#define TWIM_TXD_LIST_LIST_ArrayList (1UL) </span></div>
<div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="comment">/* Register: TWIM_ADDRESS */</span></div>
<div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="comment">/* Description: Address used in the TWI transfer */</span></div>
<div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160; </div>
<div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="comment">/* Bits 6..0 : Address used in the TWI transfer */</span></div>
<div class="line"><a name="l09122"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a50e0bb57b9b17fd472a69dbc9d1b2aa0"> 9122</a></span>&#160;<span class="preprocessor">#define TWIM_ADDRESS_ADDRESS_Pos (0UL) </span></div>
<div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1909111da32401c461b4b7a59fdb9f5"> 9123</a></span>&#160;<span class="preprocessor">#define TWIM_ADDRESS_ADDRESS_Msk (0x7FUL &lt;&lt; TWIM_ADDRESS_ADDRESS_Pos) </span></div>
<div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="comment">/* Peripheral: TWIS */</span></div>
<div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="comment">/* Description: I2C compatible Two-Wire Slave Interface with EasyDMA */</span></div>
<div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160; </div>
<div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="comment">/* Register: TWIS_TASKS_STOP */</span></div>
<div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="comment">/* Description: Stop TWI transaction */</span></div>
<div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160; </div>
<div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0d268573dbd93de6387fefda02d085aa"> 9133</a></span>&#160;<span class="preprocessor">#define TWIS_TASKS_STOP_TASKS_STOP_Pos (0UL) </span></div>
<div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83812c7d6fb94694afe9d4cc69f69d45"> 9134</a></span>&#160;<span class="preprocessor">#define TWIS_TASKS_STOP_TASKS_STOP_Msk (0x1UL &lt;&lt; TWIS_TASKS_STOP_TASKS_STOP_Pos) </span></div>
<div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="comment">/* Register: TWIS_TASKS_SUSPEND */</span></div>
<div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;<span class="comment">/* Description: Suspend TWI transaction */</span></div>
<div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160; </div>
<div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a18ed10cf357301280eb5fed13f0fa3c6"> 9140</a></span>&#160;<span class="preprocessor">#define TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Pos (0UL) </span></div>
<div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8113dd3b31dfba9d0ae6e61b9c867b83"> 9141</a></span>&#160;<span class="preprocessor">#define TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Msk (0x1UL &lt;&lt; TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Pos) </span></div>
<div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="comment">/* Register: TWIS_TASKS_RESUME */</span></div>
<div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="comment">/* Description: Resume TWI transaction */</span></div>
<div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160; </div>
<div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a906c07980fde94100024961537372262"> 9147</a></span>&#160;<span class="preprocessor">#define TWIS_TASKS_RESUME_TASKS_RESUME_Pos (0UL) </span></div>
<div class="line"><a name="l09148"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad61411dce154d3ddc15fb8d35edb2414"> 9148</a></span>&#160;<span class="preprocessor">#define TWIS_TASKS_RESUME_TASKS_RESUME_Msk (0x1UL &lt;&lt; TWIS_TASKS_RESUME_TASKS_RESUME_Pos) </span></div>
<div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="comment">/* Register: TWIS_TASKS_PREPARERX */</span></div>
<div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;<span class="comment">/* Description: Prepare the TWI slave to respond to a write command */</span></div>
<div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160; </div>
<div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b573426e8730ec25662d93c0885c22a"> 9154</a></span>&#160;<span class="preprocessor">#define TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Pos (0UL) </span></div>
<div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ade15b15dda8cacd9d21817d9ec60488a"> 9155</a></span>&#160;<span class="preprocessor">#define TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Msk (0x1UL &lt;&lt; TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Pos) </span></div>
<div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;<span class="comment">/* Register: TWIS_TASKS_PREPARETX */</span></div>
<div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;<span class="comment">/* Description: Prepare the TWI slave to respond to a read command */</span></div>
<div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160; </div>
<div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09161"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9030eb0fad07b953184de331b20a9d0f"> 9161</a></span>&#160;<span class="preprocessor">#define TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Pos (0UL) </span></div>
<div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a00880aeddbf5a4f248564dc3e598ec4e"> 9162</a></span>&#160;<span class="preprocessor">#define TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Msk (0x1UL &lt;&lt; TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Pos) </span></div>
<div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="comment">/* Register: TWIS_EVENTS_STOPPED */</span></div>
<div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;<span class="comment">/* Description: TWI stopped */</span></div>
<div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160; </div>
<div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09168"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac61aecae826de3a91d06f3ab77e1e7c1"> 9168</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Pos (0UL) </span></div>
<div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af70a892b5cfcbbe73bb74587bbd1fc01"> 9169</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Msk (0x1UL &lt;&lt; TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Pos) </span></div>
<div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;<span class="comment">/* Register: TWIS_EVENTS_ERROR */</span></div>
<div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;<span class="comment">/* Description: TWI error */</span></div>
<div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160; </div>
<div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09175"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a66542bc57d43ad2e554bc452d87dd866"> 9175</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL) </span></div>
<div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a91ed81da52dedc677b31a2d08a6abbae"> 9176</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL &lt;&lt; TWIS_EVENTS_ERROR_EVENTS_ERROR_Pos) </span></div>
<div class="line"><a name="l09178"></a><span class="lineno"> 9178</span>&#160;<span class="comment">/* Register: TWIS_EVENTS_RXSTARTED */</span></div>
<div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;<span class="comment">/* Description: Receive sequence started */</span></div>
<div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160; </div>
<div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a202b9ebb4594b0eed1421ccaf89ec7cb"> 9182</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL) </span></div>
<div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5910743842834f6706812d68d1bd422c"> 9183</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL &lt;&lt; TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l09185"></a><span class="lineno"> 9185</span>&#160;<span class="comment">/* Register: TWIS_EVENTS_TXSTARTED */</span></div>
<div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;<span class="comment">/* Description: Transmit sequence started */</span></div>
<div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160; </div>
<div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a75a1b135e551eef113e6931256261314"> 9189</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL) </span></div>
<div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2b9982bd1343f39169a992720192904"> 9190</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL &lt;&lt; TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;<span class="comment">/* Register: TWIS_EVENTS_WRITE */</span></div>
<div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;<span class="comment">/* Description: Write command received */</span></div>
<div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160; </div>
<div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a814171f94e016b9294cb9eaae0257e32"> 9196</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_WRITE_EVENTS_WRITE_Pos (0UL) </span></div>
<div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9742901c4d52a5f12acb43a265204ad"> 9197</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_WRITE_EVENTS_WRITE_Msk (0x1UL &lt;&lt; TWIS_EVENTS_WRITE_EVENTS_WRITE_Pos) </span></div>
<div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;<span class="comment">/* Register: TWIS_EVENTS_READ */</span></div>
<div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;<span class="comment">/* Description: Read command received */</span></div>
<div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160; </div>
<div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad4f56b2640fc173edacc5e55c3968d36"> 9203</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_READ_EVENTS_READ_Pos (0UL) </span></div>
<div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a082e135a06dee0c101835068b94f409b"> 9204</a></span>&#160;<span class="preprocessor">#define TWIS_EVENTS_READ_EVENTS_READ_Msk (0x1UL &lt;&lt; TWIS_EVENTS_READ_EVENTS_READ_Pos) </span></div>
<div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;<span class="comment">/* Register: TWIS_SHORTS */</span></div>
<div class="line"><a name="l09207"></a><span class="lineno"> 9207</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160; </div>
<div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;<span class="comment">/* Bit 14 : Shortcut between READ event and SUSPEND task */</span></div>
<div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a90150036d3a00d01eef129787248dd61"> 9210</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_READ_SUSPEND_Pos (14UL) </span></div>
<div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acaffed6db9c19f2cf12a4c01fd9b0363"> 9211</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_READ_SUSPEND_Msk (0x1UL &lt;&lt; TWIS_SHORTS_READ_SUSPEND_Pos) </span></div>
<div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a99607f4435b4cc5ab5ce454a5c0a2f47"> 9212</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_READ_SUSPEND_Disabled (0UL) </span></div>
<div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a86675395091fd27d985f5b7e248e0623"> 9213</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_READ_SUSPEND_Enabled (1UL) </span></div>
<div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;<span class="comment">/* Bit 13 : Shortcut between WRITE event and SUSPEND task */</span></div>
<div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2fe27ac53c429c6d5ce45d4e3664927b"> 9216</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_WRITE_SUSPEND_Pos (13UL) </span></div>
<div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab8197ea153185f283ec4df6fc3894820"> 9217</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_WRITE_SUSPEND_Msk (0x1UL &lt;&lt; TWIS_SHORTS_WRITE_SUSPEND_Pos) </span></div>
<div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d38b9658959aa71e1f1a83df2166dbc"> 9218</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_WRITE_SUSPEND_Disabled (0UL) </span></div>
<div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a62fccc8e9f8ce96830a1d78b05fa2327"> 9219</a></span>&#160;<span class="preprocessor">#define TWIS_SHORTS_WRITE_SUSPEND_Enabled (1UL) </span></div>
<div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;<span class="comment">/* Register: TWIS_INTEN */</span></div>
<div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div>
<div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160; </div>
<div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;<span class="comment">/* Bit 26 : Enable or disable interrupt for READ event */</span></div>
<div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae04bf5e4afafbc17927019c87b6019b"> 9225</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_READ_Pos (26UL) </span></div>
<div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53a2557278f14abfea4a1efc2eb73d94"> 9226</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_READ_Msk (0x1UL &lt;&lt; TWIS_INTEN_READ_Pos) </span></div>
<div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14cb651fc7e91329b10c51bf264212c7"> 9227</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_READ_Disabled (0UL) </span></div>
<div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ada689a4fc69cc6aeb496452c11d89444"> 9228</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_READ_Enabled (1UL) </span></div>
<div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;<span class="comment">/* Bit 25 : Enable or disable interrupt for WRITE event */</span></div>
<div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acdd8ebe3811ad222ce40c72c5d11a4bb"> 9231</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_WRITE_Pos (25UL) </span></div>
<div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa438eefb5f4ae1e6be5b71641d4d89c4"> 9232</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_WRITE_Msk (0x1UL &lt;&lt; TWIS_INTEN_WRITE_Pos) </span></div>
<div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af17fc2c27dd7de8a592da6b66d45c518"> 9233</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_WRITE_Disabled (0UL) </span></div>
<div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98287ab281f87406a097501ec5d1e979"> 9234</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_WRITE_Enabled (1UL) </span></div>
<div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;<span class="comment">/* Bit 20 : Enable or disable interrupt for TXSTARTED event */</span></div>
<div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af04fe2ef89c2f042d95d9b838b382748"> 9237</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_TXSTARTED_Pos (20UL) </span></div>
<div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa1331e3d7bfdc6a85031619f421f4b35"> 9238</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_TXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTEN_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a08a7bdfd3668d13462df81eb18b94b55"> 9239</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_TXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb676fd075557eb1308d3b3bd4ac2653"> 9240</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_TXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;<span class="comment">/* Bit 19 : Enable or disable interrupt for RXSTARTED event */</span></div>
<div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa3f8749c93cb561bb1a74f401eae895"> 9243</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_RXSTARTED_Pos (19UL) </span></div>
<div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb5ad3707cdf18c49a279adbd6097221"> 9244</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_RXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTEN_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8342f3b2c8a6e6645342a82f99980153"> 9245</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_RXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24383e0323b78553af646c95d5be6dad"> 9246</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_RXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;<span class="comment">/* Bit 9 : Enable or disable interrupt for ERROR event */</span></div>
<div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a572fbe99ae55e382095234d8e284529f"> 9249</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_ERROR_Pos (9UL) </span></div>
<div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9586158681494cc43696a08fc880bb78"> 9250</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_ERROR_Msk (0x1UL &lt;&lt; TWIS_INTEN_ERROR_Pos) </span></div>
<div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af6e69fbd9713dfa7b792e61490c24000"> 9251</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_ERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab69e965e892a2b3a7708da8a7333e8e5"> 9252</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_ERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;<span class="comment">/* Bit 1 : Enable or disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a283554470f6d50935b5552c0c3133f61"> 9255</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a62fd574126da3f094f01b1a0d0533838"> 9256</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_STOPPED_Msk (0x1UL &lt;&lt; TWIS_INTEN_STOPPED_Pos) </span></div>
<div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa53a5f956e1ce892ac9d709e8870df69"> 9257</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a688e6aaf8b38ba4b601b93b7d81a3d89"> 9258</a></span>&#160;<span class="preprocessor">#define TWIS_INTEN_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;<span class="comment">/* Register: TWIS_INTENSET */</span></div>
<div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l09262"></a><span class="lineno"> 9262</span>&#160; </div>
<div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;<span class="comment">/* Bit 26 : Write &#39;1&#39; to Enable interrupt for READ event */</span></div>
<div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a226a5de0640062fb73e1633f4e344cf7"> 9264</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_READ_Pos (26UL) </span></div>
<div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab03421f42541e082a8f8f2f69b6b6981"> 9265</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_READ_Msk (0x1UL &lt;&lt; TWIS_INTENSET_READ_Pos) </span></div>
<div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a915a06384d1bf389bf446b19f66fbd38"> 9266</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_READ_Disabled (0UL) </span></div>
<div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a550e9aa5c24cab0bae305891b9dabfd3"> 9267</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_READ_Enabled (1UL) </span></div>
<div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa95fd0b8970b20eff6237174586b7221"> 9268</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_READ_Set (1UL) </span></div>
<div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;<span class="comment">/* Bit 25 : Write &#39;1&#39; to Enable interrupt for WRITE event */</span></div>
<div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa1d87ac4676a715b8f4a83bfffdf00e6"> 9271</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_WRITE_Pos (25UL) </span></div>
<div class="line"><a name="l09272"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aeca84a5ced20e304f858d6e83b70fcc9"> 9272</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_WRITE_Msk (0x1UL &lt;&lt; TWIS_INTENSET_WRITE_Pos) </span></div>
<div class="line"><a name="l09273"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a537af73fb40de5b1dea7a4af0e999fd0"> 9273</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_WRITE_Disabled (0UL) </span></div>
<div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a84f2aa77cb6a14d5b77ee5ac3e407e47"> 9274</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_WRITE_Enabled (1UL) </span></div>
<div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1585af6f185a56f4c6237858b1e2c09a"> 9275</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_WRITE_Set (1UL) </span></div>
<div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for TXSTARTED event */</span></div>
<div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0d63f7ebe91679610bda57cd477c9a1a"> 9278</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_TXSTARTED_Pos (20UL) </span></div>
<div class="line"><a name="l09279"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4639f81424128a39d7eb299066d95c5f"> 9279</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_TXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTENSET_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9b7f793c5a0ab49fa490cf2c79eebe8a"> 9280</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_TXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95aaabda7e27afab9bb6a7dd1fc6301b"> 9281</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_TXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09282"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6429d6362a340c8f9eb9be071100fa77"> 9282</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_TXSTARTED_Set (1UL) </span></div>
<div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for RXSTARTED event */</span></div>
<div class="line"><a name="l09285"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a965c89e17c90370f7df15b7935299514"> 9285</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_RXSTARTED_Pos (19UL) </span></div>
<div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa44c6bc9d877d8b5fb4ede618aa70811"> 9286</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_RXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTENSET_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf6124fd2fecfef49613f0dcb5de94f7"> 9287</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_RXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09288"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7770b73d2fd9c5ee4451900e8d99e390"> 9288</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_RXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09289"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc37f98860df20285fdd9c655293d762"> 9289</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_RXSTARTED_Set (1UL) </span></div>
<div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for ERROR event */</span></div>
<div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5a5f6e1904d5b704f8fad8e989742bc6"> 9292</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_ERROR_Pos (9UL) </span></div>
<div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a906675967cf7aae6167a75b916a0aef5"> 9293</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_ERROR_Msk (0x1UL &lt;&lt; TWIS_INTENSET_ERROR_Pos) </span></div>
<div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1d075527bea86ff0afea0b2132282269"> 9294</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_ERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a66ad8f599253cd1a6ab907cf671ac9a7"> 9295</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_ERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a02c05974208e343b17eaafb9b71607"> 9296</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_ERROR_Set (1UL) </span></div>
<div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a188aad710886ed8a852fc65f34d5387c"> 9299</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l09300"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaeef10748e738a11ae067d8cc022e82c"> 9300</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_STOPPED_Msk (0x1UL &lt;&lt; TWIS_INTENSET_STOPPED_Pos) </span></div>
<div class="line"><a name="l09301"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd2d26b1c17dcbee0c1b81e54f8026c4"> 9301</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l09302"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a886a4c8325d3caa6adae76966e5fb231"> 9302</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l09303"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adf5ad42e27958371a5448ec820fd7f12"> 9303</a></span>&#160;<span class="preprocessor">#define TWIS_INTENSET_STOPPED_Set (1UL) </span></div>
<div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;<span class="comment">/* Register: TWIS_INTENCLR */</span></div>
<div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160; </div>
<div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="comment">/* Bit 26 : Write &#39;1&#39; to Disable interrupt for READ event */</span></div>
<div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ddc059a48fef34f3e6c360bf2f2f965"> 9309</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_READ_Pos (26UL) </span></div>
<div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a564145f1f2f10f4827f13cc5ddc3ed91"> 9310</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_READ_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_READ_Pos) </span></div>
<div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf1704dd47436c70d66ca812eff67770"> 9311</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_READ_Disabled (0UL) </span></div>
<div class="line"><a name="l09312"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd337a90b06166e79e921121dcd5d759"> 9312</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_READ_Enabled (1UL) </span></div>
<div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a362a0d4095a498152a9570e4f5c4576d"> 9313</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_READ_Clear (1UL) </span></div>
<div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="comment">/* Bit 25 : Write &#39;1&#39; to Disable interrupt for WRITE event */</span></div>
<div class="line"><a name="l09316"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5e19ed59b3f80b67bd60dbb5b160ede"> 9316</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_WRITE_Pos (25UL) </span></div>
<div class="line"><a name="l09317"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac8268c0686b87171ac35d5421d587dc8"> 9317</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_WRITE_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_WRITE_Pos) </span></div>
<div class="line"><a name="l09318"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a100927c986d6a125e366840b6f384ff0"> 9318</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_WRITE_Disabled (0UL) </span></div>
<div class="line"><a name="l09319"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac178f55eafd1fe6cf302d66370a3cc0a"> 9319</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_WRITE_Enabled (1UL) </span></div>
<div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae922abd3be9caa7378a62be9f6450bd8"> 9320</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_WRITE_Clear (1UL) </span></div>
<div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for TXSTARTED event */</span></div>
<div class="line"><a name="l09323"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0875f06bf8df20f3ac49f84d7d364c0e"> 9323</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_TXSTARTED_Pos (20UL) </span></div>
<div class="line"><a name="l09324"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a368cb92b85878f5b22e3df09fa15ddef"> 9324</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_TXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l09325"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad1a9e577b02d1a911ad5d9d9656ee5d0"> 9325</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_TXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09326"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2d4ac3c29e4e109b290db925750c955"> 9326</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_TXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09327"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5a43a30efb9dad0d0081d45df8b730a"> 9327</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_TXSTARTED_Clear (1UL) </span></div>
<div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for RXSTARTED event */</span></div>
<div class="line"><a name="l09330"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abcea9700b8facf03cbad23adbc4ba780"> 9330</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_RXSTARTED_Pos (19UL) </span></div>
<div class="line"><a name="l09331"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a35cb32cca29ea476344528602cf95976"> 9331</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_RXSTARTED_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l09332"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20a7e61013e430df84c5d9e4fab97053"> 9332</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_RXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09333"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a10de3e3ae715b1335007f7854a89d6be"> 9333</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_RXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09334"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a292d4a1f0ee730384e4ae19f54053668"> 9334</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_RXSTARTED_Clear (1UL) </span></div>
<div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for ERROR event */</span></div>
<div class="line"><a name="l09337"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e85418eda6087afe686c24ec87a8a8d"> 9337</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_ERROR_Pos (9UL) </span></div>
<div class="line"><a name="l09338"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a131190ed165bd870c5014b12798b7157"> 9338</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_ERROR_Pos) </span></div>
<div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1ac66f3bb1c105b75739351dd4d596a0"> 9339</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_ERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l09340"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b762570915b09013adf0802b2801379"> 9340</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_ERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l09341"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a256baf3bc45e6dd79bfa9a068da9dea5"> 9341</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_ERROR_Clear (1UL) </span></div>
<div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for STOPPED event */</span></div>
<div class="line"><a name="l09344"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa10c2b15e976b858a211dcb48d0f927f"> 9344</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_STOPPED_Pos (1UL) </span></div>
<div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec00cbb0d8865abfcbbf1cbc073cf473"> 9345</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_STOPPED_Msk (0x1UL &lt;&lt; TWIS_INTENCLR_STOPPED_Pos) </span></div>
<div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4eb750d1e31e36595002cc6169ef441"> 9346</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_STOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaec0976856de6202b45d07dbb86ed727"> 9347</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_STOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6de7acdedfc0ddb4dcafd2d84f8e3b74"> 9348</a></span>&#160;<span class="preprocessor">#define TWIS_INTENCLR_STOPPED_Clear (1UL) </span></div>
<div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;<span class="comment">/* Register: TWIS_ERRORSRC */</span></div>
<div class="line"><a name="l09351"></a><span class="lineno"> 9351</span>&#160;<span class="comment">/* Description: Error source */</span></div>
<div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160; </div>
<div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;<span class="comment">/* Bit 3 : TX buffer over-read detected, and prevented */</span></div>
<div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab061e6880d0d7f62f912211f1cd4e727"> 9354</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERREAD_Pos (3UL) </span></div>
<div class="line"><a name="l09355"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6919b0751898b7f3fc6a7ca07755bafe"> 9355</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERREAD_Msk (0x1UL &lt;&lt; TWIS_ERRORSRC_OVERREAD_Pos) </span></div>
<div class="line"><a name="l09356"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a96ebca1fb8857b5a889981e4ba9bc3f1"> 9356</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERREAD_NotDetected (0UL) </span></div>
<div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab093fa691e7c2441c255aef2332861e4"> 9357</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERREAD_Detected (1UL) </span></div>
<div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;<span class="comment">/* Bit 2 : NACK sent after receiving a data byte */</span></div>
<div class="line"><a name="l09360"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a971a2d3a744950e6ea388bf011f222c7"> 9360</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_DNACK_Pos (2UL) </span></div>
<div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac82a6d2c3f4b67b6619cbbcf6187dac5"> 9361</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_DNACK_Msk (0x1UL &lt;&lt; TWIS_ERRORSRC_DNACK_Pos) </span></div>
<div class="line"><a name="l09362"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a858444b00042c1d701d9b023e4b406c2"> 9362</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_DNACK_NotReceived (0UL) </span></div>
<div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5aa6ae6e2a7aaad99519823221afa4b1"> 9363</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_DNACK_Received (1UL) </span></div>
<div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="comment">/* Bit 0 : RX buffer overflow detected, and prevented */</span></div>
<div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adeed5cd75814c96c17824c05f7dd2fe3"> 9366</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERFLOW_Pos (0UL) </span></div>
<div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a170fdc1a9a5bd7fae5963a60a63f3a85"> 9367</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERFLOW_Msk (0x1UL &lt;&lt; TWIS_ERRORSRC_OVERFLOW_Pos) </span></div>
<div class="line"><a name="l09368"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a81b59ae44219fece903345a3a95ffefc"> 9368</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERFLOW_NotDetected (0UL) </span></div>
<div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad5c52ab2b19acff81a229f73b61c8010"> 9369</a></span>&#160;<span class="preprocessor">#define TWIS_ERRORSRC_OVERFLOW_Detected (1UL) </span></div>
<div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="comment">/* Register: TWIS_MATCH */</span></div>
<div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="comment">/* Description: Status register indicating which address had a match */</span></div>
<div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160; </div>
<div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;<span class="comment">/* Bit 0 : Which of the addresses in {ADDRESS} matched the incoming address */</span></div>
<div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a356cf2badd76932186370f793fb49592"> 9375</a></span>&#160;<span class="preprocessor">#define TWIS_MATCH_MATCH_Pos (0UL) </span></div>
<div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa9b6fe24e6475fe9ddf86ae57e10734f"> 9376</a></span>&#160;<span class="preprocessor">#define TWIS_MATCH_MATCH_Msk (0x1UL &lt;&lt; TWIS_MATCH_MATCH_Pos) </span></div>
<div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;<span class="comment">/* Register: TWIS_ENABLE */</span></div>
<div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;<span class="comment">/* Description: Enable TWIS */</span></div>
<div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160; </div>
<div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable TWIS */</span></div>
<div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af98aef04af7b4bbf348c756cf500437d"> 9382</a></span>&#160;<span class="preprocessor">#define TWIS_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5f292c610dcc8fc3387d1030fb0c3673"> 9383</a></span>&#160;<span class="preprocessor">#define TWIS_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; TWIS_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1108a45dbce81e37954bbc1ecec16de2"> 9384</a></span>&#160;<span class="preprocessor">#define TWIS_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b8bfa34723bbbbdaea6bcef8c1fce09"> 9385</a></span>&#160;<span class="preprocessor">#define TWIS_ENABLE_ENABLE_Enabled (9UL) </span></div>
<div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;<span class="comment">/* Register: TWIS_PSEL_SCL */</span></div>
<div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;<span class="comment">/* Description: Pin select for SCL signal */</span></div>
<div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160; </div>
<div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5186ee1415219fe5af984873e2d06edb"> 9391</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae321310858ec7c32958560754afdac2c"> 9392</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_CONNECT_Msk (0x1UL &lt;&lt; TWIS_PSEL_SCL_CONNECT_Pos) </span></div>
<div class="line"><a name="l09393"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a647e34fd76147225e35b2081db0eeca2"> 9393</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9b1ab25764f10ef1c63089674b23ae0b"> 9394</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f351f4780cfb11f5c582da9fd3ae38e"> 9397</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a36eda3a02bc479bf1b2fc42a7c0511e2"> 9398</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SCL_PIN_Msk (0x1FUL &lt;&lt; TWIS_PSEL_SCL_PIN_Pos) </span></div>
<div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="comment">/* Register: TWIS_PSEL_SDA */</span></div>
<div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="comment">/* Description: Pin select for SDA signal */</span></div>
<div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160; </div>
<div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4686d31f36c437179f8a2888d6994e8b"> 9404</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab8098388c045dcd4c5121eca4b593a02"> 9405</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_CONNECT_Msk (0x1UL &lt;&lt; TWIS_PSEL_SDA_CONNECT_Pos) </span></div>
<div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a567bebf7f03db1100c0c40b88160db6d"> 9406</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l09407"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b689df5171d79d0679348c9426aad8c"> 9407</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l09410"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2ed9faf48046a757498447d7fd9cffeb"> 9410</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l09411"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae24b800c318c282f7132a93bf0259825"> 9411</a></span>&#160;<span class="preprocessor">#define TWIS_PSEL_SDA_PIN_Msk (0x1FUL &lt;&lt; TWIS_PSEL_SDA_PIN_Pos) </span></div>
<div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;<span class="comment">/* Register: TWIS_RXD_PTR */</span></div>
<div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="comment">/* Description: RXD Data pointer */</span></div>
<div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160; </div>
<div class="line"><a name="l09416"></a><span class="lineno"> 9416</span>&#160;<span class="comment">/* Bits 31..0 : RXD Data pointer */</span></div>
<div class="line"><a name="l09417"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9fc312f3a2f089276c466d802888469d"> 9417</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a715d0a96d046bf2f43e1a176cfe95c27"> 9418</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; TWIS_RXD_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;<span class="comment">/* Register: TWIS_RXD_MAXCNT */</span></div>
<div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;<span class="comment">/* Description: Maximum number of bytes in RXD buffer */</span></div>
<div class="line"><a name="l09422"></a><span class="lineno"> 9422</span>&#160; </div>
<div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in RXD buffer */</span></div>
<div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aed8f0989ec16b086026e5b7b7d5ce06f"> 9424</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_MAXCNT_MAXCNT_Pos (0UL) </span></div>
<div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa7f0f4f2bfdf423a91d5c3cb42ddab05"> 9425</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; TWIS_RXD_MAXCNT_MAXCNT_Pos) </span></div>
<div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;<span class="comment">/* Register: TWIS_RXD_AMOUNT */</span></div>
<div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last RXD transaction */</span></div>
<div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160; </div>
<div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last RXD transaction */</span></div>
<div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1deabe7812ff513e5f643cf47501312f"> 9431</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_AMOUNT_AMOUNT_Pos (0UL) </span></div>
<div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24ceaebaa585d51993ad37279983f53a"> 9432</a></span>&#160;<span class="preprocessor">#define TWIS_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; TWIS_RXD_AMOUNT_AMOUNT_Pos) </span></div>
<div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;<span class="comment">/* Register: TWIS_TXD_PTR */</span></div>
<div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;<span class="comment">/* Description: TXD Data pointer */</span></div>
<div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160; </div>
<div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="comment">/* Bits 31..0 : TXD Data pointer */</span></div>
<div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac62ce92edb3845b8976517dccbf3e353"> 9438</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9ffe41d5cb3fb0352f968f7748584ac"> 9439</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; TWIS_TXD_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;<span class="comment">/* Register: TWIS_TXD_MAXCNT */</span></div>
<div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;<span class="comment">/* Description: Maximum number of bytes in TXD buffer */</span></div>
<div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160; </div>
<div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in TXD buffer */</span></div>
<div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3bbb4789bd75ab02316517ec2d16a4a7"> 9445</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_MAXCNT_MAXCNT_Pos (0UL) </span></div>
<div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01b3a7461f32320c4ac34b8d20bb91e2"> 9446</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; TWIS_TXD_MAXCNT_MAXCNT_Pos) </span></div>
<div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;<span class="comment">/* Register: TWIS_TXD_AMOUNT */</span></div>
<div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last TXD transaction */</span></div>
<div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160; </div>
<div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last TXD transaction */</span></div>
<div class="line"><a name="l09452"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e7ead6e3ea0416a48e747dbc0704eb9"> 9452</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_AMOUNT_AMOUNT_Pos (0UL) </span></div>
<div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4c7e3899b64c30b584277233cd5a15bd"> 9453</a></span>&#160;<span class="preprocessor">#define TWIS_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; TWIS_TXD_AMOUNT_AMOUNT_Pos) </span></div>
<div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;<span class="comment">/* Register: TWIS_ADDRESS */</span></div>
<div class="line"><a name="l09456"></a><span class="lineno"> 9456</span>&#160;<span class="comment">/* Description: Description collection[0]:  TWI slave address 0 */</span></div>
<div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160; </div>
<div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="comment">/* Bits 6..0 : TWI slave address */</span></div>
<div class="line"><a name="l09459"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3283863efc7ea6be038a720de3969619"> 9459</a></span>&#160;<span class="preprocessor">#define TWIS_ADDRESS_ADDRESS_Pos (0UL) </span></div>
<div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abded2318d78339dc13064cc3a3cb1235"> 9460</a></span>&#160;<span class="preprocessor">#define TWIS_ADDRESS_ADDRESS_Msk (0x7FUL &lt;&lt; TWIS_ADDRESS_ADDRESS_Pos) </span></div>
<div class="line"><a name="l09462"></a><span class="lineno"> 9462</span>&#160;<span class="comment">/* Register: TWIS_CONFIG */</span></div>
<div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160;<span class="comment">/* Description: Configuration register for the address match mechanism */</span></div>
<div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160; </div>
<div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;<span class="comment">/* Bit 1 : Enable or disable address matching on ADDRESS[1] */</span></div>
<div class="line"><a name="l09466"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a52b9329050126d9fce78550d7f3f2157"> 9466</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS1_Pos (1UL) </span></div>
<div class="line"><a name="l09467"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8eeacd224db817002ccf953fd1bd7f5c"> 9467</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS1_Msk (0x1UL &lt;&lt; TWIS_CONFIG_ADDRESS1_Pos) </span></div>
<div class="line"><a name="l09468"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a64c9a48b7970303b4b20d157a3df1117"> 9468</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS1_Disabled (0UL) </span></div>
<div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a94067679e9a3fa763dcc1f7b825b1023"> 9469</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS1_Enabled (1UL) </span></div>
<div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;<span class="comment">/* Bit 0 : Enable or disable address matching on ADDRESS[0] */</span></div>
<div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6818f0f58077533f255319426bafebe5"> 9472</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS0_Pos (0UL) </span></div>
<div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a204987d20ee5e23948237eb20ad4f006"> 9473</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS0_Msk (0x1UL &lt;&lt; TWIS_CONFIG_ADDRESS0_Pos) </span></div>
<div class="line"><a name="l09474"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6cf30d16bc7f4567cb8ef7cad4adc246"> 9474</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS0_Disabled (0UL) </span></div>
<div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a73b6d9dee19327d187b4067255128174"> 9475</a></span>&#160;<span class="preprocessor">#define TWIS_CONFIG_ADDRESS0_Enabled (1UL) </span></div>
<div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;<span class="comment">/* Register: TWIS_ORC */</span></div>
<div class="line"><a name="l09478"></a><span class="lineno"> 9478</span>&#160;<span class="comment">/* Description: Over-read character. Character sent out in case of an over-read of the transmit buffer. */</span></div>
<div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160; </div>
<div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;<span class="comment">/* Bits 7..0 : Over-read character. Character sent out in case of an over-read of the transmit buffer. */</span></div>
<div class="line"><a name="l09481"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a81b26b692dbc08f1b41f863ad65d3a30"> 9481</a></span>&#160;<span class="preprocessor">#define TWIS_ORC_ORC_Pos (0UL) </span></div>
<div class="line"><a name="l09482"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afcbfcb0d8e1e1ef1d4416dea7bbfb212"> 9482</a></span>&#160;<span class="preprocessor">#define TWIS_ORC_ORC_Msk (0xFFUL &lt;&lt; TWIS_ORC_ORC_Pos) </span></div>
<div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;<span class="comment">/* Peripheral: UARTE */</span></div>
<div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;<span class="comment">/* Description: UART with EasyDMA */</span></div>
<div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160; </div>
<div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;<span class="comment">/* Register: UARTE_TASKS_STARTRX */</span></div>
<div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;<span class="comment">/* Description: Start UART receiver */</span></div>
<div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160; </div>
<div class="line"><a name="l09491"></a><span class="lineno"> 9491</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a69dd947dc331127091f0ce218ea21193"> 9492</a></span>&#160;<span class="preprocessor">#define UARTE_TASKS_STARTRX_TASKS_STARTRX_Pos (0UL) </span></div>
<div class="line"><a name="l09493"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac5294f5be8d841bb20e03a327d394b81"> 9493</a></span>&#160;<span class="preprocessor">#define UARTE_TASKS_STARTRX_TASKS_STARTRX_Msk (0x1UL &lt;&lt; UARTE_TASKS_STARTRX_TASKS_STARTRX_Pos) </span></div>
<div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;<span class="comment">/* Register: UARTE_TASKS_STOPRX */</span></div>
<div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160;<span class="comment">/* Description: Stop UART receiver */</span></div>
<div class="line"><a name="l09497"></a><span class="lineno"> 9497</span>&#160; </div>
<div class="line"><a name="l09498"></a><span class="lineno"> 9498</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09499"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a571b7032dd725626641adbe6fa7bae0a"> 9499</a></span>&#160;<span class="preprocessor">#define UARTE_TASKS_STOPRX_TASKS_STOPRX_Pos (0UL) </span></div>
<div class="line"><a name="l09500"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2558f55ec264ab1fe5d54819a14ff35d"> 9500</a></span>&#160;<span class="preprocessor">#define UARTE_TASKS_STOPRX_TASKS_STOPRX_Msk (0x1UL &lt;&lt; UARTE_TASKS_STOPRX_TASKS_STOPRX_Pos) </span></div>
<div class="line"><a name="l09502"></a><span class="lineno"> 9502</span>&#160;<span class="comment">/* Register: UARTE_TASKS_STARTTX */</span></div>
<div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;<span class="comment">/* Description: Start UART transmitter */</span></div>
<div class="line"><a name="l09504"></a><span class="lineno"> 9504</span>&#160; </div>
<div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aca0dc8a9bb0d7ba2e96e66fd91fd2ba3"> 9506</a></span>&#160;<span class="preprocessor">#define UARTE_TASKS_STARTTX_TASKS_STARTTX_Pos (0UL) </span></div>
<div class="line"><a name="l09507"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab5750a65eaf41937c767ff11c5175f8c"> 9507</a></span>&#160;<span class="preprocessor">#define UARTE_TASKS_STARTTX_TASKS_STARTTX_Msk (0x1UL &lt;&lt; UARTE_TASKS_STARTTX_TASKS_STARTTX_Pos) </span></div>
<div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;<span class="comment">/* Register: UARTE_TASKS_STOPTX */</span></div>
<div class="line"><a name="l09510"></a><span class="lineno"> 9510</span>&#160;<span class="comment">/* Description: Stop UART transmitter */</span></div>
<div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160; </div>
<div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a42cb6177e44482875b9d6091b08884eb"> 9513</a></span>&#160;<span class="preprocessor">#define UARTE_TASKS_STOPTX_TASKS_STOPTX_Pos (0UL) </span></div>
<div class="line"><a name="l09514"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa7821ac4971c528449189f1e8261f94"> 9514</a></span>&#160;<span class="preprocessor">#define UARTE_TASKS_STOPTX_TASKS_STOPTX_Msk (0x1UL &lt;&lt; UARTE_TASKS_STOPTX_TASKS_STOPTX_Pos) </span></div>
<div class="line"><a name="l09516"></a><span class="lineno"> 9516</span>&#160;<span class="comment">/* Register: UARTE_TASKS_FLUSHRX */</span></div>
<div class="line"><a name="l09517"></a><span class="lineno"> 9517</span>&#160;<span class="comment">/* Description: Flush RX FIFO into RX buffer */</span></div>
<div class="line"><a name="l09518"></a><span class="lineno"> 9518</span>&#160; </div>
<div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a807e80072bbaa3fbf06f5f733a3167ae"> 9520</a></span>&#160;<span class="preprocessor">#define UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Pos (0UL) </span></div>
<div class="line"><a name="l09521"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5ea6ecc158b06b3b12553d1ca9c44d4"> 9521</a></span>&#160;<span class="preprocessor">#define UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Msk (0x1UL &lt;&lt; UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Pos) </span></div>
<div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;<span class="comment">/* Register: UARTE_EVENTS_CTS */</span></div>
<div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160;<span class="comment">/* Description: CTS is activated (set low). Clear To Send. */</span></div>
<div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160; </div>
<div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afeb1c137c2338b4143d4c3b3113eb2aa"> 9527</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_CTS_EVENTS_CTS_Pos (0UL) </span></div>
<div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab3597df944832db0e240678fb2ed0766"> 9528</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_CTS_EVENTS_CTS_Msk (0x1UL &lt;&lt; UARTE_EVENTS_CTS_EVENTS_CTS_Pos) </span></div>
<div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;<span class="comment">/* Register: UARTE_EVENTS_NCTS */</span></div>
<div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;<span class="comment">/* Description: CTS is deactivated (set high). Not Clear To Send. */</span></div>
<div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160; </div>
<div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a85dca89481f281dbbf97d68331256adf"> 9534</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_NCTS_EVENTS_NCTS_Pos (0UL) </span></div>
<div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a40948b7efcfb47d9ab3e77cdc7201c17"> 9535</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_NCTS_EVENTS_NCTS_Msk (0x1UL &lt;&lt; UARTE_EVENTS_NCTS_EVENTS_NCTS_Pos) </span></div>
<div class="line"><a name="l09537"></a><span class="lineno"> 9537</span>&#160;<span class="comment">/* Register: UARTE_EVENTS_RXDRDY */</span></div>
<div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;<span class="comment">/* Description: Data received in RXD (but potentially not yet transferred to Data RAM) */</span></div>
<div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160; </div>
<div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2c4279f606218ddff79013e27df224a4"> 9541</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos (0UL) </span></div>
<div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afd4a0e8b55cc25961b86ad6364c1164a"> 9542</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Msk (0x1UL &lt;&lt; UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos) </span></div>
<div class="line"><a name="l09544"></a><span class="lineno"> 9544</span>&#160;<span class="comment">/* Register: UARTE_EVENTS_ENDRX */</span></div>
<div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;<span class="comment">/* Description: Receive buffer is filled up */</span></div>
<div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160; </div>
<div class="line"><a name="l09547"></a><span class="lineno"> 9547</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09548"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8433cf4c846f6cd1954eea7cdb53ec5f"> 9548</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Pos (0UL) </span></div>
<div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3fd343d169a79719d93e1665631a37b4"> 9549</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Msk (0x1UL &lt;&lt; UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Pos) </span></div>
<div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;<span class="comment">/* Register: UARTE_EVENTS_TXDRDY */</span></div>
<div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;<span class="comment">/* Description: Data sent from TXD */</span></div>
<div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160; </div>
<div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09555"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1b4ac7fce9e8549dde04a6bb4fa2003d"> 9555</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos (0UL) </span></div>
<div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f516dad2c8583c21a7f5330b1ca0132"> 9556</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Msk (0x1UL &lt;&lt; UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos) </span></div>
<div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;<span class="comment">/* Register: UARTE_EVENTS_ENDTX */</span></div>
<div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;<span class="comment">/* Description: Last TX byte transmitted */</span></div>
<div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160; </div>
<div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a110eb3d0aea59650e2592cd3442cd823"> 9562</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Pos (0UL) </span></div>
<div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56af80c5cf4553a86f25b7888a10a4c2"> 9563</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Msk (0x1UL &lt;&lt; UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Pos) </span></div>
<div class="line"><a name="l09565"></a><span class="lineno"> 9565</span>&#160;<span class="comment">/* Register: UARTE_EVENTS_ERROR */</span></div>
<div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;<span class="comment">/* Description: Error detected */</span></div>
<div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160; </div>
<div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a91d3ce68e9e61418ca312c8146ff0070"> 9569</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_ERROR_EVENTS_ERROR_Pos (0UL) </span></div>
<div class="line"><a name="l09570"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac8e819e0a5567e4c606e77691a27bc06"> 9570</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_ERROR_EVENTS_ERROR_Msk (0x1UL &lt;&lt; UARTE_EVENTS_ERROR_EVENTS_ERROR_Pos) </span></div>
<div class="line"><a name="l09572"></a><span class="lineno"> 9572</span>&#160;<span class="comment">/* Register: UARTE_EVENTS_RXTO */</span></div>
<div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;<span class="comment">/* Description: Receiver timeout */</span></div>
<div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160; </div>
<div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2b8ef7749ed543a6e2fb572bf6241509"> 9576</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_RXTO_EVENTS_RXTO_Pos (0UL) </span></div>
<div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a03580b1057989398de569c5dd5261ba7"> 9577</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_RXTO_EVENTS_RXTO_Msk (0x1UL &lt;&lt; UARTE_EVENTS_RXTO_EVENTS_RXTO_Pos) </span></div>
<div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;<span class="comment">/* Register: UARTE_EVENTS_RXSTARTED */</span></div>
<div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;<span class="comment">/* Description: UART receiver has started */</span></div>
<div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160; </div>
<div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7bb71d2d4be08467b5a265ffa7b6184"> 9583</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos (0UL) </span></div>
<div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#add1ccc922e491558865100941de8e2cc"> 9584</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk (0x1UL &lt;&lt; UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;<span class="comment">/* Register: UARTE_EVENTS_TXSTARTED */</span></div>
<div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;<span class="comment">/* Description: UART transmitter has started */</span></div>
<div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160; </div>
<div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09590"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace0c0a163cf1e895346218a06d6c1224"> 9590</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos (0UL) </span></div>
<div class="line"><a name="l09591"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a222c759ca2461cbfa754d4d4d8955662"> 9591</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk (0x1UL &lt;&lt; UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;<span class="comment">/* Register: UARTE_EVENTS_TXSTOPPED */</span></div>
<div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;<span class="comment">/* Description: Transmitter stopped */</span></div>
<div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160; </div>
<div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l09597"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a28de717c0abd81dff812f50c12748962"> 9597</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Pos (0UL) </span></div>
<div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a7ad03fb4692d277ba963c316c2a7f5"> 9598</a></span>&#160;<span class="preprocessor">#define UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Msk (0x1UL &lt;&lt; UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Pos) </span></div>
<div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;<span class="comment">/* Register: UARTE_SHORTS */</span></div>
<div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;<span class="comment">/* Description: Shortcut register */</span></div>
<div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160; </div>
<div class="line"><a name="l09603"></a><span class="lineno"> 9603</span>&#160;<span class="comment">/* Bit 6 : Shortcut between ENDRX event and STOPRX task */</span></div>
<div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a394e35c803b70bdd7327d33fdd1381a6"> 9604</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STOPRX_Pos (6UL) </span></div>
<div class="line"><a name="l09605"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2c6676d9058186377c7fb5ca8c3c54b"> 9605</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STOPRX_Msk (0x1UL &lt;&lt; UARTE_SHORTS_ENDRX_STOPRX_Pos) </span></div>
<div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6649769bea14aacd3c2644ca5b39f526"> 9606</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STOPRX_Disabled (0UL) </span></div>
<div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a36856d656a4d122c89d1202f61a89818"> 9607</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STOPRX_Enabled (1UL) </span></div>
<div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;<span class="comment">/* Bit 5 : Shortcut between ENDRX event and STARTRX task */</span></div>
<div class="line"><a name="l09610"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e08a0fd0e7d7fa5844c92e83d585cf5"> 9610</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STARTRX_Pos (5UL) </span></div>
<div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e57e3fbb576ca899dddab714b1c989b"> 9611</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STARTRX_Msk (0x1UL &lt;&lt; UARTE_SHORTS_ENDRX_STARTRX_Pos) </span></div>
<div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a594cd1487bf67957cdead6971fd112c8"> 9612</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STARTRX_Disabled (0UL) </span></div>
<div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9cf706602c1825ea0235b879e1f81262"> 9613</a></span>&#160;<span class="preprocessor">#define UARTE_SHORTS_ENDRX_STARTRX_Enabled (1UL) </span></div>
<div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;<span class="comment">/* Register: UARTE_INTEN */</span></div>
<div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;<span class="comment">/* Description: Enable or disable interrupt */</span></div>
<div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160; </div>
<div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160;<span class="comment">/* Bit 22 : Enable or disable interrupt for TXSTOPPED event */</span></div>
<div class="line"><a name="l09619"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac031214eb64c03fb373599147dc60a4f"> 9619</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTOPPED_Pos (22UL) </span></div>
<div class="line"><a name="l09620"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af99ca7be0a7ab859cbdf9ddf7d882f33"> 9620</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTOPPED_Msk (0x1UL &lt;&lt; UARTE_INTEN_TXSTOPPED_Pos) </span></div>
<div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa0e3a63ed4d60c68088bd1a778af277b"> 9621</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l09622"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad27c2d935cca492aa43ef6be25a1784b"> 9622</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;<span class="comment">/* Bit 20 : Enable or disable interrupt for TXSTARTED event */</span></div>
<div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8ce1f532f5df6f2be8ce35a58ec155d4"> 9625</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTARTED_Pos (20UL) </span></div>
<div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae3ea271bdae9f791a2095f71700836b4"> 9626</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTEN_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56bb6f3cf5d1c750c511b9aa0f7357f9"> 9627</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05d14caad64c230b276a1f08cbc26ab9"> 9628</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;<span class="comment">/* Bit 19 : Enable or disable interrupt for RXSTARTED event */</span></div>
<div class="line"><a name="l09631"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acaf69f3244aea14d24b744c594a9bb52"> 9631</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXSTARTED_Pos (19UL) </span></div>
<div class="line"><a name="l09632"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9d58f888804c6df511a92cb44f141a1c"> 9632</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTEN_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l09633"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abe17fd8c11107b2b0454b21f20643fb5"> 9633</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09634"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a992179669d4704303d0456bf684eeb6b"> 9634</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09636"></a><span class="lineno"> 9636</span>&#160;<span class="comment">/* Bit 17 : Enable or disable interrupt for RXTO event */</span></div>
<div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a695511ec54bcfaf0bf9d898fee10276a"> 9637</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXTO_Pos (17UL) </span></div>
<div class="line"><a name="l09638"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e7813d78258b767f839031cd10691e5"> 9638</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXTO_Msk (0x1UL &lt;&lt; UARTE_INTEN_RXTO_Pos) </span></div>
<div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad083fcfaa8a96099cc9c32a81e2d0165"> 9639</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXTO_Disabled (0UL) </span></div>
<div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a967063026ba991091323031f46b8a047"> 9640</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXTO_Enabled (1UL) </span></div>
<div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;<span class="comment">/* Bit 9 : Enable or disable interrupt for ERROR event */</span></div>
<div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aff24f831324c1e3b84f6f7652ac920f1"> 9643</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ERROR_Pos (9UL) </span></div>
<div class="line"><a name="l09644"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1604c680c8fe3da5e556681afa5b48c6"> 9644</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ERROR_Msk (0x1UL &lt;&lt; UARTE_INTEN_ERROR_Pos) </span></div>
<div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a73beebec92a45da3f4105f6540c4d713"> 9645</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a746f715d1a065827d49873da914255b8"> 9646</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160;<span class="comment">/* Bit 8 : Enable or disable interrupt for ENDTX event */</span></div>
<div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af87dbe2205316cef77bd34a7fec78ec3"> 9649</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDTX_Pos (8UL) </span></div>
<div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1e37493f541be71aff98ba725280c88"> 9650</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDTX_Msk (0x1UL &lt;&lt; UARTE_INTEN_ENDTX_Pos) </span></div>
<div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a81a70b16a1c0bd795c3cf130aa5d9f60"> 9651</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDTX_Disabled (0UL) </span></div>
<div class="line"><a name="l09652"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad089834330d806356d774fba247d8168"> 9652</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDTX_Enabled (1UL) </span></div>
<div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="comment">/* Bit 7 : Enable or disable interrupt for TXDRDY event */</span></div>
<div class="line"><a name="l09655"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad190e34ec909d1d22c256f657fc3fb40"> 9655</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXDRDY_Pos (7UL) </span></div>
<div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abf5255b045003b37c3fdf09f0c3f5c7e"> 9656</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTEN_TXDRDY_Pos) </span></div>
<div class="line"><a name="l09657"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b163c213bbbdac62a004e2086bd7246"> 9657</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXDRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a91f3dd3df8af464c3ba3907fbc3cbbda"> 9658</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_TXDRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;<span class="comment">/* Bit 4 : Enable or disable interrupt for ENDRX event */</span></div>
<div class="line"><a name="l09661"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a04be45303bb4073cab06345f74130570"> 9661</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDRX_Pos (4UL) </span></div>
<div class="line"><a name="l09662"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac8e029ecb27c57a3695e30310cc2ed81"> 9662</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDRX_Msk (0x1UL &lt;&lt; UARTE_INTEN_ENDRX_Pos) </span></div>
<div class="line"><a name="l09663"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5582b0638515d3d182fa9c93dbf8d40c"> 9663</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDRX_Disabled (0UL) </span></div>
<div class="line"><a name="l09664"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a03e4d7e5f62b7a9c4cb92ce2395666ae"> 9664</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_ENDRX_Enabled (1UL) </span></div>
<div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="comment">/* Bit 2 : Enable or disable interrupt for RXDRDY event */</span></div>
<div class="line"><a name="l09667"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad683afe792d19dc2eddeddbdda5bebc2"> 9667</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXDRDY_Pos (2UL) </span></div>
<div class="line"><a name="l09668"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1dcfda3e8baf0551551200a33837b507"> 9668</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTEN_RXDRDY_Pos) </span></div>
<div class="line"><a name="l09669"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1cf30d0c4ac79d41eaa60dec9588281"> 9669</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXDRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l09670"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a557cd5c533287c9b8413fe1536c870"> 9670</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_RXDRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;<span class="comment">/* Bit 1 : Enable or disable interrupt for NCTS event */</span></div>
<div class="line"><a name="l09673"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a402de478daedabbc99fa070bb1d7b677"> 9673</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_NCTS_Pos (1UL) </span></div>
<div class="line"><a name="l09674"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a310414f4cd9c3566809a33884cc57940"> 9674</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_NCTS_Msk (0x1UL &lt;&lt; UARTE_INTEN_NCTS_Pos) </span></div>
<div class="line"><a name="l09675"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a66805d8bfd9b20a3206ecc7df315cda1"> 9675</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_NCTS_Disabled (0UL) </span></div>
<div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace63e147a98f210d49991a372f7b1233"> 9676</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_NCTS_Enabled (1UL) </span></div>
<div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;<span class="comment">/* Bit 0 : Enable or disable interrupt for CTS event */</span></div>
<div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5615d4b92ffcb397ec21cb8e4481f928"> 9679</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_CTS_Pos (0UL) </span></div>
<div class="line"><a name="l09680"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a56d984617396c6cf45e52741171d505a"> 9680</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_CTS_Msk (0x1UL &lt;&lt; UARTE_INTEN_CTS_Pos) </span></div>
<div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac60276fffac2df677976d77552629019"> 9681</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_CTS_Disabled (0UL) </span></div>
<div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af9e953adad94f83b67574ef19a960e4d"> 9682</a></span>&#160;<span class="preprocessor">#define UARTE_INTEN_CTS_Enabled (1UL) </span></div>
<div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="comment">/* Register: UARTE_INTENSET */</span></div>
<div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160; </div>
<div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="comment">/* Bit 22 : Write &#39;1&#39; to Enable interrupt for TXSTOPPED event */</span></div>
<div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a20c7bf0d485564f0a51c50274fe483c5"> 9688</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTOPPED_Pos (22UL) </span></div>
<div class="line"><a name="l09689"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a891a5e1bd26be6326f3cf459c20f2ce9"> 9689</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTOPPED_Msk (0x1UL &lt;&lt; UARTE_INTENSET_TXSTOPPED_Pos) </span></div>
<div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad1b470d2941b24a5bcd374a9b1cfc950"> 9690</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l09691"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aecde947b066e6ebee9f8397f7d27d3ba"> 9691</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l09692"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d3ccb8beb6d4bbb746cc16eda4ad071"> 9692</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTOPPED_Set (1UL) </span></div>
<div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Enable interrupt for TXSTARTED event */</span></div>
<div class="line"><a name="l09695"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80201fdce083aa6661bf62a9f363b585"> 9695</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTARTED_Pos (20UL) </span></div>
<div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa8a27de6e558ab1bbf5a7f7bd519f4f2"> 9696</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTENSET_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a486f20df9a6fee486f9c58aad0c6a8e9"> 9697</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0006eb19b106f7f53192340a28a9ea09"> 9698</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09699"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1935b02bf7572656ef5f29eceafaa314"> 9699</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXSTARTED_Set (1UL) </span></div>
<div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Enable interrupt for RXSTARTED event */</span></div>
<div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9a7550b5a57432cb67270246e5bb6a48"> 9702</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXSTARTED_Pos (19UL) </span></div>
<div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a6ab8a5111091688a56987da8e38a03"> 9703</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTENSET_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l09704"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a651e957ec6cbc7543c2ef334e4baa9bd"> 9704</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afe11e0ddcb05f5b9e494ad8c73ecc32b"> 9705</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a253d538303508639a63093ac7fe4a956"> 9706</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXSTARTED_Set (1UL) </span></div>
<div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Enable interrupt for RXTO event */</span></div>
<div class="line"><a name="l09709"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98a16a4f5765c0c764ca046f43abd465"> 9709</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXTO_Pos (17UL) </span></div>
<div class="line"><a name="l09710"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d90c2f409c869c2262389a39e50253b"> 9710</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXTO_Msk (0x1UL &lt;&lt; UARTE_INTENSET_RXTO_Pos) </span></div>
<div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1a1ad6ea9968870a5034c904342fcae2"> 9711</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXTO_Disabled (0UL) </span></div>
<div class="line"><a name="l09712"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a24f55f7377f24e442915bf78dd5d770e"> 9712</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXTO_Enabled (1UL) </span></div>
<div class="line"><a name="l09713"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2d95c87efc8ae5d3fd2ec788d3a0d7d"> 9713</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXTO_Set (1UL) </span></div>
<div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Enable interrupt for ERROR event */</span></div>
<div class="line"><a name="l09716"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afb532b68ed21e3903d0e9fc5d48d3aaf"> 9716</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ERROR_Pos (9UL) </span></div>
<div class="line"><a name="l09717"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05d6221a52bcf50af9f8a015ecf28c87"> 9717</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ERROR_Msk (0x1UL &lt;&lt; UARTE_INTENSET_ERROR_Pos) </span></div>
<div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aebcb87456d782e6d96a7ca7c3d377bb2"> 9718</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad143b3b3f392103cc712099405fb5168"> 9719</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a88826a7625ba4240c6061ab97e27aa92"> 9720</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ERROR_Set (1UL) </span></div>
<div class="line"><a name="l09722"></a><span class="lineno"> 9722</span>&#160;<span class="comment">/* Bit 8 : Write &#39;1&#39; to Enable interrupt for ENDTX event */</span></div>
<div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aed13c8a834072ad5c208fdf5cf9e1e73"> 9723</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDTX_Pos (8UL) </span></div>
<div class="line"><a name="l09724"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad7a82312ccb320211b5234a442d7f27a"> 9724</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDTX_Msk (0x1UL &lt;&lt; UARTE_INTENSET_ENDTX_Pos) </span></div>
<div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0930cef79156005e541917812dddc2e7"> 9725</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDTX_Disabled (0UL) </span></div>
<div class="line"><a name="l09726"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab01c9d533b2fd124979c569701177fca"> 9726</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDTX_Enabled (1UL) </span></div>
<div class="line"><a name="l09727"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8a7166fdd8f686ab0152675cfb31fdc8"> 9727</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDTX_Set (1UL) </span></div>
<div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Enable interrupt for TXDRDY event */</span></div>
<div class="line"><a name="l09730"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a347eb4295d1779fa6896db22d08daf83"> 9730</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXDRDY_Pos (7UL) </span></div>
<div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab404330fc79567849b25c3865426e5e6"> 9731</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTENSET_TXDRDY_Pos) </span></div>
<div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d95e409c7014cec120f2507a318084c"> 9732</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXDRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad314f70e54707b1eb14f6b7da6cb533"> 9733</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXDRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adddda3b9b1f5efed68ddf4efd27071c5"> 9734</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_TXDRDY_Set (1UL) </span></div>
<div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Enable interrupt for ENDRX event */</span></div>
<div class="line"><a name="l09737"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77795569110cce4e086e81cea008a61d"> 9737</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDRX_Pos (4UL) </span></div>
<div class="line"><a name="l09738"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7e02572f313041d0fe006d159e108784"> 9738</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDRX_Msk (0x1UL &lt;&lt; UARTE_INTENSET_ENDRX_Pos) </span></div>
<div class="line"><a name="l09739"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adb1c91df924934195d8cf506f66f3084"> 9739</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDRX_Disabled (0UL) </span></div>
<div class="line"><a name="l09740"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad9197d538cadf3bb943c573dc608eed8"> 9740</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDRX_Enabled (1UL) </span></div>
<div class="line"><a name="l09741"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a14e1f92c6b74ce08b1c65a051ee4f06a"> 9741</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_ENDRX_Set (1UL) </span></div>
<div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Enable interrupt for RXDRDY event */</span></div>
<div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6093f82b40d54b9e24c517b39bfdabd2"> 9744</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXDRDY_Pos (2UL) </span></div>
<div class="line"><a name="l09745"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a93460268b99d3a1a3984ae033dbf63c2"> 9745</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTENSET_RXDRDY_Pos) </span></div>
<div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a46b2af6dc9ad0516ce885b155aeda100"> 9746</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXDRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l09747"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a52a90856d95e6738f5cee5d0c304df0d"> 9747</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXDRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l09748"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43958e5ab168e9a8864fdf6d9de1fce9"> 9748</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_RXDRDY_Set (1UL) </span></div>
<div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Enable interrupt for NCTS event */</span></div>
<div class="line"><a name="l09751"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afebb2a42bc0fcdba354843111d72f9b2"> 9751</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_NCTS_Pos (1UL) </span></div>
<div class="line"><a name="l09752"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d229977d3f6aae8d18dc12ab2667ba9"> 9752</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_NCTS_Msk (0x1UL &lt;&lt; UARTE_INTENSET_NCTS_Pos) </span></div>
<div class="line"><a name="l09753"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a49e6a994fa56fc8ca82925d9f9e3bafe"> 9753</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_NCTS_Disabled (0UL) </span></div>
<div class="line"><a name="l09754"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa777b059d23986409790de9d54995b56"> 9754</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_NCTS_Enabled (1UL) </span></div>
<div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad2fe107751f121da2fb5651f622e2d7f"> 9755</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_NCTS_Set (1UL) </span></div>
<div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for CTS event */</span></div>
<div class="line"><a name="l09758"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a02b0af4d204d4c39b176d1d6e6400a0f"> 9758</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_CTS_Pos (0UL) </span></div>
<div class="line"><a name="l09759"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a196867b97f284379956a1e47b37b9004"> 9759</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_CTS_Msk (0x1UL &lt;&lt; UARTE_INTENSET_CTS_Pos) </span></div>
<div class="line"><a name="l09760"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a58fbee4b2faa2305de2c0dd304db7439"> 9760</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_CTS_Disabled (0UL) </span></div>
<div class="line"><a name="l09761"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa506b719dc558abb173bd12985ebdaf6"> 9761</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_CTS_Enabled (1UL) </span></div>
<div class="line"><a name="l09762"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab9156ffbf21608352a9debd0c24557c5"> 9762</a></span>&#160;<span class="preprocessor">#define UARTE_INTENSET_CTS_Set (1UL) </span></div>
<div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;<span class="comment">/* Register: UARTE_INTENCLR */</span></div>
<div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160; </div>
<div class="line"><a name="l09767"></a><span class="lineno"> 9767</span>&#160;<span class="comment">/* Bit 22 : Write &#39;1&#39; to Disable interrupt for TXSTOPPED event */</span></div>
<div class="line"><a name="l09768"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7e3e47e42c0436d40692d362f97b37cc"> 9768</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTOPPED_Pos (22UL) </span></div>
<div class="line"><a name="l09769"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac11ed93b924dd3c5deb00ed2f85a54e0"> 9769</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTOPPED_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_TXSTOPPED_Pos) </span></div>
<div class="line"><a name="l09770"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad9241defadb25a1501ac8d06ff3e0e5e"> 9770</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTOPPED_Disabled (0UL) </span></div>
<div class="line"><a name="l09771"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a02dc1c9f714289ff973c2bbc8cba8d19"> 9771</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTOPPED_Enabled (1UL) </span></div>
<div class="line"><a name="l09772"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a63775e8cee6dc8e1184116ee82941d27"> 9772</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTOPPED_Clear (1UL) </span></div>
<div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;<span class="comment">/* Bit 20 : Write &#39;1&#39; to Disable interrupt for TXSTARTED event */</span></div>
<div class="line"><a name="l09775"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4827c7d6dea32562c30f64f08da49a3c"> 9775</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTARTED_Pos (20UL) </span></div>
<div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a69529232ace93b4045c2a447e6e5c982"> 9776</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_TXSTARTED_Pos) </span></div>
<div class="line"><a name="l09777"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb2542ac52cb9d5bdc2e4914ea0bbad1"> 9777</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09778"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05f158a772b05fb0fec0e7228a8cd960"> 9778</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8db9c327f6c2c7076d949b6a3f4665f2"> 9779</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXSTARTED_Clear (1UL) </span></div>
<div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;<span class="comment">/* Bit 19 : Write &#39;1&#39; to Disable interrupt for RXSTARTED event */</span></div>
<div class="line"><a name="l09782"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98ba60341b0112553f532a59c4d30efc"> 9782</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXSTARTED_Pos (19UL) </span></div>
<div class="line"><a name="l09783"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4235124e3f97d7ac738b780d87f9c2a2"> 9783</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXSTARTED_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_RXSTARTED_Pos) </span></div>
<div class="line"><a name="l09784"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae56cb765357b86fa6f2228c6306a1e85"> 9784</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXSTARTED_Disabled (0UL) </span></div>
<div class="line"><a name="l09785"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afc4096d265ea50bfaa3f3b7f10829fb2"> 9785</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXSTARTED_Enabled (1UL) </span></div>
<div class="line"><a name="l09786"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8032efbb5f1be941ac0662334a796347"> 9786</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXSTARTED_Clear (1UL) </span></div>
<div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;<span class="comment">/* Bit 17 : Write &#39;1&#39; to Disable interrupt for RXTO event */</span></div>
<div class="line"><a name="l09789"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad74463739a9da1d160b870ee20e29975"> 9789</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXTO_Pos (17UL) </span></div>
<div class="line"><a name="l09790"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab706fe265d73f2727b1145f4b6b5f4ef"> 9790</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXTO_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_RXTO_Pos) </span></div>
<div class="line"><a name="l09791"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a815de3873de7e454f2cadb17823f9ba1"> 9791</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXTO_Disabled (0UL) </span></div>
<div class="line"><a name="l09792"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9727b8d19eebbaa1817a4283473bc2c9"> 9792</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXTO_Enabled (1UL) </span></div>
<div class="line"><a name="l09793"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab8390e938943aa71e092ecdd3aa1df66"> 9793</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXTO_Clear (1UL) </span></div>
<div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;<span class="comment">/* Bit 9 : Write &#39;1&#39; to Disable interrupt for ERROR event */</span></div>
<div class="line"><a name="l09796"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a83eab3bbfec0ab00143025cb65261ea5"> 9796</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ERROR_Pos (9UL) </span></div>
<div class="line"><a name="l09797"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afef6e9bf7b28cca8e4d4bb1f895f2b91"> 9797</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ERROR_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_ERROR_Pos) </span></div>
<div class="line"><a name="l09798"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aedcafa9890d3527b691f7d371ad03af3"> 9798</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ERROR_Disabled (0UL) </span></div>
<div class="line"><a name="l09799"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a819f8ce9f1fdc2cfdd618a9d73905da3"> 9799</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ERROR_Enabled (1UL) </span></div>
<div class="line"><a name="l09800"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3818f4654d4da4084a8689b260058d68"> 9800</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ERROR_Clear (1UL) </span></div>
<div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;<span class="comment">/* Bit 8 : Write &#39;1&#39; to Disable interrupt for ENDTX event */</span></div>
<div class="line"><a name="l09803"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af9c727dd7f4120c17053bf89cf5bdb79"> 9803</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDTX_Pos (8UL) </span></div>
<div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9e769395109ab8ca5cbe4f799315320b"> 9804</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDTX_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_ENDTX_Pos) </span></div>
<div class="line"><a name="l09805"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aadc4fb3ed20e412f414efdef713fb270"> 9805</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDTX_Disabled (0UL) </span></div>
<div class="line"><a name="l09806"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6410fd56d321ab8a4cafc6dc1a0f945"> 9806</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDTX_Enabled (1UL) </span></div>
<div class="line"><a name="l09807"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a87c753042b7057bf12e672aa9875297f"> 9807</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDTX_Clear (1UL) </span></div>
<div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;<span class="comment">/* Bit 7 : Write &#39;1&#39; to Disable interrupt for TXDRDY event */</span></div>
<div class="line"><a name="l09810"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9c32933284041a6179f897b536bc1955"> 9810</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXDRDY_Pos (7UL) </span></div>
<div class="line"><a name="l09811"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22aabe6cde36679be5c7a0fee55b7274"> 9811</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_TXDRDY_Pos) </span></div>
<div class="line"><a name="l09812"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa64452675f4e29ceb52b6aee31e78947"> 9812</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXDRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l09813"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0000ead5b9fa399c23132d5d27b23c0a"> 9813</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXDRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d04889ddd55622d1ba739141e2ca74e"> 9814</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_TXDRDY_Clear (1UL) </span></div>
<div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;<span class="comment">/* Bit 4 : Write &#39;1&#39; to Disable interrupt for ENDRX event */</span></div>
<div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a471a446bce08a06ca61f1549610c6bdd"> 9817</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDRX_Pos (4UL) </span></div>
<div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa3b2335ffa8bed29952ceb52b76b460f"> 9818</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDRX_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_ENDRX_Pos) </span></div>
<div class="line"><a name="l09819"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77394e421b4c56693eaee96e54b2269a"> 9819</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDRX_Disabled (0UL) </span></div>
<div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6dc9af4263a59cbd81dbe9cb61eaaeda"> 9820</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDRX_Enabled (1UL) </span></div>
<div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a43a71bca83583b8bd1dbf245f0ef7f49"> 9821</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_ENDRX_Clear (1UL) </span></div>
<div class="line"><a name="l09823"></a><span class="lineno"> 9823</span>&#160;<span class="comment">/* Bit 2 : Write &#39;1&#39; to Disable interrupt for RXDRDY event */</span></div>
<div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5cd59c3e5491fc07d13c5303bcd1a723"> 9824</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXDRDY_Pos (2UL) </span></div>
<div class="line"><a name="l09825"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3b9dbf2102a2835045f36f0dbfe4034e"> 9825</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXDRDY_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_RXDRDY_Pos) </span></div>
<div class="line"><a name="l09826"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a00649944fb6e1a24368db6236bfeda95"> 9826</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXDRDY_Disabled (0UL) </span></div>
<div class="line"><a name="l09827"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae562c3b1a633bd82dc65cf5dd85e9816"> 9827</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXDRDY_Enabled (1UL) </span></div>
<div class="line"><a name="l09828"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5b613841adca57b99218a0cdfeaaa9f9"> 9828</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_RXDRDY_Clear (1UL) </span></div>
<div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;<span class="comment">/* Bit 1 : Write &#39;1&#39; to Disable interrupt for NCTS event */</span></div>
<div class="line"><a name="l09831"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a18ad1a0c0e3b55958fc922d263ce04a1"> 9831</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_NCTS_Pos (1UL) </span></div>
<div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a920a750bbce9fe3ef6e07f721b044a7f"> 9832</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_NCTS_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_NCTS_Pos) </span></div>
<div class="line"><a name="l09833"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3e17f3771f566eb7b290ff54db035af5"> 9833</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_NCTS_Disabled (0UL) </span></div>
<div class="line"><a name="l09834"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a35c9e1706c61cc6f998acd0640302561"> 9834</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_NCTS_Enabled (1UL) </span></div>
<div class="line"><a name="l09835"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a82c491f378d94c04c7ccb64fe81de4e4"> 9835</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_NCTS_Clear (1UL) </span></div>
<div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for CTS event */</span></div>
<div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a95e1453dd33b2a0f4e3df18e172cc9dd"> 9838</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_CTS_Pos (0UL) </span></div>
<div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a29a343d1120dd2af856ee2457dd6f739"> 9839</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_CTS_Msk (0x1UL &lt;&lt; UARTE_INTENCLR_CTS_Pos) </span></div>
<div class="line"><a name="l09840"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabba52947ff2fdfc27295d6ee399d5cf"> 9840</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_CTS_Disabled (0UL) </span></div>
<div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a89e9db875ca6d9ac7fa76804beca7ddb"> 9841</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_CTS_Enabled (1UL) </span></div>
<div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae5a55303fd8b550755e13fac8bf43494"> 9842</a></span>&#160;<span class="preprocessor">#define UARTE_INTENCLR_CTS_Clear (1UL) </span></div>
<div class="line"><a name="l09844"></a><span class="lineno"> 9844</span>&#160;<span class="comment">/* Register: UARTE_ERRORSRC */</span></div>
<div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;<span class="comment">/* Description: Error source Note : this register is read / write one to clear. */</span></div>
<div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160; </div>
<div class="line"><a name="l09847"></a><span class="lineno"> 9847</span>&#160;<span class="comment">/* Bit 3 : Break condition */</span></div>
<div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a77001f7f53ffad29c70b7f871b4ad310"> 9848</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_BREAK_Pos (3UL) </span></div>
<div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae667b498132006688df4f67c8c00d277"> 9849</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_BREAK_Msk (0x1UL &lt;&lt; UARTE_ERRORSRC_BREAK_Pos) </span></div>
<div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ace353552acc7bae0b78e51e939281e8f"> 9850</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_BREAK_NotPresent (0UL) </span></div>
<div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3ab584d2e032c30ebdc20959a103da70"> 9851</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_BREAK_Present (1UL) </span></div>
<div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;<span class="comment">/* Bit 2 : Framing error occurred */</span></div>
<div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aab7424b63b72efe9f741829b3c0e4eb9"> 9854</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_FRAMING_Pos (2UL) </span></div>
<div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5369570373d57e6c3a733c3265db3d0"> 9855</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_FRAMING_Msk (0x1UL &lt;&lt; UARTE_ERRORSRC_FRAMING_Pos) </span></div>
<div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad4b8140849bfe7c0fafccd3ffe84a2dc"> 9856</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_FRAMING_NotPresent (0UL) </span></div>
<div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5475b7c769f9f916b45dead3a38f317f"> 9857</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_FRAMING_Present (1UL) </span></div>
<div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;<span class="comment">/* Bit 1 : Parity error */</span></div>
<div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acba082f4df86fd0b13ed9b73449d6f34"> 9860</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_PARITY_Pos (1UL) </span></div>
<div class="line"><a name="l09861"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a12b3ca9cdd17cc0a70b69c90e9de4351"> 9861</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_PARITY_Msk (0x1UL &lt;&lt; UARTE_ERRORSRC_PARITY_Pos) </span></div>
<div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4e1d21eedc69c6405bf07bfee2bda8bb"> 9862</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_PARITY_NotPresent (0UL) </span></div>
<div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a637a0b890dc82f96a79cd8725c35550c"> 9863</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_PARITY_Present (1UL) </span></div>
<div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;<span class="comment">/* Bit 0 : Overrun error */</span></div>
<div class="line"><a name="l09866"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#affdd7b4aa79120b4001b5e785c37dd3c"> 9866</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_OVERRUN_Pos (0UL) </span></div>
<div class="line"><a name="l09867"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d00406e4c4d2a768369b531e8e35ff5"> 9867</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_OVERRUN_Msk (0x1UL &lt;&lt; UARTE_ERRORSRC_OVERRUN_Pos) </span></div>
<div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabd1dc08d607d67b7da83ac9ae757a74"> 9868</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_OVERRUN_NotPresent (0UL) </span></div>
<div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae7cf8e4b5076222af58b0d8847b8ea62"> 9869</a></span>&#160;<span class="preprocessor">#define UARTE_ERRORSRC_OVERRUN_Present (1UL) </span></div>
<div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;<span class="comment">/* Register: UARTE_ENABLE */</span></div>
<div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;<span class="comment">/* Description: Enable UART */</span></div>
<div class="line"><a name="l09873"></a><span class="lineno"> 9873</span>&#160; </div>
<div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;<span class="comment">/* Bits 3..0 : Enable or disable UARTE */</span></div>
<div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a615c2734c02c154ed7570bd59f9f3a2c"> 9875</a></span>&#160;<span class="preprocessor">#define UARTE_ENABLE_ENABLE_Pos (0UL) </span></div>
<div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aabcfe15bb349f2beeeff4b8cc2a07267"> 9876</a></span>&#160;<span class="preprocessor">#define UARTE_ENABLE_ENABLE_Msk (0xFUL &lt;&lt; UARTE_ENABLE_ENABLE_Pos) </span></div>
<div class="line"><a name="l09877"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a61ce4ed69af0b0051cf9c7c64738c40c"> 9877</a></span>&#160;<span class="preprocessor">#define UARTE_ENABLE_ENABLE_Disabled (0UL) </span></div>
<div class="line"><a name="l09878"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9b4a99cc66af3c8351aea9ef14d0f72c"> 9878</a></span>&#160;<span class="preprocessor">#define UARTE_ENABLE_ENABLE_Enabled (8UL) </span></div>
<div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;<span class="comment">/* Register: UARTE_PSEL_RTS */</span></div>
<div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;<span class="comment">/* Description: Pin select for RTS signal */</span></div>
<div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160; </div>
<div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l09884"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac0e4a35721caa09f9e08048bd79b3906"> 9884</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a368929ba12ba1234ca32fb8f76b18c27"> 9885</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_CONNECT_Msk (0x1UL &lt;&lt; UARTE_PSEL_RTS_CONNECT_Pos) </span></div>
<div class="line"><a name="l09886"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acf6f2435e4b83e6da83d9ef574514c1c"> 9886</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l09887"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6ae78ae49550af231f61ea58981d21a3"> 9887</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l09890"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab98b13715f12aeac993ae23db4754a16"> 9890</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a67d556c0a8892c95ff191c4758205dfb"> 9891</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RTS_PIN_Msk (0x1FUL &lt;&lt; UARTE_PSEL_RTS_PIN_Pos) </span></div>
<div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;<span class="comment">/* Register: UARTE_PSEL_TXD */</span></div>
<div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;<span class="comment">/* Description: Pin select for TXD signal */</span></div>
<div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160; </div>
<div class="line"><a name="l09896"></a><span class="lineno"> 9896</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l09897"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab68cc18ef96170570017f79a89eab362"> 9897</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l09898"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6b2f1bf9173de47ad68410cdd8f8fb7d"> 9898</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_CONNECT_Msk (0x1UL &lt;&lt; UARTE_PSEL_TXD_CONNECT_Pos) </span></div>
<div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaff9eb17ac3b51dadfd74081daa0908b"> 9899</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab1b17cd0e59c76a665e6e733d69107dc"> 9900</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad58bac90e9653860c5150d1594331907"> 9903</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e23533d1e529675427eaaaff468f59c"> 9904</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_TXD_PIN_Msk (0x1FUL &lt;&lt; UARTE_PSEL_TXD_PIN_Pos) </span></div>
<div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;<span class="comment">/* Register: UARTE_PSEL_CTS */</span></div>
<div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;<span class="comment">/* Description: Pin select for CTS signal */</span></div>
<div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160; </div>
<div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aec141b01f7382ba2ebaa06e5627f08e1"> 9910</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l09911"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a93b6344b0e738ba3755e9c170d868864"> 9911</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_CONNECT_Msk (0x1UL &lt;&lt; UARTE_PSEL_CTS_CONNECT_Pos) </span></div>
<div class="line"><a name="l09912"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aed0d5875aa82610ce35d69869463de83"> 9912</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af80b66e6161c47825f279669b17daa46"> 9913</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l09916"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7a9761bbefe5d887d4ca39b58256c208"> 9916</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l09917"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2877a249758d814bf8d39cf31809586c"> 9917</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_CTS_PIN_Msk (0x1FUL &lt;&lt; UARTE_PSEL_CTS_PIN_Pos) </span></div>
<div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;<span class="comment">/* Register: UARTE_PSEL_RXD */</span></div>
<div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;<span class="comment">/* Description: Pin select for RXD signal */</span></div>
<div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160; </div>
<div class="line"><a name="l09922"></a><span class="lineno"> 9922</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l09923"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4014ec0548925b101090332ae64a6377"> 9923</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8f0abbd91b64df2bfd44ec8426c52f3d"> 9924</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_CONNECT_Msk (0x1UL &lt;&lt; UARTE_PSEL_RXD_CONNECT_Pos) </span></div>
<div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2d2715a4660ce87f43e4b21ce7b05873"> 9925</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l09926"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a94cd326e2b4859c1d6b26c1107956eb8"> 9926</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160;<span class="comment">/* Bits 4..0 : Pin number */</span></div>
<div class="line"><a name="l09929"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adcf2828da0875bd2752c959ceb153577"> 9929</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a62440f26addd01d6f2ddf35709ba5e1b"> 9930</a></span>&#160;<span class="preprocessor">#define UARTE_PSEL_RXD_PIN_Msk (0x1FUL &lt;&lt; UARTE_PSEL_RXD_PIN_Pos) </span></div>
<div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;<span class="comment">/* Register: UARTE_BAUDRATE */</span></div>
<div class="line"><a name="l09933"></a><span class="lineno"> 9933</span>&#160;<span class="comment">/* Description: Baud rate. Accuracy depends on the HFCLK source selected. */</span></div>
<div class="line"><a name="l09934"></a><span class="lineno"> 9934</span>&#160; </div>
<div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;<span class="comment">/* Bits 31..0 : Baud rate */</span></div>
<div class="line"><a name="l09936"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea850759e1ede4ccd9cdb104e228bdff"> 9936</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Pos (0UL) </span></div>
<div class="line"><a name="l09937"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8d2566c842b33787827c88e070e6a016"> 9937</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL &lt;&lt; UARTE_BAUDRATE_BAUDRATE_Pos) </span></div>
<div class="line"><a name="l09938"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1287f3d1526ace4defcd051b13b2569d"> 9938</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) </span></div>
<div class="line"><a name="l09939"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8370ed10cc5b632a581a47dfaaa4e03"> 9939</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) </span></div>
<div class="line"><a name="l09940"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad21e6ac6a2f0a67119eef39afc43482a"> 9940</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) </span></div>
<div class="line"><a name="l09941"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acd932a0748c24a4716f1087bcf60de39"> 9941</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) </span></div>
<div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a37771f2a69f102a2627813049b1e38ca"> 9942</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud14400 (0x003AF000UL) </span></div>
<div class="line"><a name="l09943"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa06d4b9e412a60095c689b05729b19b3"> 9943</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) </span></div>
<div class="line"><a name="l09944"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac492ff693bc465864d5f531eca283a4a"> 9944</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud28800 (0x0075C000UL) </span></div>
<div class="line"><a name="l09945"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab8ee09543c0e7106662762d1cc69a4d5"> 9945</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL) </span></div>
<div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abd11a58958806a7e31754049f20e165b"> 9946</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud38400 (0x009D0000UL) </span></div>
<div class="line"><a name="l09947"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2a95320c0ffd6975e8dcbfcee584417f"> 9947</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL) </span></div>
<div class="line"><a name="l09948"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae6e0dbd14b9dd0144f82433fd4a29344"> 9948</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud57600 (0x00EB0000UL) </span></div>
<div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a440ed083a1c8cc50fafe95b5a9bd9ee3"> 9949</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) </span></div>
<div class="line"><a name="l09950"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae9d5515b29448538e73bee426ceb3daa"> 9950</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud115200 (0x01D60000UL) </span></div>
<div class="line"><a name="l09951"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5f71c94eba80a58ad5c178afd9f0b20"> 9951</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud230400 (0x03B00000UL) </span></div>
<div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a178f9675b3e8a944044c42d4ba904fd1"> 9952</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) </span></div>
<div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae1928d4245ae7bd76d69e296fd424333"> 9953</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud460800 (0x07400000UL) </span></div>
<div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3fed8b57d9fb52b192af3b2a36c64749"> 9954</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud921600 (0x0F000000UL) </span></div>
<div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaa8dc93a2365239adfb0df61abae8b26"> 9955</a></span>&#160;<span class="preprocessor">#define UARTE_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) </span></div>
<div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160;<span class="comment">/* Register: UARTE_RXD_PTR */</span></div>
<div class="line"><a name="l09958"></a><span class="lineno"> 9958</span>&#160;<span class="comment">/* Description: Data pointer */</span></div>
<div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160; </div>
<div class="line"><a name="l09960"></a><span class="lineno"> 9960</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div>
<div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a010e6f6b1879759b939fe090ded59705"> 9961</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a650813f3ed039296a655465f238db4ec"> 9962</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; UARTE_RXD_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l09964"></a><span class="lineno"> 9964</span>&#160;<span class="comment">/* Register: UARTE_RXD_MAXCNT */</span></div>
<div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;<span class="comment">/* Description: Maximum number of bytes in receive buffer */</span></div>
<div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160; </div>
<div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in receive buffer */</span></div>
<div class="line"><a name="l09968"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a000dfdd30e5e90601da8f35dc9e17835"> 9968</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_MAXCNT_MAXCNT_Pos (0UL) </span></div>
<div class="line"><a name="l09969"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aefe3f4049e197a889b1ceb25df5204a9"> 9969</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; UARTE_RXD_MAXCNT_MAXCNT_Pos) </span></div>
<div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;<span class="comment">/* Register: UARTE_RXD_AMOUNT */</span></div>
<div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div>
<div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160; </div>
<div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last transaction */</span></div>
<div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af05ae355af35d3b170e42bd4656660f3"> 9975</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_AMOUNT_AMOUNT_Pos (0UL) </span></div>
<div class="line"><a name="l09976"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aaed214174e54e2bd04b22676e61e50b9"> 9976</a></span>&#160;<span class="preprocessor">#define UARTE_RXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; UARTE_RXD_AMOUNT_AMOUNT_Pos) </span></div>
<div class="line"><a name="l09978"></a><span class="lineno"> 9978</span>&#160;<span class="comment">/* Register: UARTE_TXD_PTR */</span></div>
<div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;<span class="comment">/* Description: Data pointer */</span></div>
<div class="line"><a name="l09980"></a><span class="lineno"> 9980</span>&#160; </div>
<div class="line"><a name="l09981"></a><span class="lineno"> 9981</span>&#160;<span class="comment">/* Bits 31..0 : Data pointer */</span></div>
<div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a08f85408c9803be4217f0cc4f159f362"> 9982</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_PTR_PTR_Pos (0UL) </span></div>
<div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a931db79205972143424f4c80b3bc44ef"> 9983</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_PTR_PTR_Msk (0xFFFFFFFFUL &lt;&lt; UARTE_TXD_PTR_PTR_Pos) </span></div>
<div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;<span class="comment">/* Register: UARTE_TXD_MAXCNT */</span></div>
<div class="line"><a name="l09986"></a><span class="lineno"> 9986</span>&#160;<span class="comment">/* Description: Maximum number of bytes in transmit buffer */</span></div>
<div class="line"><a name="l09987"></a><span class="lineno"> 9987</span>&#160; </div>
<div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;<span class="comment">/* Bits 9..0 : Maximum number of bytes in transmit buffer */</span></div>
<div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af1116f3a98b3827a73146a1cff1e1743"> 9989</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_MAXCNT_MAXCNT_Pos (0UL) </span></div>
<div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#adc98690180754f224ab83bebb3ea02f9"> 9990</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_MAXCNT_MAXCNT_Msk (0x3FFUL &lt;&lt; UARTE_TXD_MAXCNT_MAXCNT_Pos) </span></div>
<div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;<span class="comment">/* Register: UARTE_TXD_AMOUNT */</span></div>
<div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;<span class="comment">/* Description: Number of bytes transferred in the last transaction */</span></div>
<div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160; </div>
<div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;<span class="comment">/* Bits 9..0 : Number of bytes transferred in the last transaction */</span></div>
<div class="line"><a name="l09996"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a041e28049c5ece770d61d2358b36c3bc"> 9996</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_AMOUNT_AMOUNT_Pos (0UL) </span></div>
<div class="line"><a name="l09997"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0e52e385a06e6902571569f7878088b7"> 9997</a></span>&#160;<span class="preprocessor">#define UARTE_TXD_AMOUNT_AMOUNT_Msk (0x3FFUL &lt;&lt; UARTE_TXD_AMOUNT_AMOUNT_Pos) </span></div>
<div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;<span class="comment">/* Register: UARTE_CONFIG */</span></div>
<div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;<span class="comment">/* Description: Configuration of parity and hardware flow control */</span></div>
<div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160; </div>
<div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;<span class="comment">/* Bit 4 : Stop bits */</span></div>
<div class="line"><a name="l10003"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aad3ea41a44621d4bb33c28ce7e155870">10003</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_STOP_Pos (4UL) </span></div>
<div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a155dba6fadda178328a0762d3f5242be">10004</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_STOP_Msk (0x1UL &lt;&lt; UARTE_CONFIG_STOP_Pos) </span></div>
<div class="line"><a name="l10005"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aee19bd6f815ae5c9f227aca667ea2cf8">10005</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_STOP_One (0UL) </span></div>
<div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af5bf512d822adc8deae9ecc4d23bd38a">10006</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_STOP_Two (1UL) </span></div>
<div class="line"><a name="l10008"></a><span class="lineno">10008</span>&#160;<span class="comment">/* Bits 3..1 : Parity */</span></div>
<div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a522da35220e0bf3c45e5ab5cae229c82">10009</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_PARITY_Pos (1UL) </span></div>
<div class="line"><a name="l10010"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4d21be76318a509dd3ac22269e1fd066">10010</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_PARITY_Msk (0x7UL &lt;&lt; UARTE_CONFIG_PARITY_Pos) </span></div>
<div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a69b53a0788de665486e549a02f9bbbeb">10011</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_PARITY_Excluded (0x0UL) </span></div>
<div class="line"><a name="l10012"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa37c32787a3baaf2d12e60bfbaaa789b">10012</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_PARITY_Included (0x7UL) </span></div>
<div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;<span class="comment">/* Bit 0 : Hardware flow control */</span></div>
<div class="line"><a name="l10015"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a26bc0f3180eb5fa0dfbee81ad005a299">10015</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_HWFC_Pos (0UL) </span></div>
<div class="line"><a name="l10016"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a562df510dc85a4ec4e6408d92e7e671e">10016</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_HWFC_Msk (0x1UL &lt;&lt; UARTE_CONFIG_HWFC_Pos) </span></div>
<div class="line"><a name="l10017"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac85d6fafa9247f49b47893a5175cc38e">10017</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_HWFC_Disabled (0UL) </span></div>
<div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a98dfc2042bf8147e7815ea0578d57856">10018</a></span>&#160;<span class="preprocessor">#define UARTE_CONFIG_HWFC_Enabled (1UL) </span></div>
<div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="comment">/* Peripheral: UICR */</span></div>
<div class="line"><a name="l10022"></a><span class="lineno">10022</span>&#160;<span class="comment">/* Description: User information configuration registers */</span></div>
<div class="line"><a name="l10023"></a><span class="lineno">10023</span>&#160; </div>
<div class="line"><a name="l10024"></a><span class="lineno">10024</span>&#160;<span class="comment">/* Register: UICR_NRFFW */</span></div>
<div class="line"><a name="l10025"></a><span class="lineno">10025</span>&#160;<span class="comment">/* Description: Description collection[0]:  Reserved for Nordic firmware design */</span></div>
<div class="line"><a name="l10026"></a><span class="lineno">10026</span>&#160; </div>
<div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="comment">/* Bits 31..0 : Reserved for Nordic firmware design */</span></div>
<div class="line"><a name="l10028"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab430ee6ba6fe2db58c26567fde5c09e7">10028</a></span>&#160;<span class="preprocessor">#define UICR_NRFFW_NRFFW_Pos (0UL) </span></div>
<div class="line"><a name="l10029"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa2607b135a6c48776dc7ae1de48171ee">10029</a></span>&#160;<span class="preprocessor">#define UICR_NRFFW_NRFFW_Msk (0xFFFFFFFFUL &lt;&lt; UICR_NRFFW_NRFFW_Pos) </span></div>
<div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;<span class="comment">/* Register: UICR_NRFHW */</span></div>
<div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;<span class="comment">/* Description: Description collection[0]:  Reserved for Nordic hardware design */</span></div>
<div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160; </div>
<div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;<span class="comment">/* Bits 31..0 : Reserved for Nordic hardware design */</span></div>
<div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#abb693a23cfab024c2876b82a17d049c3">10035</a></span>&#160;<span class="preprocessor">#define UICR_NRFHW_NRFHW_Pos (0UL) </span></div>
<div class="line"><a name="l10036"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a179aed304338be64dc13bb55610f825d">10036</a></span>&#160;<span class="preprocessor">#define UICR_NRFHW_NRFHW_Msk (0xFFFFFFFFUL &lt;&lt; UICR_NRFHW_NRFHW_Pos) </span></div>
<div class="line"><a name="l10038"></a><span class="lineno">10038</span>&#160;<span class="comment">/* Register: UICR_CUSTOMER */</span></div>
<div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;<span class="comment">/* Description: Description collection[0]:  Reserved for customer */</span></div>
<div class="line"><a name="l10040"></a><span class="lineno">10040</span>&#160; </div>
<div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;<span class="comment">/* Bits 31..0 : Reserved for customer */</span></div>
<div class="line"><a name="l10042"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa1d0a03b6da8506df44779880886b0d3">10042</a></span>&#160;<span class="preprocessor">#define UICR_CUSTOMER_CUSTOMER_Pos (0UL) </span></div>
<div class="line"><a name="l10043"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1adb49ceb33b3790d260c7baf981e151">10043</a></span>&#160;<span class="preprocessor">#define UICR_CUSTOMER_CUSTOMER_Msk (0xFFFFFFFFUL &lt;&lt; UICR_CUSTOMER_CUSTOMER_Pos) </span></div>
<div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;<span class="comment">/* Register: UICR_PSELRESET */</span></div>
<div class="line"><a name="l10046"></a><span class="lineno">10046</span>&#160;<span class="comment">/* Description: Description collection[0]:  Mapping of the nRESET function (see POWER chapter for details) */</span></div>
<div class="line"><a name="l10047"></a><span class="lineno">10047</span>&#160; </div>
<div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="comment">/* Bit 31 : Connection */</span></div>
<div class="line"><a name="l10049"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab479784eb0e28f3df0a30ff4a1d60201">10049</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_CONNECT_Pos (31UL) </span></div>
<div class="line"><a name="l10050"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a013c8ac2ff73c9c1229edcd91cb6aeca">10050</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_CONNECT_Msk (0x1UL &lt;&lt; UICR_PSELRESET_CONNECT_Pos) </span></div>
<div class="line"><a name="l10051"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3d1931459ec00da441eba2e2b6450d8d">10051</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_CONNECT_Connected (0UL) </span></div>
<div class="line"><a name="l10052"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a679d831b1e54f9f925f494374d02bbc8">10052</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_CONNECT_Disconnected (1UL) </span></div>
<div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;<span class="comment">/* Bits 5..0 : GPIO number P0.n onto which reset is exposed */</span></div>
<div class="line"><a name="l10055"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7b6116d08da5685251bcdb3c2fadc6ec">10055</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_PIN_Pos (0UL) </span></div>
<div class="line"><a name="l10056"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a788c9a58628f92251ecb1063d675f21c">10056</a></span>&#160;<span class="preprocessor">#define UICR_PSELRESET_PIN_Msk (0x3FUL &lt;&lt; UICR_PSELRESET_PIN_Pos) </span></div>
<div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;<span class="comment">/* Register: UICR_APPROTECT */</span></div>
<div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;<span class="comment">/* Description: Access port protection */</span></div>
<div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160; </div>
<div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;<span class="comment">/* Bits 7..0 : Enable or disable access port protection. */</span></div>
<div class="line"><a name="l10062"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a969e1787a9f11ce232a5e0700785496e">10062</a></span>&#160;<span class="preprocessor">#define UICR_APPROTECT_PALL_Pos (0UL) </span></div>
<div class="line"><a name="l10063"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac6d67307a1fde9ff2396bb0f6d0e47c2">10063</a></span>&#160;<span class="preprocessor">#define UICR_APPROTECT_PALL_Msk (0xFFUL &lt;&lt; UICR_APPROTECT_PALL_Pos) </span></div>
<div class="line"><a name="l10064"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a651be09c1964ba01efb51d9a03fd512a">10064</a></span>&#160;<span class="preprocessor">#define UICR_APPROTECT_PALL_Enabled (0x00UL) </span></div>
<div class="line"><a name="l10065"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a65ab8b002c4effa33307f283d20a2b05">10065</a></span>&#160;<span class="preprocessor">#define UICR_APPROTECT_PALL_Disabled (0xFFUL) </span></div>
<div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;<span class="comment">/* Peripheral: WDT */</span></div>
<div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;<span class="comment">/* Description: Watchdog Timer */</span></div>
<div class="line"><a name="l10070"></a><span class="lineno">10070</span>&#160; </div>
<div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;<span class="comment">/* Register: WDT_TASKS_START */</span></div>
<div class="line"><a name="l10072"></a><span class="lineno">10072</span>&#160;<span class="comment">/* Description: Start the watchdog */</span></div>
<div class="line"><a name="l10073"></a><span class="lineno">10073</span>&#160; </div>
<div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l10075"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4545e259f737d3d0ecfb3f07e6bc9d6f">10075</a></span>&#160;<span class="preprocessor">#define WDT_TASKS_START_TASKS_START_Pos (0UL) </span></div>
<div class="line"><a name="l10076"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a48711a49f12371eb9d0c415735344882">10076</a></span>&#160;<span class="preprocessor">#define WDT_TASKS_START_TASKS_START_Msk (0x1UL &lt;&lt; WDT_TASKS_START_TASKS_START_Pos) </span></div>
<div class="line"><a name="l10078"></a><span class="lineno">10078</span>&#160;<span class="comment">/* Register: WDT_EVENTS_TIMEOUT */</span></div>
<div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;<span class="comment">/* Description: Watchdog timeout */</span></div>
<div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160; </div>
<div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;<span class="comment">/* Bit 0 :   */</span></div>
<div class="line"><a name="l10082"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a54dc390db5582e9928e621470cca2f7b">10082</a></span>&#160;<span class="preprocessor">#define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Pos (0UL) </span></div>
<div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa86b15c834b5fd6704c299212bd45652">10083</a></span>&#160;<span class="preprocessor">#define WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Msk (0x1UL &lt;&lt; WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l10085"></a><span class="lineno">10085</span>&#160;<span class="comment">/* Register: WDT_INTENSET */</span></div>
<div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160;<span class="comment">/* Description: Enable interrupt */</span></div>
<div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160; </div>
<div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Enable interrupt for TIMEOUT event */</span></div>
<div class="line"><a name="l10089"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0faa9c78323ce93f02b2c3ceacb2073e">10089</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Pos (0UL) </span></div>
<div class="line"><a name="l10090"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af750a2f41ce5669353dd15051ed663e2">10090</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Msk (0x1UL &lt;&lt; WDT_INTENSET_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a74edb09c0c0c0e48976b2a74c2a84283">10091</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Disabled (0UL) </span></div>
<div class="line"><a name="l10092"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad9649d2a2806c62ad07eeaca788e8747">10092</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Enabled (1UL) </span></div>
<div class="line"><a name="l10093"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0753631a6342e547cd78d4fd7df5aee3">10093</a></span>&#160;<span class="preprocessor">#define WDT_INTENSET_TIMEOUT_Set (1UL) </span></div>
<div class="line"><a name="l10095"></a><span class="lineno">10095</span>&#160;<span class="comment">/* Register: WDT_INTENCLR */</span></div>
<div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;<span class="comment">/* Description: Disable interrupt */</span></div>
<div class="line"><a name="l10097"></a><span class="lineno">10097</span>&#160; </div>
<div class="line"><a name="l10098"></a><span class="lineno">10098</span>&#160;<span class="comment">/* Bit 0 : Write &#39;1&#39; to Disable interrupt for TIMEOUT event */</span></div>
<div class="line"><a name="l10099"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a57000189d6a9b38452845d3ed70befac">10099</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Pos (0UL) </span></div>
<div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#acea9559d13ac9ba3bf046730c66af414">10100</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Msk (0x1UL &lt;&lt; WDT_INTENCLR_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l10101"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac4b0d1400fdfdac9f63639c9dd865931">10101</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Disabled (0UL) </span></div>
<div class="line"><a name="l10102"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aae6242d3fc4716340c20e1448b2c2f17">10102</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Enabled (1UL) </span></div>
<div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a001a7c9ea74b64806f193ada33bd2f00">10103</a></span>&#160;<span class="preprocessor">#define WDT_INTENCLR_TIMEOUT_Clear (1UL) </span></div>
<div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;<span class="comment">/* Register: WDT_RUNSTATUS */</span></div>
<div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;<span class="comment">/* Description: Run status */</span></div>
<div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160; </div>
<div class="line"><a name="l10108"></a><span class="lineno">10108</span>&#160;<span class="comment">/* Bit 0 : Indicates whether or not the watchdog is running */</span></div>
<div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa5e613f001fd769b1def199103ba5faa">10109</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_Pos (0UL) </span></div>
<div class="line"><a name="l10110"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa0512d83f9f7226dbe6064c301ce730">10110</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL &lt;&lt; WDT_RUNSTATUS_RUNSTATUS_Pos) </span></div>
<div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1babde999d10093c9566d03223540055">10111</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL) </span></div>
<div class="line"><a name="l10112"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a80e4930c3cac51a00d9a04426aa9e3a6">10112</a></span>&#160;<span class="preprocessor">#define WDT_RUNSTATUS_RUNSTATUS_Running (1UL) </span></div>
<div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160;<span class="comment">/* Register: WDT_REQSTATUS */</span></div>
<div class="line"><a name="l10115"></a><span class="lineno">10115</span>&#160;<span class="comment">/* Description: Request status */</span></div>
<div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160; </div>
<div class="line"><a name="l10117"></a><span class="lineno">10117</span>&#160;<span class="comment">/* Bit 7 : Request status for RR[7] register */</span></div>
<div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4f955b7dff667623945eddfa277c79d1">10118</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_Pos (7UL) </span></div>
<div class="line"><a name="l10119"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad0cc7fddc4738f1a0cd1c89f74445e39">10119</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR7_Pos) </span></div>
<div class="line"><a name="l10120"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a651e7b3acaaf3d6addcafc7dc35b4452">10120</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_DisabledOrRequested (0UL) </span></div>
<div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1f76192bfe54073fceb55283632fb836">10121</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL) </span></div>
<div class="line"><a name="l10123"></a><span class="lineno">10123</span>&#160;<span class="comment">/* Bit 6 : Request status for RR[6] register */</span></div>
<div class="line"><a name="l10124"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac6ac3afa08bfd9c482467178028765c0">10124</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_Pos (6UL) </span></div>
<div class="line"><a name="l10125"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#afa727722e3b74c986951b68e1d07b971">10125</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR6_Pos) </span></div>
<div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a8d9031100a340b56c91f0962186910f0">10126</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_DisabledOrRequested (0UL) </span></div>
<div class="line"><a name="l10127"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae8048af68222bd6730221de486815985">10127</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL) </span></div>
<div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;<span class="comment">/* Bit 5 : Request status for RR[5] register */</span></div>
<div class="line"><a name="l10130"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0c3e9c0b28af5a8f78fa59f6623dacc3">10130</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_Pos (5UL) </span></div>
<div class="line"><a name="l10131"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9ca4605fbd044f0eb228e4bcc1364791">10131</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR5_Pos) </span></div>
<div class="line"><a name="l10132"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aea7065644da132f63bab95c986d22781">10132</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_DisabledOrRequested (0UL) </span></div>
<div class="line"><a name="l10133"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2e009408b5c11ad6e84b411f98930bd2">10133</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL) </span></div>
<div class="line"><a name="l10135"></a><span class="lineno">10135</span>&#160;<span class="comment">/* Bit 4 : Request status for RR[4] register */</span></div>
<div class="line"><a name="l10136"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53247a437d97f14260897f3b80b94128">10136</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_Pos (4UL) </span></div>
<div class="line"><a name="l10137"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a352ed19e46d0973912a3de97df81ec6e">10137</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR4_Pos) </span></div>
<div class="line"><a name="l10138"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad168388ddbfd218cd4a38166df417a38">10138</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_DisabledOrRequested (0UL) </span></div>
<div class="line"><a name="l10139"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad8e86f6ad00a6af796b458c9fe76eb19">10139</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL) </span></div>
<div class="line"><a name="l10141"></a><span class="lineno">10141</span>&#160;<span class="comment">/* Bit 3 : Request status for RR[3] register */</span></div>
<div class="line"><a name="l10142"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7525472b3ee07db88aa8f12fb5a260d6">10142</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_Pos (3UL) </span></div>
<div class="line"><a name="l10143"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa761ed553d56f295cba4cb639c30b95c">10143</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR3_Pos) </span></div>
<div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a19ff755fb769178b2a5766499b68da4a">10144</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_DisabledOrRequested (0UL) </span></div>
<div class="line"><a name="l10145"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a05ad04430c0da9d781bc86027e89efd9">10145</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL) </span></div>
<div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;<span class="comment">/* Bit 2 : Request status for RR[2] register */</span></div>
<div class="line"><a name="l10148"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a141dc7a3f99df5391e1453daf040f87c">10148</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_Pos (2UL) </span></div>
<div class="line"><a name="l10149"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a64e6c97d11309ca9d1b9ddab2e6e2b64">10149</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR2_Pos) </span></div>
<div class="line"><a name="l10150"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5896101a9ba142aa02066ad165bfcb70">10150</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_DisabledOrRequested (0UL) </span></div>
<div class="line"><a name="l10151"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a5d20faba19b27ad6b7cbb151bfc9a034">10151</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL) </span></div>
<div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;<span class="comment">/* Bit 1 : Request status for RR[1] register */</span></div>
<div class="line"><a name="l10154"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab2ce7d2d312d7d24506422d8e235ab29">10154</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_Pos (1UL) </span></div>
<div class="line"><a name="l10155"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aefded0fc98d44c066c677a204a9932c2">10155</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR1_Pos) </span></div>
<div class="line"><a name="l10156"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1e69de45c96450b64fde6722881c7a6c">10156</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_DisabledOrRequested (0UL) </span></div>
<div class="line"><a name="l10157"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3fafe61b129c462640737feed70d587d">10157</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL) </span></div>
<div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;<span class="comment">/* Bit 0 : Request status for RR[0] register */</span></div>
<div class="line"><a name="l10160"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae53820cb58835ab5353c45f66adb89c1">10160</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_Pos (0UL) </span></div>
<div class="line"><a name="l10161"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab311e57afce0edda9b88e351b3039ffa">10161</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_Msk (0x1UL &lt;&lt; WDT_REQSTATUS_RR0_Pos) </span></div>
<div class="line"><a name="l10162"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af930e05740616ebc08864d42062fcec1">10162</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_DisabledOrRequested (0UL) </span></div>
<div class="line"><a name="l10163"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3daeea6af4767d541a7d02dac5887986">10163</a></span>&#160;<span class="preprocessor">#define WDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL) </span></div>
<div class="line"><a name="l10165"></a><span class="lineno">10165</span>&#160;<span class="comment">/* Register: WDT_CRV */</span></div>
<div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;<span class="comment">/* Description: Counter reload value */</span></div>
<div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160; </div>
<div class="line"><a name="l10168"></a><span class="lineno">10168</span>&#160;<span class="comment">/* Bits 31..0 : Counter reload value in number of cycles of the 32.768 kHz clock */</span></div>
<div class="line"><a name="l10169"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a9fee812aef5261b7fc078baa1c620105">10169</a></span>&#160;<span class="preprocessor">#define WDT_CRV_CRV_Pos (0UL) </span></div>
<div class="line"><a name="l10170"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ac2c2c60727fecb9c77317b654c33925f">10170</a></span>&#160;<span class="preprocessor">#define WDT_CRV_CRV_Msk (0xFFFFFFFFUL &lt;&lt; WDT_CRV_CRV_Pos) </span></div>
<div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;<span class="comment">/* Register: WDT_RREN */</span></div>
<div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="comment">/* Description: Enable register for reload request registers */</span></div>
<div class="line"><a name="l10174"></a><span class="lineno">10174</span>&#160; </div>
<div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;<span class="comment">/* Bit 7 : Enable or disable RR[7] register */</span></div>
<div class="line"><a name="l10176"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad975063f90022e4b113c5f5ad6a88b4e">10176</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Pos (7UL) </span></div>
<div class="line"><a name="l10177"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a73dc09468920d79ae460d1a2c25e714e">10177</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Msk (0x1UL &lt;&lt; WDT_RREN_RR7_Pos) </span></div>
<div class="line"><a name="l10178"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a62aec8be84111bd37ac7c277592c5276">10178</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Disabled (0UL) </span></div>
<div class="line"><a name="l10179"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ad6464a7ca1641243708cbc62d46e4d13">10179</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR7_Enabled (1UL) </span></div>
<div class="line"><a name="l10181"></a><span class="lineno">10181</span>&#160;<span class="comment">/* Bit 6 : Enable or disable RR[6] register */</span></div>
<div class="line"><a name="l10182"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a1e27e831491ca87ed2cad2192fc35f66">10182</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Pos (6UL) </span></div>
<div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6ff35058e2fc1f137b0e30bd3d5d6e69">10183</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Msk (0x1UL &lt;&lt; WDT_RREN_RR6_Pos) </span></div>
<div class="line"><a name="l10184"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae7ab6b6c1bcb9e65c5144acc4525e292">10184</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Disabled (0UL) </span></div>
<div class="line"><a name="l10185"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa7a704f21021280f27d4c15589246ace">10185</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR6_Enabled (1UL) </span></div>
<div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;<span class="comment">/* Bit 5 : Enable or disable RR[5] register */</span></div>
<div class="line"><a name="l10188"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a27184b94c9afad562e23bbca11cad5b3">10188</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Pos (5UL) </span></div>
<div class="line"><a name="l10189"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a2811c7dca7ca6577d89b2d7de1925077">10189</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Msk (0x1UL &lt;&lt; WDT_RREN_RR5_Pos) </span></div>
<div class="line"><a name="l10190"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a73b9cf6b19e192f346e6d4f329edcc48">10190</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Disabled (0UL) </span></div>
<div class="line"><a name="l10191"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae53d817530b25b44eb416705d66acd71">10191</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR5_Enabled (1UL) </span></div>
<div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;<span class="comment">/* Bit 4 : Enable or disable RR[4] register */</span></div>
<div class="line"><a name="l10194"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4dfaad325e66adb1f161f79abc51bb41">10194</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Pos (4UL) </span></div>
<div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a16f7d3bec13345e19ad1ff6094832e30">10195</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Msk (0x1UL &lt;&lt; WDT_RREN_RR4_Pos) </span></div>
<div class="line"><a name="l10196"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a16f0871ffda6bd9c512b7d98725667cd">10196</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Disabled (0UL) </span></div>
<div class="line"><a name="l10197"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4eb3c2b3a7db4a73c270a6a59226eee5">10197</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR4_Enabled (1UL) </span></div>
<div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;<span class="comment">/* Bit 3 : Enable or disable RR[3] register */</span></div>
<div class="line"><a name="l10200"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a53a77e33703547f036d9f76edba0ee77">10200</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Pos (3UL) </span></div>
<div class="line"><a name="l10201"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a22dac4f2c6fada49d0d3b3530f97f403">10201</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Msk (0x1UL &lt;&lt; WDT_RREN_RR3_Pos) </span></div>
<div class="line"><a name="l10202"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a01ebc92a7d34f6d80c68c203e725a97d">10202</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Disabled (0UL) </span></div>
<div class="line"><a name="l10203"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab903cf0a1f5727bd86e6d9c156c06db5">10203</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR3_Enabled (1UL) </span></div>
<div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;<span class="comment">/* Bit 2 : Enable or disable RR[2] register */</span></div>
<div class="line"><a name="l10206"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7d2ca5437a83ea0ea78d63e4b8398b39">10206</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Pos (2UL) </span></div>
<div class="line"><a name="l10207"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ab32a51b2b578873b0841965f40d566b6">10207</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Msk (0x1UL &lt;&lt; WDT_RREN_RR2_Pos) </span></div>
<div class="line"><a name="l10208"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6389b37dc52c33bb01e29e3efc6d2b1e">10208</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Disabled (0UL) </span></div>
<div class="line"><a name="l10209"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a97ce7b6fb66dda226ba02790fa3811c8">10209</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR2_Enabled (1UL) </span></div>
<div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;<span class="comment">/* Bit 1 : Enable or disable RR[1] register */</span></div>
<div class="line"><a name="l10212"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a7aa13a28f9db4445c36463c909cfe7e0">10212</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Pos (1UL) </span></div>
<div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a3112b5bf31b478f83970849ede9f5a0f">10213</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Msk (0x1UL &lt;&lt; WDT_RREN_RR1_Pos) </span></div>
<div class="line"><a name="l10214"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a07c4a53f1e5416d73bc72dcf5e40b0b4">10214</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Disabled (0UL) </span></div>
<div class="line"><a name="l10215"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a613e9966845010ee5809f908b60b7167">10215</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR1_Enabled (1UL) </span></div>
<div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;<span class="comment">/* Bit 0 : Enable or disable RR[0] register */</span></div>
<div class="line"><a name="l10218"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a851d826d41516b0a85c505ecabcfc060">10218</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Pos (0UL) </span></div>
<div class="line"><a name="l10219"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a6d2e7a8999fc34c4d6b774599ce5a0de">10219</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Msk (0x1UL &lt;&lt; WDT_RREN_RR0_Pos) </span></div>
<div class="line"><a name="l10220"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a705c270841442bb5507cef8e57a72d49">10220</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Disabled (0UL) </span></div>
<div class="line"><a name="l10221"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a4b8708dd5ca64bdb9f3f64eb599b22fd">10221</a></span>&#160;<span class="preprocessor">#define WDT_RREN_RR0_Enabled (1UL) </span></div>
<div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;<span class="comment">/* Register: WDT_CONFIG */</span></div>
<div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;<span class="comment">/* Description: Configuration register */</span></div>
<div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160; </div>
<div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;<span class="comment">/* Bit 3 : Configure the watchdog to either be paused, or kept running, while the CPU is halted by the debugger */</span></div>
<div class="line"><a name="l10227"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a513cc6e8ed6523e20bbdb16bb5ea0232">10227</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Pos (3UL) </span></div>
<div class="line"><a name="l10228"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#ae61ac68a2ce8a3ea0a45eb9d9bf5f3a7">10228</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Msk (0x1UL &lt;&lt; WDT_CONFIG_HALT_Pos) </span></div>
<div class="line"><a name="l10229"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#aa6511572612fc4719ea2b72e1e072c38">10229</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Pause (0UL) </span></div>
<div class="line"><a name="l10230"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a0fc64ba4a5ad803f111580a0029ca019">10230</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_HALT_Run (1UL) </span></div>
<div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;<span class="comment">/* Bit 0 : Configure the watchdog to either be paused, or kept running, while the CPU is sleeping */</span></div>
<div class="line"><a name="l10233"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a871484c480a2e35e1fba9621608e0313">10233</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Pos (0UL) </span></div>
<div class="line"><a name="l10234"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#af162879aecb3d6b12fb2e0f5ad8bcd13">10234</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Msk (0x1UL &lt;&lt; WDT_CONFIG_SLEEP_Pos) </span></div>
<div class="line"><a name="l10235"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a64c54b53568b31044073c4b57d95dcf4">10235</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Pause (0UL) </span></div>
<div class="line"><a name="l10236"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a28c9677fe02002dc7e277599c809537c">10236</a></span>&#160;<span class="preprocessor">#define WDT_CONFIG_SLEEP_Run (1UL) </span></div>
<div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;<span class="comment">/* Register: WDT_RR */</span></div>
<div class="line"><a name="l10239"></a><span class="lineno">10239</span>&#160;<span class="comment">/* Description: Description collection[0]:  Reload request 0 */</span></div>
<div class="line"><a name="l10240"></a><span class="lineno">10240</span>&#160; </div>
<div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;<span class="comment">/* Bits 31..0 : Reload request register */</span></div>
<div class="line"><a name="l10242"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a555abfc4080a89b61ca320f0d1837f50">10242</a></span>&#160;<span class="preprocessor">#define WDT_RR_RR_Pos (0UL) </span></div>
<div class="line"><a name="l10243"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a13823becbfeba5c6c60a8a69745b134b">10243</a></span>&#160;<span class="preprocessor">#define WDT_RR_RR_Msk (0xFFFFFFFFUL &lt;&lt; WDT_RR_RR_Pos) </span></div>
<div class="line"><a name="l10244"></a><span class="lineno"><a class="line" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html#a76063ed945fc5b4d908f1dc8b9bf5415">10244</a></span>&#160;<span class="preprocessor">#define WDT_RR_RR_Reload (0x6E524635UL) </span></div>
<div class="line"><a name="l10247"></a><span class="lineno">10247</span>&#160;<span class="comment">/*lint --flb &quot;Leave library region&quot; */</span></div>
<div class="line"><a name="l10248"></a><span class="lineno">10248</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_8c5faf8df3aa005d9c7bb39376c9c78a.html">codebase</a></li><li class="navelem"><a class="el" href="dir_a363394225f2bea8c2dc4224c659be14.html">nrf_core</a></li><li class="navelem"><a class="el" href="codebase_2nrf__core_2nrf52810__bitfields_8h.html">nrf52810_bitfields.h</a></li>
    <li class="footer">Generated by <a href="https://iotready.co"> IoTReady </a><img class="footer" src="logo.png" width="30" height="30" alt="IoTReady"/></a></li>
  </ul>
</div>
</body>
</html>
