{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501251809459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501251809464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 16:23:29 2017 " "Processing started: Fri Jul 28 16:23:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501251809464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251809464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251809465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501251809978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501251809978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Driver " "Found entity 1: Seven_Seg_Driver" {  } { { "Seven_Seg_Driver.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Seven_Seg_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251820797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251820797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vjtag/vjtag/synthesis/vjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file vjtag/vjtag/synthesis/vjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251820800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251820800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "virtual_jtag_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file virtual_jtag_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Virtual_JTAG_v1 " "Found entity 1: Virtual_JTAG_v1" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251820803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251820803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "virtual_state_e1dr Virtual_JTAG_v1.v(32) " "Verilog HDL Implicit Net warning at Virtual_JTAG_v1.v(32): created implicit net for \"virtual_state_e1dr\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "virtual_state_e2dr Virtual_JTAG_v1.v(32) " "Verilog HDL Implicit Net warning at Virtual_JTAG_v1.v(32): created implicit net for \"virtual_state_e2dr\"" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Virtual_JTAG_v1 " "Elaborating entity \"Virtual_JTAG_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501251820852 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(71) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(71): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501251820853 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(72) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(72): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501251820853 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(73) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(73): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501251820853 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(74) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(74): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501251820854 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 Virtual_JTAG_v1.v(78) " "Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(78): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1501251820854 "|Virtual_JTAG_v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Virtual_JTAG_v1.v(78) " "Verilog HDL assignment warning at Virtual_JTAG_v1.v(78): truncated value with size 32 to match size of target (10)" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501251820854 "|Virtual_JTAG_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vJTAG vJTAG:vJTAG_inst " "Elaborating entity \"vJTAG\" for hierarchy \"vJTAG:vJTAG_inst\"" {  } { { "Virtual_JTAG_v1.v" "vJTAG_inst" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "virtual_jtag_0" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501251820892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501251820892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501251820892 ""}  } { { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501251820892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820911 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820920 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "vJtag/vJTAG/synthesis/vJTAG.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/vJtag/vJTAG/synthesis/vJTAG.v" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251820928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251821542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"vJTAG:vJTAG_inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251821702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Driver Seven_Seg_Driver:Seven_Seg_Driver_inst " "Elaborating entity \"Seven_Seg_Driver\" for hierarchy \"Seven_Seg_Driver:Seven_Seg_Driver_inst\"" {  } { { "Virtual_JTAG_v1.v" "Seven_Seg_Driver_inst" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251821750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fm14 " "Found entity 1: altsyncram_fm14" {  } { { "db/altsyncram_fm14.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/altsyncram_fm14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251823726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251823726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7c " "Found entity 1: mux_l7c" {  } { { "db/mux_l7c.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/mux_l7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251823922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251823922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_crh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_crh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_crh " "Found entity 1: cntr_crh" {  } { { "db/cntr_crh.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cntr_crh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cntr_eki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_arh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_arh " "Found entity 1: cntr_arh" {  } { { "db/cntr_arh.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cntr_arh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251824518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251824518 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251824770 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501251824930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.07.28.16:23:50 Progress: Loading sld27be4727/alt_sld_fab_wrapper_hw.tcl " "2017.07.28.16:23:50 Progress: Loading sld27be4727/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251830307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251832832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251833024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834680 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251834844 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501251835530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld27be4727/alt_sld_fab.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251835830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251835830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251835948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251835948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251835951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251835951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251836033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251836033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251836146 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251836146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251836146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501251836240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251836240 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501251837835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[1\] VCC " "Pin \"SS0\[1\]\" is stuck at VCC" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501251837938 "|Virtual_JTAG_v1|SS0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS0\[2\] VCC " "Pin \"SS0\[2\]\" is stuck at VCC" {  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501251837938 "|Virtual_JTAG_v1|SS0[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501251837938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251838024 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 114 117 0 0 3 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 114 of its 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 3 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1501251840055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501251840084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501251840084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1500 " "Implemented 1500 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501251840321 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501251840321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1405 " "Implemented 1405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501251840321 ""} { "Info" "ICUT_CUT_TM_RAMS" "29 " "Implemented 29 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1501251840321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501251840321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501251840345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 16:24:00 2017 " "Processing ended: Fri Jul 28 16:24:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501251840345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501251840345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501251840345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501251840345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1501251841819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501251841824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 16:24:01 2017 " "Processing started: Fri Jul 28 16:24:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501251841824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1501251841824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1501251841824 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1501251841985 ""}
{ "Info" "0" "" "Project  = Virtual_JTAG_v1" {  } {  } 0 0 "Project  = Virtual_JTAG_v1" 0 0 "Fitter" 0 0 1501251841986 ""}
{ "Info" "0" "" "Revision = Virtual_JTAG_v1" {  } {  } 0 0 "Revision = Virtual_JTAG_v1" 0 0 "Fitter" 0 0 1501251841986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1501251842112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1501251842113 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Virtual_JTAG_v1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Virtual_JTAG_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501251842133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501251842180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501251842180 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1501251842439 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1501251842446 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501251842613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501251842613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501251842613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501251842613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501251842613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501251842613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501251842613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501251842613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501251842613 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1501251842613 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 3953 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501251842620 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 3955 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501251842620 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 3957 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501251842620 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 3959 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501251842620 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1501251842620 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501251842621 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501251842621 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501251842621 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501251842621 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1501251842624 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1501251842770 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 61 " "No exact pin location assignment(s) for 1 pins of 61 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1501251843113 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501251843879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501251843879 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501251843879 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1501251843879 ""}
{ "Info" "ISTA_SDC_FOUND" "Virtual_JTAG_v1.sdc " "Reading SDC File: 'Virtual_JTAG_v1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501251843891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 2 out port " "Ignored filter at Virtual_JTAG_v1.sdc(2): out could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports out\] " "set_false_path -from * -to \[get_ports out\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843893 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 3 Switch* port " "Ignored filter at Virtual_JTAG_v1.sdc(3): Switch* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports Switch*\] " "set_false_path -to * -from \[get_ports Switch*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843894 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 4 Button* port " "Ignored filter at Virtual_JTAG_v1.sdc(4): Button* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports Button*\] " "set_false_path -to * -from \[get_ports Button*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843894 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 5 reset_n* port " "Ignored filter at Virtual_JTAG_v1.sdc(5): reset_n* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports reset_n*\] " "set_false_path -to * -from \[get_ports reset_n*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843894 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 6 Arduino_IO* port " "Ignored filter at Virtual_JTAG_v1.sdc(6): Arduino_IO* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports Arduino_IO*\] " "set_false_path -from * -to \[get_ports Arduino_IO*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843895 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 7 data* port " "Ignored filter at Virtual_JTAG_v1.sdc(7): data* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports data*\] " "set_false_path -to * -from \[get_ports data*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843895 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1501251843896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 14 my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at Virtual_JTAG_v1.sdc(14): my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 15 SDRAM_Clock port " "Ignored filter at Virtual_JTAG_v1.sdc(15): SDRAM_Clock could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843896 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Virtual_JTAG_v1.sdc 13 Argument <targets> is an empty collection " "Ignored create_generated_clock at Virtual_JTAG_v1.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n-source \[get_pins \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \\\n-name DRAM_CLK \[get_ports \{SDRAM_Clock\}\] " "create_generated_clock \\\n-source \[get_pins \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \\\n-name DRAM_CLK \[get_ports \{SDRAM_Clock\}\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843896 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 13 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Virtual_JTAG_v1.sdc 13 Argument -source is an empty collection " "Ignored create_generated_clock at Virtual_JTAG_v1.sdc(13): Argument -source is an empty collection" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 19 *my_PLL* clock " "Ignored filter at Virtual_JTAG_v1.sdc(19): *my_PLL* could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 19 DRAM_CLK clock " "Ignored filter at Virtual_JTAG_v1.sdc(19): DRAM_CLK could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843897 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups Virtual_JTAG_v1.sdc 17 Argument -group with value \[get_clocks \{DRAM_CLK *my_PLL*\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at Virtual_JTAG_v1.sdc(17): Argument -group with value \[get_clocks \{DRAM_CLK *my_PLL*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -logically_exclusive \\\n-group \[get_clocks CLK\] \\\n-group \[get_clocks \{DRAM_CLK *my_PLL*\}\] " "set_clock_groups -logically_exclusive \\\n-group \[get_clocks CLK\] \\\n-group \[get_clocks \{DRAM_CLK *my_PLL*\}\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843897 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 17 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 21 DRAM_CLK clock " "Ignored filter at Virtual_JTAG_v1.sdc(21): DRAM_CLK could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 21 *altpll_component*clk\[0\] clock " "Ignored filter at Virtual_JTAG_v1.sdc(21): *altpll_component*clk\[0\] could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Virtual_JTAG_v1.sdc 21 Argument <from> is an empty collection " "Ignored set_multicycle_path at Virtual_JTAG_v1.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{DRAM_CLK\}\] -to \[get_clocks \{*altpll_component*clk\[0\]\}\] -setup 2 " "set_multicycle_path -from \[get_clocks \{DRAM_CLK\}\] -to \[get_clocks \{*altpll_component*clk\[0\]\}\] -setup 2" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843897 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Virtual_JTAG_v1.sdc 21 Argument <to> is an empty collection " "Ignored set_multicycle_path at Virtual_JTAG_v1.sdc(21): Argument <to> is an empty collection" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 24 OP_DRAM* port " "Ignored filter at Virtual_JTAG_v1.sdc(24): OP_DRAM* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 24 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports OP_DRAM*\] " "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports OP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843898 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 24 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(24): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 25 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports OP_DRAM*\] " "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports OP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843898 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 25 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(25): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843898 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 26 BP_DRAM* port " "Ignored filter at Virtual_JTAG_v1.sdc(26): BP_DRAM* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1501251843898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 26 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports BP_DRAM*\] " "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843899 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 26 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(26): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 27 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports BP_DRAM*\] " "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843899 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 27 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(27): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock DRAM_CLK 5.9 \[get_ports BP_DRAM*\] " "set_input_delay -max -clock DRAM_CLK 5.9 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843899 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock DRAM_CLK 3.0 \[get_ports BP_DRAM*\] " "set_input_delay -min -clock DRAM_CLK 3.0 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251843900 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843900 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1501251843900 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501251843910 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1501251843910 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1501251843921 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1501251843922 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501251843922 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501251843922 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501251843922 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501251843922 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1501251843922 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501251844095 ""}  } { { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 3879 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501251844095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501251844095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[23\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[23\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 1916 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501251844095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[23\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[23\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 1944 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501251844095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_transition_detector:\\storage_transition:transition_detector\|sld_transition_detect:\\td:23:td\|transition_found~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_transition_detector:\\storage_transition:transition_detector\|sld_transition_detect:\\td:23:td\|transition_found~0" {  } { { "sld_transition_detector.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_transition_detector.vhd" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 2690 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501251844095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_transition_detector:\\storage_transition:transition_detector\|sld_transition_detect:\\td:23:td\|previous~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_transition_detector:\\storage_transition:transition_detector\|sld_transition_detect:\\td:23:td\|previous~0" {  } { { "sld_transition_detector.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_transition_detector.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 2724 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501251844095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501251844095 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501251844095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501251844095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 2600 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501251844095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 2614 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501251844095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 1141 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501251844095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501251844095 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 1869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501251844095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1501251844746 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501251844750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501251844750 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501251844755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501251844762 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1501251844769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1501251844769 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1501251844772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1501251844871 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1501251844874 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1501251844874 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1501251844897 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1501251844897 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1501251844897 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501251844898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501251844898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501251844898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501251844898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501251844898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501251844898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 30 30 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501251844898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 29 23 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501251844898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501251844898 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1501251844898 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1501251844898 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[0\] " "Node \"Arduino_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[1\] " "Node \"Arduino_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[2\] " "Node \"Arduino_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[0\] " "Node \"BP_DRAM_Data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[10\] " "Node \"BP_DRAM_Data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[11\] " "Node \"BP_DRAM_Data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[12\] " "Node \"BP_DRAM_Data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[13\] " "Node \"BP_DRAM_Data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[14\] " "Node \"BP_DRAM_Data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[15\] " "Node \"BP_DRAM_Data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[1\] " "Node \"BP_DRAM_Data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[2\] " "Node \"BP_DRAM_Data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[3\] " "Node \"BP_DRAM_Data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[4\] " "Node \"BP_DRAM_Data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[5\] " "Node \"BP_DRAM_Data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[6\] " "Node \"BP_DRAM_Data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[7\] " "Node \"BP_DRAM_Data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[8\] " "Node \"BP_DRAM_Data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP_DRAM_Data\[9\] " "Node \"BP_DRAM_Data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[0\] " "Node \"OP_DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[10\] " "Node \"OP_DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[11\] " "Node \"OP_DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[12\] " "Node \"OP_DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[1\] " "Node \"OP_DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[2\] " "Node \"OP_DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[3\] " "Node \"OP_DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[4\] " "Node \"OP_DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[5\] " "Node \"OP_DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[6\] " "Node \"OP_DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[7\] " "Node \"OP_DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[8\] " "Node \"OP_DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_ADDR\[9\] " "Node \"OP_DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_Bank_Address\[0\] " "Node \"OP_DRAM_Bank_Address\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_Bank_Address\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_Bank_Address\[1\] " "Node \"OP_DRAM_Bank_Address\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_Bank_Address\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_Chip_Select " "Node \"OP_DRAM_Chip_Select\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_Chip_Select" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_Clock_Enable " "Node \"OP_DRAM_Clock_Enable\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_Clock_Enable" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_Column_Address_Strobe " "Node \"OP_DRAM_Column_Address_Strobe\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_Column_Address_Strobe" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_Data_Mask\[0\] " "Node \"OP_DRAM_Data_Mask\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_Data_Mask\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_Data_Mask\[1\] " "Node \"OP_DRAM_Data_Mask\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_Data_Mask\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_Row_Address_Strobe " "Node \"OP_DRAM_Row_Address_Strobe\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_Row_Address_Strobe" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OP_DRAM_Write_Enable " "Node \"OP_DRAM_Write_Enable\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OP_DRAM_Write_Enable" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_Clock " "Node \"SDRAM_Clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501251845117 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1501251845117 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501251845120 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1501251845126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1501251846804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501251847174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1501251847217 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1501251848159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501251848159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1501251849087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1501251851526 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1501251851526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1501251851803 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1501251851803 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1501251851803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501251851806 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1501251852046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501251852072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501251852938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501251852939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501251854101 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501251855856 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501251856333 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL P11 " "Pin CLK uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 91 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501251856355 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aclr 3.3-V LVTTL C10 " "Pin aclr uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { aclr } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aclr" } } } } { "Virtual_JTAG_v1.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/" { { 0 { 0 ""} 0 90 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501251856355 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1501251856355 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/output_files/Virtual_JTAG_v1.fit.smsg " "Generated suppressed messages file C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/output_files/Virtual_JTAG_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1501251856526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 93 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1462 " "Peak virtual memory: 1462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501251857426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 16:24:17 2017 " "Processing ended: Fri Jul 28 16:24:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501251857426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501251857426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501251857426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501251857426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1501251858647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501251858652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 16:24:18 2017 " "Processing started: Fri Jul 28 16:24:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501251858652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1501251858652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1501251858652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1501251859078 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1501251861858 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1501251862004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501251862957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 16:24:22 2017 " "Processing ended: Fri Jul 28 16:24:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501251862957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501251862957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501251862957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1501251862957 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1501251863615 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1501251864423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501251864428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 16:24:23 2017 " "Processing started: Fri Jul 28 16:24:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501251864428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Virtual_JTAG_v1 -c Virtual_JTAG_v1 " "Command: quartus_sta Virtual_JTAG_v1 -c Virtual_JTAG_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864428 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1501251864585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864853 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501251865233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501251865233 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501251865233 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865233 ""}
{ "Info" "ISTA_SDC_FOUND" "Virtual_JTAG_v1.sdc " "Reading SDC File: 'Virtual_JTAG_v1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 2 out port " "Ignored filter at Virtual_JTAG_v1.sdc(2): out could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports out\] " "set_false_path -from * -to \[get_ports out\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865249 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 3 Switch* port " "Ignored filter at Virtual_JTAG_v1.sdc(3): Switch* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports Switch*\] " "set_false_path -to * -from \[get_ports Switch*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865249 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 4 Button* port " "Ignored filter at Virtual_JTAG_v1.sdc(4): Button* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports Button*\] " "set_false_path -to * -from \[get_ports Button*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865249 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 5 reset_n* port " "Ignored filter at Virtual_JTAG_v1.sdc(5): reset_n* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports reset_n*\] " "set_false_path -to * -from \[get_ports reset_n*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865250 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 6 Arduino_IO* port " "Ignored filter at Virtual_JTAG_v1.sdc(6): Arduino_IO* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports Arduino_IO*\] " "set_false_path -from * -to \[get_ports Arduino_IO*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865250 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 7 data* port " "Ignored filter at Virtual_JTAG_v1.sdc(7): data* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports data*\] " "set_false_path -to * -from \[get_ports data*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865250 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 14 my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at Virtual_JTAG_v1.sdc(14): my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 15 SDRAM_Clock port " "Ignored filter at Virtual_JTAG_v1.sdc(15): SDRAM_Clock could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865251 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Virtual_JTAG_v1.sdc 13 Argument <targets> is an empty collection " "Ignored create_generated_clock at Virtual_JTAG_v1.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n-source \[get_pins \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \\\n-name DRAM_CLK \[get_ports \{SDRAM_Clock\}\] " "create_generated_clock \\\n-source \[get_pins \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \\\n-name DRAM_CLK \[get_ports \{SDRAM_Clock\}\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865251 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 13 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Virtual_JTAG_v1.sdc 13 Argument -source is an empty collection " "Ignored create_generated_clock at Virtual_JTAG_v1.sdc(13): Argument -source is an empty collection" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 19 *my_PLL* clock " "Ignored filter at Virtual_JTAG_v1.sdc(19): *my_PLL* could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 19 DRAM_CLK clock " "Ignored filter at Virtual_JTAG_v1.sdc(19): DRAM_CLK could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups Virtual_JTAG_v1.sdc 17 Argument -group with value \[get_clocks \{DRAM_CLK *my_PLL*\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at Virtual_JTAG_v1.sdc(17): Argument -group with value \[get_clocks \{DRAM_CLK *my_PLL*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -logically_exclusive \\\n-group \[get_clocks CLK\] \\\n-group \[get_clocks \{DRAM_CLK *my_PLL*\}\] " "set_clock_groups -logically_exclusive \\\n-group \[get_clocks CLK\] \\\n-group \[get_clocks \{DRAM_CLK *my_PLL*\}\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865252 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 17 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 21 DRAM_CLK clock " "Ignored filter at Virtual_JTAG_v1.sdc(21): DRAM_CLK could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 21 *altpll_component*clk\[0\] clock " "Ignored filter at Virtual_JTAG_v1.sdc(21): *altpll_component*clk\[0\] could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Virtual_JTAG_v1.sdc 21 Argument <from> is an empty collection " "Ignored set_multicycle_path at Virtual_JTAG_v1.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{DRAM_CLK\}\] -to \[get_clocks \{*altpll_component*clk\[0\]\}\] -setup 2 " "set_multicycle_path -from \[get_clocks \{DRAM_CLK\}\] -to \[get_clocks \{*altpll_component*clk\[0\]\}\] -setup 2" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865252 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Virtual_JTAG_v1.sdc 21 Argument <to> is an empty collection " "Ignored set_multicycle_path at Virtual_JTAG_v1.sdc(21): Argument <to> is an empty collection" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 24 OP_DRAM* port " "Ignored filter at Virtual_JTAG_v1.sdc(24): OP_DRAM* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 24 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports OP_DRAM*\] " "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports OP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865253 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 24 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(24): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 25 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports OP_DRAM*\] " "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports OP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865253 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 25 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(25): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 26 BP_DRAM* port " "Ignored filter at Virtual_JTAG_v1.sdc(26): BP_DRAM* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 26 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports BP_DRAM*\] " "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865254 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 26 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(26): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 27 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports BP_DRAM*\] " "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865254 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 27 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(27): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock DRAM_CLK 5.9 \[get_ports BP_DRAM*\] " "set_input_delay -max -clock DRAM_CLK 5.9 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865254 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock DRAM_CLK 3.0 \[get_ports BP_DRAM*\] " "set_input_delay -min -clock DRAM_CLK 3.0 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865255 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865255 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501251865265 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865270 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1501251865271 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501251865283 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1501251865302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.459 " "Worst-case setup slack is 13.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.459               0.000 CLK  " "   13.459               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.285               0.000 altera_reserved_tck  " "   18.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 CLK  " "    0.263               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.704 " "Worst-case recovery slack is 94.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.704               0.000 altera_reserved_tck  " "   94.704               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.321 " "Worst-case removal slack is 1.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321               0.000 altera_reserved_tck  " "    1.321               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.499 " "Worst-case minimum pulse width slack is 9.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.499               0.000 CLK  " "    9.499               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.534               0.000 altera_reserved_tck  " "   49.534               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865333 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.149 ns " "Worst Case Available Settling Time: 18.149 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865359 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501251865365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866633 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501251866798 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.898 " "Worst-case setup slack is 13.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.898               0.000 CLK  " "   13.898               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.968               0.000 altera_reserved_tck  " "   18.968               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 CLK  " "    0.259               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.177 " "Worst-case recovery slack is 95.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.177               0.000 altera_reserved_tck  " "   95.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.226 " "Worst-case removal slack is 1.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.226               0.000 altera_reserved_tck  " "    1.226               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.513 " "Worst-case minimum pulse width slack is 9.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.513               0.000 CLK  " "    9.513               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.551               0.000 altera_reserved_tck  " "   49.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866849 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.270 ns " "Worst Case Available Settling Time: 18.270 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866872 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501251866877 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501251867104 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.249 " "Worst-case setup slack is 17.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.249               0.000 CLK  " "   17.249               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.016               0.000 altera_reserved_tck  " "   24.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 CLK  " "    0.104               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.314 " "Worst-case recovery slack is 97.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.314               0.000 altera_reserved_tck  " "   97.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.569 " "Worst-case removal slack is 0.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 altera_reserved_tck  " "    0.569               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.265 " "Worst-case minimum pulse width slack is 9.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265               0.000 CLK  " "    9.265               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.386               0.000 altera_reserved_tck  " "   49.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867134 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.081 ns " "Worst Case Available Settling Time: 19.081 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867156 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251868293 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251868293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501251868359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 16:24:28 2017 " "Processing ended: Fri Jul 28 16:24:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501251868359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501251868359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501251868359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251868359 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 146 s " "Quartus Prime Full Compilation was successful. 0 errors, 146 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251869050 ""}
