Real time: Nov/23/2014 22:14:39

Profiler Stats
--------------
Elapsed_time_in_seconds: 2832
Elapsed_time_in_minutes: 47.2
Elapsed_time_in_hours: 0.786667
Elapsed_time_in_days: 0.0327778

Virtual_time_in_seconds: 2831.61
Virtual_time_in_minutes: 47.1935
Virtual_time_in_hours:   0.786558
Virtual_time_in_days:    0.786558

Ruby_current_time: 57486396
Ruby_start_time: 1
Ruby_cycles: 57486395

mbytes_resident: 2909.12
mbytes_total: 2946.18
resident_ratio: 0.987421

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 5.74864e+07 [ 5.74864e+07 5.74864e+07 5.74864e+07 5.74864e+07 5.74864e+07 5.74864e+07 5.74864e+07 5.74864e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 2833
  L1D_cache_total_misses: 1619	(57.1479%)
  L1D_cache_total_demand_misses: 1619
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 1619
  L1D_cache_misses_per_instruction: 1619
  L1D_cache_instructions_per_misses: 0.000617665

  L1D_cache_request_type_LD:   1565	(55.2418)%
  L1D_cache_request_type_ST:   1268	(44.7582)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 2833 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 2833 ]

  L1D_cache_miss_type_LD:   794	(49.0426)%
  L1D_cache_miss_type_ST:   825	(50.9574)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 4650453
  L1T_cache_total_misses: 1441888	(31.0053%)
  L1T_cache_total_demand_misses: 1441888
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 1.44189e+06
  L1T_cache_misses_per_instruction: 1.44189e+06
  L1T_cache_instructions_per_misses: 6.93535e-07

  L1T_cache_request_type_LD:   2740853	(58.9373)%
  L1T_cache_request_type_ST:   1909600	(41.0627)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 4650453 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 4650453 ]

  L1T_cache_miss_type_LD:   292521	(20.2874)%
  L1T_cache_miss_type_ST:   1149367	(79.7126)%

L2_cache cache stats: 
  L2_cache_total_requests: 2681
  L2_cache_total_misses: 1244	(46.4006%)
  L2_cache_total_demand_misses: 1244
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 1244
  L2_cache_misses_per_instruction: 1244
  L2_cache_instructions_per_misses: 0.000803859

  L2_cache_request_type_LD:   794	(29.6158)%
  L2_cache_request_type_ST:   1887	(70.3842)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 2681 average:     8 | standard deviation: 0 | 0 0 0 0 2681 ]

  L2_cache_miss_type_LD:   503	(40.4341)%
  L2_cache_miss_type_ST:   741	(59.5659)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 2202121
  L2T_cache_total_misses: 1062	(0.0482262%)
  L2T_cache_total_demand_misses: 1062
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 1062
  L2T_cache_misses_per_instruction: 1062
  L2T_cache_instructions_per_misses: 0.00094162

  L2T_cache_request_type_LD:   292521	(13.2836)%
  L2T_cache_request_type_ST:   1909600	(86.7164)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 2202121 average: 28.8119 | standard deviation: 8.14554 | 0 0 0 0 292521 0 1909600 ]

  L2T_cache_miss_type_LD:   661	(62.2411)%
  L2T_cache_miss_type_ST:   401	(37.7589)%


TBE Queries: 2206772
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 65 count: 2206772 average: 0.701984 | standard deviation: 1.64239 | 1789149 321435 74938 16978 2872 54 38 39 35 39 42 46 40 44 45 47 57 49 45 42 49 48 50 48 40 44 59 71 55 53 101 118 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 67 count: 4653286 average: 2.36128 | standard deviation: 1.89832 | 2420801 1057786 829554 299109 41092 3999 36 28 31 32 33 25 24 23 24 21 23 28 30 27 27 32 31 34 26 21 18 22 27 42 81 128 68 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1047 count: 4653286 average: 17.0534 | standard deviation: 15.5919 | 2449546 0 0 2014094 184043 2883 39 3 20 3 1 0 0 60 437 218 220 33 15 15 13 9 10 6 8 5 3 5 9 0 3 2 6 71 10 3 273 22 154 27 17 17 21 100 25 220 91 17 18 9 15 15 8 15 9 15 12 10 9 11 11 11 10 15 9 18 12 27 30 22 32 29 12 10 5 4 12 5 7 4 8 6 6 4 7 5 4 3 1 0 3 1 0 1 0 2 0 0 0 1 1 1 0 0 0 0 0 2 1 1 1 1 1 3 1 0 0 3 1 0 1 1 1 1 0 1 1 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 64 max: 372 count: 2742418 average: 7.06835 | standard deviation: 9.7211 | 2740963 700 245 4 501 5 0 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 1047 count: 1910868 average: 31.3835 | standard deviation: 10.3894 | 1909684 107 568 193 238 51 9 17 1 0 ]
miss_latency_L1Cache: [binsize: 2 max: 322 count: 1188 average: 152.008 | standard deviation: 127.777 | 0 0 416 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 59 1 2 2 1 0 0 126 4 38 8 7 3 3 3 2 5 1 2 0 0 0 2 1 1 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67 4 1 0 0 1 0 0 0 47 202 12 0 3 2 1 1 0 0 104 38 3 2 1 1 1 1 ]
miss_latency_NULL: [binsize: 8 max: 1047 count: 4652098 average: 17.0189 | standard deviation: 15.3085 | 2449130 0 0 2014094 184043 2883 39 3 17 3 1 0 0 0 432 50 199 22 13 11 12 9 9 6 7 4 3 3 9 0 3 2 6 4 5 2 12 15 12 20 15 17 21 100 25 220 91 17 18 9 15 15 8 15 9 15 12 10 9 11 11 11 10 15 9 18 12 27 30 22 32 29 12 10 5 4 12 5 7 4 8 6 6 4 7 5 4 3 1 0 3 1 0 1 0 2 0 0 0 1 1 1 0 0 0 0 0 2 1 1 1 1 1 3 1 0 0 3 1 0 1 1 1 1 0 1 1 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 67 count: 4653286 average: 2.36128 | standard deviation: 1.89832 | 2420801 1057786 829554 299109 41092 3999 36 28 31 32 33 25 24 23 24 21 23 28 30 27 27 32 31 34 26 21 18 22 27 42 81 128 68 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 7 count: 621 average: 2.25282 | standard deviation: 1.15703 | 0 180 227 133 49 23 8 1 ]
Sequencer_1: [binsize: 2 max: 67 count: 2212 average: 19.7301 | standard deviation: 23.3164 | 681 394 73 63 31 31 30 28 31 32 33 25 24 23 24 21 23 28 30 27 27 32 31 34 26 21 18 22 27 42 81 128 68 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 12 count: 3262375 average: 1.59899 | standard deviation: 1.31175 | 0 2374014 441761 181243 109994 63569 33726 26696 18766 8640 3324 636 6 ]
SequencerACC_1: [binsize: 1 max: 10 count: 1388078 average: 4.12524 | standard deviation: 1.48723 | 0 45926 143896 290132 368066 287780 169392 69223 13008 647 8 ]
SequencerACC_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 741 count: 9679 average: 41.1165 | standard deviation: 66.389 | 1689 5875 775 263 171 147 114 82 75 78 45 26 38 27 22 27 22 15 11 9 11 10 4 6 8 9 22 42 23 5 2 1 1 0 4 4 8 6 1 0 0 0 0 0 0 0 1 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 741 count: 4196 average: 56.6285 | standard deviation: 94.3319 | 510 2325 575 131 77 61 39 31 23 32 27 26 38 27 22 27 22 15 11 9 11 10 4 6 8 9 22 42 23 5 2 1 1 0 4 4 8 6 1 0 0 0 0 0 0 0 1 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 4 max: 173 count: 5483 average: 29.2457 | standard deviation: 25.4266 | 0 0 1159 20 732 418 97 2303 51 64 37 48 45 34 30 23 35 13 38 8 36 14 22 14 27 23 7 18 11 17 11 12 17 10 17 8 14 9 13 10 8 7 2 1 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 25 count: 713 average: 11.8948 | standard deviation: 4.57521 | 0 0 0 0 0 0 0 0 0 505 2 2 0 1 0 0 0 0 0 193 0 9 0 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 741 count: 3483 average: 65.7858 | standard deviation: 101.107 | 0 2122 575 131 77 61 39 31 23 32 27 26 38 27 22 27 22 15 11 9 11 10 4 6 8 9 22 42 23 5 2 1 1 0 4 4 8 6 1 0 0 0 0 0 0 0 1 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 2818
system_time: 12
page_reclaims: 744904
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 736

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 6220
L2_TO_L2T_MSG = 726
L2_DATA_GX = 1815
L2T_TO_L1T_DATA = 1170084
L1_DATA_GX = 60
L2_TO_L2T_ACK = 730
L2T_TO_L1T_MSG = 1909600
L2_DATA_S = 6145
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 10
L1_MSG = 0
L2_COHMSG_FWD = 706
L1_DATA_F = 60
L1_DATA_PX = 3075
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 7638400
L2_MSG = 0
L2_COHMSG_INV = 7
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 3
L2_ATOMIC = 0
L2_TO_L2T_DATA = 5310
L1_DATA = 0
L1_COHMSG = 5483
L1_COHMSG_INVACK = 3
L1T_TO_L2T_MSG = 292521
----------------------
total_flits_messages = 11040958
----------------------

DMA = 5940
DATA_GX_OW = 3288
DATA_PX_C = 2460
DATA_PX_D = 615
DATA_GX_C = 822
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:621 full:0 size:[binsize: 1 max: 4 count: 621 average: 1.7343 | standard deviation: 0.803219 | 0 287 229 88 17 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:2212 full:0 size:[binsize: 2 max: 64 count: 2212 average: 9.28933 | standard deviation: 15.4702 | 1179 303 104 58 39 35 31 26 25 24 24 22 21 18 18 18 18 17 16 16 16 16 16 16 22 28 22 16 16 16 10 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=6419984 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=1510937 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=57196 [L2TCache]=0 [L2Cache]=34 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=2845060 [L2TCache]=0 [L2Cache]=2211 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=148352 [L2TCache]=0 [L2Cache]=3016 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=29076 [L2TCache]=0 [L2Cache]=9 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=25 [L2Cache]=0 [L1Cache]=124 [Directory]=12 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=637 [L2Cache]=0 [L1Cache]=3510 [Directory]=303 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=2684 [L2Cache]=0 [L1Cache]=5008 [Directory]=926 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=6 [L2Cache]=0 [L1Cache]=34 [Directory]=3 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=27 [L2Cache]=109 [L1Cache]=20 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=3387 [L2Cache]=3189 [L1Cache]=103 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1560 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1550 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1560 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1550 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00583391 flits/cycle
total_flits_on_link = 22134468
-------------
Total VC Load [0] = 2517 flits
Total VC Load [1] = 2509 flits
Total VC Load [2] = 2489 flits
Total VC Load [3] = 2503 flits
Total VC Load [4] = 1193 flits
Total VC Load [5] = 1194 flits
Total VC Load [6] = 1186 flits
Total VC Load [7] = 1163 flits
Total VC Load [8] = 1080 flits
Total VC Load [9] = 1104 flits
Total VC Load [10] = 1088 flits
Total VC Load [11] = 1084 flits
Total VC Load [12] = 21718 flits
Total VC Load [13] = 21475 flits
Total VC Load [14] = 20963 flits
Total VC Load [15] = 20458 flits
Total VC Load [16] = 2406 flits
Total VC Load [17] = 2412 flits
Total VC Load [18] = 2374 flits
Total VC Load [19] = 2342 flits
Total VC Load [20] = 3963648 flits
Total VC Load [21] = 3967012 flits
Total VC Load [22] = 3965838 flits
Total VC Load [23] = 3965344 flits
Total VC Load [24] = 1539792 flits
Total VC Load [25] = 1540772 flits
Total VC Load [26] = 1540301 flits
Total VC Load [27] = 1538503 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 4.37843e-05 flits/cycle 
Average VC Load [1] = 4.36451e-05 flits/cycle 
Average VC Load [2] = 4.32972e-05 flits/cycle 
Average VC Load [3] = 4.35407e-05 flits/cycle 
Average VC Load [4] = 2.07527e-05 flits/cycle 
Average VC Load [5] = 2.07701e-05 flits/cycle 
Average VC Load [6] = 2.0631e-05 flits/cycle 
Average VC Load [7] = 2.02309e-05 flits/cycle 
Average VC Load [8] = 1.87871e-05 flits/cycle 
Average VC Load [9] = 1.92045e-05 flits/cycle 
Average VC Load [10] = 1.89262e-05 flits/cycle 
Average VC Load [11] = 1.88566e-05 flits/cycle 
Average VC Load [12] = 0.000377794 flits/cycle 
Average VC Load [13] = 0.000373567 flits/cycle 
Average VC Load [14] = 0.00036466 flits/cycle 
Average VC Load [15] = 0.000355876 flits/cycle 
Average VC Load [16] = 4.18534e-05 flits/cycle 
Average VC Load [17] = 4.19578e-05 flits/cycle 
Average VC Load [18] = 4.12967e-05 flits/cycle 
Average VC Load [19] = 4.07401e-05 flits/cycle 
Average VC Load [20] = 0.0689493 flits/cycle 
Average VC Load [21] = 0.0690078 flits/cycle 
Average VC Load [22] = 0.0689874 flits/cycle 
Average VC Load [23] = 0.0689788 flits/cycle 
Average VC Load [24] = 0.0267853 flits/cycle 
Average VC Load [25] = 0.0268024 flits/cycle 
Average VC Load [26] = 0.0267942 flits/cycle 
Average VC Load [27] = 0.0267629 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.38908
-------------
Dynamic_Link_Power = 0.0426656
Static_Link_Power = 0.733365
Total_Link_Power = 0.776031
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00178922, Crossbar: 0.00343576, VC allocator: 0.000375742, SW allocator: 0.00102911, Clock: 0.153216, Total: 0.159846
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69875
Dynamic_Router_Power = 0.159846
Static_Router_Power = 1.53891
Total_Router_Power = 1.69875
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.202511
Total_Static_Power = 2.27227
Total_Power = 2.47478
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  2740853
L1_WThru  1909600
L1_Atomic  0
L1_Replacement  72
Data  0
Data_Done  292521
Ack  0
Ack_Done  1909600
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  292521
I  L1_WThru  1149367
I  L1_Atomic  0 <-- 
I  L1_Replacement  72

S  Load  2448332
S  L1_WThru  760233
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  292521

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1190948
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  718652

 --- L2TCache ---
 - Event Counts -
L1_GETS  292521
L1_Write  1149367
L1_Upgrade_T  746496
L1_Upgrade_NT  13737
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  2
Data_all_Acks  1060
Ack  2
Ack_all  2
WB_Ack  726
Fwd_GETX  447
Fwd_GETS  279
Inv  0

 - Transitions -
NP  L1_GETS  661
NP  L1_Write  401
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  291860
E  L1_Write  1148966
E  L1_Upgrade_NT  13737
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  447
E  Fwd_GETS  279
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  746496
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  2
IS  Data_all_Acks  659
IS  Ack  2
IS  Ack_all  2

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  401
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  726
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  794
L1_GETX  1884
L1_UPGRADE  3
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  1244
WB_Data  10
WB_Data_clean  2
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  12
Unblock_Cancel  0
Exclusive_Unblock  2669
PUTX_ACC  121
DATA_ACC  605

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  503
NP  L1_GETX  741
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  2
SS  L1_UPGRADE  3
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  291
MT  L1_GETX  1141
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  503

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  741

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  5

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  2664
MT_MB  PUTX_ACC  2
MT_MB  DATA_ACC  445

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  10
MT_IIB  WB_Data_clean  2
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  119
MT_IIB  DATA_ACC  160

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  12

 --- L1Cache ---
 - Event Counts -
Load  1565
Ifetch  0
Store  1268
Inv  7
L1_Replacement  0
Fwd_GETX  694
Fwd_GETS  12
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  1229
DataS_fromL1  12
Data_all_Acks  375
Ack  3
Ack_all  3
WB_Ack  0

 - Transitions -
NP  Load  515
NP  Ifetch  0 <-- 
NP  Store  746
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  279
I  Ifetch  0 <-- 
I  Store  76
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  27
S  Ifetch  0 <-- 
S  Store  3
S  Inv  7
S  L1_Replacement  0 <-- 

E  Load  189
E  Ifetch  0 <-- 
E  Store  103
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  485
E  Fwd_GETS  2
E  Fwd_GET_INSTR  0 <-- 

M  Load  555
M  Ifetch  0 <-- 
M  Store  340
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  209
M  Fwd_GETS  10
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  782
IS  DataS_fromL1  12
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  447
IM  Data_all_Acks  375
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  3
SM  Ack_all  3

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  1244
Data  0

 - Transitions -
I  Fetch  1244
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1735241 full:0 size:[binsize: 1 max: 5 count: 1735241 average: 1.02516 | standard deviation: 0.167804 | 0 1694657 37588 2927 63 6 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:466880 full:0 size:[binsize: 1 max: 7 count: 466880 average: 1.17699 | standard deviation: 0.436999 | 0 393640 64843 7563 703 104 25 2 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1735241 full:0 size:[binsize: 1 max: 2 count: 1735241 average: 1.00322 | standard deviation: 0.056641 | 0 1729657 5584 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:466880 full:0 size:[binsize: 1 max: 2 count: 466880 average: 1.02995 | standard deviation: 0.170454 | 0 452897 13983 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:14299 full:0 size:[binsize: 1 max: 3 count: 14299 average: 1.02119 | standard deviation: 0.145093 | 0 13998 299 2 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:2134657 full:0 size:[binsize: 1 max: 4 count: 2134657 average: 1.13869 | standard deviation: 0.39468 | 0 1874950 225747 31561 2399 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:45896 full:0 size:[binsize: 1 max: 3 count: 45896 average: 1.02774 | standard deviation: 0.165692 | 0 44634 1251 11 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:7269 full:0 size:[binsize: 1 max: 1 count: 7269 average:     1 | standard deviation: 0 | 0 7269 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:14299 full:0 size:[binsize: 1 max: 2 count: 14299 average: 1.00462 | standard deviation: 0.0679414 | 0 14233 66 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:2134657 full:0 size:[binsize: 1 max: 2 count: 2134657 average: 1.01337 | standard deviation: 0.114854 | 0 2106117 28540 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:45896 full:0 size:[binsize: 1 max: 2 count: 45896 average: 1.00383 | standard deviation: 0.0619261 | 0 45720 176 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:7269 full:0 size:[binsize: 1 max: 1 count: 7269 average:     1 | standard deviation: 0 | 0 7269 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:22 full:0 size:[binsize: 1 max: 3 count: 22 average: 1.54545 | standard deviation: 0.690066 | 0 12 8 2 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:569 full:0 size:[binsize: 1 max: 3 count: 569 average: 1.04218 | standard deviation: 0.225956 | 0 548 18 3 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:586 full:0 size:[binsize: 1 max: 3 count: 586 average: 1.03584 | standard deviation: 0.222649 | 0 569 13 4 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:6 full:0 size:[binsize: 1 max: 1 count: 6 average:     1 | standard deviation: 0 | 0 6 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:229 full:0 size:[binsize: 1 max: 4 count: 229 average: 1.52402 | standard deviation: 0.878595 | 0 155 41 20 13 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:376 full:0 size:[binsize: 1 max: 48 count: 376 average: 23.5798 | standard deviation: 15.2918 | 0 15 15 13 11 7 5 7 8 7 7 7 8 12 9 7 7 11 8 9 8 5 7 7 7 5 5 5 7 8 4 7 6 6 6 6 2 2 4 3 5 6 7 8 13 23 19 10 2 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.16667 | standard deviation: 0.426401 | 0 10 2 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:497 full:0 size:[binsize: 1 max: 2 count: 497 average: 1.00604 | standard deviation: 0.0777714 | 0 494 3 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:550 full:0 size:[binsize: 1 max: 2 count: 550 average: 1.00545 | standard deviation: 0.0739221 | 0 547 3 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.1 | standard deviation: 0.333333 | 0 9 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:301 full:0 size:[binsize: 1 max: 2 count: 301 average: 1.10299 | standard deviation: 0.305505 | 0 270 31 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:412 full:0 size:[binsize: 1 max: 2 count: 412 average: 1.29369 | standard deviation: 0.457434 | 0 291 121 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:24 full:0 size:[binsize: 1 max: 1 count: 24 average:     1 | standard deviation: 0 | 0 24 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:800 full:0 size:[binsize: 1 max: 2 count: 800 average: 1.0075 | standard deviation: 0.0866567 | 0 794 6 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:962 full:0 size:[binsize: 1 max: 2 count: 962 average: 1.02183 | standard deviation: 0.147825 | 0 941 21 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:6 full:0 size:[binsize: 1 max: 1 count: 6 average:     1 | standard deviation: 0 | 0 6 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.08333 | standard deviation: 0.301511 | 0 11 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:303 full:0 size:[binsize: 1 max: 3 count: 303 average: 1.0264 | standard deviation: 0.181969 | 0 296 6 1 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:926 full:0 size:[binsize: 1 max: 4 count: 926 average: 1.30346 | standard deviation: 0.604488 | 0 711 154 56 5 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:23 full:0 size:[binsize: 1 max: 3 count: 23 average: 1.52174 | standard deviation: 0.738549 | 0 14 6 3 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:817 full:0 size:[binsize: 1 max: 3 count: 817 average: 1.11506 | standard deviation: 0.389821 | 0 743 54 20 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:590 full:0 size:[binsize: 1 max: 25 count: 590 average: 5.28644 | standard deviation: 6.91066 | 0 301 91 21 4 10 10 5 5 11 6 8 8 15 8 8 7 6 10 9 9 11 9 8 6 4 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:7 full:0 size:[binsize: 1 max: 1 count: 7 average:     1 | standard deviation: 0 | 0 7 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:33 full:0 size:[binsize: 1 max: 4 count: 33 average: 1.63636 | standard deviation: 0.829156 | 0 18 10 4 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:909 full:0 size:[binsize: 1 max: 16 count: 909 average: 1.74477 | standard deviation: 1.63221 | 0 534 267 50 31 10 2 1 1 1 1 2 2 1 2 3 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:1750 full:0 size:[binsize: 1 max: 11 count: 1750 average: 2.35714 | standard deviation: 1.75093 | 0 776 352 269 165 83 45 23 16 10 7 4 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 2 count: 9 average: 1.33333 | standard deviation: 0.5 | 0 6 3 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:35 full:0 size:[binsize: 1 max: 1 count: 35 average:     1 | standard deviation: 0 | 0 35 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:1120 full:0 size:[binsize: 1 max: 2 count: 1120 average: 1.00268 | standard deviation: 0.051778 | 0 1117 3 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:1516 full:0 size:[binsize: 1 max: 2 count: 1516 average: 1.08971 | standard deviation: 0.286091 | 0 1380 136 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:45 full:0 size:[binsize: 1 max: 2 count: 45 average: 1.08889 | standard deviation: 0.301511 | 0 41 4 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:1192 full:0 size:[binsize: 1 max: 2 count: 1192 average: 1.02349 | standard deviation: 0.153329 | 0 1164 28 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:1552 full:0 size:[binsize: 1 max: 2 count: 1552 average: 1.14046 | standard deviation: 0.348155 | 0 1334 218 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 2 count: 13 average: 1.07692 | standard deviation: 0.288675 | 0 12 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:542 full:0 size:[binsize: 1 max: 2 count: 542 average: 1.01107 | standard deviation: 0.105312 | 0 536 6 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:1302 full:0 size:[binsize: 1 max: 2 count: 1302 average: 1.05146 | standard deviation: 0.221795 | 0 1235 67 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4 full:0 size:[binsize: 1 max: 1 count: 4 average:     1 | standard deviation: 0 | 0 4 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:47 full:0 size:[binsize: 1 max: 2 count: 47 average: 1.06383 | standard deviation: 0.255377 | 0 44 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:1572 full:0 size:[binsize: 2 max: 60 count: 1572 average: 10.3244 | standard deviation: 15.7696 | 825 168 78 37 27 21 20 19 19 20 19 18 26 28 21 20 18 15 14 14 14 14 14 14 14 14 14 14 14 14 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 2 count: 14 average: 1.21429 | standard deviation: 0.480384 | 0 11 3 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:711 full:0 size:[binsize: 1 max: 3 count: 711 average: 1.07876 | standard deviation: 0.30489 | 0 662 42 7 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:47 full:0 size:[binsize: 1 max: 1 count: 47 average:     1 | standard deviation: 0 | 0 47 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:1572 full:0 size:[binsize: 1 max: 11 count: 1572 average: 1.38041 | standard deviation: 1.29559 | 0 1321 161 22 12 15 9 7 6 7 8 4 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:11 full:0 size:[binsize: 1 max: 1 count: 11 average:     1 | standard deviation: 0 | 0 11 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:702 full:0 size:[binsize: 1 max: 2 count: 702 average: 1.04274 | standard deviation: 0.203395 | 0 672 30 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:50 full:0 size:[binsize: 1 max: 1 count: 50 average:     1 | standard deviation: 0 | 0 50 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:1572 full:0 size:[binsize: 1 max: 2 count: 1572 average: 1.04198 | standard deviation: 0.201838 | 0 1506 66 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:312 full:0 size:[binsize: 1 max: 1 count: 312 average:     1 | standard deviation: 0 | 0 312 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:310 full:0 size:[binsize: 1 max: 1 count: 310 average:     1 | standard deviation: 0 | 0 310 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:312 full:0 size:[binsize: 1 max: 1 count: 312 average:     1 | standard deviation: 0 | 0 312 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:310 full:0 size:[binsize: 1 max: 2 count: 310 average: 1.00323 | standard deviation: 0.056888 | 0 309 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:312 full:0 size:[binsize: 1 max: 16 count: 312 average: 2.95192 | standard deviation: 3.778 | 0 227 5 6 6 8 8 6 6 10 7 5 4 4 4 3 3 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:310 full:0 size:[binsize: 1 max: 16 count: 310 average: 2.92581 | standard deviation: 3.74512 | 0 225 7 6 6 7 6 7 9 6 9 5 4 4 3 3 3 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:312 full:0 size:[binsize: 1 max: 16 count: 312 average: 2.89103 | standard deviation: 3.75067 | 0 227 8 7 7 6 6 7 7 6 7 6 4 4 4 3 3 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:310 full:0 size:[binsize: 1 max: 16 count: 310 average: 2.9871 | standard deviation: 3.81022 | 0 224 6 6 6 7 7 7 8 7 8 6 4 4 4 3 3 ]
