INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/banc_registres/banc_registres.srcs/sources_1/new/banc_registre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banc_registre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/banc_registres/banc_registres.srcs/sim_1/new/TestBancRegistre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestBancRegistre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/banc_registres/banc_registres.srcs/sim_1/new/TestBancRegistre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestBancRegistre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/banc_registres/banc_registres.srcs/sim_1/new/TestBancRegistre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestBancRegistre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/banc_registres/banc_registres.srcs/sim_1/new/TestBancRegistre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestBancRegistre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/banc_registres/banc_registres.srcs/sim_1/new/TestBancRegistre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestBancRegistre
