<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1_map.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 04:44:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  138.370MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            356 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            7 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.773ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[1]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/ipData[5]  (to ipClk_c +)
                   FF                        Streamer1/ipData[4]

   Delay:               7.001ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

      7.001ns physical path delay Packetiser/SLICE_377 to Streamer1/SLICE_362 meets
     20.000ns delay constraint less
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.773ns

 Physical Path Details:

      Data path Packetiser/SLICE_377 to Streamer1/SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_377.CLK to */SLICE_377.Q1 Packetiser/SLICE_377 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_377.Q1 to *SLICE_1549.A0 opRxStream.Destination_Q[1]
CTOF_DEL    ---     0.238 *SLICE_1549.A0 to *SLICE_1549.F0 Streamer1/SLICE_1549
ROUTE         1   e 0.908 *SLICE_1549.F0 to  SLICE_1499.A0 Streamer1/rState_0_sqmuxa_0_a3_8_3
CTOF_DEL    ---     0.238  SLICE_1499.A0 to  SLICE_1499.F0 SLICE_1499
ROUTE         2   e 0.908  SLICE_1499.F0 to *SLICE_1490.A1 Streamer1/rState_0_sqmuxa_8
CTOF_DEL    ---     0.238 *SLICE_1490.A1 to *SLICE_1490.F1 Streamer1/SLICE_1490
ROUTE         2   e 0.908 *SLICE_1490.F1 to */SLICE_370.C1 Streamer1/wUpper_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_370.C1 to */SLICE_370.F1 Streamer1/SLICE_370
ROUTE         2   e 0.908 */SLICE_370.F1 to *SLICE_1550.A0 Streamer1/un1_ipData_1_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1550.A0 to *SLICE_1550.F0 Streamer1/SLICE_1550
ROUTE         4   e 0.908 *SLICE_1550.F0 to */SLICE_362.CE Streamer1/ipDatace[0] (to ipClk_c)
                  --------
                    7.001   (22.2% logic, 77.8% route), 6 logic levels.

Report:  138.370MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            356 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.584ns delay ipReset to Packetiser/SLICE_371 (5.159ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1567.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1567.D0 to *SLICE_1567.F0 Packetiser/SLICE_1567
ROUTE         2   e 0.908 *SLICE_1567.F0 to *SLICE_1493.A0 Packetiser/N_287
CTOF_DEL    ---     0.238 *SLICE_1493.A0 to *SLICE_1493.F0 Packetiser/SLICE_1493
ROUTE         1   e 0.908 *SLICE_1493.F0 to *SLICE_1566.A0 Packetiser/opTxReady_2_sqmuxa_i_0
CTOF_DEL    ---     0.238 *SLICE_1566.A0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE         1   e 0.908 *SLICE_1566.F0 to *SLICE_371.LSR Packetiser/fb_0 (to ipClk_c)
                  --------
                    5.159   (29.6% logic, 70.4% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.475ns delay ipReset to Streamer1/SLICE_313 (5.398ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1494.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1494.A1 to *SLICE_1494.F1 Streamer1/SLICE_1494
ROUTE         7   e 0.908 *SLICE_1494.F1 to *SLICE_1497.A1 Streamer1/N_146
CTOF_DEL    ---     0.238 *SLICE_1497.A1 to *SLICE_1497.F1 Streamer1/SLICE_1497
ROUTE         4   e 0.908 *SLICE_1497.F1 to *SLICE_1496.B0 Streamer1/N_231
CTOF_DEL    ---     0.238 *SLICE_1496.B0 to *SLICE_1496.F0 Streamer1/SLICE_1496
ROUTE         1   e 0.908 *SLICE_1496.F0 to */SLICE_313.D1 Streamer1/opQAMBlock_8_iv_0_0[3]
CTOF_DEL    ---     0.238 */SLICE_313.D1 to */SLICE_313.F1 Streamer1/SLICE_313
ROUTE         1   e 0.001 */SLICE_313.F1 to *SLICE_313.DI1 Streamer1/opQAMBlock_8[3] (to ipClk_c)
                  --------
                    5.398   (32.7% logic, 67.3% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.475ns delay ipReset to Streamer1/SLICE_312 (5.398ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1494.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1494.A1 to *SLICE_1494.F1 Streamer1/SLICE_1494
ROUTE         7   e 0.908 *SLICE_1494.F1 to *SLICE_1496.A1 Streamer1/N_146
CTOF_DEL    ---     0.238 *SLICE_1496.A1 to *SLICE_1496.F1 Streamer1/SLICE_1496
ROUTE         4   e 0.908 *SLICE_1496.F1 to *SLICE_1529.A1 Streamer1/N_170
CTOF_DEL    ---     0.238 *SLICE_1529.A1 to *SLICE_1529.F1 Streamer1/SLICE_1529
ROUTE         1   e 0.908 *SLICE_1529.F1 to */SLICE_312.D0 Streamer1/opQAMBlock_8_iv_0_0[0]
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 Streamer1/SLICE_312
ROUTE         1   e 0.001 */SLICE_312.F0 to *SLICE_312.DI0 Streamer1/opQAMBlock_8[0] (to ipClk_c)
                  --------
                    5.398   (32.7% logic, 67.3% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.475ns delay ipReset to Streamer1/SLICE_312 (5.398ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1494.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1494.A1 to *SLICE_1494.F1 Streamer1/SLICE_1494
ROUTE         7   e 0.908 *SLICE_1494.F1 to *SLICE_1496.A1 Streamer1/N_146
CTOF_DEL    ---     0.238 *SLICE_1496.A1 to *SLICE_1496.F1 Streamer1/SLICE_1496
ROUTE         4   e 0.908 *SLICE_1496.F1 to *SLICE_1532.A0 Streamer1/N_170
CTOF_DEL    ---     0.238 *SLICE_1532.A0 to *SLICE_1532.F0 Streamer1/SLICE_1532
ROUTE         1   e 0.908 *SLICE_1532.F0 to */SLICE_312.D1 Streamer1/opQAMBlock_8_iv_0_0[1]
CTOF_DEL    ---     0.238 */SLICE_312.D1 to */SLICE_312.F1 Streamer1/SLICE_312
ROUTE         1   e 0.001 */SLICE_312.F1 to *SLICE_312.DI1 Streamer1/opQAMBlock_8[1] (to ipClk_c)
                  --------
                    5.398   (32.7% logic, 67.3% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.475ns delay ipReset to Streamer1/SLICE_313 (5.398ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1494.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1494.A1 to *SLICE_1494.F1 Streamer1/SLICE_1494
ROUTE         7   e 0.908 *SLICE_1494.F1 to *SLICE_1496.A1 Streamer1/N_146
CTOF_DEL    ---     0.238 *SLICE_1496.A1 to *SLICE_1496.F1 Streamer1/SLICE_1496
ROUTE         4   e 0.908 *SLICE_1496.F1 to *SLICE_1497.A0 Streamer1/N_170
CTOF_DEL    ---     0.238 *SLICE_1497.A0 to *SLICE_1497.F0 Streamer1/SLICE_1497
ROUTE         1   e 0.908 *SLICE_1497.F0 to */SLICE_313.D0 Streamer1/opQAMBlock_8_iv_0_0[2]
CTOF_DEL    ---     0.238 */SLICE_313.D0 to */SLICE_313.F0 Streamer1/SLICE_313
ROUTE         1   e 0.001 */SLICE_313.F0 to *SLICE_313.DI0 Streamer1/opQAMBlock_8[2] (to ipClk_c)
                  --------
                    5.398   (32.7% logic, 67.3% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.438ns delay ipReset to Streamer1/SLICE_370 (4.013ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1490.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1490.B0 to *SLICE_1490.F0 Streamer1/SLICE_1490
ROUTE         1   e 0.908 *SLICE_1490.F0 to   SLICE_355.B1 Streamer1/wUpper_1_sqmuxa_i
CTOF_DEL    ---     0.238   SLICE_355.B1 to   SLICE_355.F1 SLICE_355
ROUTE         1   e 0.908   SLICE_355.F1 to *SLICE_370.LSR Streamer1/fb (to ipClk_c)
                  --------
                    4.013   (32.1% logic, 67.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_281 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1518.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1518.C1 to *SLICE_1518.F1 Packetiser/SLICE_1518
ROUTE         8   e 0.908 *SLICE_1518.F1 to *SLICE_1516.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1516.A0 to *SLICE_1516.F0 Packetiser/SLICE_1516
ROUTE         1   e 0.908 *SLICE_1516.F0 to */SLICE_281.C0 Packetiser/UART_TxData_13_0_iv_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_281.C0 to */SLICE_281.F0 Packetiser/SLICE_281
ROUTE         1   e 0.001 */SLICE_281.F0 to *SLICE_281.DI0 Packetiser/UART_TxData_13[4] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_279 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1518.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1518.C1 to *SLICE_1518.F1 Packetiser/SLICE_1518
ROUTE         8   e 0.908 *SLICE_1518.F1 to *SLICE_1517.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1517.A0 to *SLICE_1517.F0 Packetiser/SLICE_1517
ROUTE         1   e 0.908 *SLICE_1517.F0 to */SLICE_279.B1 Packetiser/UART_TxData_13_0_iv_0[1]
CTOF_DEL    ---     0.238 */SLICE_279.B1 to */SLICE_279.F1 Packetiser/SLICE_279
ROUTE         1   e 0.001 */SLICE_279.F1 to *SLICE_279.DI1 Packetiser/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_281 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1518.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1518.C1 to *SLICE_1518.F1 Packetiser/SLICE_1518
ROUTE         8   e 0.908 *SLICE_1518.F1 to *SLICE_1537.A1 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1537.A1 to *SLICE_1537.F1 Packetiser/SLICE_1537
ROUTE         1   e 0.908 *SLICE_1537.F1 to */SLICE_281.B1 Packetiser/UART_TxData_13_0_iv_0[5]
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 Packetiser/SLICE_281
ROUTE         1   e 0.001 */SLICE_281.F1 to *SLICE_281.DI1 Packetiser/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_280 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1517.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1517.C1 to *SLICE_1517.F1 Packetiser/SLICE_1517
ROUTE         6   e 0.908 *SLICE_1517.F1 to *SLICE_1518.B0 Packetiser/UART_TxData_5_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1518.B0 to *SLICE_1518.F0 Packetiser/SLICE_1518
ROUTE         1   e 0.908 *SLICE_1518.F0 to */SLICE_280.B1 Packetiser/UART_TxData_13_0_iv_0[3]
CTOF_DEL    ---     0.238 */SLICE_280.B1 to */SLICE_280.F1 Packetiser/SLICE_280
ROUTE         1   e 0.001 */SLICE_280.F1 to *SLICE_280.DI1 Packetiser/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_282 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1516.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1516.C1 to *SLICE_1516.F1 Packetiser/SLICE_1516
ROUTE         8   e 0.908 *SLICE_1516.F1 to *SLICE_1537.A0 Packetiser/UART_TxData_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1537.A0 to *SLICE_1537.F0 Packetiser/SLICE_1537
ROUTE         1   e 0.908 *SLICE_1537.F0 to */SLICE_282.B1 Packetiser/UART_TxData_13_0_iv_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_282.B1 to */SLICE_282.F1 Packetiser/SLICE_282
ROUTE         1   e 0.001 */SLICE_282.F1 to *SLICE_282.DI1 Packetiser/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_279 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1518.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1518.C1 to *SLICE_1518.F1 Packetiser/SLICE_1518
ROUTE         8   e 0.908 *SLICE_1518.F1 to *SLICE_1536.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1536.A0 to *SLICE_1536.F0 Packetiser/SLICE_1536
ROUTE         1   e 0.908 *SLICE_1536.F0 to */SLICE_279.B0 Packetiser/UART_TxData_13_0_iv_1[0]
CTOF_DEL    ---     0.238 */SLICE_279.B0 to */SLICE_279.F0 Packetiser/SLICE_279
ROUTE         1   e 0.001 */SLICE_279.F0 to *SLICE_279.DI0 Packetiser/UART_TxData_13_0_iv_i[0] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_280 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1518.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1518.C1 to *SLICE_1518.F1 Packetiser/SLICE_1518
ROUTE         8   e 0.908 *SLICE_1518.F1 to *SLICE_1536.A1 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1536.A1 to *SLICE_1536.F1 Packetiser/SLICE_1536
ROUTE         1   e 0.908 *SLICE_1536.F1 to */SLICE_280.B0 Packetiser/UART_TxData_13_0_iv_1[2]
CTOF_DEL    ---     0.238 */SLICE_280.B0 to */SLICE_280.F0 Packetiser/SLICE_280
ROUTE         1   e 0.001 */SLICE_280.F0 to *SLICE_280.DI0 Packetiser/UART_TxData_13_0_iv_i[2] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_282 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1518.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1518.C1 to *SLICE_1518.F1 Packetiser/SLICE_1518
ROUTE         8   e 0.908 *SLICE_1518.F1 to *SLICE_1538.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1538.A0 to *SLICE_1538.F0 Packetiser/SLICE_1538
ROUTE         1   e 0.908 *SLICE_1538.F0 to */SLICE_282.C0 Packetiser/UART_TxData_13_0_iv_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 Packetiser/SLICE_282
ROUTE         1   e 0.001 */SLICE_282.F0 to *SLICE_282.DI0 Packetiser/UART_TxData_13[6] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.010ns delay ipReset to Packetiser/UART_Inst/SLICE_267 (3.933ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_146.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_146.B0 to *SLICE_146.FCO Packetiser/UART_Inst/SLICE_146
ROUTE         1   e 0.001 *SLICE_146.FCO to *SLICE_145.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_145.FCI to *SLICE_145.FCO Packetiser/UART_Inst/SLICE_145
ROUTE         1   e 0.001 *SLICE_145.FCO to *SLICE_144.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_144.FCI to *SLICE_144.FCO Packetiser/UART_Inst/SLICE_144
ROUTE         1   e 0.001 *SLICE_144.FCO to *SLICE_143.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_143.FCI to *SLICE_143.FCO Packetiser/UART_Inst/SLICE_143
ROUTE         1   e 0.001 *SLICE_143.FCO to *SLICE_142.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 *SLICE_142.FCI to */SLICE_142.F1 Packetiser/UART_Inst/SLICE_142
ROUTE         1   e 0.908 */SLICE_142.F1 to */SLICE_267.A0 Packetiser/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_267.A0 to */SLICE_267.F0 Packetiser/UART_Inst/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 Packetiser/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    3.933   (53.7% logic, 46.3% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.008ns delay ipReset to Packetiser/UART_Inst/SLICE_267 (3.931ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_146.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_146.B0 to *SLICE_146.FCO Packetiser/UART_Inst/SLICE_146
ROUTE         1   e 0.001 *SLICE_146.FCO to *SLICE_145.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_145.FCI to *SLICE_145.FCO Packetiser/UART_Inst/SLICE_145
ROUTE         1   e 0.001 *SLICE_145.FCO to *SLICE_144.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_144.FCI to *SLICE_144.FCO Packetiser/UART_Inst/SLICE_144
ROUTE         1   e 0.001 *SLICE_144.FCO to *SLICE_143.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_143.FCI to *SLICE_143.FCO Packetiser/UART_Inst/SLICE_143
ROUTE         1   e 0.001 *SLICE_143.FCO to *SLICE_142.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 *SLICE_142.FCI to *SLICE_142.FCO Packetiser/UART_Inst/SLICE_142
ROUTE         1   e 0.001 *SLICE_142.FCO to *SLICE_141.FCI Packetiser/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 *SLICE_141.FCI to */SLICE_141.F0 Packetiser/UART_Inst/SLICE_141
ROUTE         1   e 0.908 */SLICE_141.F0 to */SLICE_267.A1 Packetiser/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_267.A1 to */SLICE_267.F1 Packetiser/UART_Inst/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F1 to *SLICE_267.DI1 Packetiser/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    3.931   (53.7% logic, 46.3% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.942ns delay ipReset to Packetiser/UART_Inst/SLICE_266 (3.865ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_146.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_146.B0 to *SLICE_146.FCO Packetiser/UART_Inst/SLICE_146
ROUTE         1   e 0.001 *SLICE_146.FCO to *SLICE_145.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_145.FCI to *SLICE_145.FCO Packetiser/UART_Inst/SLICE_145
ROUTE         1   e 0.001 *SLICE_145.FCO to *SLICE_144.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_144.FCI to *SLICE_144.FCO Packetiser/UART_Inst/SLICE_144
ROUTE         1   e 0.001 *SLICE_144.FCO to *SLICE_143.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 *SLICE_143.FCI to */SLICE_143.F1 Packetiser/UART_Inst/SLICE_143
ROUTE         1   e 0.908 */SLICE_143.F1 to */SLICE_266.A0 Packetiser/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_266.A0 to */SLICE_266.F0 Packetiser/UART_Inst/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F0 to *SLICE_266.DI0 Packetiser/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    3.865   (52.9% logic, 47.1% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.940ns delay ipReset to Packetiser/UART_Inst/SLICE_266 (3.863ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_146.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_146.B0 to *SLICE_146.FCO Packetiser/UART_Inst/SLICE_146
ROUTE         1   e 0.001 *SLICE_146.FCO to *SLICE_145.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_145.FCI to *SLICE_145.FCO Packetiser/UART_Inst/SLICE_145
ROUTE         1   e 0.001 *SLICE_145.FCO to *SLICE_144.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_144.FCI to *SLICE_144.FCO Packetiser/UART_Inst/SLICE_144
ROUTE         1   e 0.001 *SLICE_144.FCO to *SLICE_143.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_143.FCI to *SLICE_143.FCO Packetiser/UART_Inst/SLICE_143
ROUTE         1   e 0.001 *SLICE_143.FCO to *SLICE_142.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 *SLICE_142.FCI to */SLICE_142.F0 Packetiser/UART_Inst/SLICE_142
ROUTE         1   e 0.908 */SLICE_142.F0 to */SLICE_266.A1 Packetiser/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_266.A1 to */SLICE_266.F1 Packetiser/UART_Inst/SLICE_266
ROUTE         1   e 0.001 */SLICE_266.F1 to *SLICE_266.DI1 Packetiser/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    3.863   (52.9% logic, 47.1% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.874ns delay ipReset to Packetiser/UART_Inst/SLICE_265 (3.797ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_146.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_146.B0 to *SLICE_146.FCO Packetiser/UART_Inst/SLICE_146
ROUTE         1   e 0.001 *SLICE_146.FCO to *SLICE_145.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_145.FCI to *SLICE_145.FCO Packetiser/UART_Inst/SLICE_145
ROUTE         1   e 0.001 *SLICE_145.FCO to *SLICE_144.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 *SLICE_144.FCI to */SLICE_144.F1 Packetiser/UART_Inst/SLICE_144
ROUTE         1   e 0.908 */SLICE_144.F1 to */SLICE_265.A0 Packetiser/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_265.A0 to */SLICE_265.F0 Packetiser/UART_Inst/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 Packetiser/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.797   (52.1% logic, 47.9% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.872ns delay ipReset to Packetiser/UART_Inst/SLICE_265 (3.795ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_146.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_146.B0 to *SLICE_146.FCO Packetiser/UART_Inst/SLICE_146
ROUTE         1   e 0.001 *SLICE_146.FCO to *SLICE_145.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_145.FCI to *SLICE_145.FCO Packetiser/UART_Inst/SLICE_145
ROUTE         1   e 0.001 *SLICE_145.FCO to *SLICE_144.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_144.FCI to *SLICE_144.FCO Packetiser/UART_Inst/SLICE_144
ROUTE         1   e 0.001 *SLICE_144.FCO to *SLICE_143.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 *SLICE_143.FCI to */SLICE_143.F0 Packetiser/UART_Inst/SLICE_143
ROUTE         1   e 0.908 */SLICE_143.F0 to */SLICE_265.A1 Packetiser/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_265.A1 to */SLICE_265.F1 Packetiser/UART_Inst/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F1 to *SLICE_265.DI1 Packetiser/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.795   (52.0% logic, 48.0% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.806ns delay ipReset to Packetiser/UART_Inst/SLICE_264 (3.729ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_146.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_146.B0 to *SLICE_146.FCO Packetiser/UART_Inst/SLICE_146
ROUTE         1   e 0.001 *SLICE_146.FCO to *SLICE_145.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 *SLICE_145.FCI to */SLICE_145.F1 Packetiser/UART_Inst/SLICE_145
ROUTE         1   e 0.908 */SLICE_145.F1 to */SLICE_264.A0 Packetiser/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_264.A0 to */SLICE_264.F0 Packetiser/UART_Inst/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 Packetiser/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.729   (51.2% logic, 48.8% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.804ns delay ipReset to Packetiser/UART_Inst/SLICE_264 (3.727ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_146.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_146.B0 to *SLICE_146.FCO Packetiser/UART_Inst/SLICE_146
ROUTE         1   e 0.001 *SLICE_146.FCO to *SLICE_145.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_145.FCI to *SLICE_145.FCO Packetiser/UART_Inst/SLICE_145
ROUTE         1   e 0.001 *SLICE_145.FCO to *SLICE_144.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 *SLICE_144.FCI to */SLICE_144.F0 Packetiser/UART_Inst/SLICE_144
ROUTE         1   e 0.908 */SLICE_144.F0 to */SLICE_264.A1 Packetiser/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_264.A1 to */SLICE_264.F1 Packetiser/UART_Inst/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F1 to *SLICE_264.DI1 Packetiser/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.727   (51.2% logic, 48.8% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.736ns delay ipReset to Packetiser/UART_Inst/SLICE_263 (3.659ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_146.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_146.B0 to *SLICE_146.FCO Packetiser/UART_Inst/SLICE_146
ROUTE         1   e 0.001 *SLICE_146.FCO to *SLICE_145.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 *SLICE_145.FCI to */SLICE_145.F0 Packetiser/UART_Inst/SLICE_145
ROUTE         1   e 0.908 */SLICE_145.F0 to */SLICE_263.A1 Packetiser/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_263.A1 to */SLICE_263.F1 Packetiser/UART_Inst/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F1 to *SLICE_263.DI1 Packetiser/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.659   (50.3% logic, 49.7% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_284 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_230.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.B0 to */SLICE_230.F0 Packetiser/SLICE_230
ROUTE         4   e 0.232 */SLICE_230.F0 to */SLICE_230.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_230.B1 to */SLICE_230.F1 Packetiser/SLICE_230
ROUTE         2   e 0.908 */SLICE_230.F1 to */SLICE_284.B0 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_284.B0 to */SLICE_284.F0 Packetiser/SLICE_284
ROUTE         1   e 0.001 */SLICE_284.F0 to *SLICE_284.DI0 Packetiser/N_83_i (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_284 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_230.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.B0 to */SLICE_230.F0 Packetiser/SLICE_230
ROUTE         4   e 0.232 */SLICE_230.F0 to */SLICE_230.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_230.B1 to */SLICE_230.F1 Packetiser/SLICE_230
ROUTE         2   e 0.908 */SLICE_230.F1 to */SLICE_284.A1 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_284.A1 to */SLICE_284.F1 Packetiser/SLICE_284
ROUTE         1   e 0.001 */SLICE_284.F1 to *SLICE_284.DI1 Packetiser/N_41s (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_283 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1514.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1514.D0 to *SLICE_1514.F0 Packetiser/SLICE_1514
ROUTE         5   e 0.908 *SLICE_1514.F0 to */SLICE_283.B1 Packetiser/UART_TxSend_0_sqmuxa_1_i_o2
CTOF_DEL    ---     0.238 */SLICE_283.B1 to */SLICE_283.F1 Packetiser/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.A0 Packetiser/UART_TxSend_0_sqmuxa_1_i_0
CTOF_DEL    ---     0.238 */SLICE_283.A0 to */SLICE_283.F0 Packetiser/SLICE_283
ROUTE         1   e 0.001 */SLICE_283.F0 to *SLICE_283.DI0 Packetiser/fb (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.563ns delay ipReset to Streamer1/SLICE_312 (3.337ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1491.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1491.C1 to *SLICE_1491.F1 Streamer1/SLICE_1491
ROUTE         8   e 0.232 *SLICE_1491.F1 to *SLICE_1491.A0 Streamer1/N_125_1
CTOF_DEL    ---     0.238 *SLICE_1491.A0 to *SLICE_1491.F0 Streamer1/SLICE_1491
ROUTE         2   e 0.908 *SLICE_1491.F0 to */SLICE_312.CE Streamer1/opQAMBlock_4_sqmuxa_i_0 (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.563ns delay ipReset to Streamer1/SLICE_313 (3.337ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1491.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1491.C1 to *SLICE_1491.F1 Streamer1/SLICE_1491
ROUTE         8   e 0.232 *SLICE_1491.F1 to *SLICE_1491.A0 Streamer1/N_125_1
CTOF_DEL    ---     0.238 *SLICE_1491.A0 to *SLICE_1491.F0 Streamer1/SLICE_1491
ROUTE         2   e 0.908 *SLICE_1491.F0 to */SLICE_313.CE Streamer1/opQAMBlock_4_sqmuxa_i_0 (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.312ns delay ipReset to Packetiser/UART_Inst/SLICE_263 (3.235ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_146.B0 ipReset_c
CTOF1_DEL   ---     0.367 */SLICE_146.B0 to */SLICE_146.F1 Packetiser/UART_Inst/SLICE_146
ROUTE         1   e 0.908 */SLICE_146.F1 to */SLICE_263.A0 Packetiser/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_263.A0 to */SLICE_263.F0 Packetiser/UART_Inst/SLICE_263
ROUTE         1   e 0.001 */SLICE_263.F0 to *SLICE_263.DI0 Packetiser/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.235   (43.8% logic, 56.2% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_369 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1491.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1491.C1 to *SLICE_1491.F1 Streamer1/SLICE_1491
ROUTE         8   e 0.908 *SLICE_1491.F1 to *SLICE_369.LSR Streamer1/N_125_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_130 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1534.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1534.A1 to  SLICE_1534.F1 SLICE_1534
ROUTE         5   e 0.908  SLICE_1534.F1 to *SLICE_130.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_133 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1534.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1534.A1 to  SLICE_1534.F1 SLICE_1534
ROUTE         5   e 0.908  SLICE_1534.F1 to *SLICE_133.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_125 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1491.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1491.C1 to *SLICE_1491.F1 Streamer1/SLICE_1491
ROUTE         8   e 0.908 *SLICE_1491.F1 to *SLICE_125.LSR Streamer1/N_125_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_187 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1502.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1502.A0 to *SLICE_1502.F0 Control/SLICE_1502
ROUTE         4   e 0.908 *SLICE_1502.F0 to *SLICE_187.LSR Control/un1_ipReset_1_i_0_o3_RNIRF5A1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_251 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1511.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1511.C0 to *SLICE_1511.F0 Packetiser/UART_Inst/SLICE_1511
ROUTE         2   e 0.908 *SLICE_1511.F0 to *SLICE_251.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_252 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1511.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1511.C0 to *SLICE_1511.F0 Packetiser/UART_Inst/SLICE_1511
ROUTE         2   e 0.908 *SLICE_1511.F0 to *SLICE_252.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_250 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1527.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1527.A1 to *SLICE_1527.F1 Packetiser/UART_Inst/SLICE_1527
ROUTE         2   e 0.908 *SLICE_1527.F1 to *SLICE_250.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_126 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1491.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1491.C1 to *SLICE_1491.F1 Streamer1/SLICE_1491
ROUTE         8   e 0.908 *SLICE_1491.F1 to *SLICE_126.LSR Streamer1/N_125_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_386 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_230.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.B0 to */SLICE_230.F0 Packetiser/SLICE_230
ROUTE         4   e 0.908 */SLICE_230.F0 to *SLICE_386.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_134 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1534.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1534.A1 to  SLICE_1534.F1 SLICE_1534
ROUTE         5   e 0.908  SLICE_1534.F1 to *SLICE_134.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_150 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1565.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1565.A0 to *SLICE_1565.F0 Packetiser/SLICE_1565
ROUTE         4   e 0.908 *SLICE_1565.F0 to *SLICE_150.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_189 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1502.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1502.A0 to *SLICE_1502.F0 Control/SLICE_1502
ROUTE         4   e 0.908 *SLICE_1502.F0 to *SLICE_189.LSR Control/un1_ipReset_1_i_0_o3_RNIRF5A1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_151 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1565.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1565.A0 to *SLICE_1565.F0 Packetiser/SLICE_1565
ROUTE         4   e 0.908 *SLICE_1565.F0 to *SLICE_151.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_190 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1502.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1502.A0 to *SLICE_1502.F0 Control/SLICE_1502
ROUTE         4   e 0.908 *SLICE_1502.F0 to *SLICE_190.LSR Control/un1_ipReset_1_i_0_o3_RNIRF5A1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_277 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1512.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1512.C0 to *SLICE_1512.F0 Packetiser/UART_Inst/SLICE_1512
ROUTE         1   e 0.908 *SLICE_1512.F0 to *SLICE_277.LSR Packetiser/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_123 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1491.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1491.C1 to *SLICE_1491.F1 Streamer1/SLICE_1491
ROUTE         8   e 0.908 *SLICE_1491.F1 to *SLICE_123.LSR Streamer1/N_125_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_153 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1565.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1565.A0 to *SLICE_1565.F0 Packetiser/SLICE_1565
ROUTE         4   e 0.908 *SLICE_1565.F0 to *SLICE_153.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_127 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1491.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1491.C1 to *SLICE_1491.F1 Streamer1/SLICE_1491
ROUTE         8   e 0.908 *SLICE_1491.F1 to *SLICE_127.LSR Streamer1/N_125_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_131 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1534.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1534.A1 to  SLICE_1534.F1 SLICE_1534
ROUTE         5   e 0.908  SLICE_1534.F1 to *SLICE_131.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_128 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1491.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1491.C1 to *SLICE_1491.F1 Streamer1/SLICE_1491
ROUTE         8   e 0.908 *SLICE_1491.F1 to *SLICE_128.LSR Streamer1/N_125_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_249 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1527.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1527.A1 to *SLICE_1527.F1 Packetiser/UART_Inst/SLICE_1527
ROUTE         2   e 0.908 *SLICE_1527.F1 to *SLICE_249.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_152 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1565.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1565.A0 to *SLICE_1565.F0 Packetiser/SLICE_1565
ROUTE         4   e 0.908 *SLICE_1565.F0 to *SLICE_152.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_230 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1574.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1574.B0 to *SLICE_1574.F0 Packetiser/SLICE_1574
ROUTE         1   e 0.908 *SLICE_1574.F0 to *SLICE_230.LSR Packetiser/BytesReceived_5[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_124 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1491.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1491.C1 to *SLICE_1491.F1 Streamer1/SLICE_1491
ROUTE         8   e 0.908 *SLICE_1491.F1 to *SLICE_124.LSR Streamer1/N_125_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_132 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1534.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1534.A1 to  SLICE_1534.F1 SLICE_1534
ROUTE         5   e 0.908  SLICE_1534.F1 to *SLICE_132.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_188 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1502.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1502.A0 to *SLICE_1502.F0 Control/SLICE_1502
ROUTE         4   e 0.908 *SLICE_1502.F0 to *SLICE_188.LSR Control/un1_ipReset_1_i_0_o3_RNIRF5A1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_287 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1567.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1567.D0 to *SLICE_1567.F0 Packetiser/SLICE_1567
ROUTE         2   e 0.908 *SLICE_1567.F0 to */SLICE_287.A0 Packetiser/N_287
CTOF_DEL    ---     0.238 */SLICE_287.A0 to */SLICE_287.F0 Packetiser/SLICE_287
ROUTE         1   e 0.001 */SLICE_287.F0 to *SLICE_287.DI0 Packetiser/txState_nss[0] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_260 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1509.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1509.B0 to *SLICE_1509.F0 Packetiser/UART_Inst/SLICE_1509
ROUTE         4   e 0.908 *SLICE_1509.F0 to */SLICE_260.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_1507 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to *SLICE_1507.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_244 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_244.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_382 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1524.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1524.C1 to *SLICE_1524.F1 Packetiser/SLICE_1524
ROUTE         4   e 0.908 *SLICE_1524.F1 to */SLICE_382.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_383 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1524.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1524.C1 to *SLICE_1524.F1 Packetiser/SLICE_1524
ROUTE         4   e 0.908 *SLICE_1524.F1 to */SLICE_383.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_278 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1531.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1531.C1 to *SLICE_1531.F1 Packetiser/UART_Inst/SLICE_1531
ROUTE         1   e 0.908 *SLICE_1531.F1 to */SLICE_278.CE Packetiser/UART_Inst/opTxBusy_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_386 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1568.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1568.B0 to *SLICE_1568.F0 Packetiser/SLICE_1568
ROUTE         2   e 0.908 *SLICE_1568.F0 to */SLICE_386.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_243 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1571.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1571.C0 to *SLICE_1571.F0 Packetiser/SLICE_1571
ROUTE         4   e 0.908 *SLICE_1571.F0 to */SLICE_243.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_367 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_359.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_359.C1 to */SLICE_359.F1 Streamer1/SLICE_359
ROUTE         4   e 0.908 */SLICE_359.F1 to */SLICE_367.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_378 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.C0 to *SLICE_1570.F0 Packetiser/SLICE_1570
ROUTE         4   e 0.908 *SLICE_1570.F0 to */SLICE_378.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_274 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_277.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 Packetiser/UART_Inst/SLICE_277
ROUTE         5   e 0.908 */SLICE_277.F0 to */SLICE_274.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_173 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1501.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1501.A0 to *SLICE_1501.F0 Control/SLICE_1501
ROUTE         4   e 0.908 *SLICE_1501.F0 to */SLICE_173.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_198 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_198.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_197 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_197.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_201 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_201.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_202 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_202.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_374 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_374.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_203 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_203.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_375 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_375.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_177 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_177.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_199 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_199.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_178 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_178.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_394 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1558.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1558.A0 to *SLICE_1558.F0 Control/SLICE_1558
ROUTE         8   e 0.908 *SLICE_1558.F0 to */SLICE_394.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_373 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_373.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_399 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D0 to *SLICE_1519.F0 Control/SLICE_1519
ROUTE         4   e 0.908 *SLICE_1519.F0 to */SLICE_399.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_176 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_176.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_180 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_180.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_181 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_181.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_236 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_236.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_185 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_185.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_189 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_189.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_281 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1514.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1514.D0 to *SLICE_1514.F0 Packetiser/SLICE_1514
ROUTE         5   e 0.908 *SLICE_1514.F0 to */SLICE_281.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_280 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1514.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1514.D0 to *SLICE_1514.F0 Packetiser/SLICE_1514
ROUTE         5   e 0.908 *SLICE_1514.F0 to */SLICE_280.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_268 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1510.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1510.C0 to *SLICE_1510.F0 Packetiser/UART_Inst/SLICE_1510
ROUTE         4   e 0.908 *SLICE_1510.F0 to */SLICE_268.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_258 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1509.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1509.B0 to *SLICE_1509.F0 Packetiser/UART_Inst/SLICE_1509
ROUTE         4   e 0.908 *SLICE_1509.F0 to */SLICE_258.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_269 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1510.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1510.C0 to *SLICE_1510.F0 Packetiser/UART_Inst/SLICE_1510
ROUTE         4   e 0.908 *SLICE_1510.F0 to */SLICE_269.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_365 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_359.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_359.C1 to */SLICE_359.F1 Streamer1/SLICE_359
ROUTE         4   e 0.908 */SLICE_359.F1 to */SLICE_365.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_184 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_184.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_188 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_188.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_403 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1569.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1569.C0 to *SLICE_1569.F0 Packetiser/SLICE_1569
ROUTE         4   e 0.908 *SLICE_1569.F0 to */SLICE_403.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_234 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_234.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_400 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D0 to *SLICE_1519.F0 Control/SLICE_1519
ROUTE         4   e 0.908 *SLICE_1519.F0 to */SLICE_400.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_259 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1509.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1509.B0 to *SLICE_1509.F0 Packetiser/UART_Inst/SLICE_1509
ROUTE         4   e 0.908 *SLICE_1509.F0 to */SLICE_259.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_273 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_277.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 Packetiser/UART_Inst/SLICE_277
ROUTE         5   e 0.908 */SLICE_277.F0 to */SLICE_273.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_231 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_231.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_235 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_235.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_238 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_238.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_366 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_359.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_359.C1 to */SLICE_359.F1 Streamer1/SLICE_359
ROUTE         4   e 0.908 */SLICE_359.F1 to */SLICE_366.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_395 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1558.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1558.A0 to *SLICE_1558.F0 Control/SLICE_1558
ROUTE         8   e 0.908 *SLICE_1558.F0 to */SLICE_395.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_404 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1569.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1569.C0 to *SLICE_1569.F0 Packetiser/SLICE_1569
ROUTE         4   e 0.908 *SLICE_1569.F0 to */SLICE_404.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_401 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D0 to *SLICE_1519.F0 Control/SLICE_1519
ROUTE         4   e 0.908 *SLICE_1519.F0 to */SLICE_401.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_186 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_186.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_190 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_190.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_405 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1569.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1569.C0 to *SLICE_1569.F0 Packetiser/SLICE_1569
ROUTE         4   e 0.908 *SLICE_1569.F0 to */SLICE_405.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_282 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1514.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1514.D0 to *SLICE_1514.F0 Packetiser/SLICE_1514
ROUTE         5   e 0.908 *SLICE_1514.F0 to */SLICE_282.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_270 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1510.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1510.C0 to *SLICE_1510.F0 Packetiser/UART_Inst/SLICE_1510
ROUTE         4   e 0.908 *SLICE_1510.F0 to */SLICE_270.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_182 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_182.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_245 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_245.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_362 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1550.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1550.B0 to *SLICE_1550.F0 Streamer1/SLICE_1550
ROUTE         4   e 0.908 *SLICE_1550.F0 to */SLICE_362.CE Streamer1/ipDatace[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_247 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_247.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_361 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1550.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1550.B0 to *SLICE_1550.F0 Streamer1/SLICE_1550
ROUTE         4   e 0.908 *SLICE_1550.F0 to */SLICE_361.CE Streamer1/ipDatace[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_248 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_248.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_388 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1558.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1558.A0 to *SLICE_1558.F0 Control/SLICE_1558
ROUTE         8   e 0.908 *SLICE_1558.F0 to */SLICE_388.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_240 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1571.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1571.C0 to *SLICE_1571.F0 Packetiser/SLICE_1571
ROUTE         4   e 0.908 *SLICE_1571.F0 to */SLICE_240.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_172 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1501.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1501.A0 to *SLICE_1501.F0 Control/SLICE_1501
ROUTE         4   e 0.908 *SLICE_1501.F0 to */SLICE_172.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_241 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1571.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1571.C0 to *SLICE_1571.F0 Packetiser/SLICE_1571
ROUTE         4   e 0.908 *SLICE_1571.F0 to */SLICE_241.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_363 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1550.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1550.B0 to *SLICE_1550.F0 Streamer1/SLICE_1550
ROUTE         4   e 0.908 *SLICE_1550.F0 to */SLICE_363.CE Streamer1/ipDatace[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_276 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_277.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 Packetiser/UART_Inst/SLICE_277
ROUTE         5   e 0.908 */SLICE_277.F0 to */SLICE_276.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_390 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1558.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1558.A0 to *SLICE_1558.F0 Control/SLICE_1558
ROUTE         8   e 0.908 *SLICE_1558.F0 to */SLICE_390.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_385 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1524.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1524.C1 to *SLICE_1524.F1 Packetiser/SLICE_1524
ROUTE         4   e 0.908 *SLICE_1524.F1 to */SLICE_385.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_174 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1501.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1501.A0 to *SLICE_1501.F0 Control/SLICE_1501
ROUTE         4   e 0.908 *SLICE_1501.F0 to */SLICE_174.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_377 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.C0 to *SLICE_1570.F0 Packetiser/SLICE_1570
ROUTE         4   e 0.908 *SLICE_1570.F0 to */SLICE_377.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_193 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_193.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_396 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1558.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1558.A0 to *SLICE_1558.F0 Control/SLICE_1558
ROUTE         8   e 0.908 *SLICE_1558.F0 to */SLICE_396.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_194 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_194.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_380 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.C0 to *SLICE_1570.F0 Packetiser/SLICE_1570
ROUTE         4   e 0.908 *SLICE_1570.F0 to */SLICE_380.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_195 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_195.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_389 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1558.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1558.A0 to *SLICE_1558.F0 Control/SLICE_1558
ROUTE         8   e 0.908 *SLICE_1558.F0 to */SLICE_389.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_232 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_232.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_398 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D0 to *SLICE_1519.F0 Control/SLICE_1519
ROUTE         4   e 0.908 *SLICE_1519.F0 to */SLICE_398.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_187 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_187.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_175 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_175.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_196 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_196.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_402 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1569.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1569.C0 to *SLICE_1569.F0 Packetiser/SLICE_1569
ROUTE         4   e 0.908 *SLICE_1569.F0 to */SLICE_402.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_237 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_237.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_200 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_200.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_360 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1550.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1550.B0 to *SLICE_1550.F0 Streamer1/SLICE_1550
ROUTE         4   e 0.908 *SLICE_1550.F0 to */SLICE_360.CE Streamer1/ipDatace[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_179 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_179.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_277 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1508.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1508.A0 to *SLICE_1508.F0 Packetiser/UART_Inst/SLICE_1508
ROUTE         1   e 0.908 *SLICE_1508.F0 to */SLICE_277.CE Packetiser/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_271 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1510.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1510.C0 to *SLICE_1510.F0 Packetiser/UART_Inst/SLICE_1510
ROUTE         4   e 0.908 *SLICE_1510.F0 to */SLICE_271.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_275 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_277.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 Packetiser/UART_Inst/SLICE_277
ROUTE         5   e 0.908 */SLICE_277.F0 to */SLICE_275.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_246 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_246.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_183 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1519.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1519.D1 to *SLICE_1519.F1 Control/SLICE_1519
ROUTE        16   e 0.908 *SLICE_1519.F1 to */SLICE_183.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_384 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1524.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1524.C1 to *SLICE_1524.F1 Packetiser/SLICE_1524
ROUTE         4   e 0.908 *SLICE_1524.F1 to */SLICE_384.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_242 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1571.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1571.C0 to *SLICE_1571.F0 Packetiser/SLICE_1571
ROUTE         4   e 0.908 *SLICE_1571.F0 to */SLICE_242.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_364 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_359.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_359.C1 to */SLICE_359.F1 Streamer1/SLICE_359
ROUTE         4   e 0.908 */SLICE_359.F1 to */SLICE_364.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_387 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1558.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1558.A0 to *SLICE_1558.F0 Control/SLICE_1558
ROUTE         8   e 0.908 *SLICE_1558.F0 to */SLICE_387.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_279 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1514.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1514.D0 to *SLICE_1514.F0 Packetiser/SLICE_1514
ROUTE         5   e 0.908 *SLICE_1514.F0 to */SLICE_279.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_261 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1509.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1509.B0 to *SLICE_1509.F0 Packetiser/UART_Inst/SLICE_1509
ROUTE         4   e 0.908 *SLICE_1509.F0 to */SLICE_261.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_233 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1515.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1515.C0 to *SLICE_1515.F0 Packetiser/SLICE_1515
ROUTE        14   e 0.908 *SLICE_1515.F0 to */SLICE_233.CE Packetiser/N_277_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_393 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1558.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1558.A0 to *SLICE_1558.F0 Control/SLICE_1558
ROUTE         8   e 0.908 *SLICE_1558.F0 to */SLICE_393.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_171 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1501.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1501.A0 to *SLICE_1501.F0 Control/SLICE_1501
ROUTE         4   e 0.908 *SLICE_1501.F0 to */SLICE_171.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_192 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_192.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_372 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1530.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1530.B1 to *SLICE_1530.F1 Control/SLICE_1530
ROUTE        16   e 0.908 *SLICE_1530.F1 to */SLICE_372.CE Control/N_235_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_379 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.C0 to *SLICE_1570.F0 Packetiser/SLICE_1570
ROUTE         4   e 0.908 *SLICE_1570.F0 to */SLICE_379.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_381 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1568.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1568.B0 to *SLICE_1568.F0 Packetiser/SLICE_1568
ROUTE         2   e 0.908 *SLICE_1568.F0 to */SLICE_381.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.071ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1526.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1526.C1 to *SLICE_1526.F1 Packetiser/UART_Inst/SLICE_1526
ROUTE         1   e 0.908 *SLICE_1526.F1 to *_Tx_MGIOL.LSR Packetiser.UART_Inst.opTx_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.068ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_230.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.B0 to */SLICE_230.F0 Packetiser/SLICE_230
ROUTE         4   e 0.908 */SLICE_230.F0 to *set_MGIOL.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.967ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1562.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.C0 to *SLICE_1562.F0 Packetiser/UART_Inst/SLICE_1562
ROUTE         1   e 0.908 *SLICE_1562.F0 to *x_MGIOL.ONEG0 Packetiser.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.909ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1561.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1561.B0 to *SLICE_1561.F0 Packetiser/UART_Inst/SLICE_1561
ROUTE         1   e 0.908 *SLICE_1561.F0 to *T_Tx_MGIOL.CE Packetiser.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.904ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.037ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1513.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1513.A0 to *SLICE_1513.F0 Packetiser/SLICE_1513
ROUTE         1   e 0.908 *SLICE_1513.F0 to *eset_MGIOL.CE Packetiser.N_113_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.614ns delay ipReset to ipReset_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.614ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Packetiser/SLICE_286 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_286.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_286.D1 to */SLICE_286.F1 Packetiser/SLICE_286
ROUTE         1   e 0.232 */SLICE_286.F1 to */SLICE_286.D0 Packetiser/rxState_srsts_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_286.D0 to */SLICE_286.F0 Packetiser/SLICE_286
ROUTE         1   e 0.001 */SLICE_286.F0 to *SLICE_286.DI0 Packetiser/N_90_i (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[0] to Register/SLICE_331 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to */SLICE_331.C0 ipBtn_c[0]
CTOOFX_DEL  ---     0.399 */SLICE_331.C0 to *LICE_331.OFX0 Register/SLICE_331
ROUTE         1   e 0.001 *LICE_331.OFX0 to *SLICE_331.DI0 Register/opRdData_6[0] (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[1] to Register/SLICE_332 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to */SLICE_332.C0 ipBtn_c[1]
CTOOFX_DEL  ---     0.399 */SLICE_332.C0 to *LICE_332.OFX0 Register/SLICE_332
ROUTE         1   e 0.001 *LICE_332.OFX0 to *SLICE_332.DI0 Register/opRdData_6[1] (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[2] to Register/SLICE_333 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to */SLICE_333.C0 ipBtn_c[2]
CTOOFX_DEL  ---     0.399 */SLICE_333.C0 to *LICE_333.OFX0 Register/SLICE_333
ROUTE         1   e 0.001 *LICE_333.OFX0 to *SLICE_333.DI0 Register/opRdData_6[2] (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[3] to Register/SLICE_334 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to */SLICE_334.C0 ipBtn_c[3]
CTOOFX_DEL  ---     0.399 */SLICE_334.C0 to *LICE_334.OFX0 Register/SLICE_334
ROUTE         1   e 0.001 *LICE_334.OFX0 to *SLICE_334.DI0 Register/opRdData_6[3] (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_155 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_155.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_156 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_156.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_157 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_157.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_158 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_158.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_159 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_159.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_160 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_160.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_161 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_161.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_162 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_162.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_163 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_163.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_164 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_164.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_165 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_165.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_166 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_166.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_167 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_167.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_168 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_168.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_169 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_169.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_170 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_170.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_350 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_350.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_16 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_16.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_79 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_79.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_14 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_14.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_18 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_18.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_23 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_23.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_27 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_27.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_43 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_43.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_47 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_47.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_51 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_51.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_56 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_56.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_241 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_241.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_290 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_290.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_292 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_292.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_243 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_243.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_21 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_21.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_12 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_12.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_358 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_358.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_377 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_377.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_379 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_379.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_385 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_385.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_404 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_404.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_405 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_405.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_13 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_13.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_22 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_22.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_30 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_30.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_29 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_29.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_49 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_49.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_55 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_55.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_302 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_302.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_310 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_310.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_304 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_304.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_296 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_296.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_308 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_308.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_81 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_81.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_380 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_380.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_294 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_294.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_382 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_382.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_298 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_298.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_384 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_384.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_300 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_300.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_402 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_402.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_80 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_80.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_359 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_359.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_240 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_240.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_25 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_25.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_283 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_283.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_17 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_17.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_293 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_293.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_26 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_26.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_297 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_297.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_46 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_46.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_301 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_301.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_45 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_45.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_306 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_306.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_54 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_54.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_305 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_305.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_309 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_309.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_229 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_229.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_50 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_50.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_307 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_307.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_78 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_78.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_403 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_403.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_222 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_222.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_48 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_48.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_311 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_311.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_378 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_378.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_299 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_299.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_11 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_11.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_53 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_53.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_242 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_242.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_19 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_19.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_24 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_24.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_291 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_291.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_295 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_295.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_28 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_28.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_383 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_383.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_303 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_303.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_44 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_44.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_15 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_15.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to SLICE_355 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to   SLICE_355.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_355.A0 to   SLICE_355.F0 SLICE_355
ROUTE         1   e 0.001   SLICE_355.F0 to  SLICE_355.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_175 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_175.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 Control/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 Control/N_302_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_289 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_289.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.D0 to */SLICE_289.F0 Packetiser/SLICE_289
ROUTE         1   e 0.001 */SLICE_289.F0 to *SLICE_289.DI0 Packetiser/N_205_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_386 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_386.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 Packetiser/SLICE_386
ROUTE         1   e 0.001 */SLICE_386.F0 to *SLICE_386.DI0 Packetiser/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_230 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_230.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.B0 to */SLICE_230.F0 Packetiser/SLICE_230
ROUTE         4   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_175 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_175.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 Control/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 Control/N_313_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_261 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_261.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_261.C1 to */SLICE_261.F1 Packetiser/UART_Inst/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F1 to *SLICE_261.DI1 Packetiser/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_177 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_177.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 Control/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 Control/N_346_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_289 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_289.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_289.D1 to */SLICE_289.F1 Packetiser/SLICE_289
ROUTE         1   e 0.001 */SLICE_289.F1 to *SLICE_289.DI1 Packetiser/N_203_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_179 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_179.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 Control/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 Control/N_390_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_183 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_183.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_183.D0 to */SLICE_183.F0 Control/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F0 to *SLICE_183.DI0 Control/N_478_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_179 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_179.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 Control/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 Control/N_401_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_271 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_271.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_271.D0 to */SLICE_271.F0 Packetiser/UART_Inst/SLICE_271
ROUTE         1   e 0.001 */SLICE_271.F0 to *SLICE_271.DI0 Packetiser/UART_Inst/txData_8[6] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_181 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_181.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 Control/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 Control/N_434_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_261 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_261.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 Packetiser/UART_Inst/SLICE_261
ROUTE         1   e 0.001 */SLICE_261.F0 to *SLICE_261.DI0 Packetiser/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_177 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_177.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 Control/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 Control/N_357_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_285 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_285.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_285.D0 to */SLICE_285.F0 Packetiser/SLICE_285
ROUTE         1   e 0.001 */SLICE_285.F0 to *SLICE_285.DI0 Packetiser/N_86_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_181 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_181.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 Control/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 Control/N_445_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_272 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_272.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.D0 to */SLICE_272.F0 Packetiser/UART_Inst/SLICE_272
ROUTE         1   e 0.001 */SLICE_272.F0 to *SLICE_272.DI0 Packetiser/UART_Inst/N_81s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_191 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_191.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_191.D0 to */SLICE_191.F0 Control/SLICE_191
ROUTE         1   e 0.001 */SLICE_191.F0 to *SLICE_191.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_368 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_368.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_368.C0 to */SLICE_368.F0 Streamer1/SLICE_368
ROUTE         1   e 0.001 */SLICE_368.F0 to *SLICE_368.DI0 Streamer1/N_22s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_176 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_176.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 Control/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 Control/N_324_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_204 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_204.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_204.D0 to */SLICE_204.F0 Control/SLICE_204
ROUTE         1   e 0.001 */SLICE_204.F0 to *SLICE_204.DI0 Control/N_31s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_178 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_178.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 Control/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 Control/N_368_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_185 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_185.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_185.D0 to */SLICE_185.F0 Control/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F0 to *SLICE_185.DI0 Control/N_522_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_180 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_180.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 Control/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 Control/N_412_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_269 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_269.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_269.D0 to */SLICE_269.F0 Packetiser/UART_Inst/SLICE_269
ROUTE         1   e 0.001 */SLICE_269.F0 to *SLICE_269.DI0 Packetiser/UART_Inst/txData_8[2] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_182 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_182.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 Control/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 Control/N_456_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_258 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_258.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.C1 to */SLICE_258.F1 Packetiser/UART_Inst/SLICE_258
ROUTE         1   e 0.001 */SLICE_258.F1 to *SLICE_258.DI1 Packetiser/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_370 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_370.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_370.B0 to */SLICE_370.F0 Streamer1/SLICE_370
ROUTE         1   e 0.001 */SLICE_370.F0 to *SLICE_370.DI0 Streamer1/wUpper_0_sqmuxa_1 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_259 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_259.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.C0 to */SLICE_259.F0 Packetiser/UART_Inst/SLICE_259
ROUTE         1   e 0.001 */SLICE_259.F0 to *SLICE_259.DI0 Packetiser/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_183 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_183.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_183.D1 to */SLICE_183.F1 Control/SLICE_183
ROUTE         1   e 0.001 */SLICE_183.F1 to *SLICE_183.DI1 Control/N_489_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_287 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_287.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_287.D1 to */SLICE_287.F1 Packetiser/SLICE_287
ROUTE         1   e 0.001 */SLICE_287.F1 to *SLICE_287.DI1 Packetiser/N_211_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_185 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_185.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_185.D1 to */SLICE_185.F1 Control/SLICE_185
ROUTE         1   e 0.001 */SLICE_185.F1 to *SLICE_185.DI1 Control/N_533_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_288 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_288.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_288.D0 to */SLICE_288.F0 Packetiser/SLICE_288
ROUTE         1   e 0.001 */SLICE_288.F0 to *SLICE_288.DI0 Packetiser/N_209_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_269 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_269.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_269.D1 to */SLICE_269.F1 Packetiser/UART_Inst/SLICE_269
ROUTE         1   e 0.001 */SLICE_269.F1 to *SLICE_269.DI1 Packetiser/UART_Inst/txData_8[3] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_277 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_277.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 Packetiser/UART_Inst/SLICE_277
ROUTE         5   e 0.001 */SLICE_277.F0 to *SLICE_277.DI0 Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_184 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_184.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_184.D0 to */SLICE_184.F0 Control/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F0 to *SLICE_184.DI0 Control/N_500_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_204 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_204.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_204.D1 to */SLICE_204.F1 Control/SLICE_204
ROUTE         1   e 0.001 */SLICE_204.F1 to *SLICE_204.DI1 Control/N_32s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_186 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_186.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_186.D0 to */SLICE_186.F0 Control/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F0 to *SLICE_186.DI0 Control/N_544_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_271 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_271.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_271.C1 to */SLICE_271.F1 Packetiser/UART_Inst/SLICE_271
ROUTE         1   e 0.001 */SLICE_271.F1 to *SLICE_271.DI1 Packetiser/UART_Inst/N_132 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_268 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_268.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 Packetiser/UART_Inst/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 Packetiser/UART_Inst/txData_8[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_371 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_371.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_371.C0 to */SLICE_371.F0 Packetiser/SLICE_371
ROUTE         1   e 0.001 */SLICE_371.F0 to *SLICE_371.DI0 Packetiser/N_278_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_270 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_270.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.D0 to */SLICE_270.F0 Packetiser/UART_Inst/SLICE_270
ROUTE         1   e 0.001 */SLICE_270.F0 to *SLICE_270.DI0 Packetiser/UART_Inst/txData_8[4] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_381 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_381.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_381.D0 to */SLICE_381.F0 Packetiser/SLICE_381
ROUTE         1   e 0.001 */SLICE_381.F0 to *SLICE_381.DI0 Packetiser/N_132_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_262 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_262.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_262.D0 to */SLICE_262.F0 Packetiser/UART_Inst/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_259 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_259.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.C1 to */SLICE_259.F1 Packetiser/UART_Inst/SLICE_259
ROUTE         1   e 0.001 */SLICE_259.F1 to *SLICE_259.DI1 Packetiser/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_260 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_260.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_260.C1 to */SLICE_260.F1 Packetiser/UART_Inst/SLICE_260
ROUTE         1   e 0.001 */SLICE_260.F1 to *SLICE_260.DI1 Packetiser/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_178 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_178.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 Control/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 Control/N_379_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_260 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_260.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_260.C0 to */SLICE_260.F0 Packetiser/UART_Inst/SLICE_260
ROUTE         1   e 0.001 */SLICE_260.F0 to *SLICE_260.DI0 Packetiser/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_288 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_288.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_288.D1 to */SLICE_288.F1 Packetiser/SLICE_288
ROUTE         1   e 0.001 */SLICE_288.F1 to *SLICE_288.DI1 Packetiser/N_207_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_285 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_285.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 Packetiser/SLICE_285
ROUTE         1   e 0.001 */SLICE_285.F1 to *SLICE_285.DI1 Packetiser/N_88_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_180 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_180.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 Control/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 Control/N_423_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_182 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_182.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Control/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Control/N_467_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_359 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_359.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_359.C0 to */SLICE_359.F0 Streamer1/SLICE_359
ROUTE         1   e 0.001 */SLICE_359.F0 to *SLICE_359.DI0 Streamer1/WE_0_sqmuxa_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_191 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_191.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_191.D1 to */SLICE_191.F1 Control/SLICE_191
ROUTE         1   e 0.001 */SLICE_191.F1 to *SLICE_191.DI1 Control/N_233_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_258 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_258.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.C0 to */SLICE_258.F0 Packetiser/UART_Inst/SLICE_258
ROUTE         1   e 0.001 */SLICE_258.F0 to *SLICE_258.DI0 Packetiser/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_176 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_176.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 Control/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 Control/N_335_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_270 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_270.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 Packetiser/UART_Inst/SLICE_270
ROUTE         1   e 0.001 */SLICE_270.F1 to *SLICE_270.DI1 Packetiser/UART_Inst/txData_8[5] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_186 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_186.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_186.D1 to */SLICE_186.F1 Control/SLICE_186
ROUTE         1   e 0.001 */SLICE_186.F1 to *SLICE_186.DI1 Control/N_555_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_268 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_268.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_268.D1 to */SLICE_268.F1 Packetiser/UART_Inst/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F1 to *SLICE_268.DI1 Packetiser/UART_Inst/txData_8[1] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_278 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_278.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_278.B0 to */SLICE_278.F0 Packetiser/UART_Inst/SLICE_278
ROUTE         1   e 0.001 */SLICE_278.F0 to *SLICE_278.DI0 Packetiser/UART_Inst/N_280_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_184 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_184.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_184.D1 to */SLICE_184.F1 Control/SLICE_184
ROUTE         1   e 0.001 */SLICE_184.F1 to *SLICE_184.DI1 Control/N_511_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_1_2.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_3_0.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_0_3.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_3_0.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_2_1.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_1_2.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_2_1.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_0_3.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_397 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_397.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_255 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_255.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_391 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_391.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_253 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_253.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_257 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_257.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_254 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_254.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_376 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_376.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_392 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_392.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_256 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_256.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.922ns delay ipReset to ipUART_Rx_MGIOL (1.721ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMI_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *PWMI_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMModulated_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *ated_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMQ_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *PWMQ_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWM_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to opPWM_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            7 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay NCO1/Sine/SLICE_330 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_330.CLK to */SLICE_330.Q0 NCO1/Sine/SLICE_330 (from ipClk_c)
ROUTE         5   e 0.908 */SLICE_330.Q0 to *SLICE_1540.A0 Q[16]
CTOF_DEL    ---     0.238 *SLICE_1540.A0 to *SLICE_1540.F0 NCO1/Sine/SLICE_1540
ROUTE         1   e 0.908 *SLICE_1540.F0 to       38.PADDO Q_i[16]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay NCO1/Sine/SLICE_330 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_330.CLK to */SLICE_330.Q1 NCO1/Sine/SLICE_330 (from ipClk_c)
ROUTE         7   e 0.908 */SLICE_330.Q1 to *SLICE_1541.A0 Q[17]
CTOF_DEL    ---     0.238 *SLICE_1541.A0 to *SLICE_1541.F0 NCO1/Sine/SLICE_1541
ROUTE         1   e 0.908 *SLICE_1541.F0 to       37.PADDO Q_i[17]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMI" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMI_MGIOL to opPWMI

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMI_MGIOL.CLK to *I_MGIOL.IOLDO opPWMI_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *I_MGIOL.IOLDO to      102.IOLDO opPWMI_c
DOPAD_DEL   ---     0.896      102.IOLDO to        102.PAD opPWMI
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMModulated" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMModulated_MGIOL to opPWMModulated

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *ted_MGIOL.CLK to *d_MGIOL.IOLDO opPWMModulated_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *d_MGIOL.IOLDO to      100.IOLDO opPWMModulated_c
DOPAD_DEL   ---     0.896      100.IOLDO to        100.PAD opPWMModulated
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMQ" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMQ_MGIOL to opPWMQ

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMQ_MGIOL.CLK to *Q_MGIOL.IOLDO opPWMQ_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *Q_MGIOL.IOLDO to      101.IOLDO opPWMQ_c
DOPAD_DEL   ---     0.896      101.IOLDO to        101.PAD opPWMQ
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWM" CLKPORT "ipClk" 

Report:    3.171ns delay opPWM_MGIOL to opPWM

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *PWM_MGIOL.CLK to *M_MGIOL.IOLDO opPWM_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *M_MGIOL.IOLDO to      103.IOLDO opPWM_c
DOPAD_DEL   ---     0.896      103.IOLDO to        103.PAD opPWM
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.171ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  138.370 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 344
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_53.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_54.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_55.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_56.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_78.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_79.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_80.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_81.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_84.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_91.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_92.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_93.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_100.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_101.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_102.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_103.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_104.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_105.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_106.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_107.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_108.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_109.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_110.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_155.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_156.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_157.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_158.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_159.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_160.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_161.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_162.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_163.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_164.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_165.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_166.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_167.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_168.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_169.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_170.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_172.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_173.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_192.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_193.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_194.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_195.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_196.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_197.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_198.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_199.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_200.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_201.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_202.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_203.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   NCO1/SLICE_222.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_223.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_224.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_225.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_226.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_227.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_228.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   PWM1/SLICE_229.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_231.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_232.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_233.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_234.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_235.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_236.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_237.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_238.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_245.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_246.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_247.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_248.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_285.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_323.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_324.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_325.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_326.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_327.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_328.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_329.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_330.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_331.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_332.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_333.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_334.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_335.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_336.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_337.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_338.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_339.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_340.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_341.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_342.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_343.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_344.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_345.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_346.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_347.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_348.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_349.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_350.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_355.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_364.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_365.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_366.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_367.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_372.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_373.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_374.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_375.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_382.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_383.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_384.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_385.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_387.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_388.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_389.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_390.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_392.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_393.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_394.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_395.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_396.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_402.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_403.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_404.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_405.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMQ_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMI_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to      opPWM_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_355.F0 to        SLICE_355.DI0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_11.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_12.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_13.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_14.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_15.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_16.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_17.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_18.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_19.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_21.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_22.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_23.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_24.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_25.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_26.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_27.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_28.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_29.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_30.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_43.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_44.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_45.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_46.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_47.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_48.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_49.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_50.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_51.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_53.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_54.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_55.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_56.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_78.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_79.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_80.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_81.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_141.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_142.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_142.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_143.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_143.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_144.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_144.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_145.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_145.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_146.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_146.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_155.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_156.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_157.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_158.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_159.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_160.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_161.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_162.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_163.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_164.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_165.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_166.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_167.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_168.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_169.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_170.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_175.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_175.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_176.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_176.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_177.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_177.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_178.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_178.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_179.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_179.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_180.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_180.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_181.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_181.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_182.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_182.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_183.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_183.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_184.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_184.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_185.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_185.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_186.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_186.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_191.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_191.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_204.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_204.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   NCO1/SLICE_222.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   PWM1/SLICE_229.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_230.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_240.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_241.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_242.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_243.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_253.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_254.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_255.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_256.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_257.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_258.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_258.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_259.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_259.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_260.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_260.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_261.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_261.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_262.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_263.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_263.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_264.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_264.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_265.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_265.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_266.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_266.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_267.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_267.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_268.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_268.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_269.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_269.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_270.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_270.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_271.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_271.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_272.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_277.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_278.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_279.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_280.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_283.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_284.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_285.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_285.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_286.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_287.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_288.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_288.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_289.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_289.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_290.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_291.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_292.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_293.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_294.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_295.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_296.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_297.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_298.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_299.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_300.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_301.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_302.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_303.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_304.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_305.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_306.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_307.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_308.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_309.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_310.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_311.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_350.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_355.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_358.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_359.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_359.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_359.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_368.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_370.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_371.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_376.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_377.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_378.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_379.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_380.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_381.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_382.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_383.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_384.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_385.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_386.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_386.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_391.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_392.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_397.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_402.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_403.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_404.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_405.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1490.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1491.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1494.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1501.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1502.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1508.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1509.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1510.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1511.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1512.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1513.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1514.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1515.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1516.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1517.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1518.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1519.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1519.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1524.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1526.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1527.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1530.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1531.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_1534.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1538.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1550.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1558.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1561.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1562.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1565.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1567.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1568.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1569.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1570.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1571.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1574.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to WMModulated_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.908ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.908ns O1/Sine/SLICE_330.Q1 to 1/Sine/SLICE_1541.A0 Q[17]
  e 0.908ns O1/Sine/SLICE_330.Q0 to 1/Sine/SLICE_1540.A0 Q[16]
  e 0.908ns 1/Sine/SLICE_1540.F0 to       opLED[6].PADDO Q_i[16]
  e 0.908ns 1/Sine/SLICE_1541.F0 to       opLED[7].PADDO Q_i[17]
  e 0.908ns       ipBtn[3].PADDI to egister/SLICE_334.C0 ipBtn_c[3]
  e 0.908ns       ipBtn[2].PADDI to egister/SLICE_333.C0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to egister/SLICE_332.C0 ipBtn_c[1]
  e 0.908ns       ipBtn[0].PADDI to egister/SLICE_331.C0 ipBtn_c[0]
  e 0.908ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.908ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c
  e 0.908ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18088 paths, 1 nets, and 13959 connections (97.17% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 04:44:50 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_250 to Packetiser/UART_Inst/SLICE_250 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_250 to Packetiser/UART_Inst/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_250.CLK to */SLICE_250.Q0 Packetiser/UART_Inst/SLICE_250 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_250.Q0 to */SLICE_250.B1 Packetiser/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059 */SLICE_250.B1 to */SLICE_250.F1 Packetiser/UART_Inst/SLICE_250
ROUTE         1   e 0.001 */SLICE_250.F1 to *SLICE_250.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 344
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.001ns         SLICE_355.F0 to        SLICE_355.DI0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_11.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_12.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_13.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_14.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_15.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_16.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_17.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_18.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_19.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_21.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_22.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_23.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_24.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_25.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_26.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_27.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_28.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_29.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_30.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_43.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_44.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_45.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_46.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_47.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_48.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_49.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_50.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_51.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_53.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_54.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_55.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_56.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_78.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_79.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_80.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_81.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_141.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_142.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_142.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_143.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_143.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_144.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_144.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_145.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_145.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_146.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_146.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_155.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_156.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_157.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_158.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_159.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_160.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_161.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_162.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_163.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_164.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_165.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_166.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_167.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_168.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_169.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_170.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_175.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_175.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_176.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_176.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_177.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_177.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_178.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_178.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_179.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_179.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_180.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_180.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_181.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_181.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_182.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_182.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_183.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_183.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_184.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_184.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_185.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_185.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_186.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_186.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_191.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_191.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_204.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_204.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   NCO1/SLICE_222.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   PWM1/SLICE_229.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_230.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_240.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_241.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_242.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_243.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_253.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_254.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_255.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_256.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_257.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_258.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_258.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_259.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_259.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_260.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_260.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_261.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_261.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_262.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_263.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_263.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_264.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_264.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_265.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_265.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_266.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_266.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_267.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_267.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_268.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_268.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_269.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_269.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_270.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_270.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_271.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_271.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_272.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_277.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_278.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_279.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_280.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_283.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_284.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_285.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_285.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_286.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_287.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_288.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_288.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_289.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_289.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_290.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_291.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_292.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_293.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_294.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_295.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_296.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_297.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_298.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_299.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_300.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_301.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_302.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_303.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_304.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_305.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_306.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_307.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_308.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_309.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_310.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_311.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_350.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_355.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_358.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_359.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_359.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_359.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_368.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_370.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_371.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_376.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_377.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_378.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_379.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_380.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_381.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_382.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_383.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_384.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_385.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_386.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_386.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_391.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_392.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_397.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_402.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_403.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_404.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_405.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1490.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1491.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1494.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1501.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1502.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1508.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1509.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1510.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1511.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1512.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1513.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1514.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1515.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1516.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1517.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1518.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1519.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1519.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1524.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1526.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1527.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1530.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1531.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_1534.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1538.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1550.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1558.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1561.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1562.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1565.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1567.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1568.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1569.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1570.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1571.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1574.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to WMModulated_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.450ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.450ns O1/Sine/SLICE_330.Q1 to 1/Sine/SLICE_1541.A0 Q[17]
  e 0.450ns O1/Sine/SLICE_330.Q0 to 1/Sine/SLICE_1540.A0 Q[16]
  e 0.450ns 1/Sine/SLICE_1540.F0 to       opLED[6].PADDO Q_i[16]
  e 0.450ns 1/Sine/SLICE_1541.F0 to       opLED[7].PADDO Q_i[17]
  e 0.450ns       ipBtn[3].PADDI to egister/SLICE_334.C0 ipBtn_c[3]
  e 0.450ns       ipBtn[2].PADDI to egister/SLICE_333.C0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to egister/SLICE_332.C0 ipBtn_c[1]
  e 0.450ns       ipBtn[0].PADDI to egister/SLICE_331.C0 ipBtn_c[0]
  e 0.450ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.450ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c
  e 0.450ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18088 paths, 1 nets, and 14102 connections (98.16% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
