Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: microprocessor_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "microprocessor_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "microprocessor_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : microprocessor_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/microprocessor_shiple/mp_pkg.vhd" in Library work.
Compiling vhdl file "D:/microprocessor_shiple/controller.vhd" in Library work.
Architecture behavior of Entity controller is up to date.
Compiling vhdl file "D:/microprocessor_shiple/accumelator.vhd" in Library work.
Architecture behavioral of Entity accumelator is up to date.
Compiling vhdl file "D:/microprocessor_shiple/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "D:/microprocessor_shiple/decoder.vhd" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "D:/microprocessor_shiple/instruction_memory.vhd" in Library work.
Architecture syn of Entity instruction_memory is up to date.
Compiling vhdl file "D:/microprocessor_shiple/mux2to1.vhd" in Library work.
Architecture behavioral of Entity mux2to1 is up to date.
Compiling vhdl file "D:/microprocessor_shiple/operand_memory.vhd" in Library work.
Architecture syn of Entity operand_memory is up to date.
Compiling vhdl file "D:/microprocessor_shiple/pc_instructions.vhd" in Library work.
Architecture behavioral of Entity pc_instructions is up to date.
Compiling vhdl file "D:/microprocessor_shiple/pc_operand.vhd" in Library work.
Architecture behavioral of Entity pc_operand is up to date.
Compiling vhdl file "D:/microprocessor_shiple/fpga_mux.vhd" in Library work.
Architecture behavioral of Entity fpga_mux is up to date.
Compiling vhdl file "D:/microprocessor_shiple/microprocessor_top.vhd" in Library work.
Entity <microprocessor_top> compiled.
Entity <microprocessor_top> (Architecture <rtl>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <microprocessor_top> in library <work> (architecture <rtl>) with generics.
	DWIDTH = 2
	PER = 120000000

Analyzing hierarchy for entity <controller> in library <work> (architecture <behavior>) with generics.
	DWIDTH = 2
	PER = 120000000

Analyzing hierarchy for entity <accumelator> in library <work> (architecture <behavioral>) with generics.
	DWIDTH = 2
	PER = 120000000

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>) with generics.
	DWIDTH = 2

Analyzing hierarchy for entity <decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <instruction_memory> in library <work> (architecture <syn>) with generics.
	PER = 120000000

Analyzing hierarchy for entity <mux2to1> in library <work> (architecture <behavioral>) with generics.
	DWIDTH = 2

Analyzing hierarchy for entity <operand_memory> in library <work> (architecture <syn>) with generics.
	DWIDTH = 2
	PER = 120000000

Analyzing hierarchy for entity <pc_instructions> in library <work> (architecture <behavioral>) with generics.
	PER = 120000000

Analyzing hierarchy for entity <pc_operand> in library <work> (architecture <behavioral>) with generics.
	PER = 120000000

Analyzing hierarchy for entity <fpga_mux> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <microprocessor_top> in library <work> (Architecture <rtl>).
	DWIDTH = 2
	PER = 120000000
Entity <microprocessor_top> analyzed. Unit <microprocessor_top> generated.

Analyzing generic Entity <controller> in library <work> (Architecture <behavior>).
	DWIDTH = 2
	PER = 120000000
Entity <controller> analyzed. Unit <controller> generated.

Analyzing generic Entity <accumelator> in library <work> (Architecture <behavioral>).
	DWIDTH = 2
	PER = 120000000
Entity <accumelator> analyzed. Unit <accumelator> generated.

Analyzing generic Entity <alu> in library <work> (Architecture <behavioral>).
	DWIDTH = 2
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <decoder> in library <work> (Architecture <behavioral>).
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing generic Entity <instruction_memory> in library <work> (Architecture <syn>).
	PER = 120000000
Entity <instruction_memory> analyzed. Unit <instruction_memory> generated.

Analyzing generic Entity <mux2to1> in library <work> (Architecture <behavioral>).
	DWIDTH = 2
Entity <mux2to1> analyzed. Unit <mux2to1> generated.

Analyzing generic Entity <operand_memory> in library <work> (Architecture <syn>).
	DWIDTH = 2
	PER = 120000000
Entity <operand_memory> analyzed. Unit <operand_memory> generated.

Analyzing generic Entity <pc_instructions> in library <work> (Architecture <behavioral>).
	PER = 120000000
Entity <pc_instructions> analyzed. Unit <pc_instructions> generated.

Analyzing generic Entity <pc_operand> in library <work> (Architecture <behavioral>).
	PER = 120000000
Entity <pc_operand> analyzed. Unit <pc_operand> generated.

Analyzing Entity <fpga_mux> in library <work> (Architecture <behavioral>).
Entity <fpga_mux> analyzed. Unit <fpga_mux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controller>.
    Related source file is "D:/microprocessor_shiple/controller.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 11                                             |
    | Clock              | i_clk                     (rising_edge)        |
    | Clock enable       | state$cmp_eq0000          (positive)           |
    | Reset              | i_rst                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_initial                                      |
    | Power Up State     | s_initial                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <o_operand_1>.
    Found 2-bit register for signal <o_operand_2>.
    Found 8-bit register for signal <o_operation>.
    Found 32-bit up counter for signal <count>.
    Found 3-bit up counter for signal <sig_address_counter>.
    Found 8-bit up counter for signal <sig_instrmem_data_in>.
    Found 2-bit up counter for signal <sig_opermem_data_in>.
    Found 32-bit adder for signal <state$add0000> created at line 96.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <controller> synthesized.


Synthesizing Unit <accumelator>.
    Related source file is "D:/microprocessor_shiple/accumelator.vhd".
    Found 2-bit register for signal <o_alu>.
    Found 32-bit up counter for signal <count>.
    Found 32-bit adder for signal <count$add0000> created at line 29.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <accumelator> synthesized.


Synthesizing Unit <alu>.
    Related source file is "D:/microprocessor_shiple/alu.vhd".
    Found 2-bit adder for signal <o_1$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "D:/microprocessor_shiple/decoder.vhd".
Unit <decoder> synthesized.


Synthesizing Unit <instruction_memory>.
    Related source file is "D:/microprocessor_shiple/instruction_memory.vhd".
    Found 8x8-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit adder for signal <and0000$add0000> created at line 31.
    Found 32-bit up counter for signal <count>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
Unit <instruction_memory> synthesized.


Synthesizing Unit <mux2to1>.
    Related source file is "D:/microprocessor_shiple/mux2to1.vhd".
    Found 2-bit tristate buffer for signal <o_databus>.
    Summary:
	inferred   2 Tristate(s).
Unit <mux2to1> synthesized.


Synthesizing Unit <operand_memory>.
    Related source file is "D:/microprocessor_shiple/operand_memory.vhd".
    Found 8x2-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit adder for signal <and0000$add0000> created at line 34.
    Found 32-bit up counter for signal <count>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
Unit <operand_memory> synthesized.


Synthesizing Unit <pc_instructions>.
    Related source file is "D:/microprocessor_shiple/pc_instructions.vhd".
    Found 32-bit up counter for signal <count>.
    Found 32-bit adder for signal <count$add0000> created at line 30.
    Found 3-bit up counter for signal <instruction_counter>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Adder/Subtractor(s).
Unit <pc_instructions> synthesized.


Synthesizing Unit <pc_operand>.
    Related source file is "D:/microprocessor_shiple/pc_operand.vhd".
    Found 32-bit up counter for signal <count>.
    Found 32-bit adder for signal <count$add0000> created at line 30.
    Found 3-bit up counter for signal <operand_counter>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Adder/Subtractor(s).
Unit <pc_operand> synthesized.


Synthesizing Unit <fpga_mux>.
    Related source file is "D:/microprocessor_shiple/fpga_mux.vhd".
Unit <fpga_mux> synthesized.


Synthesizing Unit <microprocessor_top>.
    Related source file is "D:/microprocessor_shiple/microprocessor_top.vhd".
WARNING:Xst:646 - Signal <sig_operation<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <microprocessor_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x2-bit single-port RAM                               : 1
 8x8-bit single-port RAM                               : 1
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 1
 32-bit adder                                          : 7
# Counters                                             : 12
 2-bit up counter                                      : 1
 3-bit up counter                                      : 3
 32-bit up counter                                     : 7
 8-bit up counter                                      : 1
# Registers                                            : 5
 2-bit register                                        : 4
 8-bit register                                        : 1
# Tristates                                            : 2
 2-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CONT0/state/FSM> on signal <state[1:7]> with one-hot encoding.
---------------------------------
 State               | Encoding
---------------------------------
 s_initial           | 0000001
 s_fetch_instruction | 0000010
 s_decode            | 0000100
 s_check_instruction | 0001000
 s_fetch1            | 0100000
 s_fetch2            | 1000000
 s_execution         | 0010000
---------------------------------
WARNING:Xst:2677 - Node <o_operation_2> of sequential type is unconnected in block <CONT0>.
WARNING:Xst:2677 - Node <o_operation_3> of sequential type is unconnected in block <CONT0>.
WARNING:Xst:2677 - Node <o_operation_4> of sequential type is unconnected in block <CONT0>.
WARNING:Xst:2677 - Node <o_operation_5> of sequential type is unconnected in block <CONT0>.
WARNING:Xst:2677 - Node <o_operation_6> of sequential type is unconnected in block <CONT0>.
WARNING:Xst:2677 - Node <o_operation_7> of sequential type is unconnected in block <CONT0>.

Synthesizing (advanced) Unit <instruction_memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_write_en_0>  | high     |
    |     addrA          | connected to signal <i_addr>        |          |
    |     diA            | connected to signal <i_data_in>     |          |
    |     doA            | connected to signal <o_data>        |          |
    -----------------------------------------------------------------------
Unit <instruction_memory> synthesized (advanced).

Synthesizing (advanced) Unit <operand_memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_write_en_0>  | high     |
    |     addrA          | connected to signal <i_addr>        |          |
    |     diA            | connected to signal <i_data_in>     |          |
    |     doA            | connected to signal <o_data>        |          |
    -----------------------------------------------------------------------
Unit <operand_memory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 2
 8x2-bit single-port distributed RAM                   : 1
 8x8-bit single-port distributed RAM                   : 1
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 1
 32-bit adder                                          : 7
# Counters                                             : 12
 2-bit up counter                                      : 1
 3-bit up counter                                      : 3
 32-bit up counter                                     : 7
 8-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <o_operation_2> in Unit <controller> is equivalent to the following 5 FFs/Latches, which will be removed : <o_operation_3> <o_operation_4> <o_operation_5> <o_operation_6> <o_operation_7> 
WARNING:Xst:1710 - FF/Latch <o_operation_2> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <controller>, Counter <sig_address_counter> <sig_opermem_data_in> are equivalent, XST will keep only <sig_address_counter>.
WARNING:Xst:2040 - Unit microprocessor_top: 2 multi-source signals are replaced by logic (pull-up yes): sig_data_bus<0>, sig_data_bus<1>.

Optimizing unit <microprocessor_top> ...

Optimizing unit <controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block microprocessor_top, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 258
 Flip-Flops                                            : 258

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : microprocessor_top.ngr
Top Level Output File Name         : microprocessor_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 1743
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 441
#      LUT2                        : 223
#      LUT2_L                      : 1
#      LUT3                        : 30
#      LUT3_L                      : 2
#      LUT4                        : 72
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 495
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 456
# FlipFlops/Latches                : 258
#      FDC                         : 224
#      FDCE                        : 33
#      FDPE                        : 1
# RAMS                             : 10
#      RAM16X1S                    : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      418  out of   4656     8%  
 Number of Slice Flip Flops:            258  out of   9312     2%  
 Number of 4 input LUTs:                799  out of   9312     8%  
    Number used as logic:               789
    Number used as RAMs:                 10
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | BUFGP                  | 268   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
i_rst                              | IBUF                   | 258   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.983ns (Maximum Frequency: 91.051MHz)
   Minimum input arrival time before clock: 4.484ns
   Maximum output required time after clock: 13.824ns
   Maximum combinational path delay: 6.376ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 10.983ns (frequency: 91.051MHz)
  Total number of paths / destination ports: 146343 / 342
-------------------------------------------------------------------------
Delay:               10.983ns (Levels of Logic = 34)
  Source:            CONT0/count_1 (FF)
  Destination:       CONT0/o_operand_2_1 (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: CONT0/count_1 to CONT0/o_operand_2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  CONT0/count_1 (CONT0/count_1)
     LUT1:I0->O            1   0.704   0.000  CONT0/Madd_state_add0000_cy<1>_rt (CONT0/Madd_state_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  CONT0/Madd_state_add0000_cy<1> (CONT0/Madd_state_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<2> (CONT0/Madd_state_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<3> (CONT0/Madd_state_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<4> (CONT0/Madd_state_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<5> (CONT0/Madd_state_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<6> (CONT0/Madd_state_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<7> (CONT0/Madd_state_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<8> (CONT0/Madd_state_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<9> (CONT0/Madd_state_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<10> (CONT0/Madd_state_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<11> (CONT0/Madd_state_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<12> (CONT0/Madd_state_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<13> (CONT0/Madd_state_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<14> (CONT0/Madd_state_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<15> (CONT0/Madd_state_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<16> (CONT0/Madd_state_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<17> (CONT0/Madd_state_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<18> (CONT0/Madd_state_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<19> (CONT0/Madd_state_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<20> (CONT0/Madd_state_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<21> (CONT0/Madd_state_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<22> (CONT0/Madd_state_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<23> (CONT0/Madd_state_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<24> (CONT0/Madd_state_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<25> (CONT0/Madd_state_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<26> (CONT0/Madd_state_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<27> (CONT0/Madd_state_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  CONT0/Madd_state_add0000_cy<28> (CONT0/Madd_state_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.424  CONT0/Madd_state_add0000_xor<29> (CONT0/state_add0000<29>)
     LUT4:I3->O            1   0.704   0.000  CONT0/state_cmp_eq0000_wg_lut<5> (CONT0/state_cmp_eq0000_wg_lut<5>)
     MUXCY:S->O            1   0.864   0.455  CONT0/state_cmp_eq0000_wg_cy<5> (CONT0/state_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           53   0.704   1.348  CONT0/state_cmp_eq0000_wg_cy<7>1 (CONT0/state_cmp_eq0000)
     LUT2:I1->O            2   0.704   0.447  CONT0/o_operand_2_not00011 (CONT0/o_operand_2_not0001)
     FDCE:CE                   0.555          CONT0/o_operand_2_0
    ----------------------------------------
    Total                     10.983ns (7.687ns logic, 3.296ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.484ns (Levels of Logic = 2)
  Source:            i_rst (PAD)
  Destination:       INS0/Mram_RAM1 (RAM)
  Destination Clock: i_clk rising

  Data Path: i_rst to INS0/Mram_RAM1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           260   1.218   1.413  i_rst_IBUF (i_rst_IBUF)
     LUT3:I1->O            8   0.704   0.757  INS0/i_write_en1 (INS0/i_write_en_0)
     RAM16X1S:WE               0.392          INS0/Mram_RAM1
    ----------------------------------------
    Total                      4.484ns (2.314ns logic, 2.170ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 191 / 5
-------------------------------------------------------------------------
Offset:              13.824ns (Levels of Logic = 8)
  Source:            PC_INST0/instruction_counter_0 (FF)
  Destination:       o_fpga_mux_data<3> (PAD)
  Source Clock:      i_clk rising

  Data Path: PC_INST0/instruction_counter_0 to o_fpga_mux_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.591   1.085  PC_INST0/instruction_counter_0 (PC_INST0/instruction_counter_0)
     RAM16X1S:A0->O        1   1.225   0.595  INS0/Mram_RAM5 (sig_instmem_dec<4>)
     LUT3_L:I0->LO         1   0.704   0.104  DEC0/o_data_and0000_SW0 (N4)
     LUT4:I3->O            8   0.704   0.761  DEC0/o_data_and0000 (DEC0/o_data_and0000)
     LUT4_D:I3->O          1   0.704   0.455  ALU0/Madd_o_1_addsub0000_lut<0>1 (ALU0/Madd_o_1_addsub0000_lut<0>)
     LUT4:I2->O            1   0.704   0.424  sig_data_bus<1>LogicTrst63 (sig_data_bus<1>LogicTrst63)
     LUT4:I3->O            5   0.704   0.668  sig_data_bus<1>LogicTrst71 (sig_data_bus<1>)
     LUT4:I2->O            1   0.704   0.420  FPGA_MUX0/o_data<3>1 (o_fpga_mux_data_3_OBUF)
     OBUF:I->O                 3.272          o_fpga_mux_data_3_OBUF (o_fpga_mux_data<3>)
    ----------------------------------------
    Total                     13.824ns (9.312ns logic, 4.512ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               6.376ns (Levels of Logic = 3)
  Source:            i_fpga_mux_sel (PAD)
  Destination:       o_fpga_mux_data<3> (PAD)

  Data Path: i_fpga_mux_sel to o_fpga_mux_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  i_fpga_mux_sel_IBUF (i_fpga_mux_sel_IBUF)
     LUT3:I0->O            1   0.704   0.420  FPGA_MUX0/o_data<1>1 (o_fpga_mux_data_1_OBUF)
     OBUF:I->O                 3.272          o_fpga_mux_data_1_OBUF (o_fpga_mux_data<1>)
    ----------------------------------------
    Total                      6.376ns (5.194ns logic, 1.182ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.93 secs
 
--> 

Total memory usage is 4531160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    5 (   0 filtered)

