module SDFF(SE,D,SI,Q,R,clk);
  input SE,D,SI,clk,R;
  output reg Q;
  always@(posedge clk)
    begin
      if(R)
        begin
        Q<=1'b0;
        
      end else if(SE)begin
        Q<=SI;
      end else if(SE==0)begin
         Q<=D;
      end
    end
endmodule