// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Wed Feb 21 00:06:43 2018
// Host        : FREISMUTHDESK running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ PicoRV32_BD_picorv32_0_0_sim_netlist.v
// Design      : PicoRV32_BD_picorv32_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "PicoRV32_BD_picorv32_0_0,picorv32,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "picorv32,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    resetn,
    trap,
    mem_valid,
    mem_instr,
    mem_ready,
    mem_addr,
    mem_wdata,
    mem_wstrb,
    mem_rdata,
    mem_la_read,
    mem_la_write,
    mem_la_addr,
    mem_la_wdata,
    mem_la_wstrb,
    pcpi_valid,
    pcpi_insn,
    pcpi_rs1,
    pcpi_rs2,
    pcpi_wr,
    pcpi_rd,
    pcpi_wait,
    pcpi_ready,
    irq,
    eoi,
    trace_valid,
    trace_data);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN PicoRV32_BD_clk" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 resetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW" *) input resetn;
  output trap;
  output mem_valid;
  output mem_instr;
  input mem_ready;
  output [31:0]mem_addr;
  output [31:0]mem_wdata;
  output [3:0]mem_wstrb;
  input [31:0]mem_rdata;
  output mem_la_read;
  output mem_la_write;
  output [31:0]mem_la_addr;
  output [31:0]mem_la_wdata;
  output [3:0]mem_la_wstrb;
  output pcpi_valid;
  output [31:0]pcpi_insn;
  output [31:0]pcpi_rs1;
  output [31:0]pcpi_rs2;
  input pcpi_wr;
  input [31:0]pcpi_rd;
  input pcpi_wait;
  input pcpi_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 irq INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME irq, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) input [31:0]irq;
  output [31:0]eoi;
  output trace_valid;
  output [35:0]trace_data;

  wire \<const0> ;
  wire clk;
  wire [31:0]eoi;
  wire [31:0]irq;
  wire [31:2]\^mem_addr ;
  wire mem_instr;
  wire [31:2]\^mem_la_addr ;
  wire mem_la_read;
  wire [31:8]\^mem_la_wdata ;
  wire mem_la_write;
  wire [3:0]mem_la_wstrb;
  wire [31:0]mem_rdata;
  wire mem_ready;
  wire mem_valid;
  wire [31:0]mem_wdata;
  wire [3:0]mem_wstrb;
  wire [31:0]pcpi_rs1;
  wire [31:0]pcpi_rs2;
  wire resetn;
  wire trap;

  assign mem_addr[31:2] = \^mem_addr [31:2];
  assign mem_addr[1] = \<const0> ;
  assign mem_addr[0] = \<const0> ;
  assign mem_la_addr[31:2] = \^mem_la_addr [31:2];
  assign mem_la_addr[1] = \<const0> ;
  assign mem_la_addr[0] = \<const0> ;
  assign mem_la_wdata[31:8] = \^mem_la_wdata [31:8];
  assign mem_la_wdata[7:0] = pcpi_rs2[7:0];
  assign pcpi_valid = \<const0> ;
  assign trace_valid = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_picorv32 inst
       (.clk(clk),
        .eoi(eoi),
        .irq(irq),
        .mem_addr(\^mem_addr ),
        .mem_instr(mem_instr),
        .mem_la_addr(\^mem_la_addr ),
        .mem_la_read(mem_la_read),
        .mem_la_wdata(pcpi_rs2[7:0]),
        .\mem_la_wdata[31] (\^mem_la_wdata ),
        .mem_la_write(mem_la_write),
        .mem_la_wstrb(mem_la_wstrb),
        .mem_rdata(mem_rdata),
        .mem_ready(mem_ready),
        .mem_valid(mem_valid),
        .mem_wdata(mem_wdata),
        .mem_wstrb(mem_wstrb),
        .pcpi_rs1(pcpi_rs1),
        .pcpi_rs2(pcpi_rs2[31:8]),
        .resetn(resetn),
        .trap(trap));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_picorv32
   (trap,
    mem_la_wdata,
    pcpi_rs2,
    pcpi_rs1,
    mem_la_read,
    mem_addr,
    mem_la_addr,
    mem_wdata,
    \mem_la_wdata[31] ,
    mem_wstrb,
    mem_la_wstrb,
    eoi,
    mem_valid,
    mem_la_write,
    mem_instr,
    mem_rdata,
    resetn,
    irq,
    clk,
    mem_ready);
  output trap;
  output [7:0]mem_la_wdata;
  output [23:0]pcpi_rs2;
  output [31:0]pcpi_rs1;
  output mem_la_read;
  output [29:0]mem_addr;
  output [29:0]mem_la_addr;
  output [31:0]mem_wdata;
  output [23:0]\mem_la_wdata[31] ;
  output [3:0]mem_wstrb;
  output [3:0]mem_la_wstrb;
  output [31:0]eoi;
  output mem_valid;
  output mem_la_write;
  output mem_instr;
  input [31:0]mem_rdata;
  input resetn;
  input [31:0]irq;
  input clk;
  input mem_ready;

  wire [31:0]alu_out;
  wire [31:0]alu_out_q;
  wire \alu_out_q[0]_i_11_n_0 ;
  wire \alu_out_q[0]_i_12_n_0 ;
  wire \alu_out_q[0]_i_13_n_0 ;
  wire \alu_out_q[0]_i_15_n_0 ;
  wire \alu_out_q[0]_i_16_n_0 ;
  wire \alu_out_q[0]_i_17_n_0 ;
  wire \alu_out_q[0]_i_18_n_0 ;
  wire \alu_out_q[0]_i_19_n_0 ;
  wire \alu_out_q[0]_i_20_n_0 ;
  wire \alu_out_q[0]_i_21_n_0 ;
  wire \alu_out_q[0]_i_22_n_0 ;
  wire \alu_out_q[0]_i_23_n_0 ;
  wire \alu_out_q[0]_i_24_n_0 ;
  wire \alu_out_q[0]_i_26_n_0 ;
  wire \alu_out_q[0]_i_27_n_0 ;
  wire \alu_out_q[0]_i_28_n_0 ;
  wire \alu_out_q[0]_i_29_n_0 ;
  wire \alu_out_q[0]_i_2_n_0 ;
  wire \alu_out_q[0]_i_30_n_0 ;
  wire \alu_out_q[0]_i_31_n_0 ;
  wire \alu_out_q[0]_i_32_n_0 ;
  wire \alu_out_q[0]_i_33_n_0 ;
  wire \alu_out_q[0]_i_35_n_0 ;
  wire \alu_out_q[0]_i_36_n_0 ;
  wire \alu_out_q[0]_i_37_n_0 ;
  wire \alu_out_q[0]_i_38_n_0 ;
  wire \alu_out_q[0]_i_3_n_0 ;
  wire \alu_out_q[0]_i_40_n_0 ;
  wire \alu_out_q[0]_i_41_n_0 ;
  wire \alu_out_q[0]_i_42_n_0 ;
  wire \alu_out_q[0]_i_43_n_0 ;
  wire \alu_out_q[0]_i_44_n_0 ;
  wire \alu_out_q[0]_i_45_n_0 ;
  wire \alu_out_q[0]_i_46_n_0 ;
  wire \alu_out_q[0]_i_47_n_0 ;
  wire \alu_out_q[0]_i_48_n_0 ;
  wire \alu_out_q[0]_i_4_n_0 ;
  wire \alu_out_q[0]_i_50_n_0 ;
  wire \alu_out_q[0]_i_51_n_0 ;
  wire \alu_out_q[0]_i_52_n_0 ;
  wire \alu_out_q[0]_i_53_n_0 ;
  wire \alu_out_q[0]_i_54_n_0 ;
  wire \alu_out_q[0]_i_55_n_0 ;
  wire \alu_out_q[0]_i_56_n_0 ;
  wire \alu_out_q[0]_i_57_n_0 ;
  wire \alu_out_q[0]_i_58_n_0 ;
  wire \alu_out_q[0]_i_59_n_0 ;
  wire \alu_out_q[0]_i_5_n_0 ;
  wire \alu_out_q[0]_i_60_n_0 ;
  wire \alu_out_q[0]_i_61_n_0 ;
  wire \alu_out_q[0]_i_63_n_0 ;
  wire \alu_out_q[0]_i_64_n_0 ;
  wire \alu_out_q[0]_i_65_n_0 ;
  wire \alu_out_q[0]_i_66_n_0 ;
  wire \alu_out_q[0]_i_67_n_0 ;
  wire \alu_out_q[0]_i_68_n_0 ;
  wire \alu_out_q[0]_i_69_n_0 ;
  wire \alu_out_q[0]_i_70_n_0 ;
  wire \alu_out_q[0]_i_71_n_0 ;
  wire \alu_out_q[0]_i_73_n_0 ;
  wire \alu_out_q[0]_i_74_n_0 ;
  wire \alu_out_q[0]_i_75_n_0 ;
  wire \alu_out_q[0]_i_76_n_0 ;
  wire \alu_out_q[0]_i_77_n_0 ;
  wire \alu_out_q[0]_i_78_n_0 ;
  wire \alu_out_q[0]_i_79_n_0 ;
  wire \alu_out_q[0]_i_80_n_0 ;
  wire \alu_out_q[0]_i_81_n_0 ;
  wire \alu_out_q[0]_i_82_n_0 ;
  wire \alu_out_q[0]_i_83_n_0 ;
  wire \alu_out_q[0]_i_84_n_0 ;
  wire \alu_out_q[0]_i_85_n_0 ;
  wire \alu_out_q[0]_i_86_n_0 ;
  wire \alu_out_q[0]_i_87_n_0 ;
  wire \alu_out_q[0]_i_88_n_0 ;
  wire \alu_out_q[0]_i_89_n_0 ;
  wire \alu_out_q[0]_i_8_n_0 ;
  wire \alu_out_q[0]_i_90_n_0 ;
  wire \alu_out_q[0]_i_91_n_0 ;
  wire \alu_out_q[0]_i_92_n_0 ;
  wire \alu_out_q[0]_i_93_n_0 ;
  wire \alu_out_q[0]_i_94_n_0 ;
  wire \alu_out_q[0]_i_95_n_0 ;
  wire \alu_out_q[0]_i_96_n_0 ;
  wire \alu_out_q[10]_i_2_n_0 ;
  wire \alu_out_q[10]_i_3_n_0 ;
  wire \alu_out_q[10]_i_4_n_0 ;
  wire \alu_out_q[10]_i_5_n_0 ;
  wire \alu_out_q[10]_i_6_n_0 ;
  wire \alu_out_q[10]_i_7_n_0 ;
  wire \alu_out_q[10]_i_8_n_0 ;
  wire \alu_out_q[10]_i_9_n_0 ;
  wire \alu_out_q[11]_i_10_n_0 ;
  wire \alu_out_q[11]_i_11_n_0 ;
  wire \alu_out_q[11]_i_12_n_0 ;
  wire \alu_out_q[11]_i_13_n_0 ;
  wire \alu_out_q[11]_i_14_n_0 ;
  wire \alu_out_q[11]_i_3_n_0 ;
  wire \alu_out_q[11]_i_4_n_0 ;
  wire \alu_out_q[11]_i_5_n_0 ;
  wire \alu_out_q[11]_i_6_n_0 ;
  wire \alu_out_q[11]_i_7_n_0 ;
  wire \alu_out_q[11]_i_8_n_0 ;
  wire \alu_out_q[11]_i_9_n_0 ;
  wire \alu_out_q[12]_i_2_n_0 ;
  wire \alu_out_q[12]_i_3_n_0 ;
  wire \alu_out_q[12]_i_4_n_0 ;
  wire \alu_out_q[12]_i_5_n_0 ;
  wire \alu_out_q[12]_i_6_n_0 ;
  wire \alu_out_q[12]_i_7_n_0 ;
  wire \alu_out_q[12]_i_8_n_0 ;
  wire \alu_out_q[12]_i_9_n_0 ;
  wire \alu_out_q[13]_i_2_n_0 ;
  wire \alu_out_q[13]_i_3_n_0 ;
  wire \alu_out_q[13]_i_4_n_0 ;
  wire \alu_out_q[13]_i_5_n_0 ;
  wire \alu_out_q[13]_i_6_n_0 ;
  wire \alu_out_q[13]_i_7_n_0 ;
  wire \alu_out_q[13]_i_8_n_0 ;
  wire \alu_out_q[13]_i_9_n_0 ;
  wire \alu_out_q[14]_i_2_n_0 ;
  wire \alu_out_q[14]_i_3_n_0 ;
  wire \alu_out_q[14]_i_4_n_0 ;
  wire \alu_out_q[14]_i_5_n_0 ;
  wire \alu_out_q[14]_i_6_n_0 ;
  wire \alu_out_q[14]_i_7_n_0 ;
  wire \alu_out_q[14]_i_8_n_0 ;
  wire \alu_out_q[14]_i_9_n_0 ;
  wire \alu_out_q[15]_i_10_n_0 ;
  wire \alu_out_q[15]_i_11_n_0 ;
  wire \alu_out_q[15]_i_12_n_0 ;
  wire \alu_out_q[15]_i_13_n_0 ;
  wire \alu_out_q[15]_i_14_n_0 ;
  wire \alu_out_q[15]_i_15_n_0 ;
  wire \alu_out_q[15]_i_3_n_0 ;
  wire \alu_out_q[15]_i_4_n_0 ;
  wire \alu_out_q[15]_i_5_n_0 ;
  wire \alu_out_q[15]_i_6_n_0 ;
  wire \alu_out_q[15]_i_7_n_0 ;
  wire \alu_out_q[15]_i_8_n_0 ;
  wire \alu_out_q[15]_i_9_n_0 ;
  wire \alu_out_q[16]_i_10_n_0 ;
  wire \alu_out_q[16]_i_2_n_0 ;
  wire \alu_out_q[16]_i_3_n_0 ;
  wire \alu_out_q[16]_i_4_n_0 ;
  wire \alu_out_q[16]_i_5_n_0 ;
  wire \alu_out_q[16]_i_6_n_0 ;
  wire \alu_out_q[16]_i_7_n_0 ;
  wire \alu_out_q[16]_i_8_n_0 ;
  wire \alu_out_q[16]_i_9_n_0 ;
  wire \alu_out_q[17]_i_10_n_0 ;
  wire \alu_out_q[17]_i_2_n_0 ;
  wire \alu_out_q[17]_i_3_n_0 ;
  wire \alu_out_q[17]_i_4_n_0 ;
  wire \alu_out_q[17]_i_5_n_0 ;
  wire \alu_out_q[17]_i_6_n_0 ;
  wire \alu_out_q[17]_i_7_n_0 ;
  wire \alu_out_q[17]_i_8_n_0 ;
  wire \alu_out_q[17]_i_9_n_0 ;
  wire \alu_out_q[18]_i_10_n_0 ;
  wire \alu_out_q[18]_i_2_n_0 ;
  wire \alu_out_q[18]_i_3_n_0 ;
  wire \alu_out_q[18]_i_4_n_0 ;
  wire \alu_out_q[18]_i_5_n_0 ;
  wire \alu_out_q[18]_i_6_n_0 ;
  wire \alu_out_q[18]_i_7_n_0 ;
  wire \alu_out_q[18]_i_8_n_0 ;
  wire \alu_out_q[18]_i_9_n_0 ;
  wire \alu_out_q[19]_i_10_n_0 ;
  wire \alu_out_q[19]_i_11_n_0 ;
  wire \alu_out_q[19]_i_12_n_0 ;
  wire \alu_out_q[19]_i_13_n_0 ;
  wire \alu_out_q[19]_i_14_n_0 ;
  wire \alu_out_q[19]_i_3_n_0 ;
  wire \alu_out_q[19]_i_4_n_0 ;
  wire \alu_out_q[19]_i_5_n_0 ;
  wire \alu_out_q[19]_i_6_n_0 ;
  wire \alu_out_q[19]_i_7_n_0 ;
  wire \alu_out_q[19]_i_8_n_0 ;
  wire \alu_out_q[19]_i_9_n_0 ;
  wire \alu_out_q[1]_i_2_n_0 ;
  wire \alu_out_q[1]_i_3_n_0 ;
  wire \alu_out_q[1]_i_4_n_0 ;
  wire \alu_out_q[1]_i_5_n_0 ;
  wire \alu_out_q[1]_i_6_n_0 ;
  wire \alu_out_q[1]_i_7_n_0 ;
  wire \alu_out_q[20]_i_2_n_0 ;
  wire \alu_out_q[20]_i_3_n_0 ;
  wire \alu_out_q[20]_i_4_n_0 ;
  wire \alu_out_q[20]_i_5_n_0 ;
  wire \alu_out_q[20]_i_6_n_0 ;
  wire \alu_out_q[20]_i_7_n_0 ;
  wire \alu_out_q[20]_i_8_n_0 ;
  wire \alu_out_q[20]_i_9_n_0 ;
  wire \alu_out_q[21]_i_2_n_0 ;
  wire \alu_out_q[21]_i_3_n_0 ;
  wire \alu_out_q[21]_i_4_n_0 ;
  wire \alu_out_q[21]_i_5_n_0 ;
  wire \alu_out_q[21]_i_6_n_0 ;
  wire \alu_out_q[21]_i_7_n_0 ;
  wire \alu_out_q[21]_i_8_n_0 ;
  wire \alu_out_q[21]_i_9_n_0 ;
  wire \alu_out_q[22]_i_2_n_0 ;
  wire \alu_out_q[22]_i_3_n_0 ;
  wire \alu_out_q[22]_i_4_n_0 ;
  wire \alu_out_q[22]_i_5_n_0 ;
  wire \alu_out_q[22]_i_6_n_0 ;
  wire \alu_out_q[22]_i_7_n_0 ;
  wire \alu_out_q[22]_i_8_n_0 ;
  wire \alu_out_q[22]_i_9_n_0 ;
  wire \alu_out_q[23]_i_10_n_0 ;
  wire \alu_out_q[23]_i_11_n_0 ;
  wire \alu_out_q[23]_i_12_n_0 ;
  wire \alu_out_q[23]_i_13_n_0 ;
  wire \alu_out_q[23]_i_14_n_0 ;
  wire \alu_out_q[23]_i_15_n_0 ;
  wire \alu_out_q[23]_i_3_n_0 ;
  wire \alu_out_q[23]_i_4_n_0 ;
  wire \alu_out_q[23]_i_5_n_0 ;
  wire \alu_out_q[23]_i_6_n_0 ;
  wire \alu_out_q[23]_i_7_n_0 ;
  wire \alu_out_q[23]_i_8_n_0 ;
  wire \alu_out_q[23]_i_9_n_0 ;
  wire \alu_out_q[24]_i_2_n_0 ;
  wire \alu_out_q[24]_i_3_n_0 ;
  wire \alu_out_q[24]_i_4_n_0 ;
  wire \alu_out_q[24]_i_5_n_0 ;
  wire \alu_out_q[24]_i_6_n_0 ;
  wire \alu_out_q[24]_i_7_n_0 ;
  wire \alu_out_q[24]_i_8_n_0 ;
  wire \alu_out_q[24]_i_9_n_0 ;
  wire \alu_out_q[25]_i_10_n_0 ;
  wire \alu_out_q[25]_i_2_n_0 ;
  wire \alu_out_q[25]_i_3_n_0 ;
  wire \alu_out_q[25]_i_4_n_0 ;
  wire \alu_out_q[25]_i_5_n_0 ;
  wire \alu_out_q[25]_i_6_n_0 ;
  wire \alu_out_q[25]_i_7_n_0 ;
  wire \alu_out_q[25]_i_8_n_0 ;
  wire \alu_out_q[25]_i_9_n_0 ;
  wire \alu_out_q[26]_i_10_n_0 ;
  wire \alu_out_q[26]_i_2_n_0 ;
  wire \alu_out_q[26]_i_3_n_0 ;
  wire \alu_out_q[26]_i_4_n_0 ;
  wire \alu_out_q[26]_i_5_n_0 ;
  wire \alu_out_q[26]_i_6_n_0 ;
  wire \alu_out_q[26]_i_7_n_0 ;
  wire \alu_out_q[26]_i_8_n_0 ;
  wire \alu_out_q[26]_i_9_n_0 ;
  wire \alu_out_q[27]_i_10_n_0 ;
  wire \alu_out_q[27]_i_11_n_0 ;
  wire \alu_out_q[27]_i_12_n_0 ;
  wire \alu_out_q[27]_i_13_n_0 ;
  wire \alu_out_q[27]_i_14_n_0 ;
  wire \alu_out_q[27]_i_15_n_0 ;
  wire \alu_out_q[27]_i_3_n_0 ;
  wire \alu_out_q[27]_i_4_n_0 ;
  wire \alu_out_q[27]_i_5_n_0 ;
  wire \alu_out_q[27]_i_6_n_0 ;
  wire \alu_out_q[27]_i_7_n_0 ;
  wire \alu_out_q[27]_i_8_n_0 ;
  wire \alu_out_q[27]_i_9_n_0 ;
  wire \alu_out_q[28]_i_2_n_0 ;
  wire \alu_out_q[28]_i_3_n_0 ;
  wire \alu_out_q[28]_i_4_n_0 ;
  wire \alu_out_q[28]_i_5_n_0 ;
  wire \alu_out_q[28]_i_6_n_0 ;
  wire \alu_out_q[28]_i_7_n_0 ;
  wire \alu_out_q[28]_i_8_n_0 ;
  wire \alu_out_q[28]_i_9_n_0 ;
  wire \alu_out_q[29]_i_10_n_0 ;
  wire \alu_out_q[29]_i_11_n_0 ;
  wire \alu_out_q[29]_i_2_n_0 ;
  wire \alu_out_q[29]_i_3_n_0 ;
  wire \alu_out_q[29]_i_4_n_0 ;
  wire \alu_out_q[29]_i_5_n_0 ;
  wire \alu_out_q[29]_i_6_n_0 ;
  wire \alu_out_q[29]_i_7_n_0 ;
  wire \alu_out_q[29]_i_8_n_0 ;
  wire \alu_out_q[29]_i_9_n_0 ;
  wire \alu_out_q[2]_i_2_n_0 ;
  wire \alu_out_q[2]_i_3_n_0 ;
  wire \alu_out_q[2]_i_4_n_0 ;
  wire \alu_out_q[2]_i_5_n_0 ;
  wire \alu_out_q[2]_i_6_n_0 ;
  wire \alu_out_q[2]_i_7_n_0 ;
  wire \alu_out_q[2]_i_8_n_0 ;
  wire \alu_out_q[2]_i_9_n_0 ;
  wire \alu_out_q[30]_i_10_n_0 ;
  wire \alu_out_q[30]_i_11_n_0 ;
  wire \alu_out_q[30]_i_12_n_0 ;
  wire \alu_out_q[30]_i_13_n_0 ;
  wire \alu_out_q[30]_i_14_n_0 ;
  wire \alu_out_q[30]_i_15_n_0 ;
  wire \alu_out_q[30]_i_16_n_0 ;
  wire \alu_out_q[30]_i_17_n_0 ;
  wire \alu_out_q[30]_i_18_n_0 ;
  wire \alu_out_q[30]_i_19_n_0 ;
  wire \alu_out_q[30]_i_20_n_0 ;
  wire \alu_out_q[30]_i_21_n_0 ;
  wire \alu_out_q[30]_i_22_n_0 ;
  wire \alu_out_q[30]_i_23_n_0 ;
  wire \alu_out_q[30]_i_24_n_0 ;
  wire \alu_out_q[30]_i_25_n_0 ;
  wire \alu_out_q[30]_i_2_n_0 ;
  wire \alu_out_q[30]_i_3_n_0 ;
  wire \alu_out_q[30]_i_4_n_0 ;
  wire \alu_out_q[30]_i_5_n_0 ;
  wire \alu_out_q[30]_i_6_n_0 ;
  wire \alu_out_q[30]_i_7_n_0 ;
  wire \alu_out_q[30]_i_8_n_0 ;
  wire \alu_out_q[30]_i_9_n_0 ;
  wire \alu_out_q[31]_i_10_n_0 ;
  wire \alu_out_q[31]_i_11_n_0 ;
  wire \alu_out_q[31]_i_12_n_0 ;
  wire \alu_out_q[31]_i_13_n_0 ;
  wire \alu_out_q[31]_i_14_n_0 ;
  wire \alu_out_q[31]_i_2_n_0 ;
  wire \alu_out_q[31]_i_3_n_0 ;
  wire \alu_out_q[31]_i_4_n_0 ;
  wire \alu_out_q[31]_i_6_n_0 ;
  wire \alu_out_q[31]_i_7_n_0 ;
  wire \alu_out_q[31]_i_8_n_0 ;
  wire \alu_out_q[31]_i_9_n_0 ;
  wire \alu_out_q[3]_i_10_n_0 ;
  wire \alu_out_q[3]_i_11_n_0 ;
  wire \alu_out_q[3]_i_12_n_0 ;
  wire \alu_out_q[3]_i_13_n_0 ;
  wire \alu_out_q[3]_i_3_n_0 ;
  wire \alu_out_q[3]_i_4_n_0 ;
  wire \alu_out_q[3]_i_5_n_0 ;
  wire \alu_out_q[3]_i_6_n_0 ;
  wire \alu_out_q[3]_i_7_n_0 ;
  wire \alu_out_q[3]_i_8_n_0 ;
  wire \alu_out_q[3]_i_9_n_0 ;
  wire \alu_out_q[4]_i_2_n_0 ;
  wire \alu_out_q[4]_i_3_n_0 ;
  wire \alu_out_q[4]_i_4_n_0 ;
  wire \alu_out_q[4]_i_5_n_0 ;
  wire \alu_out_q[4]_i_6_n_0 ;
  wire \alu_out_q[4]_i_7_n_0 ;
  wire \alu_out_q[4]_i_8_n_0 ;
  wire \alu_out_q[5]_i_2_n_0 ;
  wire \alu_out_q[5]_i_3_n_0 ;
  wire \alu_out_q[5]_i_4_n_0 ;
  wire \alu_out_q[5]_i_5_n_0 ;
  wire \alu_out_q[5]_i_6_n_0 ;
  wire \alu_out_q[5]_i_7_n_0 ;
  wire \alu_out_q[5]_i_8_n_0 ;
  wire \alu_out_q[6]_i_2_n_0 ;
  wire \alu_out_q[6]_i_3_n_0 ;
  wire \alu_out_q[6]_i_4_n_0 ;
  wire \alu_out_q[6]_i_5_n_0 ;
  wire \alu_out_q[6]_i_6_n_0 ;
  wire \alu_out_q[6]_i_7_n_0 ;
  wire \alu_out_q[6]_i_8_n_0 ;
  wire \alu_out_q[7]_i_10_n_0 ;
  wire \alu_out_q[7]_i_11_n_0 ;
  wire \alu_out_q[7]_i_12_n_0 ;
  wire \alu_out_q[7]_i_13_n_0 ;
  wire \alu_out_q[7]_i_14_n_0 ;
  wire \alu_out_q[7]_i_3_n_0 ;
  wire \alu_out_q[7]_i_4_n_0 ;
  wire \alu_out_q[7]_i_5_n_0 ;
  wire \alu_out_q[7]_i_6_n_0 ;
  wire \alu_out_q[7]_i_7_n_0 ;
  wire \alu_out_q[7]_i_8_n_0 ;
  wire \alu_out_q[7]_i_9_n_0 ;
  wire \alu_out_q[8]_i_2_n_0 ;
  wire \alu_out_q[8]_i_3_n_0 ;
  wire \alu_out_q[8]_i_4_n_0 ;
  wire \alu_out_q[8]_i_5_n_0 ;
  wire \alu_out_q[8]_i_6_n_0 ;
  wire \alu_out_q[8]_i_7_n_0 ;
  wire \alu_out_q[8]_i_8_n_0 ;
  wire \alu_out_q[8]_i_9_n_0 ;
  wire \alu_out_q[9]_i_2_n_0 ;
  wire \alu_out_q[9]_i_3_n_0 ;
  wire \alu_out_q[9]_i_4_n_0 ;
  wire \alu_out_q[9]_i_5_n_0 ;
  wire \alu_out_q[9]_i_6_n_0 ;
  wire \alu_out_q[9]_i_7_n_0 ;
  wire \alu_out_q[9]_i_8_n_0 ;
  wire \alu_out_q[9]_i_9_n_0 ;
  wire \alu_out_q_reg[0]_i_10_n_0 ;
  wire \alu_out_q_reg[0]_i_10_n_1 ;
  wire \alu_out_q_reg[0]_i_10_n_2 ;
  wire \alu_out_q_reg[0]_i_10_n_3 ;
  wire \alu_out_q_reg[0]_i_14_n_0 ;
  wire \alu_out_q_reg[0]_i_14_n_1 ;
  wire \alu_out_q_reg[0]_i_14_n_2 ;
  wire \alu_out_q_reg[0]_i_14_n_3 ;
  wire \alu_out_q_reg[0]_i_25_n_0 ;
  wire \alu_out_q_reg[0]_i_25_n_1 ;
  wire \alu_out_q_reg[0]_i_25_n_2 ;
  wire \alu_out_q_reg[0]_i_25_n_3 ;
  wire \alu_out_q_reg[0]_i_34_n_0 ;
  wire \alu_out_q_reg[0]_i_34_n_1 ;
  wire \alu_out_q_reg[0]_i_34_n_2 ;
  wire \alu_out_q_reg[0]_i_34_n_3 ;
  wire \alu_out_q_reg[0]_i_39_n_0 ;
  wire \alu_out_q_reg[0]_i_39_n_1 ;
  wire \alu_out_q_reg[0]_i_39_n_2 ;
  wire \alu_out_q_reg[0]_i_39_n_3 ;
  wire \alu_out_q_reg[0]_i_49_n_0 ;
  wire \alu_out_q_reg[0]_i_49_n_1 ;
  wire \alu_out_q_reg[0]_i_49_n_2 ;
  wire \alu_out_q_reg[0]_i_49_n_3 ;
  wire \alu_out_q_reg[0]_i_62_n_0 ;
  wire \alu_out_q_reg[0]_i_62_n_1 ;
  wire \alu_out_q_reg[0]_i_62_n_2 ;
  wire \alu_out_q_reg[0]_i_62_n_3 ;
  wire \alu_out_q_reg[0]_i_6_n_2 ;
  wire \alu_out_q_reg[0]_i_6_n_3 ;
  wire \alu_out_q_reg[0]_i_72_n_0 ;
  wire \alu_out_q_reg[0]_i_72_n_1 ;
  wire \alu_out_q_reg[0]_i_72_n_2 ;
  wire \alu_out_q_reg[0]_i_72_n_3 ;
  wire \alu_out_q_reg[0]_i_7_n_1 ;
  wire \alu_out_q_reg[0]_i_7_n_2 ;
  wire \alu_out_q_reg[0]_i_7_n_3 ;
  wire \alu_out_q_reg[0]_i_9_n_1 ;
  wire \alu_out_q_reg[0]_i_9_n_2 ;
  wire \alu_out_q_reg[0]_i_9_n_3 ;
  wire \alu_out_q_reg[11]_i_2_n_0 ;
  wire \alu_out_q_reg[11]_i_2_n_1 ;
  wire \alu_out_q_reg[11]_i_2_n_2 ;
  wire \alu_out_q_reg[11]_i_2_n_3 ;
  wire \alu_out_q_reg[11]_i_2_n_4 ;
  wire \alu_out_q_reg[11]_i_2_n_5 ;
  wire \alu_out_q_reg[11]_i_2_n_6 ;
  wire \alu_out_q_reg[11]_i_2_n_7 ;
  wire \alu_out_q_reg[15]_i_2_n_0 ;
  wire \alu_out_q_reg[15]_i_2_n_1 ;
  wire \alu_out_q_reg[15]_i_2_n_2 ;
  wire \alu_out_q_reg[15]_i_2_n_3 ;
  wire \alu_out_q_reg[15]_i_2_n_4 ;
  wire \alu_out_q_reg[15]_i_2_n_5 ;
  wire \alu_out_q_reg[15]_i_2_n_6 ;
  wire \alu_out_q_reg[15]_i_2_n_7 ;
  wire \alu_out_q_reg[19]_i_2_n_0 ;
  wire \alu_out_q_reg[19]_i_2_n_1 ;
  wire \alu_out_q_reg[19]_i_2_n_2 ;
  wire \alu_out_q_reg[19]_i_2_n_3 ;
  wire \alu_out_q_reg[19]_i_2_n_4 ;
  wire \alu_out_q_reg[19]_i_2_n_5 ;
  wire \alu_out_q_reg[19]_i_2_n_6 ;
  wire \alu_out_q_reg[19]_i_2_n_7 ;
  wire \alu_out_q_reg[23]_i_2_n_0 ;
  wire \alu_out_q_reg[23]_i_2_n_1 ;
  wire \alu_out_q_reg[23]_i_2_n_2 ;
  wire \alu_out_q_reg[23]_i_2_n_3 ;
  wire \alu_out_q_reg[23]_i_2_n_4 ;
  wire \alu_out_q_reg[23]_i_2_n_5 ;
  wire \alu_out_q_reg[23]_i_2_n_6 ;
  wire \alu_out_q_reg[23]_i_2_n_7 ;
  wire \alu_out_q_reg[27]_i_2_n_0 ;
  wire \alu_out_q_reg[27]_i_2_n_1 ;
  wire \alu_out_q_reg[27]_i_2_n_2 ;
  wire \alu_out_q_reg[27]_i_2_n_3 ;
  wire \alu_out_q_reg[27]_i_2_n_4 ;
  wire \alu_out_q_reg[27]_i_2_n_5 ;
  wire \alu_out_q_reg[27]_i_2_n_6 ;
  wire \alu_out_q_reg[27]_i_2_n_7 ;
  wire \alu_out_q_reg[31]_i_5_n_1 ;
  wire \alu_out_q_reg[31]_i_5_n_2 ;
  wire \alu_out_q_reg[31]_i_5_n_3 ;
  wire \alu_out_q_reg[31]_i_5_n_4 ;
  wire \alu_out_q_reg[31]_i_5_n_5 ;
  wire \alu_out_q_reg[31]_i_5_n_6 ;
  wire \alu_out_q_reg[31]_i_5_n_7 ;
  wire \alu_out_q_reg[3]_i_2_n_0 ;
  wire \alu_out_q_reg[3]_i_2_n_1 ;
  wire \alu_out_q_reg[3]_i_2_n_2 ;
  wire \alu_out_q_reg[3]_i_2_n_3 ;
  wire \alu_out_q_reg[3]_i_2_n_4 ;
  wire \alu_out_q_reg[3]_i_2_n_5 ;
  wire \alu_out_q_reg[3]_i_2_n_6 ;
  wire \alu_out_q_reg[3]_i_2_n_7 ;
  wire \alu_out_q_reg[7]_i_2_n_0 ;
  wire \alu_out_q_reg[7]_i_2_n_1 ;
  wire \alu_out_q_reg[7]_i_2_n_2 ;
  wire \alu_out_q_reg[7]_i_2_n_3 ;
  wire \alu_out_q_reg[7]_i_2_n_4 ;
  wire \alu_out_q_reg[7]_i_2_n_5 ;
  wire \alu_out_q_reg[7]_i_2_n_6 ;
  wire \alu_out_q_reg[7]_i_2_n_7 ;
  wire [62:0]cached_ascii_instr;
  wire \cached_ascii_instr[0]_i_10_n_0 ;
  wire \cached_ascii_instr[0]_i_11_n_0 ;
  wire \cached_ascii_instr[0]_i_12_n_0 ;
  wire \cached_ascii_instr[0]_i_1_n_0 ;
  wire \cached_ascii_instr[0]_i_2_n_0 ;
  wire \cached_ascii_instr[0]_i_3_n_0 ;
  wire \cached_ascii_instr[0]_i_4_n_0 ;
  wire \cached_ascii_instr[0]_i_5_n_0 ;
  wire \cached_ascii_instr[0]_i_6_n_0 ;
  wire \cached_ascii_instr[0]_i_7_n_0 ;
  wire \cached_ascii_instr[0]_i_8_n_0 ;
  wire \cached_ascii_instr[0]_i_9_n_0 ;
  wire \cached_ascii_instr[10]_i_1_n_0 ;
  wire \cached_ascii_instr[10]_i_2_n_0 ;
  wire \cached_ascii_instr[10]_i_3_n_0 ;
  wire \cached_ascii_instr[10]_i_4_n_0 ;
  wire \cached_ascii_instr[10]_i_5_n_0 ;
  wire \cached_ascii_instr[10]_i_6_n_0 ;
  wire \cached_ascii_instr[10]_i_7_n_0 ;
  wire \cached_ascii_instr[10]_i_8_n_0 ;
  wire \cached_ascii_instr[11]_i_1_n_0 ;
  wire \cached_ascii_instr[11]_i_2_n_0 ;
  wire \cached_ascii_instr[11]_i_3_n_0 ;
  wire \cached_ascii_instr[11]_i_4_n_0 ;
  wire \cached_ascii_instr[11]_i_5_n_0 ;
  wire \cached_ascii_instr[11]_i_6_n_0 ;
  wire \cached_ascii_instr[11]_i_7_n_0 ;
  wire \cached_ascii_instr[11]_i_8_n_0 ;
  wire \cached_ascii_instr[11]_i_9_n_0 ;
  wire \cached_ascii_instr[12]_i_1_n_0 ;
  wire \cached_ascii_instr[12]_i_2_n_0 ;
  wire \cached_ascii_instr[12]_i_3_n_0 ;
  wire \cached_ascii_instr[12]_i_4_n_0 ;
  wire \cached_ascii_instr[12]_i_5_n_0 ;
  wire \cached_ascii_instr[12]_i_6_n_0 ;
  wire \cached_ascii_instr[12]_i_7_n_0 ;
  wire \cached_ascii_instr[12]_i_8_n_0 ;
  wire \cached_ascii_instr[12]_i_9_n_0 ;
  wire \cached_ascii_instr[14]_i_1_n_0 ;
  wire \cached_ascii_instr[16]_i_10_n_0 ;
  wire \cached_ascii_instr[16]_i_1_n_0 ;
  wire \cached_ascii_instr[16]_i_2_n_0 ;
  wire \cached_ascii_instr[16]_i_3_n_0 ;
  wire \cached_ascii_instr[16]_i_4_n_0 ;
  wire \cached_ascii_instr[16]_i_5_n_0 ;
  wire \cached_ascii_instr[16]_i_6_n_0 ;
  wire \cached_ascii_instr[16]_i_7_n_0 ;
  wire \cached_ascii_instr[16]_i_8_n_0 ;
  wire \cached_ascii_instr[16]_i_9_n_0 ;
  wire \cached_ascii_instr[17]_i_1_n_0 ;
  wire \cached_ascii_instr[17]_i_2_n_0 ;
  wire \cached_ascii_instr[17]_i_3_n_0 ;
  wire \cached_ascii_instr[17]_i_4_n_0 ;
  wire \cached_ascii_instr[17]_i_5_n_0 ;
  wire \cached_ascii_instr[17]_i_6_n_0 ;
  wire \cached_ascii_instr[17]_i_7_n_0 ;
  wire \cached_ascii_instr[17]_i_8_n_0 ;
  wire \cached_ascii_instr[17]_i_9_n_0 ;
  wire \cached_ascii_instr[18]_i_10_n_0 ;
  wire \cached_ascii_instr[18]_i_1_n_0 ;
  wire \cached_ascii_instr[18]_i_2_n_0 ;
  wire \cached_ascii_instr[18]_i_3_n_0 ;
  wire \cached_ascii_instr[18]_i_4_n_0 ;
  wire \cached_ascii_instr[18]_i_5_n_0 ;
  wire \cached_ascii_instr[18]_i_6_n_0 ;
  wire \cached_ascii_instr[18]_i_7_n_0 ;
  wire \cached_ascii_instr[18]_i_8_n_0 ;
  wire \cached_ascii_instr[18]_i_9_n_0 ;
  wire \cached_ascii_instr[19]_i_10_n_0 ;
  wire \cached_ascii_instr[19]_i_11_n_0 ;
  wire \cached_ascii_instr[19]_i_12_n_0 ;
  wire \cached_ascii_instr[19]_i_13_n_0 ;
  wire \cached_ascii_instr[19]_i_1_n_0 ;
  wire \cached_ascii_instr[19]_i_2_n_0 ;
  wire \cached_ascii_instr[19]_i_3_n_0 ;
  wire \cached_ascii_instr[19]_i_4_n_0 ;
  wire \cached_ascii_instr[19]_i_5_n_0 ;
  wire \cached_ascii_instr[19]_i_6_n_0 ;
  wire \cached_ascii_instr[19]_i_7_n_0 ;
  wire \cached_ascii_instr[19]_i_8_n_0 ;
  wire \cached_ascii_instr[19]_i_9_n_0 ;
  wire \cached_ascii_instr[1]_i_1_n_0 ;
  wire \cached_ascii_instr[1]_i_2_n_0 ;
  wire \cached_ascii_instr[1]_i_3_n_0 ;
  wire \cached_ascii_instr[1]_i_4_n_0 ;
  wire \cached_ascii_instr[1]_i_5_n_0 ;
  wire \cached_ascii_instr[1]_i_6_n_0 ;
  wire \cached_ascii_instr[1]_i_7_n_0 ;
  wire \cached_ascii_instr[1]_i_8_n_0 ;
  wire \cached_ascii_instr[1]_i_9_n_0 ;
  wire \cached_ascii_instr[20]_i_1_n_0 ;
  wire \cached_ascii_instr[20]_i_2_n_0 ;
  wire \cached_ascii_instr[20]_i_3_n_0 ;
  wire \cached_ascii_instr[20]_i_4_n_0 ;
  wire \cached_ascii_instr[20]_i_5_n_0 ;
  wire \cached_ascii_instr[20]_i_6_n_0 ;
  wire \cached_ascii_instr[20]_i_7_n_0 ;
  wire \cached_ascii_instr[20]_i_8_n_0 ;
  wire \cached_ascii_instr[22]_i_1_n_0 ;
  wire \cached_ascii_instr[24]_i_10_n_0 ;
  wire \cached_ascii_instr[24]_i_1_n_0 ;
  wire \cached_ascii_instr[24]_i_2_n_0 ;
  wire \cached_ascii_instr[24]_i_3_n_0 ;
  wire \cached_ascii_instr[24]_i_4_n_0 ;
  wire \cached_ascii_instr[24]_i_5_n_0 ;
  wire \cached_ascii_instr[24]_i_6_n_0 ;
  wire \cached_ascii_instr[24]_i_7_n_0 ;
  wire \cached_ascii_instr[24]_i_8_n_0 ;
  wire \cached_ascii_instr[24]_i_9_n_0 ;
  wire \cached_ascii_instr[25]_i_10_n_0 ;
  wire \cached_ascii_instr[25]_i_1_n_0 ;
  wire \cached_ascii_instr[25]_i_2_n_0 ;
  wire \cached_ascii_instr[25]_i_3_n_0 ;
  wire \cached_ascii_instr[25]_i_4_n_0 ;
  wire \cached_ascii_instr[25]_i_5_n_0 ;
  wire \cached_ascii_instr[25]_i_6_n_0 ;
  wire \cached_ascii_instr[25]_i_7_n_0 ;
  wire \cached_ascii_instr[25]_i_8_n_0 ;
  wire \cached_ascii_instr[25]_i_9_n_0 ;
  wire \cached_ascii_instr[26]_i_1_n_0 ;
  wire \cached_ascii_instr[26]_i_2_n_0 ;
  wire \cached_ascii_instr[26]_i_3_n_0 ;
  wire \cached_ascii_instr[26]_i_4_n_0 ;
  wire \cached_ascii_instr[26]_i_5_n_0 ;
  wire \cached_ascii_instr[26]_i_6_n_0 ;
  wire \cached_ascii_instr[26]_i_7_n_0 ;
  wire \cached_ascii_instr[26]_i_8_n_0 ;
  wire \cached_ascii_instr[26]_i_9_n_0 ;
  wire \cached_ascii_instr[27]_i_1_n_0 ;
  wire \cached_ascii_instr[27]_i_2_n_0 ;
  wire \cached_ascii_instr[27]_i_3_n_0 ;
  wire \cached_ascii_instr[27]_i_4_n_0 ;
  wire \cached_ascii_instr[27]_i_5_n_0 ;
  wire \cached_ascii_instr[28]_i_1_n_0 ;
  wire \cached_ascii_instr[28]_i_2_n_0 ;
  wire \cached_ascii_instr[28]_i_3_n_0 ;
  wire \cached_ascii_instr[28]_i_4_n_0 ;
  wire \cached_ascii_instr[28]_i_5_n_0 ;
  wire \cached_ascii_instr[28]_i_6_n_0 ;
  wire \cached_ascii_instr[28]_i_7_n_0 ;
  wire \cached_ascii_instr[28]_i_8_n_0 ;
  wire \cached_ascii_instr[28]_i_9_n_0 ;
  wire \cached_ascii_instr[2]_i_1_n_0 ;
  wire \cached_ascii_instr[2]_i_2_n_0 ;
  wire \cached_ascii_instr[2]_i_3_n_0 ;
  wire \cached_ascii_instr[2]_i_4_n_0 ;
  wire \cached_ascii_instr[2]_i_5_n_0 ;
  wire \cached_ascii_instr[2]_i_6_n_0 ;
  wire \cached_ascii_instr[2]_i_7_n_0 ;
  wire \cached_ascii_instr[2]_i_8_n_0 ;
  wire \cached_ascii_instr[2]_i_9_n_0 ;
  wire \cached_ascii_instr[30]_i_1_n_0 ;
  wire \cached_ascii_instr[32]_i_1_n_0 ;
  wire \cached_ascii_instr[32]_i_2_n_0 ;
  wire \cached_ascii_instr[32]_i_3_n_0 ;
  wire \cached_ascii_instr[32]_i_4_n_0 ;
  wire \cached_ascii_instr[32]_i_5_n_0 ;
  wire \cached_ascii_instr[32]_i_6_n_0 ;
  wire \cached_ascii_instr[32]_i_7_n_0 ;
  wire \cached_ascii_instr[32]_i_8_n_0 ;
  wire \cached_ascii_instr[33]_i_1_n_0 ;
  wire \cached_ascii_instr[33]_i_2_n_0 ;
  wire \cached_ascii_instr[33]_i_3_n_0 ;
  wire \cached_ascii_instr[33]_i_4_n_0 ;
  wire \cached_ascii_instr[33]_i_5_n_0 ;
  wire \cached_ascii_instr[33]_i_6_n_0 ;
  wire \cached_ascii_instr[34]_i_1_n_0 ;
  wire \cached_ascii_instr[35]_i_1_n_0 ;
  wire \cached_ascii_instr[35]_i_2_n_0 ;
  wire \cached_ascii_instr[36]_i_10_n_0 ;
  wire \cached_ascii_instr[36]_i_1_n_0 ;
  wire \cached_ascii_instr[36]_i_2_n_0 ;
  wire \cached_ascii_instr[36]_i_3_n_0 ;
  wire \cached_ascii_instr[36]_i_4_n_0 ;
  wire \cached_ascii_instr[36]_i_5_n_0 ;
  wire \cached_ascii_instr[36]_i_6_n_0 ;
  wire \cached_ascii_instr[36]_i_7_n_0 ;
  wire \cached_ascii_instr[36]_i_8_n_0 ;
  wire \cached_ascii_instr[36]_i_9_n_0 ;
  wire \cached_ascii_instr[38]_i_1_n_0 ;
  wire \cached_ascii_instr[3]_i_1_n_0 ;
  wire \cached_ascii_instr[3]_i_2_n_0 ;
  wire \cached_ascii_instr[3]_i_3_n_0 ;
  wire \cached_ascii_instr[3]_i_4_n_0 ;
  wire \cached_ascii_instr[3]_i_5_n_0 ;
  wire \cached_ascii_instr[3]_i_6_n_0 ;
  wire \cached_ascii_instr[3]_i_7_n_0 ;
  wire \cached_ascii_instr[41]_i_1_n_0 ;
  wire \cached_ascii_instr[42]_i_1_n_0 ;
  wire \cached_ascii_instr[42]_i_2_n_0 ;
  wire \cached_ascii_instr[42]_i_3_n_0 ;
  wire \cached_ascii_instr[43]_i_1_n_0 ;
  wire \cached_ascii_instr[44]_i_1_n_0 ;
  wire \cached_ascii_instr[46]_i_1_n_0 ;
  wire \cached_ascii_instr[48]_i_1_n_0 ;
  wire \cached_ascii_instr[4]_i_1_n_0 ;
  wire \cached_ascii_instr[4]_i_2_n_0 ;
  wire \cached_ascii_instr[4]_i_3_n_0 ;
  wire \cached_ascii_instr[4]_i_4_n_0 ;
  wire \cached_ascii_instr[4]_i_5_n_0 ;
  wire \cached_ascii_instr[4]_i_6_n_0 ;
  wire \cached_ascii_instr[4]_i_7_n_0 ;
  wire \cached_ascii_instr[4]_i_8_n_0 ;
  wire \cached_ascii_instr[4]_i_9_n_0 ;
  wire \cached_ascii_instr[50]_i_1_n_0 ;
  wire \cached_ascii_instr[50]_i_2_n_0 ;
  wire \cached_ascii_instr[50]_i_3_n_0 ;
  wire \cached_ascii_instr[51]_i_1_n_0 ;
  wire \cached_ascii_instr[52]_i_1_n_0 ;
  wire \cached_ascii_instr[54]_i_1_n_0 ;
  wire \cached_ascii_instr[54]_i_2_n_0 ;
  wire \cached_ascii_instr[54]_i_3_n_0 ;
  wire \cached_ascii_instr[62]_i_1_n_0 ;
  wire \cached_ascii_instr[62]_i_2_n_0 ;
  wire \cached_ascii_instr[8]_i_10_n_0 ;
  wire \cached_ascii_instr[8]_i_1_n_0 ;
  wire \cached_ascii_instr[8]_i_2_n_0 ;
  wire \cached_ascii_instr[8]_i_3_n_0 ;
  wire \cached_ascii_instr[8]_i_4_n_0 ;
  wire \cached_ascii_instr[8]_i_5_n_0 ;
  wire \cached_ascii_instr[8]_i_6_n_0 ;
  wire \cached_ascii_instr[8]_i_7_n_0 ;
  wire \cached_ascii_instr[8]_i_8_n_0 ;
  wire \cached_ascii_instr[8]_i_9_n_0 ;
  wire \cached_ascii_instr[9]_i_1_n_0 ;
  wire \cached_ascii_instr[9]_i_2_n_0 ;
  wire \cached_ascii_instr[9]_i_3_n_0 ;
  wire \cached_ascii_instr[9]_i_4_n_0 ;
  wire \cached_ascii_instr[9]_i_5_n_0 ;
  wire \cached_ascii_instr[9]_i_6_n_0 ;
  wire \cached_ascii_instr[9]_i_7_n_0 ;
  wire [31:0]cached_insn_imm;
  wire [4:0]cached_insn_rd;
  wire [4:0]cached_insn_rs1;
  wire [4:0]cached_insn_rs2;
  wire clear_prefetched_high_word;
  wire clear_prefetched_high_word2;
  wire clear_prefetched_high_word_q;
  wire clk;
  wire compressed_instr;
  wire compressed_instr_i_1_n_0;
  wire compressed_instr_i_2_n_0;
  wire compressed_instr_i_3_n_0;
  wire compressed_instr_i_4_n_0;
  wire compressed_instr_i_5_n_0;
  wire compressed_instr_i_6_n_0;
  wire compressed_instr_i_7_n_0;
  wire \count_cycle[0]_i_2_n_0 ;
  wire [63:0]count_cycle_reg;
  wire \count_cycle_reg[0]_i_1_n_0 ;
  wire \count_cycle_reg[0]_i_1_n_1 ;
  wire \count_cycle_reg[0]_i_1_n_2 ;
  wire \count_cycle_reg[0]_i_1_n_3 ;
  wire \count_cycle_reg[0]_i_1_n_4 ;
  wire \count_cycle_reg[0]_i_1_n_5 ;
  wire \count_cycle_reg[0]_i_1_n_6 ;
  wire \count_cycle_reg[0]_i_1_n_7 ;
  wire \count_cycle_reg[12]_i_1_n_0 ;
  wire \count_cycle_reg[12]_i_1_n_1 ;
  wire \count_cycle_reg[12]_i_1_n_2 ;
  wire \count_cycle_reg[12]_i_1_n_3 ;
  wire \count_cycle_reg[12]_i_1_n_4 ;
  wire \count_cycle_reg[12]_i_1_n_5 ;
  wire \count_cycle_reg[12]_i_1_n_6 ;
  wire \count_cycle_reg[12]_i_1_n_7 ;
  wire \count_cycle_reg[16]_i_1_n_0 ;
  wire \count_cycle_reg[16]_i_1_n_1 ;
  wire \count_cycle_reg[16]_i_1_n_2 ;
  wire \count_cycle_reg[16]_i_1_n_3 ;
  wire \count_cycle_reg[16]_i_1_n_4 ;
  wire \count_cycle_reg[16]_i_1_n_5 ;
  wire \count_cycle_reg[16]_i_1_n_6 ;
  wire \count_cycle_reg[16]_i_1_n_7 ;
  wire \count_cycle_reg[20]_i_1_n_0 ;
  wire \count_cycle_reg[20]_i_1_n_1 ;
  wire \count_cycle_reg[20]_i_1_n_2 ;
  wire \count_cycle_reg[20]_i_1_n_3 ;
  wire \count_cycle_reg[20]_i_1_n_4 ;
  wire \count_cycle_reg[20]_i_1_n_5 ;
  wire \count_cycle_reg[20]_i_1_n_6 ;
  wire \count_cycle_reg[20]_i_1_n_7 ;
  wire \count_cycle_reg[24]_i_1_n_0 ;
  wire \count_cycle_reg[24]_i_1_n_1 ;
  wire \count_cycle_reg[24]_i_1_n_2 ;
  wire \count_cycle_reg[24]_i_1_n_3 ;
  wire \count_cycle_reg[24]_i_1_n_4 ;
  wire \count_cycle_reg[24]_i_1_n_5 ;
  wire \count_cycle_reg[24]_i_1_n_6 ;
  wire \count_cycle_reg[24]_i_1_n_7 ;
  wire \count_cycle_reg[28]_i_1_n_0 ;
  wire \count_cycle_reg[28]_i_1_n_1 ;
  wire \count_cycle_reg[28]_i_1_n_2 ;
  wire \count_cycle_reg[28]_i_1_n_3 ;
  wire \count_cycle_reg[28]_i_1_n_4 ;
  wire \count_cycle_reg[28]_i_1_n_5 ;
  wire \count_cycle_reg[28]_i_1_n_6 ;
  wire \count_cycle_reg[28]_i_1_n_7 ;
  wire \count_cycle_reg[32]_i_1_n_0 ;
  wire \count_cycle_reg[32]_i_1_n_1 ;
  wire \count_cycle_reg[32]_i_1_n_2 ;
  wire \count_cycle_reg[32]_i_1_n_3 ;
  wire \count_cycle_reg[32]_i_1_n_4 ;
  wire \count_cycle_reg[32]_i_1_n_5 ;
  wire \count_cycle_reg[32]_i_1_n_6 ;
  wire \count_cycle_reg[32]_i_1_n_7 ;
  wire \count_cycle_reg[36]_i_1_n_0 ;
  wire \count_cycle_reg[36]_i_1_n_1 ;
  wire \count_cycle_reg[36]_i_1_n_2 ;
  wire \count_cycle_reg[36]_i_1_n_3 ;
  wire \count_cycle_reg[36]_i_1_n_4 ;
  wire \count_cycle_reg[36]_i_1_n_5 ;
  wire \count_cycle_reg[36]_i_1_n_6 ;
  wire \count_cycle_reg[36]_i_1_n_7 ;
  wire \count_cycle_reg[40]_i_1_n_0 ;
  wire \count_cycle_reg[40]_i_1_n_1 ;
  wire \count_cycle_reg[40]_i_1_n_2 ;
  wire \count_cycle_reg[40]_i_1_n_3 ;
  wire \count_cycle_reg[40]_i_1_n_4 ;
  wire \count_cycle_reg[40]_i_1_n_5 ;
  wire \count_cycle_reg[40]_i_1_n_6 ;
  wire \count_cycle_reg[40]_i_1_n_7 ;
  wire \count_cycle_reg[44]_i_1_n_0 ;
  wire \count_cycle_reg[44]_i_1_n_1 ;
  wire \count_cycle_reg[44]_i_1_n_2 ;
  wire \count_cycle_reg[44]_i_1_n_3 ;
  wire \count_cycle_reg[44]_i_1_n_4 ;
  wire \count_cycle_reg[44]_i_1_n_5 ;
  wire \count_cycle_reg[44]_i_1_n_6 ;
  wire \count_cycle_reg[44]_i_1_n_7 ;
  wire \count_cycle_reg[48]_i_1_n_0 ;
  wire \count_cycle_reg[48]_i_1_n_1 ;
  wire \count_cycle_reg[48]_i_1_n_2 ;
  wire \count_cycle_reg[48]_i_1_n_3 ;
  wire \count_cycle_reg[48]_i_1_n_4 ;
  wire \count_cycle_reg[48]_i_1_n_5 ;
  wire \count_cycle_reg[48]_i_1_n_6 ;
  wire \count_cycle_reg[48]_i_1_n_7 ;
  wire \count_cycle_reg[4]_i_1_n_0 ;
  wire \count_cycle_reg[4]_i_1_n_1 ;
  wire \count_cycle_reg[4]_i_1_n_2 ;
  wire \count_cycle_reg[4]_i_1_n_3 ;
  wire \count_cycle_reg[4]_i_1_n_4 ;
  wire \count_cycle_reg[4]_i_1_n_5 ;
  wire \count_cycle_reg[4]_i_1_n_6 ;
  wire \count_cycle_reg[4]_i_1_n_7 ;
  wire \count_cycle_reg[52]_i_1_n_0 ;
  wire \count_cycle_reg[52]_i_1_n_1 ;
  wire \count_cycle_reg[52]_i_1_n_2 ;
  wire \count_cycle_reg[52]_i_1_n_3 ;
  wire \count_cycle_reg[52]_i_1_n_4 ;
  wire \count_cycle_reg[52]_i_1_n_5 ;
  wire \count_cycle_reg[52]_i_1_n_6 ;
  wire \count_cycle_reg[52]_i_1_n_7 ;
  wire \count_cycle_reg[56]_i_1_n_0 ;
  wire \count_cycle_reg[56]_i_1_n_1 ;
  wire \count_cycle_reg[56]_i_1_n_2 ;
  wire \count_cycle_reg[56]_i_1_n_3 ;
  wire \count_cycle_reg[56]_i_1_n_4 ;
  wire \count_cycle_reg[56]_i_1_n_5 ;
  wire \count_cycle_reg[56]_i_1_n_6 ;
  wire \count_cycle_reg[56]_i_1_n_7 ;
  wire \count_cycle_reg[60]_i_1_n_1 ;
  wire \count_cycle_reg[60]_i_1_n_2 ;
  wire \count_cycle_reg[60]_i_1_n_3 ;
  wire \count_cycle_reg[60]_i_1_n_4 ;
  wire \count_cycle_reg[60]_i_1_n_5 ;
  wire \count_cycle_reg[60]_i_1_n_6 ;
  wire \count_cycle_reg[60]_i_1_n_7 ;
  wire \count_cycle_reg[8]_i_1_n_0 ;
  wire \count_cycle_reg[8]_i_1_n_1 ;
  wire \count_cycle_reg[8]_i_1_n_2 ;
  wire \count_cycle_reg[8]_i_1_n_3 ;
  wire \count_cycle_reg[8]_i_1_n_4 ;
  wire \count_cycle_reg[8]_i_1_n_5 ;
  wire \count_cycle_reg[8]_i_1_n_6 ;
  wire \count_cycle_reg[8]_i_1_n_7 ;
  wire \count_instr[0]_i_1_n_0 ;
  wire \count_instr[0]_i_3_n_0 ;
  wire \count_instr[0]_i_4_n_0 ;
  wire \count_instr_reg[0]_i_2_n_0 ;
  wire \count_instr_reg[0]_i_2_n_1 ;
  wire \count_instr_reg[0]_i_2_n_2 ;
  wire \count_instr_reg[0]_i_2_n_3 ;
  wire \count_instr_reg[0]_i_2_n_4 ;
  wire \count_instr_reg[0]_i_2_n_5 ;
  wire \count_instr_reg[0]_i_2_n_6 ;
  wire \count_instr_reg[0]_i_2_n_7 ;
  wire \count_instr_reg[12]_i_1_n_0 ;
  wire \count_instr_reg[12]_i_1_n_1 ;
  wire \count_instr_reg[12]_i_1_n_2 ;
  wire \count_instr_reg[12]_i_1_n_3 ;
  wire \count_instr_reg[12]_i_1_n_4 ;
  wire \count_instr_reg[12]_i_1_n_5 ;
  wire \count_instr_reg[12]_i_1_n_6 ;
  wire \count_instr_reg[12]_i_1_n_7 ;
  wire \count_instr_reg[16]_i_1_n_0 ;
  wire \count_instr_reg[16]_i_1_n_1 ;
  wire \count_instr_reg[16]_i_1_n_2 ;
  wire \count_instr_reg[16]_i_1_n_3 ;
  wire \count_instr_reg[16]_i_1_n_4 ;
  wire \count_instr_reg[16]_i_1_n_5 ;
  wire \count_instr_reg[16]_i_1_n_6 ;
  wire \count_instr_reg[16]_i_1_n_7 ;
  wire \count_instr_reg[20]_i_1_n_0 ;
  wire \count_instr_reg[20]_i_1_n_1 ;
  wire \count_instr_reg[20]_i_1_n_2 ;
  wire \count_instr_reg[20]_i_1_n_3 ;
  wire \count_instr_reg[20]_i_1_n_4 ;
  wire \count_instr_reg[20]_i_1_n_5 ;
  wire \count_instr_reg[20]_i_1_n_6 ;
  wire \count_instr_reg[20]_i_1_n_7 ;
  wire \count_instr_reg[24]_i_1_n_0 ;
  wire \count_instr_reg[24]_i_1_n_1 ;
  wire \count_instr_reg[24]_i_1_n_2 ;
  wire \count_instr_reg[24]_i_1_n_3 ;
  wire \count_instr_reg[24]_i_1_n_4 ;
  wire \count_instr_reg[24]_i_1_n_5 ;
  wire \count_instr_reg[24]_i_1_n_6 ;
  wire \count_instr_reg[24]_i_1_n_7 ;
  wire \count_instr_reg[28]_i_1_n_0 ;
  wire \count_instr_reg[28]_i_1_n_1 ;
  wire \count_instr_reg[28]_i_1_n_2 ;
  wire \count_instr_reg[28]_i_1_n_3 ;
  wire \count_instr_reg[28]_i_1_n_4 ;
  wire \count_instr_reg[28]_i_1_n_5 ;
  wire \count_instr_reg[28]_i_1_n_6 ;
  wire \count_instr_reg[28]_i_1_n_7 ;
  wire \count_instr_reg[32]_i_1_n_0 ;
  wire \count_instr_reg[32]_i_1_n_1 ;
  wire \count_instr_reg[32]_i_1_n_2 ;
  wire \count_instr_reg[32]_i_1_n_3 ;
  wire \count_instr_reg[32]_i_1_n_4 ;
  wire \count_instr_reg[32]_i_1_n_5 ;
  wire \count_instr_reg[32]_i_1_n_6 ;
  wire \count_instr_reg[32]_i_1_n_7 ;
  wire \count_instr_reg[36]_i_1_n_0 ;
  wire \count_instr_reg[36]_i_1_n_1 ;
  wire \count_instr_reg[36]_i_1_n_2 ;
  wire \count_instr_reg[36]_i_1_n_3 ;
  wire \count_instr_reg[36]_i_1_n_4 ;
  wire \count_instr_reg[36]_i_1_n_5 ;
  wire \count_instr_reg[36]_i_1_n_6 ;
  wire \count_instr_reg[36]_i_1_n_7 ;
  wire \count_instr_reg[40]_i_1_n_0 ;
  wire \count_instr_reg[40]_i_1_n_1 ;
  wire \count_instr_reg[40]_i_1_n_2 ;
  wire \count_instr_reg[40]_i_1_n_3 ;
  wire \count_instr_reg[40]_i_1_n_4 ;
  wire \count_instr_reg[40]_i_1_n_5 ;
  wire \count_instr_reg[40]_i_1_n_6 ;
  wire \count_instr_reg[40]_i_1_n_7 ;
  wire \count_instr_reg[44]_i_1_n_0 ;
  wire \count_instr_reg[44]_i_1_n_1 ;
  wire \count_instr_reg[44]_i_1_n_2 ;
  wire \count_instr_reg[44]_i_1_n_3 ;
  wire \count_instr_reg[44]_i_1_n_4 ;
  wire \count_instr_reg[44]_i_1_n_5 ;
  wire \count_instr_reg[44]_i_1_n_6 ;
  wire \count_instr_reg[44]_i_1_n_7 ;
  wire \count_instr_reg[48]_i_1_n_0 ;
  wire \count_instr_reg[48]_i_1_n_1 ;
  wire \count_instr_reg[48]_i_1_n_2 ;
  wire \count_instr_reg[48]_i_1_n_3 ;
  wire \count_instr_reg[48]_i_1_n_4 ;
  wire \count_instr_reg[48]_i_1_n_5 ;
  wire \count_instr_reg[48]_i_1_n_6 ;
  wire \count_instr_reg[48]_i_1_n_7 ;
  wire \count_instr_reg[4]_i_1_n_0 ;
  wire \count_instr_reg[4]_i_1_n_1 ;
  wire \count_instr_reg[4]_i_1_n_2 ;
  wire \count_instr_reg[4]_i_1_n_3 ;
  wire \count_instr_reg[4]_i_1_n_4 ;
  wire \count_instr_reg[4]_i_1_n_5 ;
  wire \count_instr_reg[4]_i_1_n_6 ;
  wire \count_instr_reg[4]_i_1_n_7 ;
  wire \count_instr_reg[52]_i_1_n_0 ;
  wire \count_instr_reg[52]_i_1_n_1 ;
  wire \count_instr_reg[52]_i_1_n_2 ;
  wire \count_instr_reg[52]_i_1_n_3 ;
  wire \count_instr_reg[52]_i_1_n_4 ;
  wire \count_instr_reg[52]_i_1_n_5 ;
  wire \count_instr_reg[52]_i_1_n_6 ;
  wire \count_instr_reg[52]_i_1_n_7 ;
  wire \count_instr_reg[56]_i_1_n_0 ;
  wire \count_instr_reg[56]_i_1_n_1 ;
  wire \count_instr_reg[56]_i_1_n_2 ;
  wire \count_instr_reg[56]_i_1_n_3 ;
  wire \count_instr_reg[56]_i_1_n_4 ;
  wire \count_instr_reg[56]_i_1_n_5 ;
  wire \count_instr_reg[56]_i_1_n_6 ;
  wire \count_instr_reg[56]_i_1_n_7 ;
  wire \count_instr_reg[60]_i_1_n_1 ;
  wire \count_instr_reg[60]_i_1_n_2 ;
  wire \count_instr_reg[60]_i_1_n_3 ;
  wire \count_instr_reg[60]_i_1_n_4 ;
  wire \count_instr_reg[60]_i_1_n_5 ;
  wire \count_instr_reg[60]_i_1_n_6 ;
  wire \count_instr_reg[60]_i_1_n_7 ;
  wire \count_instr_reg[8]_i_1_n_0 ;
  wire \count_instr_reg[8]_i_1_n_1 ;
  wire \count_instr_reg[8]_i_1_n_2 ;
  wire \count_instr_reg[8]_i_1_n_3 ;
  wire \count_instr_reg[8]_i_1_n_4 ;
  wire \count_instr_reg[8]_i_1_n_5 ;
  wire \count_instr_reg[8]_i_1_n_6 ;
  wire \count_instr_reg[8]_i_1_n_7 ;
  wire \count_instr_reg_n_0_[0] ;
  wire \count_instr_reg_n_0_[10] ;
  wire \count_instr_reg_n_0_[11] ;
  wire \count_instr_reg_n_0_[12] ;
  wire \count_instr_reg_n_0_[13] ;
  wire \count_instr_reg_n_0_[14] ;
  wire \count_instr_reg_n_0_[15] ;
  wire \count_instr_reg_n_0_[16] ;
  wire \count_instr_reg_n_0_[17] ;
  wire \count_instr_reg_n_0_[18] ;
  wire \count_instr_reg_n_0_[19] ;
  wire \count_instr_reg_n_0_[1] ;
  wire \count_instr_reg_n_0_[20] ;
  wire \count_instr_reg_n_0_[21] ;
  wire \count_instr_reg_n_0_[22] ;
  wire \count_instr_reg_n_0_[23] ;
  wire \count_instr_reg_n_0_[24] ;
  wire \count_instr_reg_n_0_[25] ;
  wire \count_instr_reg_n_0_[26] ;
  wire \count_instr_reg_n_0_[27] ;
  wire \count_instr_reg_n_0_[28] ;
  wire \count_instr_reg_n_0_[29] ;
  wire \count_instr_reg_n_0_[2] ;
  wire \count_instr_reg_n_0_[30] ;
  wire \count_instr_reg_n_0_[31] ;
  wire \count_instr_reg_n_0_[3] ;
  wire \count_instr_reg_n_0_[4] ;
  wire \count_instr_reg_n_0_[5] ;
  wire \count_instr_reg_n_0_[6] ;
  wire \count_instr_reg_n_0_[7] ;
  wire \count_instr_reg_n_0_[8] ;
  wire \count_instr_reg_n_0_[9] ;
  wire [7:0]cpu_state0_out;
  wire \cpu_state[0]_i_2_n_0 ;
  wire \cpu_state[1]_i_2_n_0 ;
  wire \cpu_state[1]_i_3_n_0 ;
  wire \cpu_state[3]_i_2_n_0 ;
  wire \cpu_state[3]_i_3_n_0 ;
  wire \cpu_state[3]_i_4_n_0 ;
  wire \cpu_state[5]_rep_i_1_n_0 ;
  wire \cpu_state[6]_i_2_n_0 ;
  wire \cpu_state[6]_i_3_n_0 ;
  wire \cpu_state[6]_i_4_n_0 ;
  wire \cpu_state[6]_i_5_n_0 ;
  wire \cpu_state[7]_i_1_n_0 ;
  wire \cpu_state[7]_i_3_n_0 ;
  wire \cpu_state[7]_i_4_n_0 ;
  wire \cpu_state[7]_i_5_n_0 ;
  wire \cpu_state[7]_i_6_n_0 ;
  wire \cpu_state[7]_i_7_n_0 ;
  wire \cpu_state_reg[5]_rep_n_0 ;
  wire \cpu_state_reg_n_0_[0] ;
  wire \cpu_state_reg_n_0_[1] ;
  wire \cpu_state_reg_n_0_[3] ;
  wire \cpu_state_reg_n_0_[5] ;
  wire \cpu_state_reg_n_0_[6] ;
  wire \cpu_state_reg_n_0_[7] ;
  wire \cpuregs[10][31]_i_1_n_0 ;
  wire \cpuregs[11][31]_i_1_n_0 ;
  wire \cpuregs[12][31]_i_1_n_0 ;
  wire \cpuregs[13][31]_i_1_n_0 ;
  wire \cpuregs[14][31]_i_1_n_0 ;
  wire \cpuregs[15][31]_i_1_n_0 ;
  wire \cpuregs[16][31]_i_1_n_0 ;
  wire \cpuregs[16][31]_i_2_n_0 ;
  wire \cpuregs[16][31]_i_3_n_0 ;
  wire \cpuregs[16][31]_i_4_n_0 ;
  wire \cpuregs[16][31]_i_5_n_0 ;
  wire \cpuregs[17][31]_i_1_n_0 ;
  wire \cpuregs[18][31]_i_1_n_0 ;
  wire \cpuregs[19][31]_i_1_n_0 ;
  wire \cpuregs[1][0]_i_2_n_0 ;
  wire \cpuregs[1][0]_i_3_n_0 ;
  wire \cpuregs[1][0]_i_4_n_0 ;
  wire \cpuregs[1][10]_i_2_n_0 ;
  wire \cpuregs[1][10]_i_3_n_0 ;
  wire \cpuregs[1][11]_i_3_n_0 ;
  wire \cpuregs[1][11]_i_4_n_0 ;
  wire \cpuregs[1][12]_i_2_n_0 ;
  wire \cpuregs[1][12]_i_3_n_0 ;
  wire \cpuregs[1][13]_i_2_n_0 ;
  wire \cpuregs[1][13]_i_3_n_0 ;
  wire \cpuregs[1][14]_i_2_n_0 ;
  wire \cpuregs[1][14]_i_3_n_0 ;
  wire \cpuregs[1][15]_i_3_n_0 ;
  wire \cpuregs[1][15]_i_4_n_0 ;
  wire \cpuregs[1][16]_i_2_n_0 ;
  wire \cpuregs[1][16]_i_3_n_0 ;
  wire \cpuregs[1][17]_i_2_n_0 ;
  wire \cpuregs[1][17]_i_3_n_0 ;
  wire \cpuregs[1][18]_i_2_n_0 ;
  wire \cpuregs[1][18]_i_3_n_0 ;
  wire \cpuregs[1][19]_i_3_n_0 ;
  wire \cpuregs[1][19]_i_4_n_0 ;
  wire \cpuregs[1][1]_i_2_n_0 ;
  wire \cpuregs[1][1]_i_3_n_0 ;
  wire \cpuregs[1][20]_i_2_n_0 ;
  wire \cpuregs[1][20]_i_3_n_0 ;
  wire \cpuregs[1][21]_i_2_n_0 ;
  wire \cpuregs[1][21]_i_3_n_0 ;
  wire \cpuregs[1][22]_i_2_n_0 ;
  wire \cpuregs[1][22]_i_3_n_0 ;
  wire \cpuregs[1][23]_i_3_n_0 ;
  wire \cpuregs[1][23]_i_4_n_0 ;
  wire \cpuregs[1][24]_i_2_n_0 ;
  wire \cpuregs[1][24]_i_3_n_0 ;
  wire \cpuregs[1][25]_i_2_n_0 ;
  wire \cpuregs[1][25]_i_3_n_0 ;
  wire \cpuregs[1][26]_i_2_n_0 ;
  wire \cpuregs[1][26]_i_3_n_0 ;
  wire \cpuregs[1][27]_i_3_n_0 ;
  wire \cpuregs[1][27]_i_4_n_0 ;
  wire \cpuregs[1][28]_i_2_n_0 ;
  wire \cpuregs[1][28]_i_3_n_0 ;
  wire \cpuregs[1][29]_i_2_n_0 ;
  wire \cpuregs[1][29]_i_3_n_0 ;
  wire \cpuregs[1][2]_i_2_n_0 ;
  wire \cpuregs[1][2]_i_3_n_0 ;
  wire \cpuregs[1][30]_i_2_n_0 ;
  wire \cpuregs[1][30]_i_3_n_0 ;
  wire \cpuregs[1][31]_i_1_n_0 ;
  wire \cpuregs[1][31]_i_3_n_0 ;
  wire \cpuregs[1][31]_i_5_n_0 ;
  wire \cpuregs[1][31]_i_6_n_0 ;
  wire \cpuregs[1][31]_i_7_n_0 ;
  wire \cpuregs[1][3]_i_3_n_0 ;
  wire \cpuregs[1][3]_i_4_n_0 ;
  wire \cpuregs[1][3]_i_5_n_0 ;
  wire \cpuregs[1][3]_i_6_n_0 ;
  wire \cpuregs[1][4]_i_2_n_0 ;
  wire \cpuregs[1][5]_i_2_n_0 ;
  wire \cpuregs[1][5]_i_3_n_0 ;
  wire \cpuregs[1][6]_i_2_n_0 ;
  wire \cpuregs[1][6]_i_3_n_0 ;
  wire \cpuregs[1][7]_i_3_n_0 ;
  wire \cpuregs[1][7]_i_4_n_0 ;
  wire \cpuregs[1][8]_i_2_n_0 ;
  wire \cpuregs[1][8]_i_3_n_0 ;
  wire \cpuregs[1][9]_i_2_n_0 ;
  wire \cpuregs[1][9]_i_3_n_0 ;
  wire \cpuregs[20][31]_i_1_n_0 ;
  wire \cpuregs[21][31]_i_1_n_0 ;
  wire \cpuregs[22][31]_i_1_n_0 ;
  wire \cpuregs[23][31]_i_1_n_0 ;
  wire \cpuregs[24][31]_i_1_n_0 ;
  wire \cpuregs[25][31]_i_1_n_0 ;
  wire \cpuregs[26][31]_i_1_n_0 ;
  wire \cpuregs[27][31]_i_1_n_0 ;
  wire \cpuregs[28][31]_i_1_n_0 ;
  wire \cpuregs[29][31]_i_1_n_0 ;
  wire \cpuregs[29][31]_i_2_n_0 ;
  wire \cpuregs[29][31]_i_3_n_0 ;
  wire \cpuregs[29][31]_i_4_n_0 ;
  wire \cpuregs[2][31]_i_1_n_0 ;
  wire \cpuregs[2][31]_i_2_n_0 ;
  wire \cpuregs[30][31]_i_1_n_0 ;
  wire \cpuregs[31][31]_i_1_n_0 ;
  wire \cpuregs[32][31]_i_1_n_0 ;
  wire \cpuregs[33][31]_i_1_n_0 ;
  wire \cpuregs[34][31]_i_1_n_0 ;
  wire \cpuregs[35][31]_i_1_n_0 ;
  wire \cpuregs[3][31]_i_1_n_0 ;
  wire \cpuregs[4][31]_i_1_n_0 ;
  wire \cpuregs[5][31]_i_1_n_0 ;
  wire \cpuregs[6][31]_i_1_n_0 ;
  wire \cpuregs[7][31]_i_1_n_0 ;
  wire \cpuregs[8][31]_i_1_n_0 ;
  wire \cpuregs[9][31]_i_1_n_0 ;
  wire [31:0]\cpuregs_reg[10]_9 ;
  wire [31:0]\cpuregs_reg[11]_10 ;
  wire [31:0]\cpuregs_reg[12]_11 ;
  wire [31:0]\cpuregs_reg[13]_12 ;
  wire [31:0]\cpuregs_reg[14]_13 ;
  wire [31:0]\cpuregs_reg[15]_14 ;
  wire [31:0]\cpuregs_reg[16]_15 ;
  wire [31:0]\cpuregs_reg[17]_16 ;
  wire [31:0]\cpuregs_reg[18]_17 ;
  wire [31:0]\cpuregs_reg[19]_18 ;
  wire \cpuregs_reg[1][11]_i_2_n_0 ;
  wire \cpuregs_reg[1][11]_i_2_n_1 ;
  wire \cpuregs_reg[1][11]_i_2_n_2 ;
  wire \cpuregs_reg[1][11]_i_2_n_3 ;
  wire \cpuregs_reg[1][11]_i_2_n_4 ;
  wire \cpuregs_reg[1][11]_i_2_n_5 ;
  wire \cpuregs_reg[1][11]_i_2_n_6 ;
  wire \cpuregs_reg[1][11]_i_2_n_7 ;
  wire \cpuregs_reg[1][15]_i_2_n_0 ;
  wire \cpuregs_reg[1][15]_i_2_n_1 ;
  wire \cpuregs_reg[1][15]_i_2_n_2 ;
  wire \cpuregs_reg[1][15]_i_2_n_3 ;
  wire \cpuregs_reg[1][15]_i_2_n_4 ;
  wire \cpuregs_reg[1][15]_i_2_n_5 ;
  wire \cpuregs_reg[1][15]_i_2_n_6 ;
  wire \cpuregs_reg[1][15]_i_2_n_7 ;
  wire \cpuregs_reg[1][19]_i_2_n_0 ;
  wire \cpuregs_reg[1][19]_i_2_n_1 ;
  wire \cpuregs_reg[1][19]_i_2_n_2 ;
  wire \cpuregs_reg[1][19]_i_2_n_3 ;
  wire \cpuregs_reg[1][19]_i_2_n_4 ;
  wire \cpuregs_reg[1][19]_i_2_n_5 ;
  wire \cpuregs_reg[1][19]_i_2_n_6 ;
  wire \cpuregs_reg[1][19]_i_2_n_7 ;
  wire \cpuregs_reg[1][23]_i_2_n_0 ;
  wire \cpuregs_reg[1][23]_i_2_n_1 ;
  wire \cpuregs_reg[1][23]_i_2_n_2 ;
  wire \cpuregs_reg[1][23]_i_2_n_3 ;
  wire \cpuregs_reg[1][23]_i_2_n_4 ;
  wire \cpuregs_reg[1][23]_i_2_n_5 ;
  wire \cpuregs_reg[1][23]_i_2_n_6 ;
  wire \cpuregs_reg[1][23]_i_2_n_7 ;
  wire \cpuregs_reg[1][27]_i_2_n_0 ;
  wire \cpuregs_reg[1][27]_i_2_n_1 ;
  wire \cpuregs_reg[1][27]_i_2_n_2 ;
  wire \cpuregs_reg[1][27]_i_2_n_3 ;
  wire \cpuregs_reg[1][27]_i_2_n_4 ;
  wire \cpuregs_reg[1][27]_i_2_n_5 ;
  wire \cpuregs_reg[1][27]_i_2_n_6 ;
  wire \cpuregs_reg[1][27]_i_2_n_7 ;
  wire \cpuregs_reg[1][31]_i_4_n_1 ;
  wire \cpuregs_reg[1][31]_i_4_n_2 ;
  wire \cpuregs_reg[1][31]_i_4_n_3 ;
  wire \cpuregs_reg[1][31]_i_4_n_4 ;
  wire \cpuregs_reg[1][31]_i_4_n_5 ;
  wire \cpuregs_reg[1][31]_i_4_n_6 ;
  wire \cpuregs_reg[1][31]_i_4_n_7 ;
  wire \cpuregs_reg[1][3]_i_2_n_0 ;
  wire \cpuregs_reg[1][3]_i_2_n_1 ;
  wire \cpuregs_reg[1][3]_i_2_n_2 ;
  wire \cpuregs_reg[1][3]_i_2_n_3 ;
  wire \cpuregs_reg[1][3]_i_2_n_4 ;
  wire \cpuregs_reg[1][3]_i_2_n_5 ;
  wire \cpuregs_reg[1][3]_i_2_n_6 ;
  wire \cpuregs_reg[1][3]_i_2_n_7 ;
  wire \cpuregs_reg[1][7]_i_2_n_0 ;
  wire \cpuregs_reg[1][7]_i_2_n_1 ;
  wire \cpuregs_reg[1][7]_i_2_n_2 ;
  wire \cpuregs_reg[1][7]_i_2_n_3 ;
  wire \cpuregs_reg[1][7]_i_2_n_4 ;
  wire \cpuregs_reg[1][7]_i_2_n_5 ;
  wire \cpuregs_reg[1][7]_i_2_n_6 ;
  wire \cpuregs_reg[1][7]_i_2_n_7 ;
  wire [31:0]\cpuregs_reg[1]_0 ;
  wire [31:0]\cpuregs_reg[20]_19 ;
  wire [31:0]\cpuregs_reg[21]_20 ;
  wire [31:0]\cpuregs_reg[22]_21 ;
  wire [31:0]\cpuregs_reg[23]_22 ;
  wire [31:0]\cpuregs_reg[24]_23 ;
  wire [31:0]\cpuregs_reg[25]_24 ;
  wire [31:0]\cpuregs_reg[26]_25 ;
  wire [31:0]\cpuregs_reg[27]_26 ;
  wire [31:0]\cpuregs_reg[28]_27 ;
  wire [31:0]\cpuregs_reg[29]_28 ;
  wire [31:0]\cpuregs_reg[2]_1 ;
  wire [31:0]\cpuregs_reg[30]_29 ;
  wire [31:0]\cpuregs_reg[31]_30 ;
  wire [31:0]\cpuregs_reg[32]_31 ;
  wire [31:0]\cpuregs_reg[33]_32 ;
  wire [31:0]\cpuregs_reg[34]_33 ;
  wire [31:0]\cpuregs_reg[35]_34 ;
  wire [31:0]\cpuregs_reg[3]_2 ;
  wire [31:0]\cpuregs_reg[4]_3 ;
  wire [31:0]\cpuregs_reg[5]_4 ;
  wire [31:0]\cpuregs_reg[6]_5 ;
  wire [31:0]\cpuregs_reg[7]_6 ;
  wire [31:0]\cpuregs_reg[8]_7 ;
  wire [31:0]\cpuregs_reg[9]_8 ;
  wire [31:0]cpuregs_wrdata;
  wire [31:0]current_pc;
  wire data0;
  wire [31:0]data3;
  wire data4;
  wire data5;
  (* RTL_KEEP = "true" *) wire [63:0]dbg_ascii_instr;
  wire dbg_ascii_instr_inferred_i_65_n_0;
  wire dbg_ascii_instr_inferred_i_66_n_0;
  wire dbg_ascii_instr_inferred_i_67_n_0;
  wire dbg_ascii_instr_inferred_i_68_n_0;
  wire dbg_ascii_instr_inferred_i_69_n_0;
  wire dbg_ascii_instr_inferred_i_70_n_0;
  wire dbg_ascii_instr_inferred_i_71_n_0;
  wire dbg_ascii_instr_inferred_i_72_n_0;
  wire dbg_ascii_instr_inferred_i_73_n_0;
  wire dbg_ascii_instr_inferred_i_74_n_0;
  wire dbg_ascii_instr_inferred_i_75_n_0;
  wire dbg_ascii_instr_inferred_i_76_n_0;
  wire dbg_ascii_instr_inferred_i_77_n_0;
  wire dbg_ascii_instr_inferred_i_78_n_0;
  wire dbg_ascii_instr_inferred_i_79_n_0;
  wire dbg_ascii_instr_inferred_i_80_n_0;
  wire dbg_ascii_instr_inferred_i_81_n_0;
  wire dbg_ascii_instr_inferred_i_82_n_0;
  wire dbg_ascii_instr_inferred_i_83_n_0;
  wire dbg_ascii_instr_inferred_i_84_n_0;
  wire dbg_ascii_instr_inferred_i_85_n_0;
  wire dbg_ascii_instr_inferred_i_86_n_0;
  wire dbg_ascii_instr_inferred_i_87_n_0;
  wire dbg_ascii_instr_inferred_i_88_n_0;
  wire dbg_ascii_instr_inferred_i_89_n_0;
  (* RTL_KEEP = "true" *) wire [127:0]dbg_ascii_state;
  (* RTL_KEEP = "true" *) wire [31:0]dbg_insn_imm;
  (* RTL_KEEP = "true" *) wire [4:0]dbg_insn_rd;
  (* RTL_KEEP = "true" *) wire [4:0]dbg_insn_rs1;
  (* RTL_KEEP = "true" *) wire [4:0]dbg_insn_rs2;
  wire dbg_next;
  wire dbg_next_i_10_n_0;
  wire dbg_next_i_11_n_0;
  wire dbg_next_i_12_n_0;
  wire dbg_next_i_13_n_0;
  wire dbg_next_i_14_n_0;
  wire dbg_next_i_15_n_0;
  wire dbg_next_i_16_n_0;
  wire dbg_next_i_17_n_0;
  wire dbg_next_i_18_n_0;
  wire dbg_next_i_19_n_0;
  wire dbg_next_i_2_n_0;
  wire dbg_next_i_3_n_0;
  wire dbg_next_i_4_n_0;
  wire dbg_next_i_5_n_0;
  wire dbg_next_i_6_n_0;
  wire dbg_next_i_7_n_0;
  wire dbg_next_i_8_n_0;
  wire dbg_next_i_9_n_0;
  (* RTL_KEEP = "true" *) wire [31:0]dbg_rs1val;
  wire \dbg_rs1val[0]_i_1_n_0 ;
  wire \dbg_rs1val[10]_i_1_n_0 ;
  wire \dbg_rs1val[11]_i_1_n_0 ;
  wire \dbg_rs1val[12]_i_1_n_0 ;
  wire \dbg_rs1val[13]_i_1_n_0 ;
  wire \dbg_rs1val[14]_i_1_n_0 ;
  wire \dbg_rs1val[15]_i_1_n_0 ;
  wire \dbg_rs1val[16]_i_1_n_0 ;
  wire \dbg_rs1val[17]_i_1_n_0 ;
  wire \dbg_rs1val[18]_i_1_n_0 ;
  wire \dbg_rs1val[19]_i_1_n_0 ;
  wire \dbg_rs1val[1]_i_1_n_0 ;
  wire \dbg_rs1val[20]_i_1_n_0 ;
  wire \dbg_rs1val[21]_i_1_n_0 ;
  wire \dbg_rs1val[22]_i_1_n_0 ;
  wire \dbg_rs1val[23]_i_1_n_0 ;
  wire \dbg_rs1val[24]_i_1_n_0 ;
  wire \dbg_rs1val[25]_i_1_n_0 ;
  wire \dbg_rs1val[26]_i_1_n_0 ;
  wire \dbg_rs1val[27]_i_1_n_0 ;
  wire \dbg_rs1val[28]_i_1_n_0 ;
  wire \dbg_rs1val[29]_i_1_n_0 ;
  wire \dbg_rs1val[2]_i_1_n_0 ;
  wire \dbg_rs1val[30]_i_1_n_0 ;
  wire \dbg_rs1val[31]_i_1_n_0 ;
  wire \dbg_rs1val[31]_i_2_n_0 ;
  wire \dbg_rs1val[31]_i_3_n_0 ;
  wire \dbg_rs1val[3]_i_1_n_0 ;
  wire \dbg_rs1val[4]_i_1_n_0 ;
  wire \dbg_rs1val[5]_i_1_n_0 ;
  wire \dbg_rs1val[6]_i_1_n_0 ;
  wire \dbg_rs1val[7]_i_1_n_0 ;
  wire \dbg_rs1val[8]_i_1_n_0 ;
  wire \dbg_rs1val[9]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) wire dbg_rs1val_valid;
  wire dbg_rs1val_valid_i_1_n_0;
  (* RTL_KEEP = "true" *) wire [31:0]dbg_rs2val;
  wire \dbg_rs2val[0]_i_1_n_0 ;
  wire \dbg_rs2val[10]_i_1_n_0 ;
  wire \dbg_rs2val[11]_i_1_n_0 ;
  wire \dbg_rs2val[12]_i_1_n_0 ;
  wire \dbg_rs2val[13]_i_1_n_0 ;
  wire \dbg_rs2val[14]_i_1_n_0 ;
  wire \dbg_rs2val[15]_i_1_n_0 ;
  wire \dbg_rs2val[16]_i_1_n_0 ;
  wire \dbg_rs2val[17]_i_1_n_0 ;
  wire \dbg_rs2val[18]_i_1_n_0 ;
  wire \dbg_rs2val[19]_i_1_n_0 ;
  wire \dbg_rs2val[1]_i_1_n_0 ;
  wire \dbg_rs2val[20]_i_1_n_0 ;
  wire \dbg_rs2val[21]_i_1_n_0 ;
  wire \dbg_rs2val[22]_i_1_n_0 ;
  wire \dbg_rs2val[23]_i_1_n_0 ;
  wire \dbg_rs2val[24]_i_1_n_0 ;
  wire \dbg_rs2val[25]_i_1_n_0 ;
  wire \dbg_rs2val[26]_i_1_n_0 ;
  wire \dbg_rs2val[27]_i_1_n_0 ;
  wire \dbg_rs2val[28]_i_1_n_0 ;
  wire \dbg_rs2val[29]_i_1_n_0 ;
  wire \dbg_rs2val[2]_i_1_n_0 ;
  wire \dbg_rs2val[30]_i_1_n_0 ;
  wire \dbg_rs2val[31]_i_1_n_0 ;
  wire \dbg_rs2val[3]_i_1_n_0 ;
  wire \dbg_rs2val[4]_i_1_n_0 ;
  wire \dbg_rs2val[5]_i_1_n_0 ;
  wire \dbg_rs2val[6]_i_1_n_0 ;
  wire \dbg_rs2val[7]_i_1_n_0 ;
  wire \dbg_rs2val[8]_i_1_n_0 ;
  wire \dbg_rs2val[9]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) wire dbg_rs2val_valid;
  wire dbg_rs2val_valid_i_1_n_0;
  wire [11:0]decoded_imm;
  wire \decoded_imm[0]_i_2_n_0 ;
  wire \decoded_imm[11]_i_2_n_0 ;
  wire \decoded_imm[11]_i_3_n_0 ;
  wire \decoded_imm[12]_i_1_n_0 ;
  wire \decoded_imm[13]_i_1_n_0 ;
  wire \decoded_imm[14]_i_1_n_0 ;
  wire \decoded_imm[15]_i_1_n_0 ;
  wire \decoded_imm[16]_i_1_n_0 ;
  wire \decoded_imm[17]_i_1_n_0 ;
  wire \decoded_imm[18]_i_1_n_0 ;
  wire \decoded_imm[19]_i_1_n_0 ;
  wire \decoded_imm[20]_i_1_n_0 ;
  wire \decoded_imm[21]_i_1_n_0 ;
  wire \decoded_imm[22]_i_1_n_0 ;
  wire \decoded_imm[23]_i_1_n_0 ;
  wire \decoded_imm[24]_i_1_n_0 ;
  wire \decoded_imm[25]_i_1_n_0 ;
  wire \decoded_imm[26]_i_1_n_0 ;
  wire \decoded_imm[27]_i_1_n_0 ;
  wire \decoded_imm[28]_i_1_n_0 ;
  wire \decoded_imm[29]_i_1_n_0 ;
  wire \decoded_imm[29]_i_2_n_0 ;
  wire \decoded_imm[30]_i_1_n_0 ;
  wire \decoded_imm[31]_i_1_n_0 ;
  wire \decoded_imm[31]_i_2_n_0 ;
  wire \decoded_imm[4]_i_2_n_0 ;
  wire \decoded_imm_reg_n_0_[0] ;
  wire \decoded_imm_reg_n_0_[10] ;
  wire \decoded_imm_reg_n_0_[11] ;
  wire \decoded_imm_reg_n_0_[12] ;
  wire \decoded_imm_reg_n_0_[13] ;
  wire \decoded_imm_reg_n_0_[14] ;
  wire \decoded_imm_reg_n_0_[15] ;
  wire \decoded_imm_reg_n_0_[16] ;
  wire \decoded_imm_reg_n_0_[17] ;
  wire \decoded_imm_reg_n_0_[18] ;
  wire \decoded_imm_reg_n_0_[19] ;
  wire \decoded_imm_reg_n_0_[1] ;
  wire \decoded_imm_reg_n_0_[20] ;
  wire \decoded_imm_reg_n_0_[21] ;
  wire \decoded_imm_reg_n_0_[22] ;
  wire \decoded_imm_reg_n_0_[23] ;
  wire \decoded_imm_reg_n_0_[24] ;
  wire \decoded_imm_reg_n_0_[25] ;
  wire \decoded_imm_reg_n_0_[26] ;
  wire \decoded_imm_reg_n_0_[27] ;
  wire \decoded_imm_reg_n_0_[28] ;
  wire \decoded_imm_reg_n_0_[29] ;
  wire \decoded_imm_reg_n_0_[2] ;
  wire \decoded_imm_reg_n_0_[30] ;
  wire \decoded_imm_reg_n_0_[31] ;
  wire \decoded_imm_reg_n_0_[3] ;
  wire \decoded_imm_reg_n_0_[4] ;
  wire \decoded_imm_reg_n_0_[5] ;
  wire \decoded_imm_reg_n_0_[6] ;
  wire \decoded_imm_reg_n_0_[7] ;
  wire \decoded_imm_reg_n_0_[8] ;
  wire \decoded_imm_reg_n_0_[9] ;
  wire [31:1]decoded_imm_uj;
  wire \decoded_imm_uj[10]_i_1_n_0 ;
  wire \decoded_imm_uj[11]_i_1_n_0 ;
  wire \decoded_imm_uj[12]_i_2_n_0 ;
  wire \decoded_imm_uj[12]_i_3_n_0 ;
  wire \decoded_imm_uj[13]_i_1_n_0 ;
  wire \decoded_imm_uj[14]_i_1_n_0 ;
  wire \decoded_imm_uj[15]_i_1_n_0 ;
  wire \decoded_imm_uj[16]_i_1_n_0 ;
  wire \decoded_imm_uj[17]_i_1_n_0 ;
  wire \decoded_imm_uj[18]_i_1_n_0 ;
  wire \decoded_imm_uj[19]_i_1_n_0 ;
  wire \decoded_imm_uj[19]_i_2_n_0 ;
  wire \decoded_imm_uj[1]_i_1_n_0 ;
  wire \decoded_imm_uj[2]_i_1_n_0 ;
  wire \decoded_imm_uj[31]_i_1_n_0 ;
  wire \decoded_imm_uj[3]_i_1_n_0 ;
  wire \decoded_imm_uj[4]_i_1_n_0 ;
  wire \decoded_imm_uj[5]_i_1_n_0 ;
  wire \decoded_imm_uj[6]_i_1_n_0 ;
  wire \decoded_imm_uj[7]_i_1_n_0 ;
  wire \decoded_imm_uj[8]_i_1_n_0 ;
  wire \decoded_imm_uj[9]_i_1_n_0 ;
  wire \decoded_rd[0]_i_10_n_0 ;
  wire \decoded_rd[0]_i_11_n_0 ;
  wire \decoded_rd[0]_i_12_n_0 ;
  wire \decoded_rd[0]_i_13_n_0 ;
  wire \decoded_rd[0]_i_14_n_0 ;
  wire \decoded_rd[0]_i_15_n_0 ;
  wire \decoded_rd[0]_i_1_n_0 ;
  wire \decoded_rd[0]_i_2_n_0 ;
  wire \decoded_rd[0]_i_3_n_0 ;
  wire \decoded_rd[0]_i_4_n_0 ;
  wire \decoded_rd[0]_i_5_n_0 ;
  wire \decoded_rd[0]_i_6_n_0 ;
  wire \decoded_rd[0]_i_7_n_0 ;
  wire \decoded_rd[0]_i_8_n_0 ;
  wire \decoded_rd[0]_i_9_n_0 ;
  wire \decoded_rd[1]_i_1_n_0 ;
  wire \decoded_rd[1]_i_2_n_0 ;
  wire \decoded_rd[1]_i_3_n_0 ;
  wire \decoded_rd[2]_i_1_n_0 ;
  wire \decoded_rd[2]_i_2_n_0 ;
  wire \decoded_rd[2]_i_3_n_0 ;
  wire \decoded_rd[3]_i_1_n_0 ;
  wire \decoded_rd[3]_i_2_n_0 ;
  wire \decoded_rd[3]_i_3_n_0 ;
  wire \decoded_rd[3]_i_4_n_0 ;
  wire \decoded_rd[3]_i_5_n_0 ;
  wire \decoded_rd[3]_i_6_n_0 ;
  wire \decoded_rd[3]_i_7_n_0 ;
  wire \decoded_rd[4]_i_1_n_0 ;
  wire \decoded_rd[4]_i_2_n_0 ;
  wire \decoded_rd_reg_n_0_[0] ;
  wire \decoded_rd_reg_n_0_[1] ;
  wire \decoded_rd_reg_n_0_[2] ;
  wire \decoded_rd_reg_n_0_[3] ;
  wire \decoded_rd_reg_n_0_[4] ;
  wire \decoded_rs1[0]_i_1_n_0 ;
  wire \decoded_rs1[0]_i_2_n_0 ;
  wire \decoded_rs1[0]_i_3_n_0 ;
  wire \decoded_rs1[0]_i_4_n_0 ;
  wire \decoded_rs1[0]_rep_i_1__0_n_0 ;
  wire \decoded_rs1[0]_rep_i_1_n_0 ;
  wire \decoded_rs1[1]_i_1_n_0 ;
  wire \decoded_rs1[1]_i_2_n_0 ;
  wire \decoded_rs1[1]_i_3_n_0 ;
  wire \decoded_rs1[1]_i_4_n_0 ;
  wire \decoded_rs1[1]_i_5_n_0 ;
  wire \decoded_rs1[1]_i_6_n_0 ;
  wire \decoded_rs1[1]_rep_i_1__0_n_0 ;
  wire \decoded_rs1[1]_rep_i_1_n_0 ;
  wire \decoded_rs1[2]_i_1_n_0 ;
  wire \decoded_rs1[2]_i_2_n_0 ;
  wire \decoded_rs1[2]_i_3_n_0 ;
  wire \decoded_rs1[2]_i_4_n_0 ;
  wire \decoded_rs1[2]_i_5_n_0 ;
  wire \decoded_rs1[3]_i_1_n_0 ;
  wire \decoded_rs1[3]_i_2_n_0 ;
  wire \decoded_rs1[3]_i_3_n_0 ;
  wire \decoded_rs1[3]_i_4_n_0 ;
  wire \decoded_rs1[4]_i_10_n_0 ;
  wire \decoded_rs1[4]_i_11_n_0 ;
  wire \decoded_rs1[4]_i_1_n_0 ;
  wire \decoded_rs1[4]_i_2_n_0 ;
  wire \decoded_rs1[4]_i_3_n_0 ;
  wire \decoded_rs1[4]_i_4_n_0 ;
  wire \decoded_rs1[4]_i_5_n_0 ;
  wire \decoded_rs1[4]_i_6_n_0 ;
  wire \decoded_rs1[4]_i_7_n_0 ;
  wire \decoded_rs1[4]_i_8_n_0 ;
  wire \decoded_rs1[4]_i_9_n_0 ;
  wire \decoded_rs1[5]_i_1_n_0 ;
  wire \decoded_rs1_reg[0]_rep__0_n_0 ;
  wire \decoded_rs1_reg[0]_rep_n_0 ;
  wire \decoded_rs1_reg[1]_rep__0_n_0 ;
  wire \decoded_rs1_reg[1]_rep_n_0 ;
  wire \decoded_rs1_reg_n_0_[0] ;
  wire \decoded_rs1_reg_n_0_[1] ;
  wire \decoded_rs1_reg_n_0_[2] ;
  wire \decoded_rs1_reg_n_0_[3] ;
  wire \decoded_rs1_reg_n_0_[4] ;
  wire \decoded_rs1_reg_n_0_[5] ;
  wire \decoded_rs2[0]_i_1_n_0 ;
  wire \decoded_rs2[0]_rep_i_1__0_n_0 ;
  wire \decoded_rs2[0]_rep_i_1__1_n_0 ;
  wire \decoded_rs2[0]_rep_i_1_n_0 ;
  wire \decoded_rs2[1]_i_1_n_0 ;
  wire \decoded_rs2[1]_rep_i_1__0_n_0 ;
  wire \decoded_rs2[1]_rep_i_1__1_n_0 ;
  wire \decoded_rs2[1]_rep_i_1_n_0 ;
  wire \decoded_rs2[2]_i_1_n_0 ;
  wire \decoded_rs2[2]_i_2_n_0 ;
  wire \decoded_rs2[2]_i_3_n_0 ;
  wire \decoded_rs2[3]_i_1_n_0 ;
  wire \decoded_rs2[3]_i_2_n_0 ;
  wire \decoded_rs2[3]_i_3_n_0 ;
  wire \decoded_rs2[4]_i_1_n_0 ;
  wire \decoded_rs2[4]_i_2_n_0 ;
  wire \decoded_rs2[4]_i_3_n_0 ;
  wire \decoded_rs2_reg[0]_rep__0_n_0 ;
  wire \decoded_rs2_reg[0]_rep__1_n_0 ;
  wire \decoded_rs2_reg[0]_rep_n_0 ;
  wire \decoded_rs2_reg[1]_rep__0_n_0 ;
  wire \decoded_rs2_reg[1]_rep__1_n_0 ;
  wire \decoded_rs2_reg[1]_rep_n_0 ;
  wire \decoded_rs2_reg_n_0_[0] ;
  wire \decoded_rs2_reg_n_0_[1] ;
  wire \decoded_rs2_reg_n_0_[2] ;
  wire \decoded_rs2_reg_n_0_[3] ;
  wire \decoded_rs2_reg_n_0_[4] ;
  wire decoder_pseudo_trigger;
  wire decoder_pseudo_trigger_i_2_n_0;
  wire decoder_pseudo_trigger_q;
  wire decoder_pseudo_trigger_reg_n_0;
  wire decoder_trigger_i_1_n_0;
  wire decoder_trigger_i_2_n_0;
  wire decoder_trigger_q;
  wire decoder_trigger_reg_n_0;
  wire do_waitirq;
  wire do_waitirq_i_10_n_0;
  wire do_waitirq_i_2_n_0;
  wire do_waitirq_i_3_n_0;
  wire do_waitirq_i_4_n_0;
  wire do_waitirq_i_5_n_0;
  wire do_waitirq_i_6_n_0;
  wire do_waitirq_i_7_n_0;
  wire do_waitirq_i_8_n_0;
  wire do_waitirq_i_9_n_0;
  wire do_waitirq_reg_n_0;
  wire [31:0]eoi;
  wire \eoi[0]_i_1_n_0 ;
  wire \eoi[10]_i_1_n_0 ;
  wire \eoi[11]_i_1_n_0 ;
  wire \eoi[12]_i_1_n_0 ;
  wire \eoi[13]_i_1_n_0 ;
  wire \eoi[14]_i_1_n_0 ;
  wire \eoi[15]_i_1_n_0 ;
  wire \eoi[16]_i_1_n_0 ;
  wire \eoi[17]_i_1_n_0 ;
  wire \eoi[18]_i_1_n_0 ;
  wire \eoi[19]_i_1_n_0 ;
  wire \eoi[1]_i_1_n_0 ;
  wire \eoi[20]_i_1_n_0 ;
  wire \eoi[21]_i_1_n_0 ;
  wire \eoi[22]_i_1_n_0 ;
  wire \eoi[23]_i_1_n_0 ;
  wire \eoi[24]_i_1_n_0 ;
  wire \eoi[25]_i_1_n_0 ;
  wire \eoi[26]_i_1_n_0 ;
  wire \eoi[27]_i_1_n_0 ;
  wire \eoi[28]_i_1_n_0 ;
  wire \eoi[29]_i_1_n_0 ;
  wire \eoi[2]_i_1_n_0 ;
  wire \eoi[30]_i_1_n_0 ;
  wire \eoi[31]_i_1_n_0 ;
  wire \eoi[31]_i_2_n_0 ;
  wire \eoi[31]_i_3_n_0 ;
  wire \eoi[3]_i_1_n_0 ;
  wire \eoi[4]_i_1_n_0 ;
  wire \eoi[5]_i_1_n_0 ;
  wire \eoi[6]_i_1_n_0 ;
  wire \eoi[7]_i_1_n_0 ;
  wire \eoi[8]_i_1_n_0 ;
  wire \eoi[9]_i_1_n_0 ;
  wire instr_add;
  wire instr_add0;
  wire instr_addi;
  wire instr_addi_i_1_n_0;
  wire instr_and;
  wire instr_and0;
  wire instr_and_i_2_n_0;
  wire instr_andi;
  wire instr_andi_i_1_n_0;
  wire instr_auipc;
  wire instr_auipc_i_1_n_0;
  wire instr_beq;
  wire instr_beq_i_1_n_0;
  wire instr_bge;
  wire instr_bge_i_1_n_0;
  wire instr_bgeu;
  wire instr_bgeu_i_1_n_0;
  wire instr_blt;
  wire instr_blt0;
  wire instr_bltu;
  wire instr_bltu0;
  wire instr_bne;
  wire instr_bne_i_1_n_0;
  wire instr_getq;
  wire instr_getq0;
  wire instr_jal;
  wire instr_jal_i_1_n_0;
  wire instr_jal_i_2_n_0;
  wire instr_jal_i_3_n_0;
  wire instr_jal_i_4_n_0;
  wire instr_jalr;
  wire instr_jalr_i_1_n_0;
  wire instr_jalr_i_2_n_0;
  wire instr_jalr_i_3_n_0;
  wire instr_jalr_i_4_n_0;
  wire instr_jalr_i_5_n_0;
  wire instr_lb;
  wire instr_lb_i_1_n_0;
  wire instr_lbu;
  wire instr_lbu0;
  wire instr_lh;
  wire instr_lh_i_1_n_0;
  wire instr_lhu;
  wire instr_lhu_i_1_n_0;
  wire instr_lui;
  wire instr_lui0;
  wire instr_lui_i_1_n_0;
  wire instr_lui_i_2_n_0;
  wire instr_lui_i_3_n_0;
  wire instr_lui_i_4_n_0;
  wire instr_lw;
  wire instr_lw0;
  wire instr_maskirq;
  wire instr_maskirq0;
  wire instr_or;
  wire instr_or0;
  wire instr_ori;
  wire instr_ori0;
  wire instr_rdcycle;
  wire instr_rdcycle0;
  wire instr_rdcycle_i_2_n_0;
  wire instr_rdcycle_i_3_n_0;
  wire instr_rdcycle_i_4_n_0;
  wire instr_rdcycle_i_5_n_0;
  wire instr_rdcycleh;
  wire instr_rdcycleh0;
  wire instr_rdcycleh_i_2_n_0;
  wire instr_rdcycleh_i_3_n_0;
  wire instr_rdcycleh_i_4_n_0;
  wire instr_rdcycleh_i_5_n_0;
  wire instr_rdcycleh_i_6_n_0;
  wire instr_rdcycleh_i_7_n_0;
  wire instr_rdinstr;
  wire instr_rdinstr0;
  wire instr_rdinstr_i_2_n_0;
  wire instr_rdinstrh;
  wire instr_rdinstrh0;
  wire instr_rdinstrh_i_2_n_0;
  wire instr_rdinstrh_i_3_n_0;
  wire instr_rdinstrh_i_4_n_0;
  wire instr_rdinstrh_i_5_n_0;
  wire instr_retirq;
  wire instr_retirq0;
  wire instr_retirq_i_2_n_0;
  wire instr_retirq_i_3_n_0;
  wire instr_retirq_i_4_n_0;
  wire instr_retirq_i_5_n_0;
  wire instr_sb;
  wire instr_sb_i_1_n_0;
  wire instr_setq;
  wire instr_setq0;
  wire instr_sh;
  wire instr_sh_i_1_n_0;
  wire instr_sll;
  wire instr_sll0;
  wire instr_slli;
  wire instr_slli0;
  wire instr_slt;
  wire instr_slt0;
  wire instr_slti;
  wire instr_slti0;
  wire instr_sltiu;
  wire instr_sltiu0;
  wire instr_sltu;
  wire instr_sltu0;
  wire instr_sra;
  wire instr_sra0;
  wire instr_sra_i_2_n_0;
  wire instr_srai;
  wire instr_srai0;
  wire instr_srai_i_2_n_0;
  wire instr_srl;
  wire instr_srl0;
  wire instr_srli;
  wire instr_srli0;
  wire instr_srli_i_2_n_0;
  wire instr_sub;
  wire instr_sub0;
  wire instr_sw;
  wire instr_sw0;
  wire instr_timer;
  wire instr_timer0;
  wire instr_timer_i_2_n_0;
  wire instr_timer_i_3_n_0;
  wire instr_timer_i_4_n_0;
  wire instr_waitirq;
  wire instr_waitirq0;
  wire instr_xor;
  wire instr_xor0;
  wire instr_xori;
  wire instr_xori0;
  wire [31:0]irq;
  wire irq_active_i_1_n_0;
  wire irq_active_reg_n_0;
  wire irq_delay_i_1_n_0;
  wire irq_delay_reg_n_0;
  wire irq_mask;
  wire \irq_mask[0]_i_10_n_0 ;
  wire \irq_mask[0]_i_11_n_0 ;
  wire \irq_mask[0]_i_12_n_0 ;
  wire \irq_mask[0]_i_1_n_0 ;
  wire \irq_mask[0]_i_2_n_0 ;
  wire \irq_mask[0]_i_3_n_0 ;
  wire \irq_mask[0]_i_4_n_0 ;
  wire \irq_mask[0]_i_5_n_0 ;
  wire \irq_mask[0]_i_6_n_0 ;
  wire \irq_mask[0]_i_7_n_0 ;
  wire \irq_mask[0]_i_8_n_0 ;
  wire \irq_mask[0]_i_9_n_0 ;
  wire \irq_mask[10]_i_10_n_0 ;
  wire \irq_mask[10]_i_11_n_0 ;
  wire \irq_mask[10]_i_12_n_0 ;
  wire \irq_mask[10]_i_1_n_0 ;
  wire \irq_mask[10]_i_2_n_0 ;
  wire \irq_mask[10]_i_3_n_0 ;
  wire \irq_mask[10]_i_4_n_0 ;
  wire \irq_mask[10]_i_5_n_0 ;
  wire \irq_mask[10]_i_6_n_0 ;
  wire \irq_mask[10]_i_7_n_0 ;
  wire \irq_mask[10]_i_8_n_0 ;
  wire \irq_mask[10]_i_9_n_0 ;
  wire \irq_mask[11]_i_10_n_0 ;
  wire \irq_mask[11]_i_11_n_0 ;
  wire \irq_mask[11]_i_12_n_0 ;
  wire \irq_mask[11]_i_13_n_0 ;
  wire \irq_mask[11]_i_14_n_0 ;
  wire \irq_mask[11]_i_15_n_0 ;
  wire \irq_mask[11]_i_16_n_0 ;
  wire \irq_mask[11]_i_1_n_0 ;
  wire \irq_mask[11]_i_4_n_0 ;
  wire \irq_mask[11]_i_9_n_0 ;
  wire \irq_mask[12]_i_10_n_0 ;
  wire \irq_mask[12]_i_11_n_0 ;
  wire \irq_mask[12]_i_12_n_0 ;
  wire \irq_mask[12]_i_1_n_0 ;
  wire \irq_mask[12]_i_2_n_0 ;
  wire \irq_mask[12]_i_3_n_0 ;
  wire \irq_mask[12]_i_4_n_0 ;
  wire \irq_mask[12]_i_5_n_0 ;
  wire \irq_mask[12]_i_6_n_0 ;
  wire \irq_mask[12]_i_7_n_0 ;
  wire \irq_mask[12]_i_8_n_0 ;
  wire \irq_mask[12]_i_9_n_0 ;
  wire \irq_mask[13]_i_10_n_0 ;
  wire \irq_mask[13]_i_11_n_0 ;
  wire \irq_mask[13]_i_12_n_0 ;
  wire \irq_mask[13]_i_1_n_0 ;
  wire \irq_mask[13]_i_2_n_0 ;
  wire \irq_mask[13]_i_3_n_0 ;
  wire \irq_mask[13]_i_4_n_0 ;
  wire \irq_mask[13]_i_5_n_0 ;
  wire \irq_mask[13]_i_6_n_0 ;
  wire \irq_mask[13]_i_7_n_0 ;
  wire \irq_mask[13]_i_8_n_0 ;
  wire \irq_mask[13]_i_9_n_0 ;
  wire \irq_mask[14]_i_10_n_0 ;
  wire \irq_mask[14]_i_11_n_0 ;
  wire \irq_mask[14]_i_12_n_0 ;
  wire \irq_mask[14]_i_1_n_0 ;
  wire \irq_mask[14]_i_2_n_0 ;
  wire \irq_mask[14]_i_3_n_0 ;
  wire \irq_mask[14]_i_4_n_0 ;
  wire \irq_mask[14]_i_5_n_0 ;
  wire \irq_mask[14]_i_6_n_0 ;
  wire \irq_mask[14]_i_7_n_0 ;
  wire \irq_mask[14]_i_8_n_0 ;
  wire \irq_mask[14]_i_9_n_0 ;
  wire \irq_mask[15]_i_10_n_0 ;
  wire \irq_mask[15]_i_11_n_0 ;
  wire \irq_mask[15]_i_12_n_0 ;
  wire \irq_mask[15]_i_1_n_0 ;
  wire \irq_mask[15]_i_2_n_0 ;
  wire \irq_mask[15]_i_3_n_0 ;
  wire \irq_mask[15]_i_4_n_0 ;
  wire \irq_mask[15]_i_5_n_0 ;
  wire \irq_mask[15]_i_6_n_0 ;
  wire \irq_mask[15]_i_7_n_0 ;
  wire \irq_mask[15]_i_8_n_0 ;
  wire \irq_mask[15]_i_9_n_0 ;
  wire \irq_mask[16]_i_10_n_0 ;
  wire \irq_mask[16]_i_11_n_0 ;
  wire \irq_mask[16]_i_12_n_0 ;
  wire \irq_mask[16]_i_1_n_0 ;
  wire \irq_mask[16]_i_2_n_0 ;
  wire \irq_mask[16]_i_3_n_0 ;
  wire \irq_mask[16]_i_4_n_0 ;
  wire \irq_mask[16]_i_5_n_0 ;
  wire \irq_mask[16]_i_6_n_0 ;
  wire \irq_mask[16]_i_7_n_0 ;
  wire \irq_mask[16]_i_8_n_0 ;
  wire \irq_mask[16]_i_9_n_0 ;
  wire \irq_mask[17]_i_10_n_0 ;
  wire \irq_mask[17]_i_11_n_0 ;
  wire \irq_mask[17]_i_12_n_0 ;
  wire \irq_mask[17]_i_1_n_0 ;
  wire \irq_mask[17]_i_2_n_0 ;
  wire \irq_mask[17]_i_3_n_0 ;
  wire \irq_mask[17]_i_4_n_0 ;
  wire \irq_mask[17]_i_5_n_0 ;
  wire \irq_mask[17]_i_6_n_0 ;
  wire \irq_mask[17]_i_7_n_0 ;
  wire \irq_mask[17]_i_8_n_0 ;
  wire \irq_mask[17]_i_9_n_0 ;
  wire \irq_mask[18]_i_10_n_0 ;
  wire \irq_mask[18]_i_11_n_0 ;
  wire \irq_mask[18]_i_12_n_0 ;
  wire \irq_mask[18]_i_1_n_0 ;
  wire \irq_mask[18]_i_2_n_0 ;
  wire \irq_mask[18]_i_3_n_0 ;
  wire \irq_mask[18]_i_4_n_0 ;
  wire \irq_mask[18]_i_5_n_0 ;
  wire \irq_mask[18]_i_6_n_0 ;
  wire \irq_mask[18]_i_7_n_0 ;
  wire \irq_mask[18]_i_8_n_0 ;
  wire \irq_mask[18]_i_9_n_0 ;
  wire \irq_mask[19]_i_10_n_0 ;
  wire \irq_mask[19]_i_11_n_0 ;
  wire \irq_mask[19]_i_12_n_0 ;
  wire \irq_mask[19]_i_1_n_0 ;
  wire \irq_mask[19]_i_2_n_0 ;
  wire \irq_mask[19]_i_3_n_0 ;
  wire \irq_mask[19]_i_4_n_0 ;
  wire \irq_mask[19]_i_5_n_0 ;
  wire \irq_mask[19]_i_6_n_0 ;
  wire \irq_mask[19]_i_7_n_0 ;
  wire \irq_mask[19]_i_8_n_0 ;
  wire \irq_mask[19]_i_9_n_0 ;
  wire \irq_mask[1]_i_10_n_0 ;
  wire \irq_mask[1]_i_11_n_0 ;
  wire \irq_mask[1]_i_12_n_0 ;
  wire \irq_mask[1]_i_1_n_0 ;
  wire \irq_mask[1]_i_2_n_0 ;
  wire \irq_mask[1]_i_3_n_0 ;
  wire \irq_mask[1]_i_4_n_0 ;
  wire \irq_mask[1]_i_5_n_0 ;
  wire \irq_mask[1]_i_6_n_0 ;
  wire \irq_mask[1]_i_7_n_0 ;
  wire \irq_mask[1]_i_8_n_0 ;
  wire \irq_mask[1]_i_9_n_0 ;
  wire \irq_mask[20]_i_10_n_0 ;
  wire \irq_mask[20]_i_11_n_0 ;
  wire \irq_mask[20]_i_12_n_0 ;
  wire \irq_mask[20]_i_13_n_0 ;
  wire \irq_mask[20]_i_14_n_0 ;
  wire \irq_mask[20]_i_1_n_0 ;
  wire \irq_mask[20]_i_2_n_0 ;
  wire \irq_mask[20]_i_3_n_0 ;
  wire \irq_mask[20]_i_4_n_0 ;
  wire \irq_mask[20]_i_6_n_0 ;
  wire \irq_mask[20]_i_7_n_0 ;
  wire \irq_mask[20]_i_9_n_0 ;
  wire \irq_mask[21]_i_10_n_0 ;
  wire \irq_mask[21]_i_11_n_0 ;
  wire \irq_mask[21]_i_12_n_0 ;
  wire \irq_mask[21]_i_13_n_0 ;
  wire \irq_mask[21]_i_14_n_0 ;
  wire \irq_mask[21]_i_1_n_0 ;
  wire \irq_mask[21]_i_2_n_0 ;
  wire \irq_mask[21]_i_3_n_0 ;
  wire \irq_mask[21]_i_4_n_0 ;
  wire \irq_mask[21]_i_6_n_0 ;
  wire \irq_mask[21]_i_7_n_0 ;
  wire \irq_mask[21]_i_9_n_0 ;
  wire \irq_mask[22]_i_10_n_0 ;
  wire \irq_mask[22]_i_11_n_0 ;
  wire \irq_mask[22]_i_12_n_0 ;
  wire \irq_mask[22]_i_1_n_0 ;
  wire \irq_mask[22]_i_2_n_0 ;
  wire \irq_mask[22]_i_3_n_0 ;
  wire \irq_mask[22]_i_4_n_0 ;
  wire \irq_mask[22]_i_5_n_0 ;
  wire \irq_mask[22]_i_6_n_0 ;
  wire \irq_mask[22]_i_7_n_0 ;
  wire \irq_mask[22]_i_8_n_0 ;
  wire \irq_mask[22]_i_9_n_0 ;
  wire \irq_mask[23]_i_10_n_0 ;
  wire \irq_mask[23]_i_11_n_0 ;
  wire \irq_mask[23]_i_12_n_0 ;
  wire \irq_mask[23]_i_13_n_0 ;
  wire \irq_mask[23]_i_14_n_0 ;
  wire \irq_mask[23]_i_1_n_0 ;
  wire \irq_mask[23]_i_2_n_0 ;
  wire \irq_mask[23]_i_3_n_0 ;
  wire \irq_mask[23]_i_4_n_0 ;
  wire \irq_mask[23]_i_6_n_0 ;
  wire \irq_mask[23]_i_7_n_0 ;
  wire \irq_mask[23]_i_9_n_0 ;
  wire \irq_mask[24]_i_10_n_0 ;
  wire \irq_mask[24]_i_11_n_0 ;
  wire \irq_mask[24]_i_12_n_0 ;
  wire \irq_mask[24]_i_13_n_0 ;
  wire \irq_mask[24]_i_14_n_0 ;
  wire \irq_mask[24]_i_1_n_0 ;
  wire \irq_mask[24]_i_2_n_0 ;
  wire \irq_mask[24]_i_3_n_0 ;
  wire \irq_mask[24]_i_4_n_0 ;
  wire \irq_mask[24]_i_6_n_0 ;
  wire \irq_mask[24]_i_7_n_0 ;
  wire \irq_mask[24]_i_9_n_0 ;
  wire \irq_mask[25]_i_10_n_0 ;
  wire \irq_mask[25]_i_11_n_0 ;
  wire \irq_mask[25]_i_12_n_0 ;
  wire \irq_mask[25]_i_13_n_0 ;
  wire \irq_mask[25]_i_14_n_0 ;
  wire \irq_mask[25]_i_15_n_0 ;
  wire \irq_mask[25]_i_16_n_0 ;
  wire \irq_mask[25]_i_1_n_0 ;
  wire \irq_mask[25]_i_4_n_0 ;
  wire \irq_mask[25]_i_9_n_0 ;
  wire \irq_mask[26]_i_10_n_0 ;
  wire \irq_mask[26]_i_11_n_0 ;
  wire \irq_mask[26]_i_12_n_0 ;
  wire \irq_mask[26]_i_1_n_0 ;
  wire \irq_mask[26]_i_2_n_0 ;
  wire \irq_mask[26]_i_3_n_0 ;
  wire \irq_mask[26]_i_4_n_0 ;
  wire \irq_mask[26]_i_5_n_0 ;
  wire \irq_mask[26]_i_6_n_0 ;
  wire \irq_mask[26]_i_7_n_0 ;
  wire \irq_mask[26]_i_8_n_0 ;
  wire \irq_mask[26]_i_9_n_0 ;
  wire \irq_mask[27]_i_10_n_0 ;
  wire \irq_mask[27]_i_11_n_0 ;
  wire \irq_mask[27]_i_12_n_0 ;
  wire \irq_mask[27]_i_1_n_0 ;
  wire \irq_mask[27]_i_2_n_0 ;
  wire \irq_mask[27]_i_3_n_0 ;
  wire \irq_mask[27]_i_4_n_0 ;
  wire \irq_mask[27]_i_5_n_0 ;
  wire \irq_mask[27]_i_6_n_0 ;
  wire \irq_mask[27]_i_7_n_0 ;
  wire \irq_mask[27]_i_8_n_0 ;
  wire \irq_mask[27]_i_9_n_0 ;
  wire \irq_mask[28]_i_10_n_0 ;
  wire \irq_mask[28]_i_11_n_0 ;
  wire \irq_mask[28]_i_12_n_0 ;
  wire \irq_mask[28]_i_1_n_0 ;
  wire \irq_mask[28]_i_2_n_0 ;
  wire \irq_mask[28]_i_3_n_0 ;
  wire \irq_mask[28]_i_4_n_0 ;
  wire \irq_mask[28]_i_5_n_0 ;
  wire \irq_mask[28]_i_6_n_0 ;
  wire \irq_mask[28]_i_7_n_0 ;
  wire \irq_mask[28]_i_8_n_0 ;
  wire \irq_mask[28]_i_9_n_0 ;
  wire \irq_mask[29]_i_10_n_0 ;
  wire \irq_mask[29]_i_11_n_0 ;
  wire \irq_mask[29]_i_12_n_0 ;
  wire \irq_mask[29]_i_13_n_0 ;
  wire \irq_mask[29]_i_14_n_0 ;
  wire \irq_mask[29]_i_1_n_0 ;
  wire \irq_mask[29]_i_2_n_0 ;
  wire \irq_mask[29]_i_3_n_0 ;
  wire \irq_mask[29]_i_4_n_0 ;
  wire \irq_mask[29]_i_6_n_0 ;
  wire \irq_mask[29]_i_7_n_0 ;
  wire \irq_mask[29]_i_9_n_0 ;
  wire \irq_mask[2]_i_10_n_0 ;
  wire \irq_mask[2]_i_11_n_0 ;
  wire \irq_mask[2]_i_12_n_0 ;
  wire \irq_mask[2]_i_1_n_0 ;
  wire \irq_mask[2]_i_2_n_0 ;
  wire \irq_mask[2]_i_3_n_0 ;
  wire \irq_mask[2]_i_4_n_0 ;
  wire \irq_mask[2]_i_5_n_0 ;
  wire \irq_mask[2]_i_6_n_0 ;
  wire \irq_mask[2]_i_7_n_0 ;
  wire \irq_mask[2]_i_8_n_0 ;
  wire \irq_mask[2]_i_9_n_0 ;
  wire \irq_mask[30]_i_10_n_0 ;
  wire \irq_mask[30]_i_11_n_0 ;
  wire \irq_mask[30]_i_12_n_0 ;
  wire \irq_mask[30]_i_13_n_0 ;
  wire \irq_mask[30]_i_14_n_0 ;
  wire \irq_mask[30]_i_15_n_0 ;
  wire \irq_mask[30]_i_16_n_0 ;
  wire \irq_mask[30]_i_1_n_0 ;
  wire \irq_mask[30]_i_2_n_0 ;
  wire \irq_mask[30]_i_3_n_0 ;
  wire \irq_mask[30]_i_4_n_0 ;
  wire \irq_mask[30]_i_6_n_0 ;
  wire \irq_mask[30]_i_7_n_0 ;
  wire \irq_mask[30]_i_8_n_0 ;
  wire \irq_mask[31]_i_10_n_0 ;
  wire \irq_mask[31]_i_11_n_0 ;
  wire \irq_mask[31]_i_12_n_0 ;
  wire \irq_mask[31]_i_13_n_0 ;
  wire \irq_mask[31]_i_14_n_0 ;
  wire \irq_mask[31]_i_2_n_0 ;
  wire \irq_mask[31]_i_3_n_0 ;
  wire \irq_mask[31]_i_4_n_0 ;
  wire \irq_mask[31]_i_5_n_0 ;
  wire \irq_mask[31]_i_6_n_0 ;
  wire \irq_mask[31]_i_7_n_0 ;
  wire \irq_mask[31]_i_8_n_0 ;
  wire \irq_mask[31]_i_9_n_0 ;
  wire \irq_mask[3]_i_10_n_0 ;
  wire \irq_mask[3]_i_11_n_0 ;
  wire \irq_mask[3]_i_12_n_0 ;
  wire \irq_mask[3]_i_1_n_0 ;
  wire \irq_mask[3]_i_2_n_0 ;
  wire \irq_mask[3]_i_3_n_0 ;
  wire \irq_mask[3]_i_4_n_0 ;
  wire \irq_mask[3]_i_5_n_0 ;
  wire \irq_mask[3]_i_6_n_0 ;
  wire \irq_mask[3]_i_7_n_0 ;
  wire \irq_mask[3]_i_8_n_0 ;
  wire \irq_mask[3]_i_9_n_0 ;
  wire \irq_mask[4]_i_10_n_0 ;
  wire \irq_mask[4]_i_11_n_0 ;
  wire \irq_mask[4]_i_12_n_0 ;
  wire \irq_mask[4]_i_1_n_0 ;
  wire \irq_mask[4]_i_2_n_0 ;
  wire \irq_mask[4]_i_3_n_0 ;
  wire \irq_mask[4]_i_4_n_0 ;
  wire \irq_mask[4]_i_5_n_0 ;
  wire \irq_mask[4]_i_6_n_0 ;
  wire \irq_mask[4]_i_7_n_0 ;
  wire \irq_mask[4]_i_8_n_0 ;
  wire \irq_mask[4]_i_9_n_0 ;
  wire \irq_mask[5]_i_10_n_0 ;
  wire \irq_mask[5]_i_11_n_0 ;
  wire \irq_mask[5]_i_12_n_0 ;
  wire \irq_mask[5]_i_1_n_0 ;
  wire \irq_mask[5]_i_2_n_0 ;
  wire \irq_mask[5]_i_3_n_0 ;
  wire \irq_mask[5]_i_4_n_0 ;
  wire \irq_mask[5]_i_5_n_0 ;
  wire \irq_mask[5]_i_6_n_0 ;
  wire \irq_mask[5]_i_7_n_0 ;
  wire \irq_mask[5]_i_8_n_0 ;
  wire \irq_mask[5]_i_9_n_0 ;
  wire \irq_mask[6]_i_10_n_0 ;
  wire \irq_mask[6]_i_11_n_0 ;
  wire \irq_mask[6]_i_12_n_0 ;
  wire \irq_mask[6]_i_13_n_0 ;
  wire \irq_mask[6]_i_14_n_0 ;
  wire \irq_mask[6]_i_1_n_0 ;
  wire \irq_mask[6]_i_2_n_0 ;
  wire \irq_mask[6]_i_3_n_0 ;
  wire \irq_mask[6]_i_4_n_0 ;
  wire \irq_mask[6]_i_6_n_0 ;
  wire \irq_mask[6]_i_7_n_0 ;
  wire \irq_mask[6]_i_9_n_0 ;
  wire \irq_mask[7]_i_10_n_0 ;
  wire \irq_mask[7]_i_11_n_0 ;
  wire \irq_mask[7]_i_12_n_0 ;
  wire \irq_mask[7]_i_1_n_0 ;
  wire \irq_mask[7]_i_2_n_0 ;
  wire \irq_mask[7]_i_3_n_0 ;
  wire \irq_mask[7]_i_4_n_0 ;
  wire \irq_mask[7]_i_5_n_0 ;
  wire \irq_mask[7]_i_6_n_0 ;
  wire \irq_mask[7]_i_7_n_0 ;
  wire \irq_mask[7]_i_8_n_0 ;
  wire \irq_mask[7]_i_9_n_0 ;
  wire \irq_mask[8]_i_10_n_0 ;
  wire \irq_mask[8]_i_11_n_0 ;
  wire \irq_mask[8]_i_12_n_0 ;
  wire \irq_mask[8]_i_1_n_0 ;
  wire \irq_mask[8]_i_2_n_0 ;
  wire \irq_mask[8]_i_3_n_0 ;
  wire \irq_mask[8]_i_4_n_0 ;
  wire \irq_mask[8]_i_5_n_0 ;
  wire \irq_mask[8]_i_6_n_0 ;
  wire \irq_mask[8]_i_7_n_0 ;
  wire \irq_mask[8]_i_8_n_0 ;
  wire \irq_mask[8]_i_9_n_0 ;
  wire \irq_mask[9]_i_10_n_0 ;
  wire \irq_mask[9]_i_11_n_0 ;
  wire \irq_mask[9]_i_12_n_0 ;
  wire \irq_mask[9]_i_1_n_0 ;
  wire \irq_mask[9]_i_2_n_0 ;
  wire \irq_mask[9]_i_3_n_0 ;
  wire \irq_mask[9]_i_4_n_0 ;
  wire \irq_mask[9]_i_5_n_0 ;
  wire \irq_mask[9]_i_6_n_0 ;
  wire \irq_mask[9]_i_7_n_0 ;
  wire \irq_mask[9]_i_8_n_0 ;
  wire \irq_mask[9]_i_9_n_0 ;
  wire \irq_mask_reg[11]_i_2_n_0 ;
  wire \irq_mask_reg[11]_i_3_n_0 ;
  wire \irq_mask_reg[11]_i_5_n_0 ;
  wire \irq_mask_reg[11]_i_6_n_0 ;
  wire \irq_mask_reg[11]_i_7_n_0 ;
  wire \irq_mask_reg[11]_i_8_n_0 ;
  wire \irq_mask_reg[20]_i_5_n_0 ;
  wire \irq_mask_reg[20]_i_8_n_0 ;
  wire \irq_mask_reg[21]_i_5_n_0 ;
  wire \irq_mask_reg[21]_i_8_n_0 ;
  wire \irq_mask_reg[23]_i_5_n_0 ;
  wire \irq_mask_reg[23]_i_8_n_0 ;
  wire \irq_mask_reg[24]_i_5_n_0 ;
  wire \irq_mask_reg[24]_i_8_n_0 ;
  wire \irq_mask_reg[25]_i_2_n_0 ;
  wire \irq_mask_reg[25]_i_3_n_0 ;
  wire \irq_mask_reg[25]_i_5_n_0 ;
  wire \irq_mask_reg[25]_i_6_n_0 ;
  wire \irq_mask_reg[25]_i_7_n_0 ;
  wire \irq_mask_reg[25]_i_8_n_0 ;
  wire \irq_mask_reg[29]_i_5_n_0 ;
  wire \irq_mask_reg[29]_i_8_n_0 ;
  wire \irq_mask_reg[30]_i_5_n_0 ;
  wire \irq_mask_reg[30]_i_9_n_0 ;
  wire \irq_mask_reg[6]_i_5_n_0 ;
  wire \irq_mask_reg[6]_i_8_n_0 ;
  wire \irq_mask_reg_n_0_[0] ;
  wire \irq_mask_reg_n_0_[10] ;
  wire \irq_mask_reg_n_0_[11] ;
  wire \irq_mask_reg_n_0_[12] ;
  wire \irq_mask_reg_n_0_[13] ;
  wire \irq_mask_reg_n_0_[14] ;
  wire \irq_mask_reg_n_0_[15] ;
  wire \irq_mask_reg_n_0_[16] ;
  wire \irq_mask_reg_n_0_[17] ;
  wire \irq_mask_reg_n_0_[18] ;
  wire \irq_mask_reg_n_0_[19] ;
  wire \irq_mask_reg_n_0_[1] ;
  wire \irq_mask_reg_n_0_[20] ;
  wire \irq_mask_reg_n_0_[21] ;
  wire \irq_mask_reg_n_0_[22] ;
  wire \irq_mask_reg_n_0_[23] ;
  wire \irq_mask_reg_n_0_[24] ;
  wire \irq_mask_reg_n_0_[25] ;
  wire \irq_mask_reg_n_0_[26] ;
  wire \irq_mask_reg_n_0_[27] ;
  wire \irq_mask_reg_n_0_[28] ;
  wire \irq_mask_reg_n_0_[29] ;
  wire \irq_mask_reg_n_0_[2] ;
  wire \irq_mask_reg_n_0_[30] ;
  wire \irq_mask_reg_n_0_[31] ;
  wire \irq_mask_reg_n_0_[3] ;
  wire \irq_mask_reg_n_0_[4] ;
  wire \irq_mask_reg_n_0_[5] ;
  wire \irq_mask_reg_n_0_[6] ;
  wire \irq_mask_reg_n_0_[7] ;
  wire \irq_mask_reg_n_0_[8] ;
  wire \irq_mask_reg_n_0_[9] ;
  wire [31:0]irq_pending;
  wire \irq_pending[0]_i_1_n_0 ;
  wire \irq_pending[0]_i_2_n_0 ;
  wire \irq_pending[10]_i_1_n_0 ;
  wire \irq_pending[11]_i_1_n_0 ;
  wire \irq_pending[12]_i_1_n_0 ;
  wire \irq_pending[13]_i_1_n_0 ;
  wire \irq_pending[14]_i_1_n_0 ;
  wire \irq_pending[15]_i_1_n_0 ;
  wire \irq_pending[16]_i_1_n_0 ;
  wire \irq_pending[17]_i_1_n_0 ;
  wire \irq_pending[18]_i_1_n_0 ;
  wire \irq_pending[19]_i_1_n_0 ;
  wire \irq_pending[1]_i_1_n_0 ;
  wire \irq_pending[1]_i_2_n_0 ;
  wire \irq_pending[20]_i_1_n_0 ;
  wire \irq_pending[21]_i_1_n_0 ;
  wire \irq_pending[22]_i_1_n_0 ;
  wire \irq_pending[23]_i_1_n_0 ;
  wire \irq_pending[24]_i_1_n_0 ;
  wire \irq_pending[25]_i_1_n_0 ;
  wire \irq_pending[26]_i_1_n_0 ;
  wire \irq_pending[27]_i_1_n_0 ;
  wire \irq_pending[28]_i_1_n_0 ;
  wire \irq_pending[29]_i_1_n_0 ;
  wire \irq_pending[2]_i_1_n_0 ;
  wire \irq_pending[2]_i_2_n_0 ;
  wire \irq_pending[2]_i_3_n_0 ;
  wire \irq_pending[30]_i_1_n_0 ;
  wire \irq_pending[31]_i_1_n_0 ;
  wire \irq_pending[31]_i_2_n_0 ;
  wire \irq_pending[31]_i_3_n_0 ;
  wire \irq_pending[31]_i_4_n_0 ;
  wire \irq_pending[3]_i_1_n_0 ;
  wire \irq_pending[4]_i_1_n_0 ;
  wire \irq_pending[5]_i_1_n_0 ;
  wire \irq_pending[6]_i_1_n_0 ;
  wire \irq_pending[7]_i_1_n_0 ;
  wire \irq_pending[8]_i_1_n_0 ;
  wire \irq_pending[9]_i_1_n_0 ;
  wire \irq_state[0]_i_1_n_0 ;
  wire \irq_state[1]_i_1_n_0 ;
  wire \irq_state[1]_i_2_n_0 ;
  wire \irq_state_reg_n_0_[0] ;
  wire \irq_state_reg_n_0_[1] ;
  wire is_alu_reg_imm;
  wire is_alu_reg_imm_i_1_n_0;
  wire is_alu_reg_imm_i_2_n_0;
  wire is_alu_reg_imm_i_3_n_0;
  wire is_alu_reg_imm_i_4_n_0;
  wire is_alu_reg_imm_i_5_n_0;
  wire is_alu_reg_imm_i_6_n_0;
  wire is_alu_reg_imm_i_7_n_0;
  wire is_alu_reg_reg;
  wire is_alu_reg_reg_i_1_n_0;
  wire is_alu_reg_reg_i_2_n_0;
  wire is_alu_reg_reg_i_3_n_0;
  wire is_alu_reg_reg_i_4_n_0;
  wire is_beq_bne_blt_bge_bltu_bgeu;
  wire is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_i_3_n_0;
  wire is_compare;
  wire is_compare_i_1_n_0;
  wire is_compare_i_2_n_0;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi0;
  wire is_lb_lh_lw_lbu_lhu;
  wire is_lb_lh_lw_lbu_lhu_i_1_n_0;
  wire is_lb_lh_lw_lbu_lhu_i_2_n_0;
  wire is_lbu_lhu_lw;
  wire is_lbu_lhu_lw_i_1_n_0;
  wire is_lui_auipc_jal;
  wire is_lui_auipc_jal_i_1_n_0;
  wire is_lui_auipc_jal_jalr_addi_add_sub;
  wire is_lui_auipc_jal_jalr_addi_add_sub0;
  wire is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0;
  wire is_sb_sh_sw;
  wire is_sb_sh_sw_i_10_n_0;
  wire is_sb_sh_sw_i_11_n_0;
  wire is_sb_sh_sw_i_12_n_0;
  wire is_sb_sh_sw_i_2_n_0;
  wire is_sb_sh_sw_i_3_n_0;
  wire is_sb_sh_sw_i_4_n_0;
  wire is_sb_sh_sw_i_5_n_0;
  wire is_sb_sh_sw_i_6_n_0;
  wire is_sb_sh_sw_i_7_n_0;
  wire is_sb_sh_sw_i_8_n_0;
  wire is_sb_sh_sw_i_9_n_0;
  wire is_slli_srli_srai;
  wire is_slli_srli_srai0;
  wire is_slli_srli_srai_i_3_n_0;
  wire is_slli_srli_srai_i_4_n_0;
  wire is_slli_srli_srai_i_5_n_0;
  wire is_slti_blt_slt;
  wire is_slti_blt_slt_i_1_n_0;
  wire is_sltiu_bltu_sltu;
  wire is_sltiu_bltu_sltu_i_1_n_0;
  wire last_mem_valid;
  wire last_mem_valid0;
  wire latched_branch_i_1_n_0;
  wire latched_branch_i_2_n_0;
  wire latched_branch_i_3_n_0;
  wire latched_branch_i_4_n_0;
  wire latched_branch_reg_n_0;
  wire latched_compr_i_1_n_0;
  wire latched_compr_reg_n_0;
  wire latched_is_lb_i_1_n_0;
  wire latched_is_lb_reg_n_0;
  wire latched_is_lh_i_1_n_0;
  wire latched_is_lh_reg_n_0;
  wire latched_is_lu_i_1_n_0;
  wire latched_is_lu_reg_n_0;
  wire latched_rd;
  wire \latched_rd[0]_i_1_n_0 ;
  wire \latched_rd[1]_i_1_n_0 ;
  wire \latched_rd[2]_i_1_n_0 ;
  wire \latched_rd[3]_i_1_n_0 ;
  wire \latched_rd[4]_i_1_n_0 ;
  wire \latched_rd[5]_i_2_n_0 ;
  wire \latched_rd_reg_n_0_[0] ;
  wire \latched_rd_reg_n_0_[1] ;
  wire \latched_rd_reg_n_0_[2] ;
  wire \latched_rd_reg_n_0_[3] ;
  wire \latched_rd_reg_n_0_[4] ;
  wire \latched_rd_reg_n_0_[5] ;
  wire latched_stalu_i_1_n_0;
  wire latched_stalu_reg_n_0;
  wire latched_store;
  wire latched_store_i_1_n_0;
  wire latched_store_i_2_n_0;
  wire latched_store_reg_n_0;
  wire launch_next_insn;
  wire mem_16bit_buffer;
  wire \mem_16bit_buffer[15]_i_2_n_0 ;
  wire \mem_16bit_buffer[15]_i_3_n_0 ;
  wire \mem_16bit_buffer_reg_n_0_[0] ;
  wire \mem_16bit_buffer_reg_n_0_[10] ;
  wire \mem_16bit_buffer_reg_n_0_[11] ;
  wire \mem_16bit_buffer_reg_n_0_[12] ;
  wire \mem_16bit_buffer_reg_n_0_[13] ;
  wire \mem_16bit_buffer_reg_n_0_[14] ;
  wire \mem_16bit_buffer_reg_n_0_[15] ;
  wire \mem_16bit_buffer_reg_n_0_[1] ;
  wire \mem_16bit_buffer_reg_n_0_[2] ;
  wire \mem_16bit_buffer_reg_n_0_[3] ;
  wire \mem_16bit_buffer_reg_n_0_[4] ;
  wire \mem_16bit_buffer_reg_n_0_[5] ;
  wire \mem_16bit_buffer_reg_n_0_[6] ;
  wire \mem_16bit_buffer_reg_n_0_[7] ;
  wire \mem_16bit_buffer_reg_n_0_[8] ;
  wire \mem_16bit_buffer_reg_n_0_[9] ;
  wire [29:0]mem_addr;
  wire \mem_addr[31]_i_1_n_0 ;
  wire mem_do_prefetch_i_1_n_0;
  wire mem_do_prefetch_i_2_n_0;
  wire mem_do_prefetch_i_3_n_0;
  wire mem_do_prefetch_reg_n_0;
  wire mem_do_rdata;
  wire mem_do_rdata_i_1_n_0;
  wire mem_do_rdata_i_2_n_0;
  wire mem_do_rinst;
  wire mem_do_rinst4_out;
  wire mem_do_rinst_i_1_n_0;
  wire mem_do_rinst_i_4_n_0;
  wire mem_do_rinst_i_5_n_0;
  wire mem_do_rinst_i_6_n_0;
  wire mem_do_rinst_i_7_n_0;
  wire mem_do_rinst_reg_n_0;
  wire mem_do_wdata;
  wire mem_do_wdata_i_1_n_0;
  wire mem_instr;
  wire mem_instr_i_1_n_0;
  wire mem_instr_i_2_n_0;
  wire mem_instr_i_3_n_0;
  wire mem_instr_i_4_n_0;
  wire [29:0]mem_la_addr;
  wire [29:0]mem_la_addr0;
  wire \mem_la_addr[13]_INST_0_i_1_n_0 ;
  wire \mem_la_addr[13]_INST_0_i_1_n_1 ;
  wire \mem_la_addr[13]_INST_0_i_1_n_2 ;
  wire \mem_la_addr[13]_INST_0_i_1_n_3 ;
  wire \mem_la_addr[17]_INST_0_i_1_n_0 ;
  wire \mem_la_addr[17]_INST_0_i_1_n_1 ;
  wire \mem_la_addr[17]_INST_0_i_1_n_2 ;
  wire \mem_la_addr[17]_INST_0_i_1_n_3 ;
  wire \mem_la_addr[21]_INST_0_i_1_n_0 ;
  wire \mem_la_addr[21]_INST_0_i_1_n_1 ;
  wire \mem_la_addr[21]_INST_0_i_1_n_2 ;
  wire \mem_la_addr[21]_INST_0_i_1_n_3 ;
  wire \mem_la_addr[25]_INST_0_i_1_n_0 ;
  wire \mem_la_addr[25]_INST_0_i_1_n_1 ;
  wire \mem_la_addr[25]_INST_0_i_1_n_2 ;
  wire \mem_la_addr[25]_INST_0_i_1_n_3 ;
  wire \mem_la_addr[29]_INST_0_i_1_n_0 ;
  wire \mem_la_addr[29]_INST_0_i_1_n_1 ;
  wire \mem_la_addr[29]_INST_0_i_1_n_2 ;
  wire \mem_la_addr[29]_INST_0_i_1_n_3 ;
  wire \mem_la_addr[31]_INST_0_i_1_n_3 ;
  wire \mem_la_addr[5]_INST_0_i_1_n_0 ;
  wire \mem_la_addr[5]_INST_0_i_1_n_1 ;
  wire \mem_la_addr[5]_INST_0_i_1_n_2 ;
  wire \mem_la_addr[5]_INST_0_i_1_n_3 ;
  wire \mem_la_addr[5]_INST_0_i_5_n_0 ;
  wire \mem_la_addr[9]_INST_0_i_1_n_0 ;
  wire \mem_la_addr[9]_INST_0_i_1_n_1 ;
  wire \mem_la_addr[9]_INST_0_i_1_n_2 ;
  wire \mem_la_addr[9]_INST_0_i_1_n_3 ;
  wire mem_la_firstword_reg;
  wire mem_la_firstword_reg_reg_n_0;
  wire mem_la_read;
  wire mem_la_read_INST_0_i_1_n_0;
  wire mem_la_read_INST_0_i_2_n_0;
  wire mem_la_read_INST_0_i_3_n_0;
  wire mem_la_read_INST_0_i_5_n_0;
  wire mem_la_secondword;
  wire mem_la_secondword_i_1_n_0;
  wire [7:0]mem_la_wdata;
  wire [23:0]\mem_la_wdata[31] ;
  wire mem_la_write;
  wire [3:0]mem_la_wstrb;
  wire [31:0]mem_rdata;
  wire \mem_rdata_q[0]_i_1_n_0 ;
  wire \mem_rdata_q[0]_i_2_n_0 ;
  wire \mem_rdata_q[0]_i_3_n_0 ;
  wire \mem_rdata_q[10]_i_1_n_0 ;
  wire \mem_rdata_q[10]_i_2_n_0 ;
  wire \mem_rdata_q[10]_i_3_n_0 ;
  wire \mem_rdata_q[11]_i_1_n_0 ;
  wire \mem_rdata_q[11]_i_2_n_0 ;
  wire \mem_rdata_q[11]_i_3_n_0 ;
  wire \mem_rdata_q[11]_i_4_n_0 ;
  wire \mem_rdata_q[11]_i_5_n_0 ;
  wire \mem_rdata_q[12]_i_1_n_0 ;
  wire \mem_rdata_q[12]_i_2_n_0 ;
  wire \mem_rdata_q[12]_i_3_n_0 ;
  wire \mem_rdata_q[12]_i_4_n_0 ;
  wire \mem_rdata_q[12]_i_5_n_0 ;
  wire \mem_rdata_q[13]_i_1_n_0 ;
  wire \mem_rdata_q[13]_i_2_n_0 ;
  wire \mem_rdata_q[13]_i_3_n_0 ;
  wire \mem_rdata_q[14]_i_1_n_0 ;
  wire \mem_rdata_q[14]_i_2_n_0 ;
  wire \mem_rdata_q[14]_i_3_n_0 ;
  wire \mem_rdata_q[14]_i_4_n_0 ;
  wire \mem_rdata_q[15]_i_1_n_0 ;
  wire \mem_rdata_q[15]_i_2_n_0 ;
  wire \mem_rdata_q[15]_i_3_n_0 ;
  wire \mem_rdata_q[16]_i_1_n_0 ;
  wire \mem_rdata_q[16]_i_2_n_0 ;
  wire \mem_rdata_q[17]_i_1_n_0 ;
  wire \mem_rdata_q[17]_i_2_n_0 ;
  wire \mem_rdata_q[18]_i_1_n_0 ;
  wire \mem_rdata_q[18]_i_2_n_0 ;
  wire \mem_rdata_q[19]_i_1_n_0 ;
  wire \mem_rdata_q[19]_i_2_n_0 ;
  wire \mem_rdata_q[19]_i_3_n_0 ;
  wire \mem_rdata_q[19]_i_4_n_0 ;
  wire \mem_rdata_q[19]_i_5_n_0 ;
  wire \mem_rdata_q[19]_i_6_n_0 ;
  wire \mem_rdata_q[19]_i_7_n_0 ;
  wire \mem_rdata_q[1]_i_1_n_0 ;
  wire \mem_rdata_q[1]_i_2_n_0 ;
  wire \mem_rdata_q[1]_i_3_n_0 ;
  wire \mem_rdata_q[20]_i_1_n_0 ;
  wire \mem_rdata_q[20]_i_2_n_0 ;
  wire \mem_rdata_q[20]_i_3_n_0 ;
  wire \mem_rdata_q[20]_i_4_n_0 ;
  wire \mem_rdata_q[20]_i_5_n_0 ;
  wire \mem_rdata_q[21]_i_10_n_0 ;
  wire \mem_rdata_q[21]_i_11_n_0 ;
  wire \mem_rdata_q[21]_i_12_n_0 ;
  wire \mem_rdata_q[21]_i_13_n_0 ;
  wire \mem_rdata_q[21]_i_14_n_0 ;
  wire \mem_rdata_q[21]_i_15_n_0 ;
  wire \mem_rdata_q[21]_i_16_n_0 ;
  wire \mem_rdata_q[21]_i_17_n_0 ;
  wire \mem_rdata_q[21]_i_18_n_0 ;
  wire \mem_rdata_q[21]_i_19_n_0 ;
  wire \mem_rdata_q[21]_i_1_n_0 ;
  wire \mem_rdata_q[21]_i_20_n_0 ;
  wire \mem_rdata_q[21]_i_21_n_0 ;
  wire \mem_rdata_q[21]_i_2_n_0 ;
  wire \mem_rdata_q[21]_i_3_n_0 ;
  wire \mem_rdata_q[21]_i_4_n_0 ;
  wire \mem_rdata_q[21]_i_5_n_0 ;
  wire \mem_rdata_q[21]_i_6_n_0 ;
  wire \mem_rdata_q[21]_i_7_n_0 ;
  wire \mem_rdata_q[21]_i_8_n_0 ;
  wire \mem_rdata_q[21]_i_9_n_0 ;
  wire \mem_rdata_q[22]_i_1_n_0 ;
  wire \mem_rdata_q[22]_i_2_n_0 ;
  wire \mem_rdata_q[22]_i_3_n_0 ;
  wire \mem_rdata_q[22]_i_4_n_0 ;
  wire \mem_rdata_q[22]_i_5_n_0 ;
  wire \mem_rdata_q[22]_i_6_n_0 ;
  wire \mem_rdata_q[22]_i_7_n_0 ;
  wire \mem_rdata_q[22]_i_8_n_0 ;
  wire \mem_rdata_q[23]_i_10_n_0 ;
  wire \mem_rdata_q[23]_i_11_n_0 ;
  wire \mem_rdata_q[23]_i_1_n_0 ;
  wire \mem_rdata_q[23]_i_2_n_0 ;
  wire \mem_rdata_q[23]_i_3_n_0 ;
  wire \mem_rdata_q[23]_i_4_n_0 ;
  wire \mem_rdata_q[23]_i_5_n_0 ;
  wire \mem_rdata_q[23]_i_6_n_0 ;
  wire \mem_rdata_q[23]_i_7_n_0 ;
  wire \mem_rdata_q[23]_i_8_n_0 ;
  wire \mem_rdata_q[23]_i_9_n_0 ;
  wire \mem_rdata_q[24]_i_10_n_0 ;
  wire \mem_rdata_q[24]_i_11_n_0 ;
  wire \mem_rdata_q[24]_i_12_n_0 ;
  wire \mem_rdata_q[24]_i_13_n_0 ;
  wire \mem_rdata_q[24]_i_14_n_0 ;
  wire \mem_rdata_q[24]_i_15_n_0 ;
  wire \mem_rdata_q[24]_i_16_n_0 ;
  wire \mem_rdata_q[24]_i_17_n_0 ;
  wire \mem_rdata_q[24]_i_18_n_0 ;
  wire \mem_rdata_q[24]_i_19_n_0 ;
  wire \mem_rdata_q[24]_i_1_n_0 ;
  wire \mem_rdata_q[24]_i_2_n_0 ;
  wire \mem_rdata_q[24]_i_3_n_0 ;
  wire \mem_rdata_q[24]_i_4_n_0 ;
  wire \mem_rdata_q[24]_i_5_n_0 ;
  wire \mem_rdata_q[24]_i_6_n_0 ;
  wire \mem_rdata_q[24]_i_7_n_0 ;
  wire \mem_rdata_q[24]_i_8_n_0 ;
  wire \mem_rdata_q[24]_i_9_n_0 ;
  wire \mem_rdata_q[25]_i_10_n_0 ;
  wire \mem_rdata_q[25]_i_11_n_0 ;
  wire \mem_rdata_q[25]_i_12_n_0 ;
  wire \mem_rdata_q[25]_i_13_n_0 ;
  wire \mem_rdata_q[25]_i_14_n_0 ;
  wire \mem_rdata_q[25]_i_15_n_0 ;
  wire \mem_rdata_q[25]_i_16_n_0 ;
  wire \mem_rdata_q[25]_i_17_n_0 ;
  wire \mem_rdata_q[25]_i_18_n_0 ;
  wire \mem_rdata_q[25]_i_19_n_0 ;
  wire \mem_rdata_q[25]_i_1_n_0 ;
  wire \mem_rdata_q[25]_i_20_n_0 ;
  wire \mem_rdata_q[25]_i_2_n_0 ;
  wire \mem_rdata_q[25]_i_3_n_0 ;
  wire \mem_rdata_q[25]_i_4_n_0 ;
  wire \mem_rdata_q[25]_i_5_n_0 ;
  wire \mem_rdata_q[25]_i_6_n_0 ;
  wire \mem_rdata_q[25]_i_7_n_0 ;
  wire \mem_rdata_q[25]_i_8_n_0 ;
  wire \mem_rdata_q[25]_i_9_n_0 ;
  wire \mem_rdata_q[26]_i_10_n_0 ;
  wire \mem_rdata_q[26]_i_11_n_0 ;
  wire \mem_rdata_q[26]_i_1_n_0 ;
  wire \mem_rdata_q[26]_i_2_n_0 ;
  wire \mem_rdata_q[26]_i_3_n_0 ;
  wire \mem_rdata_q[26]_i_4_n_0 ;
  wire \mem_rdata_q[26]_i_5_n_0 ;
  wire \mem_rdata_q[26]_i_6_n_0 ;
  wire \mem_rdata_q[26]_i_7_n_0 ;
  wire \mem_rdata_q[26]_i_8_n_0 ;
  wire \mem_rdata_q[26]_i_9_n_0 ;
  wire \mem_rdata_q[27]_i_10_n_0 ;
  wire \mem_rdata_q[27]_i_11_n_0 ;
  wire \mem_rdata_q[27]_i_12_n_0 ;
  wire \mem_rdata_q[27]_i_13_n_0 ;
  wire \mem_rdata_q[27]_i_14_n_0 ;
  wire \mem_rdata_q[27]_i_15_n_0 ;
  wire \mem_rdata_q[27]_i_16_n_0 ;
  wire \mem_rdata_q[27]_i_17_n_0 ;
  wire \mem_rdata_q[27]_i_1_n_0 ;
  wire \mem_rdata_q[27]_i_2_n_0 ;
  wire \mem_rdata_q[27]_i_3_n_0 ;
  wire \mem_rdata_q[27]_i_4_n_0 ;
  wire \mem_rdata_q[27]_i_5_n_0 ;
  wire \mem_rdata_q[27]_i_6_n_0 ;
  wire \mem_rdata_q[27]_i_7_n_0 ;
  wire \mem_rdata_q[27]_i_8_n_0 ;
  wire \mem_rdata_q[27]_i_9_n_0 ;
  wire \mem_rdata_q[28]_i_10_n_0 ;
  wire \mem_rdata_q[28]_i_11_n_0 ;
  wire \mem_rdata_q[28]_i_1_n_0 ;
  wire \mem_rdata_q[28]_i_2_n_0 ;
  wire \mem_rdata_q[28]_i_3_n_0 ;
  wire \mem_rdata_q[28]_i_4_n_0 ;
  wire \mem_rdata_q[28]_i_5_n_0 ;
  wire \mem_rdata_q[28]_i_6_n_0 ;
  wire \mem_rdata_q[28]_i_7_n_0 ;
  wire \mem_rdata_q[28]_i_8_n_0 ;
  wire \mem_rdata_q[28]_i_9_n_0 ;
  wire \mem_rdata_q[29]_i_1_n_0 ;
  wire \mem_rdata_q[29]_i_2_n_0 ;
  wire \mem_rdata_q[29]_i_3_n_0 ;
  wire \mem_rdata_q[29]_i_4_n_0 ;
  wire \mem_rdata_q[29]_i_5_n_0 ;
  wire \mem_rdata_q[29]_i_6_n_0 ;
  wire \mem_rdata_q[29]_i_7_n_0 ;
  wire \mem_rdata_q[2]_i_1_n_0 ;
  wire \mem_rdata_q[2]_i_2_n_0 ;
  wire \mem_rdata_q[2]_i_3_n_0 ;
  wire \mem_rdata_q[30]_i_1_n_0 ;
  wire \mem_rdata_q[30]_i_2_n_0 ;
  wire \mem_rdata_q[30]_i_3_n_0 ;
  wire \mem_rdata_q[30]_i_4_n_0 ;
  wire \mem_rdata_q[30]_i_5_n_0 ;
  wire \mem_rdata_q[30]_i_6_n_0 ;
  wire \mem_rdata_q[30]_i_7_n_0 ;
  wire \mem_rdata_q[31]_i_10_n_0 ;
  wire \mem_rdata_q[31]_i_11_n_0 ;
  wire \mem_rdata_q[31]_i_12_n_0 ;
  wire \mem_rdata_q[31]_i_13_n_0 ;
  wire \mem_rdata_q[31]_i_14_n_0 ;
  wire \mem_rdata_q[31]_i_15_n_0 ;
  wire \mem_rdata_q[31]_i_16_n_0 ;
  wire \mem_rdata_q[31]_i_17_n_0 ;
  wire \mem_rdata_q[31]_i_18_n_0 ;
  wire \mem_rdata_q[31]_i_19_n_0 ;
  wire \mem_rdata_q[31]_i_1_n_0 ;
  wire \mem_rdata_q[31]_i_20_n_0 ;
  wire \mem_rdata_q[31]_i_21_n_0 ;
  wire \mem_rdata_q[31]_i_22_n_0 ;
  wire \mem_rdata_q[31]_i_23_n_0 ;
  wire \mem_rdata_q[31]_i_24_n_0 ;
  wire \mem_rdata_q[31]_i_25_n_0 ;
  wire \mem_rdata_q[31]_i_26_n_0 ;
  wire \mem_rdata_q[31]_i_27_n_0 ;
  wire \mem_rdata_q[31]_i_28_n_0 ;
  wire \mem_rdata_q[31]_i_29_n_0 ;
  wire \mem_rdata_q[31]_i_2_n_0 ;
  wire \mem_rdata_q[31]_i_30_n_0 ;
  wire \mem_rdata_q[31]_i_31_n_0 ;
  wire \mem_rdata_q[31]_i_32_n_0 ;
  wire \mem_rdata_q[31]_i_3_n_0 ;
  wire \mem_rdata_q[31]_i_4_n_0 ;
  wire \mem_rdata_q[31]_i_5_n_0 ;
  wire \mem_rdata_q[31]_i_6_n_0 ;
  wire \mem_rdata_q[31]_i_7_n_0 ;
  wire \mem_rdata_q[31]_i_8_n_0 ;
  wire \mem_rdata_q[31]_i_9_n_0 ;
  wire \mem_rdata_q[3]_i_1_n_0 ;
  wire \mem_rdata_q[3]_i_2_n_0 ;
  wire \mem_rdata_q[3]_i_3_n_0 ;
  wire \mem_rdata_q[4]_i_1_n_0 ;
  wire \mem_rdata_q[4]_i_2_n_0 ;
  wire \mem_rdata_q[4]_i_3_n_0 ;
  wire \mem_rdata_q[5]_i_1_n_0 ;
  wire \mem_rdata_q[6]_i_1_n_0 ;
  wire \mem_rdata_q[6]_i_2_n_0 ;
  wire \mem_rdata_q[6]_i_3_n_0 ;
  wire \mem_rdata_q[6]_i_4_n_0 ;
  wire \mem_rdata_q[7]_i_1_n_0 ;
  wire \mem_rdata_q[7]_i_2_n_0 ;
  wire \mem_rdata_q[7]_i_3_n_0 ;
  wire \mem_rdata_q[7]_i_4_n_0 ;
  wire \mem_rdata_q[8]_i_1_n_0 ;
  wire \mem_rdata_q[8]_i_2_n_0 ;
  wire \mem_rdata_q[8]_i_3_n_0 ;
  wire \mem_rdata_q[8]_i_4_n_0 ;
  wire \mem_rdata_q[9]_i_1_n_0 ;
  wire \mem_rdata_q[9]_i_2_n_0 ;
  wire \mem_rdata_q[9]_i_3_n_0 ;
  wire \mem_rdata_q[9]_i_4_n_0 ;
  wire \mem_rdata_q[9]_i_5_n_0 ;
  wire \mem_rdata_q_reg_n_0_[0] ;
  wire \mem_rdata_q_reg_n_0_[10] ;
  wire \mem_rdata_q_reg_n_0_[11] ;
  wire \mem_rdata_q_reg_n_0_[12] ;
  wire \mem_rdata_q_reg_n_0_[13] ;
  wire \mem_rdata_q_reg_n_0_[14] ;
  wire \mem_rdata_q_reg_n_0_[15] ;
  wire \mem_rdata_q_reg_n_0_[16] ;
  wire \mem_rdata_q_reg_n_0_[17] ;
  wire \mem_rdata_q_reg_n_0_[18] ;
  wire \mem_rdata_q_reg_n_0_[19] ;
  wire \mem_rdata_q_reg_n_0_[1] ;
  wire \mem_rdata_q_reg_n_0_[20] ;
  wire \mem_rdata_q_reg_n_0_[21] ;
  wire \mem_rdata_q_reg_n_0_[22] ;
  wire \mem_rdata_q_reg_n_0_[23] ;
  wire \mem_rdata_q_reg_n_0_[24] ;
  wire \mem_rdata_q_reg_n_0_[25] ;
  wire \mem_rdata_q_reg_n_0_[26] ;
  wire \mem_rdata_q_reg_n_0_[27] ;
  wire \mem_rdata_q_reg_n_0_[28] ;
  wire \mem_rdata_q_reg_n_0_[29] ;
  wire \mem_rdata_q_reg_n_0_[2] ;
  wire \mem_rdata_q_reg_n_0_[30] ;
  wire \mem_rdata_q_reg_n_0_[31] ;
  wire \mem_rdata_q_reg_n_0_[3] ;
  wire \mem_rdata_q_reg_n_0_[4] ;
  wire \mem_rdata_q_reg_n_0_[5] ;
  wire \mem_rdata_q_reg_n_0_[6] ;
  wire \mem_rdata_q_reg_n_0_[7] ;
  wire \mem_rdata_q_reg_n_0_[8] ;
  wire \mem_rdata_q_reg_n_0_[9] ;
  wire mem_ready;
  wire [1:1]mem_state;
  wire \mem_state[0]_i_1_n_0 ;
  wire \mem_state[0]_i_2_n_0 ;
  wire \mem_state[0]_i_3_n_0 ;
  wire \mem_state[1]_i_1_n_0 ;
  wire \mem_state[1]_i_3_n_0 ;
  wire \mem_state[1]_i_4_n_0 ;
  wire \mem_state_reg_n_0_[0] ;
  wire \mem_state_reg_n_0_[1] ;
  wire mem_valid;
  wire mem_valid12_out;
  wire mem_valid_i_1_n_0;
  wire mem_valid_i_2_n_0;
  wire mem_valid_i_3_n_0;
  wire mem_valid_i_4_n_0;
  wire mem_valid_i_6_n_0;
  wire [31:0]mem_wdata;
  wire \mem_wdata[31]_i_1_n_0 ;
  wire [1:0]mem_wordsize;
  wire \mem_wordsize[0]_i_1_n_0 ;
  wire \mem_wordsize[1]_i_1_n_0 ;
  wire \mem_wordsize[1]_i_3_n_0 ;
  wire \mem_wordsize_reg_n_0_[0] ;
  wire \mem_wordsize_reg_n_0_[1] ;
  wire [3:0]mem_wstrb;
  wire \mem_wstrb[3]_i_1_n_0 ;
  wire \mem_wstrb[3]_i_2_n_0 ;
  wire \mem_wstrb[3]_i_3_n_0 ;
  wire [29:1]p_0_in;
  wire p_22_in;
  wire p_89_in;
  wire [31:0]pcpi_rs1;
  wire [23:0]pcpi_rs2;
  wire prefetched_high_word;
  wire prefetched_high_word_i_1_n_0;
  wire prefetched_high_word_i_3_n_0;
  wire prefetched_high_word_reg_n_0;
  wire [63:0]q_ascii_instr;
  wire [31:0]q_insn_imm;
  wire [4:0]q_insn_rd;
  wire [4:0]q_insn_rs1;
  wire [4:0]q_insn_rs2;
  wire [31:0]reg_next_pc0;
  wire [31:1]reg_next_pc00_in;
  wire \reg_next_pc[0]_i_1_n_0 ;
  wire \reg_next_pc[0]_i_2_n_0 ;
  wire \reg_next_pc[0]_i_3_n_0 ;
  wire \reg_next_pc[10]_i_1_n_0 ;
  wire \reg_next_pc[10]_i_2_n_0 ;
  wire \reg_next_pc[11]_i_1_n_0 ;
  wire \reg_next_pc[11]_i_2_n_0 ;
  wire \reg_next_pc[11]_i_4_n_0 ;
  wire \reg_next_pc[11]_i_5_n_0 ;
  wire \reg_next_pc[11]_i_6_n_0 ;
  wire \reg_next_pc[11]_i_7_n_0 ;
  wire \reg_next_pc[12]_i_1_n_0 ;
  wire \reg_next_pc[12]_i_2_n_0 ;
  wire \reg_next_pc[13]_i_1_n_0 ;
  wire \reg_next_pc[13]_i_2_n_0 ;
  wire \reg_next_pc[14]_i_1_n_0 ;
  wire \reg_next_pc[14]_i_2_n_0 ;
  wire \reg_next_pc[15]_i_1_n_0 ;
  wire \reg_next_pc[15]_i_2_n_0 ;
  wire \reg_next_pc[15]_i_4_n_0 ;
  wire \reg_next_pc[15]_i_5_n_0 ;
  wire \reg_next_pc[15]_i_6_n_0 ;
  wire \reg_next_pc[15]_i_7_n_0 ;
  wire \reg_next_pc[16]_i_10_n_0 ;
  wire \reg_next_pc[16]_i_11_n_0 ;
  wire \reg_next_pc[16]_i_12_n_0 ;
  wire \reg_next_pc[16]_i_1_n_0 ;
  wire \reg_next_pc[16]_i_3_n_0 ;
  wire \reg_next_pc[16]_i_5_n_0 ;
  wire \reg_next_pc[16]_i_6_n_0 ;
  wire \reg_next_pc[16]_i_7_n_0 ;
  wire \reg_next_pc[16]_i_8_n_0 ;
  wire \reg_next_pc[16]_i_9_n_0 ;
  wire \reg_next_pc[17]_i_1_n_0 ;
  wire \reg_next_pc[17]_i_2_n_0 ;
  wire \reg_next_pc[18]_i_1_n_0 ;
  wire \reg_next_pc[18]_i_2_n_0 ;
  wire \reg_next_pc[19]_i_1_n_0 ;
  wire \reg_next_pc[19]_i_2_n_0 ;
  wire \reg_next_pc[19]_i_4_n_0 ;
  wire \reg_next_pc[19]_i_5_n_0 ;
  wire \reg_next_pc[19]_i_6_n_0 ;
  wire \reg_next_pc[19]_i_7_n_0 ;
  wire \reg_next_pc[1]_i_1_n_0 ;
  wire \reg_next_pc[1]_i_2_n_0 ;
  wire \reg_next_pc[1]_i_4_n_0 ;
  wire \reg_next_pc[1]_i_5_n_0 ;
  wire \reg_next_pc[1]_i_6_n_0 ;
  wire \reg_next_pc[1]_i_7_n_0 ;
  wire \reg_next_pc[1]_i_8_n_0 ;
  wire \reg_next_pc[20]_i_1_n_0 ;
  wire \reg_next_pc[20]_i_3_n_0 ;
  wire \reg_next_pc[20]_i_4_n_0 ;
  wire \reg_next_pc[20]_i_5_n_0 ;
  wire \reg_next_pc[20]_i_6_n_0 ;
  wire \reg_next_pc[20]_i_7_n_0 ;
  wire \reg_next_pc[21]_i_1_n_0 ;
  wire \reg_next_pc[21]_i_2_n_0 ;
  wire \reg_next_pc[22]_i_1_n_0 ;
  wire \reg_next_pc[22]_i_2_n_0 ;
  wire \reg_next_pc[23]_i_1_n_0 ;
  wire \reg_next_pc[23]_i_2_n_0 ;
  wire \reg_next_pc[23]_i_4_n_0 ;
  wire \reg_next_pc[23]_i_5_n_0 ;
  wire \reg_next_pc[23]_i_6_n_0 ;
  wire \reg_next_pc[23]_i_7_n_0 ;
  wire \reg_next_pc[24]_i_1_n_0 ;
  wire \reg_next_pc[24]_i_3_n_0 ;
  wire \reg_next_pc[24]_i_4_n_0 ;
  wire \reg_next_pc[24]_i_5_n_0 ;
  wire \reg_next_pc[24]_i_6_n_0 ;
  wire \reg_next_pc[24]_i_7_n_0 ;
  wire \reg_next_pc[25]_i_1_n_0 ;
  wire \reg_next_pc[25]_i_2_n_0 ;
  wire \reg_next_pc[26]_i_1_n_0 ;
  wire \reg_next_pc[26]_i_2_n_0 ;
  wire \reg_next_pc[27]_i_1_n_0 ;
  wire \reg_next_pc[27]_i_2_n_0 ;
  wire \reg_next_pc[27]_i_4_n_0 ;
  wire \reg_next_pc[27]_i_5_n_0 ;
  wire \reg_next_pc[27]_i_6_n_0 ;
  wire \reg_next_pc[27]_i_7_n_0 ;
  wire \reg_next_pc[28]_i_1_n_0 ;
  wire \reg_next_pc[28]_i_3_n_0 ;
  wire \reg_next_pc[28]_i_4_n_0 ;
  wire \reg_next_pc[28]_i_5_n_0 ;
  wire \reg_next_pc[28]_i_6_n_0 ;
  wire \reg_next_pc[28]_i_7_n_0 ;
  wire \reg_next_pc[29]_i_1_n_0 ;
  wire \reg_next_pc[29]_i_2_n_0 ;
  wire \reg_next_pc[2]_i_1_n_0 ;
  wire \reg_next_pc[2]_i_2_n_0 ;
  wire \reg_next_pc[30]_i_1_n_0 ;
  wire \reg_next_pc[30]_i_2_n_0 ;
  wire \reg_next_pc[31]_i_10_n_0 ;
  wire \reg_next_pc[31]_i_11_n_0 ;
  wire \reg_next_pc[31]_i_12_n_0 ;
  wire \reg_next_pc[31]_i_13_n_0 ;
  wire \reg_next_pc[31]_i_1_n_0 ;
  wire \reg_next_pc[31]_i_3_n_0 ;
  wire \reg_next_pc[31]_i_4_n_0 ;
  wire \reg_next_pc[31]_i_5_n_0 ;
  wire \reg_next_pc[31]_i_6_n_0 ;
  wire \reg_next_pc[31]_i_7_n_0 ;
  wire \reg_next_pc[31]_i_8_n_0 ;
  wire \reg_next_pc[3]_i_1_n_0 ;
  wire \reg_next_pc[3]_i_2_n_0 ;
  wire \reg_next_pc[4]_i_1_n_0 ;
  wire \reg_next_pc[4]_i_2_n_0 ;
  wire \reg_next_pc[4]_i_4_n_0 ;
  wire \reg_next_pc[4]_i_5_n_0 ;
  wire \reg_next_pc[4]_i_6_n_0 ;
  wire \reg_next_pc[5]_i_1_n_0 ;
  wire \reg_next_pc[5]_i_2_n_0 ;
  wire \reg_next_pc[5]_i_3_n_0 ;
  wire \reg_next_pc[5]_i_5_n_0 ;
  wire \reg_next_pc[5]_i_6_n_0 ;
  wire \reg_next_pc[5]_i_7_n_0 ;
  wire \reg_next_pc[5]_i_8_n_0 ;
  wire \reg_next_pc[6]_i_1_n_0 ;
  wire \reg_next_pc[6]_i_2_n_0 ;
  wire \reg_next_pc[7]_i_1_n_0 ;
  wire \reg_next_pc[7]_i_2_n_0 ;
  wire \reg_next_pc[8]_i_1_n_0 ;
  wire \reg_next_pc[8]_i_2_n_0 ;
  wire \reg_next_pc[8]_i_4_n_0 ;
  wire \reg_next_pc[8]_i_5_n_0 ;
  wire \reg_next_pc[8]_i_6_n_0 ;
  wire \reg_next_pc[8]_i_7_n_0 ;
  wire \reg_next_pc[9]_i_1_n_0 ;
  wire \reg_next_pc[9]_i_2_n_0 ;
  wire \reg_next_pc_reg[11]_i_3_n_0 ;
  wire \reg_next_pc_reg[11]_i_3_n_1 ;
  wire \reg_next_pc_reg[11]_i_3_n_2 ;
  wire \reg_next_pc_reg[11]_i_3_n_3 ;
  wire \reg_next_pc_reg[15]_i_3_n_0 ;
  wire \reg_next_pc_reg[15]_i_3_n_1 ;
  wire \reg_next_pc_reg[15]_i_3_n_2 ;
  wire \reg_next_pc_reg[15]_i_3_n_3 ;
  wire \reg_next_pc_reg[16]_i_2_n_0 ;
  wire \reg_next_pc_reg[16]_i_2_n_1 ;
  wire \reg_next_pc_reg[16]_i_2_n_2 ;
  wire \reg_next_pc_reg[16]_i_2_n_3 ;
  wire \reg_next_pc_reg[16]_i_4_n_0 ;
  wire \reg_next_pc_reg[16]_i_4_n_1 ;
  wire \reg_next_pc_reg[16]_i_4_n_2 ;
  wire \reg_next_pc_reg[16]_i_4_n_3 ;
  wire \reg_next_pc_reg[19]_i_3_n_0 ;
  wire \reg_next_pc_reg[19]_i_3_n_1 ;
  wire \reg_next_pc_reg[19]_i_3_n_2 ;
  wire \reg_next_pc_reg[19]_i_3_n_3 ;
  wire \reg_next_pc_reg[1]_i_3_n_0 ;
  wire \reg_next_pc_reg[1]_i_3_n_1 ;
  wire \reg_next_pc_reg[1]_i_3_n_2 ;
  wire \reg_next_pc_reg[1]_i_3_n_3 ;
  wire \reg_next_pc_reg[20]_i_2_n_0 ;
  wire \reg_next_pc_reg[20]_i_2_n_1 ;
  wire \reg_next_pc_reg[20]_i_2_n_2 ;
  wire \reg_next_pc_reg[20]_i_2_n_3 ;
  wire \reg_next_pc_reg[23]_i_3_n_0 ;
  wire \reg_next_pc_reg[23]_i_3_n_1 ;
  wire \reg_next_pc_reg[23]_i_3_n_2 ;
  wire \reg_next_pc_reg[23]_i_3_n_3 ;
  wire \reg_next_pc_reg[24]_i_2_n_0 ;
  wire \reg_next_pc_reg[24]_i_2_n_1 ;
  wire \reg_next_pc_reg[24]_i_2_n_2 ;
  wire \reg_next_pc_reg[24]_i_2_n_3 ;
  wire \reg_next_pc_reg[27]_i_3_n_0 ;
  wire \reg_next_pc_reg[27]_i_3_n_1 ;
  wire \reg_next_pc_reg[27]_i_3_n_2 ;
  wire \reg_next_pc_reg[27]_i_3_n_3 ;
  wire \reg_next_pc_reg[28]_i_2_n_0 ;
  wire \reg_next_pc_reg[28]_i_2_n_1 ;
  wire \reg_next_pc_reg[28]_i_2_n_2 ;
  wire \reg_next_pc_reg[28]_i_2_n_3 ;
  wire \reg_next_pc_reg[31]_i_2_n_2 ;
  wire \reg_next_pc_reg[31]_i_2_n_3 ;
  wire \reg_next_pc_reg[31]_i_9_n_1 ;
  wire \reg_next_pc_reg[31]_i_9_n_2 ;
  wire \reg_next_pc_reg[31]_i_9_n_3 ;
  wire \reg_next_pc_reg[4]_i_3_n_0 ;
  wire \reg_next_pc_reg[4]_i_3_n_1 ;
  wire \reg_next_pc_reg[4]_i_3_n_2 ;
  wire \reg_next_pc_reg[4]_i_3_n_3 ;
  wire \reg_next_pc_reg[5]_i_4_n_0 ;
  wire \reg_next_pc_reg[5]_i_4_n_1 ;
  wire \reg_next_pc_reg[5]_i_4_n_2 ;
  wire \reg_next_pc_reg[5]_i_4_n_3 ;
  wire \reg_next_pc_reg[8]_i_3_n_0 ;
  wire \reg_next_pc_reg[8]_i_3_n_1 ;
  wire \reg_next_pc_reg[8]_i_3_n_2 ;
  wire \reg_next_pc_reg[8]_i_3_n_3 ;
  wire \reg_next_pc_reg_n_0_[0] ;
  wire \reg_next_pc_reg_n_0_[10] ;
  wire \reg_next_pc_reg_n_0_[11] ;
  wire \reg_next_pc_reg_n_0_[12] ;
  wire \reg_next_pc_reg_n_0_[13] ;
  wire \reg_next_pc_reg_n_0_[14] ;
  wire \reg_next_pc_reg_n_0_[15] ;
  wire \reg_next_pc_reg_n_0_[16] ;
  wire \reg_next_pc_reg_n_0_[17] ;
  wire \reg_next_pc_reg_n_0_[18] ;
  wire \reg_next_pc_reg_n_0_[19] ;
  wire \reg_next_pc_reg_n_0_[1] ;
  wire \reg_next_pc_reg_n_0_[20] ;
  wire \reg_next_pc_reg_n_0_[21] ;
  wire \reg_next_pc_reg_n_0_[22] ;
  wire \reg_next_pc_reg_n_0_[23] ;
  wire \reg_next_pc_reg_n_0_[24] ;
  wire \reg_next_pc_reg_n_0_[25] ;
  wire \reg_next_pc_reg_n_0_[26] ;
  wire \reg_next_pc_reg_n_0_[27] ;
  wire \reg_next_pc_reg_n_0_[28] ;
  wire \reg_next_pc_reg_n_0_[29] ;
  wire \reg_next_pc_reg_n_0_[2] ;
  wire \reg_next_pc_reg_n_0_[30] ;
  wire \reg_next_pc_reg_n_0_[31] ;
  wire \reg_next_pc_reg_n_0_[3] ;
  wire \reg_next_pc_reg_n_0_[4] ;
  wire \reg_next_pc_reg_n_0_[5] ;
  wire \reg_next_pc_reg_n_0_[6] ;
  wire \reg_next_pc_reg_n_0_[7] ;
  wire \reg_next_pc_reg_n_0_[8] ;
  wire \reg_next_pc_reg_n_0_[9] ;
  wire [31:0]reg_op1;
  wire \reg_op1[11]_i_3_n_0 ;
  wire \reg_op1[11]_i_4_n_0 ;
  wire \reg_op1[11]_i_5_n_0 ;
  wire \reg_op1[11]_i_6_n_0 ;
  wire \reg_op1[15]_i_3_n_0 ;
  wire \reg_op1[15]_i_4_n_0 ;
  wire \reg_op1[15]_i_5_n_0 ;
  wire \reg_op1[15]_i_6_n_0 ;
  wire \reg_op1[19]_i_3_n_0 ;
  wire \reg_op1[19]_i_4_n_0 ;
  wire \reg_op1[19]_i_5_n_0 ;
  wire \reg_op1[19]_i_6_n_0 ;
  wire \reg_op1[23]_i_3_n_0 ;
  wire \reg_op1[23]_i_4_n_0 ;
  wire \reg_op1[23]_i_5_n_0 ;
  wire \reg_op1[23]_i_6_n_0 ;
  wire \reg_op1[27]_i_3_n_0 ;
  wire \reg_op1[27]_i_4_n_0 ;
  wire \reg_op1[27]_i_5_n_0 ;
  wire \reg_op1[27]_i_6_n_0 ;
  wire \reg_op1[31]_i_10_n_0 ;
  wire \reg_op1[31]_i_11_n_0 ;
  wire \reg_op1[31]_i_12_n_0 ;
  wire \reg_op1[31]_i_1_n_0 ;
  wire \reg_op1[31]_i_3_n_0 ;
  wire \reg_op1[31]_i_4_n_0 ;
  wire \reg_op1[31]_i_5_n_0 ;
  wire \reg_op1[31]_i_6_n_0 ;
  wire \reg_op1[31]_i_8_n_0 ;
  wire \reg_op1[31]_i_9_n_0 ;
  wire \reg_op1[3]_i_3_n_0 ;
  wire \reg_op1[3]_i_4_n_0 ;
  wire \reg_op1[3]_i_5_n_0 ;
  wire \reg_op1[3]_i_6_n_0 ;
  wire \reg_op1[7]_i_3_n_0 ;
  wire \reg_op1[7]_i_4_n_0 ;
  wire \reg_op1[7]_i_5_n_0 ;
  wire \reg_op1[7]_i_6_n_0 ;
  wire \reg_op1_reg[11]_i_2_n_0 ;
  wire \reg_op1_reg[11]_i_2_n_1 ;
  wire \reg_op1_reg[11]_i_2_n_2 ;
  wire \reg_op1_reg[11]_i_2_n_3 ;
  wire \reg_op1_reg[11]_i_2_n_4 ;
  wire \reg_op1_reg[11]_i_2_n_5 ;
  wire \reg_op1_reg[11]_i_2_n_6 ;
  wire \reg_op1_reg[11]_i_2_n_7 ;
  wire \reg_op1_reg[15]_i_2_n_0 ;
  wire \reg_op1_reg[15]_i_2_n_1 ;
  wire \reg_op1_reg[15]_i_2_n_2 ;
  wire \reg_op1_reg[15]_i_2_n_3 ;
  wire \reg_op1_reg[15]_i_2_n_4 ;
  wire \reg_op1_reg[15]_i_2_n_5 ;
  wire \reg_op1_reg[15]_i_2_n_6 ;
  wire \reg_op1_reg[15]_i_2_n_7 ;
  wire \reg_op1_reg[19]_i_2_n_0 ;
  wire \reg_op1_reg[19]_i_2_n_1 ;
  wire \reg_op1_reg[19]_i_2_n_2 ;
  wire \reg_op1_reg[19]_i_2_n_3 ;
  wire \reg_op1_reg[19]_i_2_n_4 ;
  wire \reg_op1_reg[19]_i_2_n_5 ;
  wire \reg_op1_reg[19]_i_2_n_6 ;
  wire \reg_op1_reg[19]_i_2_n_7 ;
  wire \reg_op1_reg[23]_i_2_n_0 ;
  wire \reg_op1_reg[23]_i_2_n_1 ;
  wire \reg_op1_reg[23]_i_2_n_2 ;
  wire \reg_op1_reg[23]_i_2_n_3 ;
  wire \reg_op1_reg[23]_i_2_n_4 ;
  wire \reg_op1_reg[23]_i_2_n_5 ;
  wire \reg_op1_reg[23]_i_2_n_6 ;
  wire \reg_op1_reg[23]_i_2_n_7 ;
  wire \reg_op1_reg[27]_i_2_n_0 ;
  wire \reg_op1_reg[27]_i_2_n_1 ;
  wire \reg_op1_reg[27]_i_2_n_2 ;
  wire \reg_op1_reg[27]_i_2_n_3 ;
  wire \reg_op1_reg[27]_i_2_n_4 ;
  wire \reg_op1_reg[27]_i_2_n_5 ;
  wire \reg_op1_reg[27]_i_2_n_6 ;
  wire \reg_op1_reg[27]_i_2_n_7 ;
  wire \reg_op1_reg[31]_i_7_n_1 ;
  wire \reg_op1_reg[31]_i_7_n_2 ;
  wire \reg_op1_reg[31]_i_7_n_3 ;
  wire \reg_op1_reg[31]_i_7_n_4 ;
  wire \reg_op1_reg[31]_i_7_n_5 ;
  wire \reg_op1_reg[31]_i_7_n_6 ;
  wire \reg_op1_reg[31]_i_7_n_7 ;
  wire \reg_op1_reg[3]_i_2_n_0 ;
  wire \reg_op1_reg[3]_i_2_n_1 ;
  wire \reg_op1_reg[3]_i_2_n_2 ;
  wire \reg_op1_reg[3]_i_2_n_3 ;
  wire \reg_op1_reg[3]_i_2_n_4 ;
  wire \reg_op1_reg[3]_i_2_n_5 ;
  wire \reg_op1_reg[3]_i_2_n_6 ;
  wire \reg_op1_reg[3]_i_2_n_7 ;
  wire \reg_op1_reg[7]_i_2_n_0 ;
  wire \reg_op1_reg[7]_i_2_n_1 ;
  wire \reg_op1_reg[7]_i_2_n_2 ;
  wire \reg_op1_reg[7]_i_2_n_3 ;
  wire \reg_op1_reg[7]_i_2_n_4 ;
  wire \reg_op1_reg[7]_i_2_n_5 ;
  wire \reg_op1_reg[7]_i_2_n_6 ;
  wire \reg_op1_reg[7]_i_2_n_7 ;
  wire \reg_op2[0]_i_10_n_0 ;
  wire \reg_op2[0]_i_11_n_0 ;
  wire \reg_op2[0]_i_12_n_0 ;
  wire \reg_op2[0]_i_13_n_0 ;
  wire \reg_op2[0]_i_14_n_0 ;
  wire \reg_op2[0]_i_15_n_0 ;
  wire \reg_op2[0]_i_1_n_0 ;
  wire \reg_op2[0]_i_2_n_0 ;
  wire \reg_op2[0]_i_8_n_0 ;
  wire \reg_op2[0]_i_9_n_0 ;
  wire \reg_op2[10]_i_10_n_0 ;
  wire \reg_op2[10]_i_11_n_0 ;
  wire \reg_op2[10]_i_12_n_0 ;
  wire \reg_op2[10]_i_13_n_0 ;
  wire \reg_op2[10]_i_14_n_0 ;
  wire \reg_op2[10]_i_15_n_0 ;
  wire \reg_op2[10]_i_1_n_0 ;
  wire \reg_op2[10]_i_2_n_0 ;
  wire \reg_op2[10]_i_8_n_0 ;
  wire \reg_op2[10]_i_9_n_0 ;
  wire \reg_op2[11]_i_10_n_0 ;
  wire \reg_op2[11]_i_11_n_0 ;
  wire \reg_op2[11]_i_12_n_0 ;
  wire \reg_op2[11]_i_13_n_0 ;
  wire \reg_op2[11]_i_14_n_0 ;
  wire \reg_op2[11]_i_15_n_0 ;
  wire \reg_op2[11]_i_1_n_0 ;
  wire \reg_op2[11]_i_2_n_0 ;
  wire \reg_op2[11]_i_8_n_0 ;
  wire \reg_op2[11]_i_9_n_0 ;
  wire \reg_op2[12]_i_10_n_0 ;
  wire \reg_op2[12]_i_11_n_0 ;
  wire \reg_op2[12]_i_12_n_0 ;
  wire \reg_op2[12]_i_13_n_0 ;
  wire \reg_op2[12]_i_14_n_0 ;
  wire \reg_op2[12]_i_15_n_0 ;
  wire \reg_op2[12]_i_1_n_0 ;
  wire \reg_op2[12]_i_2_n_0 ;
  wire \reg_op2[12]_i_8_n_0 ;
  wire \reg_op2[12]_i_9_n_0 ;
  wire \reg_op2[13]_i_10_n_0 ;
  wire \reg_op2[13]_i_11_n_0 ;
  wire \reg_op2[13]_i_12_n_0 ;
  wire \reg_op2[13]_i_13_n_0 ;
  wire \reg_op2[13]_i_14_n_0 ;
  wire \reg_op2[13]_i_15_n_0 ;
  wire \reg_op2[13]_i_1_n_0 ;
  wire \reg_op2[13]_i_2_n_0 ;
  wire \reg_op2[13]_i_8_n_0 ;
  wire \reg_op2[13]_i_9_n_0 ;
  wire \reg_op2[14]_i_10_n_0 ;
  wire \reg_op2[14]_i_11_n_0 ;
  wire \reg_op2[14]_i_12_n_0 ;
  wire \reg_op2[14]_i_13_n_0 ;
  wire \reg_op2[14]_i_14_n_0 ;
  wire \reg_op2[14]_i_15_n_0 ;
  wire \reg_op2[14]_i_1_n_0 ;
  wire \reg_op2[14]_i_2_n_0 ;
  wire \reg_op2[14]_i_8_n_0 ;
  wire \reg_op2[14]_i_9_n_0 ;
  wire \reg_op2[15]_i_10_n_0 ;
  wire \reg_op2[15]_i_11_n_0 ;
  wire \reg_op2[15]_i_12_n_0 ;
  wire \reg_op2[15]_i_13_n_0 ;
  wire \reg_op2[15]_i_14_n_0 ;
  wire \reg_op2[15]_i_15_n_0 ;
  wire \reg_op2[15]_i_1_n_0 ;
  wire \reg_op2[15]_i_2_n_0 ;
  wire \reg_op2[15]_i_8_n_0 ;
  wire \reg_op2[15]_i_9_n_0 ;
  wire \reg_op2[16]_i_10_n_0 ;
  wire \reg_op2[16]_i_11_n_0 ;
  wire \reg_op2[16]_i_12_n_0 ;
  wire \reg_op2[16]_i_13_n_0 ;
  wire \reg_op2[16]_i_14_n_0 ;
  wire \reg_op2[16]_i_15_n_0 ;
  wire \reg_op2[16]_i_1_n_0 ;
  wire \reg_op2[16]_i_2_n_0 ;
  wire \reg_op2[16]_i_8_n_0 ;
  wire \reg_op2[16]_i_9_n_0 ;
  wire \reg_op2[17]_i_10_n_0 ;
  wire \reg_op2[17]_i_11_n_0 ;
  wire \reg_op2[17]_i_12_n_0 ;
  wire \reg_op2[17]_i_13_n_0 ;
  wire \reg_op2[17]_i_14_n_0 ;
  wire \reg_op2[17]_i_15_n_0 ;
  wire \reg_op2[17]_i_1_n_0 ;
  wire \reg_op2[17]_i_2_n_0 ;
  wire \reg_op2[17]_i_8_n_0 ;
  wire \reg_op2[17]_i_9_n_0 ;
  wire \reg_op2[18]_i_10_n_0 ;
  wire \reg_op2[18]_i_11_n_0 ;
  wire \reg_op2[18]_i_12_n_0 ;
  wire \reg_op2[18]_i_13_n_0 ;
  wire \reg_op2[18]_i_14_n_0 ;
  wire \reg_op2[18]_i_15_n_0 ;
  wire \reg_op2[18]_i_1_n_0 ;
  wire \reg_op2[18]_i_2_n_0 ;
  wire \reg_op2[18]_i_8_n_0 ;
  wire \reg_op2[18]_i_9_n_0 ;
  wire \reg_op2[19]_i_10_n_0 ;
  wire \reg_op2[19]_i_11_n_0 ;
  wire \reg_op2[19]_i_12_n_0 ;
  wire \reg_op2[19]_i_13_n_0 ;
  wire \reg_op2[19]_i_14_n_0 ;
  wire \reg_op2[19]_i_15_n_0 ;
  wire \reg_op2[19]_i_1_n_0 ;
  wire \reg_op2[19]_i_2_n_0 ;
  wire \reg_op2[19]_i_8_n_0 ;
  wire \reg_op2[19]_i_9_n_0 ;
  wire \reg_op2[1]_i_10_n_0 ;
  wire \reg_op2[1]_i_11_n_0 ;
  wire \reg_op2[1]_i_12_n_0 ;
  wire \reg_op2[1]_i_13_n_0 ;
  wire \reg_op2[1]_i_14_n_0 ;
  wire \reg_op2[1]_i_15_n_0 ;
  wire \reg_op2[1]_i_1_n_0 ;
  wire \reg_op2[1]_i_2_n_0 ;
  wire \reg_op2[1]_i_8_n_0 ;
  wire \reg_op2[1]_i_9_n_0 ;
  wire \reg_op2[20]_i_10_n_0 ;
  wire \reg_op2[20]_i_11_n_0 ;
  wire \reg_op2[20]_i_12_n_0 ;
  wire \reg_op2[20]_i_13_n_0 ;
  wire \reg_op2[20]_i_14_n_0 ;
  wire \reg_op2[20]_i_15_n_0 ;
  wire \reg_op2[20]_i_1_n_0 ;
  wire \reg_op2[20]_i_2_n_0 ;
  wire \reg_op2[20]_i_8_n_0 ;
  wire \reg_op2[20]_i_9_n_0 ;
  wire \reg_op2[21]_i_10_n_0 ;
  wire \reg_op2[21]_i_11_n_0 ;
  wire \reg_op2[21]_i_12_n_0 ;
  wire \reg_op2[21]_i_13_n_0 ;
  wire \reg_op2[21]_i_14_n_0 ;
  wire \reg_op2[21]_i_15_n_0 ;
  wire \reg_op2[21]_i_1_n_0 ;
  wire \reg_op2[21]_i_2_n_0 ;
  wire \reg_op2[21]_i_8_n_0 ;
  wire \reg_op2[21]_i_9_n_0 ;
  wire \reg_op2[22]_i_10_n_0 ;
  wire \reg_op2[22]_i_11_n_0 ;
  wire \reg_op2[22]_i_12_n_0 ;
  wire \reg_op2[22]_i_13_n_0 ;
  wire \reg_op2[22]_i_14_n_0 ;
  wire \reg_op2[22]_i_15_n_0 ;
  wire \reg_op2[22]_i_1_n_0 ;
  wire \reg_op2[22]_i_2_n_0 ;
  wire \reg_op2[22]_i_8_n_0 ;
  wire \reg_op2[22]_i_9_n_0 ;
  wire \reg_op2[23]_i_10_n_0 ;
  wire \reg_op2[23]_i_11_n_0 ;
  wire \reg_op2[23]_i_12_n_0 ;
  wire \reg_op2[23]_i_13_n_0 ;
  wire \reg_op2[23]_i_14_n_0 ;
  wire \reg_op2[23]_i_15_n_0 ;
  wire \reg_op2[23]_i_1_n_0 ;
  wire \reg_op2[23]_i_2_n_0 ;
  wire \reg_op2[23]_i_8_n_0 ;
  wire \reg_op2[23]_i_9_n_0 ;
  wire \reg_op2[24]_i_10_n_0 ;
  wire \reg_op2[24]_i_11_n_0 ;
  wire \reg_op2[24]_i_12_n_0 ;
  wire \reg_op2[24]_i_13_n_0 ;
  wire \reg_op2[24]_i_14_n_0 ;
  wire \reg_op2[24]_i_15_n_0 ;
  wire \reg_op2[24]_i_1_n_0 ;
  wire \reg_op2[24]_i_2_n_0 ;
  wire \reg_op2[24]_i_8_n_0 ;
  wire \reg_op2[24]_i_9_n_0 ;
  wire \reg_op2[25]_i_10_n_0 ;
  wire \reg_op2[25]_i_11_n_0 ;
  wire \reg_op2[25]_i_12_n_0 ;
  wire \reg_op2[25]_i_13_n_0 ;
  wire \reg_op2[25]_i_14_n_0 ;
  wire \reg_op2[25]_i_15_n_0 ;
  wire \reg_op2[25]_i_1_n_0 ;
  wire \reg_op2[25]_i_2_n_0 ;
  wire \reg_op2[25]_i_8_n_0 ;
  wire \reg_op2[25]_i_9_n_0 ;
  wire \reg_op2[26]_i_10_n_0 ;
  wire \reg_op2[26]_i_11_n_0 ;
  wire \reg_op2[26]_i_12_n_0 ;
  wire \reg_op2[26]_i_13_n_0 ;
  wire \reg_op2[26]_i_14_n_0 ;
  wire \reg_op2[26]_i_15_n_0 ;
  wire \reg_op2[26]_i_1_n_0 ;
  wire \reg_op2[26]_i_2_n_0 ;
  wire \reg_op2[26]_i_8_n_0 ;
  wire \reg_op2[26]_i_9_n_0 ;
  wire \reg_op2[27]_i_10_n_0 ;
  wire \reg_op2[27]_i_11_n_0 ;
  wire \reg_op2[27]_i_12_n_0 ;
  wire \reg_op2[27]_i_13_n_0 ;
  wire \reg_op2[27]_i_14_n_0 ;
  wire \reg_op2[27]_i_15_n_0 ;
  wire \reg_op2[27]_i_1_n_0 ;
  wire \reg_op2[27]_i_2_n_0 ;
  wire \reg_op2[27]_i_8_n_0 ;
  wire \reg_op2[27]_i_9_n_0 ;
  wire \reg_op2[28]_i_10_n_0 ;
  wire \reg_op2[28]_i_11_n_0 ;
  wire \reg_op2[28]_i_12_n_0 ;
  wire \reg_op2[28]_i_13_n_0 ;
  wire \reg_op2[28]_i_14_n_0 ;
  wire \reg_op2[28]_i_15_n_0 ;
  wire \reg_op2[28]_i_1_n_0 ;
  wire \reg_op2[28]_i_2_n_0 ;
  wire \reg_op2[28]_i_8_n_0 ;
  wire \reg_op2[28]_i_9_n_0 ;
  wire \reg_op2[29]_i_10_n_0 ;
  wire \reg_op2[29]_i_11_n_0 ;
  wire \reg_op2[29]_i_12_n_0 ;
  wire \reg_op2[29]_i_13_n_0 ;
  wire \reg_op2[29]_i_14_n_0 ;
  wire \reg_op2[29]_i_15_n_0 ;
  wire \reg_op2[29]_i_1_n_0 ;
  wire \reg_op2[29]_i_2_n_0 ;
  wire \reg_op2[29]_i_8_n_0 ;
  wire \reg_op2[29]_i_9_n_0 ;
  wire \reg_op2[2]_i_10_n_0 ;
  wire \reg_op2[2]_i_11_n_0 ;
  wire \reg_op2[2]_i_12_n_0 ;
  wire \reg_op2[2]_i_13_n_0 ;
  wire \reg_op2[2]_i_14_n_0 ;
  wire \reg_op2[2]_i_15_n_0 ;
  wire \reg_op2[2]_i_1_n_0 ;
  wire \reg_op2[2]_i_2_n_0 ;
  wire \reg_op2[2]_i_8_n_0 ;
  wire \reg_op2[2]_i_9_n_0 ;
  wire \reg_op2[30]_i_10_n_0 ;
  wire \reg_op2[30]_i_11_n_0 ;
  wire \reg_op2[30]_i_12_n_0 ;
  wire \reg_op2[30]_i_13_n_0 ;
  wire \reg_op2[30]_i_14_n_0 ;
  wire \reg_op2[30]_i_15_n_0 ;
  wire \reg_op2[30]_i_1_n_0 ;
  wire \reg_op2[30]_i_2_n_0 ;
  wire \reg_op2[30]_i_8_n_0 ;
  wire \reg_op2[30]_i_9_n_0 ;
  wire \reg_op2[31]_i_10_n_0 ;
  wire \reg_op2[31]_i_11_n_0 ;
  wire \reg_op2[31]_i_12_n_0 ;
  wire \reg_op2[31]_i_13_n_0 ;
  wire \reg_op2[31]_i_14_n_0 ;
  wire \reg_op2[31]_i_15_n_0 ;
  wire \reg_op2[31]_i_1_n_0 ;
  wire \reg_op2[31]_i_2_n_0 ;
  wire \reg_op2[31]_i_8_n_0 ;
  wire \reg_op2[31]_i_9_n_0 ;
  wire \reg_op2[3]_i_10_n_0 ;
  wire \reg_op2[3]_i_11_n_0 ;
  wire \reg_op2[3]_i_12_n_0 ;
  wire \reg_op2[3]_i_13_n_0 ;
  wire \reg_op2[3]_i_14_n_0 ;
  wire \reg_op2[3]_i_15_n_0 ;
  wire \reg_op2[3]_i_1_n_0 ;
  wire \reg_op2[3]_i_2_n_0 ;
  wire \reg_op2[3]_i_8_n_0 ;
  wire \reg_op2[3]_i_9_n_0 ;
  wire \reg_op2[4]_i_10_n_0 ;
  wire \reg_op2[4]_i_11_n_0 ;
  wire \reg_op2[4]_i_12_n_0 ;
  wire \reg_op2[4]_i_13_n_0 ;
  wire \reg_op2[4]_i_14_n_0 ;
  wire \reg_op2[4]_i_15_n_0 ;
  wire \reg_op2[4]_i_1_n_0 ;
  wire \reg_op2[4]_i_2_n_0 ;
  wire \reg_op2[4]_i_8_n_0 ;
  wire \reg_op2[4]_i_9_n_0 ;
  wire \reg_op2[5]_i_10_n_0 ;
  wire \reg_op2[5]_i_11_n_0 ;
  wire \reg_op2[5]_i_12_n_0 ;
  wire \reg_op2[5]_i_13_n_0 ;
  wire \reg_op2[5]_i_14_n_0 ;
  wire \reg_op2[5]_i_15_n_0 ;
  wire \reg_op2[5]_i_1_n_0 ;
  wire \reg_op2[5]_i_2_n_0 ;
  wire \reg_op2[5]_i_8_n_0 ;
  wire \reg_op2[5]_i_9_n_0 ;
  wire \reg_op2[6]_i_10_n_0 ;
  wire \reg_op2[6]_i_11_n_0 ;
  wire \reg_op2[6]_i_12_n_0 ;
  wire \reg_op2[6]_i_13_n_0 ;
  wire \reg_op2[6]_i_14_n_0 ;
  wire \reg_op2[6]_i_15_n_0 ;
  wire \reg_op2[6]_i_1_n_0 ;
  wire \reg_op2[6]_i_2_n_0 ;
  wire \reg_op2[6]_i_8_n_0 ;
  wire \reg_op2[6]_i_9_n_0 ;
  wire \reg_op2[7]_i_10_n_0 ;
  wire \reg_op2[7]_i_11_n_0 ;
  wire \reg_op2[7]_i_12_n_0 ;
  wire \reg_op2[7]_i_13_n_0 ;
  wire \reg_op2[7]_i_14_n_0 ;
  wire \reg_op2[7]_i_15_n_0 ;
  wire \reg_op2[7]_i_16_n_0 ;
  wire \reg_op2[7]_i_17_n_0 ;
  wire \reg_op2[7]_i_1_n_0 ;
  wire \reg_op2[7]_i_2_n_0 ;
  wire \reg_op2[7]_i_3_n_0 ;
  wire \reg_op2[7]_i_7_n_0 ;
  wire \reg_op2[8]_i_10_n_0 ;
  wire \reg_op2[8]_i_11_n_0 ;
  wire \reg_op2[8]_i_12_n_0 ;
  wire \reg_op2[8]_i_13_n_0 ;
  wire \reg_op2[8]_i_14_n_0 ;
  wire \reg_op2[8]_i_15_n_0 ;
  wire \reg_op2[8]_i_1_n_0 ;
  wire \reg_op2[8]_i_2_n_0 ;
  wire \reg_op2[8]_i_8_n_0 ;
  wire \reg_op2[8]_i_9_n_0 ;
  wire \reg_op2[9]_i_10_n_0 ;
  wire \reg_op2[9]_i_11_n_0 ;
  wire \reg_op2[9]_i_12_n_0 ;
  wire \reg_op2[9]_i_13_n_0 ;
  wire \reg_op2[9]_i_14_n_0 ;
  wire \reg_op2[9]_i_15_n_0 ;
  wire \reg_op2[9]_i_1_n_0 ;
  wire \reg_op2[9]_i_2_n_0 ;
  wire \reg_op2[9]_i_8_n_0 ;
  wire \reg_op2[9]_i_9_n_0 ;
  wire \reg_op2_reg[0]_i_3_n_0 ;
  wire \reg_op2_reg[0]_i_4_n_0 ;
  wire \reg_op2_reg[0]_i_5_n_0 ;
  wire \reg_op2_reg[0]_i_6_n_0 ;
  wire \reg_op2_reg[0]_i_7_n_0 ;
  wire \reg_op2_reg[10]_i_3_n_0 ;
  wire \reg_op2_reg[10]_i_4_n_0 ;
  wire \reg_op2_reg[10]_i_5_n_0 ;
  wire \reg_op2_reg[10]_i_6_n_0 ;
  wire \reg_op2_reg[10]_i_7_n_0 ;
  wire \reg_op2_reg[11]_i_3_n_0 ;
  wire \reg_op2_reg[11]_i_4_n_0 ;
  wire \reg_op2_reg[11]_i_5_n_0 ;
  wire \reg_op2_reg[11]_i_6_n_0 ;
  wire \reg_op2_reg[11]_i_7_n_0 ;
  wire \reg_op2_reg[12]_i_3_n_0 ;
  wire \reg_op2_reg[12]_i_4_n_0 ;
  wire \reg_op2_reg[12]_i_5_n_0 ;
  wire \reg_op2_reg[12]_i_6_n_0 ;
  wire \reg_op2_reg[12]_i_7_n_0 ;
  wire \reg_op2_reg[13]_i_3_n_0 ;
  wire \reg_op2_reg[13]_i_4_n_0 ;
  wire \reg_op2_reg[13]_i_5_n_0 ;
  wire \reg_op2_reg[13]_i_6_n_0 ;
  wire \reg_op2_reg[13]_i_7_n_0 ;
  wire \reg_op2_reg[14]_i_3_n_0 ;
  wire \reg_op2_reg[14]_i_4_n_0 ;
  wire \reg_op2_reg[14]_i_5_n_0 ;
  wire \reg_op2_reg[14]_i_6_n_0 ;
  wire \reg_op2_reg[14]_i_7_n_0 ;
  wire \reg_op2_reg[15]_i_3_n_0 ;
  wire \reg_op2_reg[15]_i_4_n_0 ;
  wire \reg_op2_reg[15]_i_5_n_0 ;
  wire \reg_op2_reg[15]_i_6_n_0 ;
  wire \reg_op2_reg[15]_i_7_n_0 ;
  wire \reg_op2_reg[16]_i_3_n_0 ;
  wire \reg_op2_reg[16]_i_4_n_0 ;
  wire \reg_op2_reg[16]_i_5_n_0 ;
  wire \reg_op2_reg[16]_i_6_n_0 ;
  wire \reg_op2_reg[16]_i_7_n_0 ;
  wire \reg_op2_reg[17]_i_3_n_0 ;
  wire \reg_op2_reg[17]_i_4_n_0 ;
  wire \reg_op2_reg[17]_i_5_n_0 ;
  wire \reg_op2_reg[17]_i_6_n_0 ;
  wire \reg_op2_reg[17]_i_7_n_0 ;
  wire \reg_op2_reg[18]_i_3_n_0 ;
  wire \reg_op2_reg[18]_i_4_n_0 ;
  wire \reg_op2_reg[18]_i_5_n_0 ;
  wire \reg_op2_reg[18]_i_6_n_0 ;
  wire \reg_op2_reg[18]_i_7_n_0 ;
  wire \reg_op2_reg[19]_i_3_n_0 ;
  wire \reg_op2_reg[19]_i_4_n_0 ;
  wire \reg_op2_reg[19]_i_5_n_0 ;
  wire \reg_op2_reg[19]_i_6_n_0 ;
  wire \reg_op2_reg[19]_i_7_n_0 ;
  wire \reg_op2_reg[1]_i_3_n_0 ;
  wire \reg_op2_reg[1]_i_4_n_0 ;
  wire \reg_op2_reg[1]_i_5_n_0 ;
  wire \reg_op2_reg[1]_i_6_n_0 ;
  wire \reg_op2_reg[1]_i_7_n_0 ;
  wire \reg_op2_reg[20]_i_3_n_0 ;
  wire \reg_op2_reg[20]_i_4_n_0 ;
  wire \reg_op2_reg[20]_i_5_n_0 ;
  wire \reg_op2_reg[20]_i_6_n_0 ;
  wire \reg_op2_reg[20]_i_7_n_0 ;
  wire \reg_op2_reg[21]_i_3_n_0 ;
  wire \reg_op2_reg[21]_i_4_n_0 ;
  wire \reg_op2_reg[21]_i_5_n_0 ;
  wire \reg_op2_reg[21]_i_6_n_0 ;
  wire \reg_op2_reg[21]_i_7_n_0 ;
  wire \reg_op2_reg[22]_i_3_n_0 ;
  wire \reg_op2_reg[22]_i_4_n_0 ;
  wire \reg_op2_reg[22]_i_5_n_0 ;
  wire \reg_op2_reg[22]_i_6_n_0 ;
  wire \reg_op2_reg[22]_i_7_n_0 ;
  wire \reg_op2_reg[23]_i_3_n_0 ;
  wire \reg_op2_reg[23]_i_4_n_0 ;
  wire \reg_op2_reg[23]_i_5_n_0 ;
  wire \reg_op2_reg[23]_i_6_n_0 ;
  wire \reg_op2_reg[23]_i_7_n_0 ;
  wire \reg_op2_reg[24]_i_3_n_0 ;
  wire \reg_op2_reg[24]_i_4_n_0 ;
  wire \reg_op2_reg[24]_i_5_n_0 ;
  wire \reg_op2_reg[24]_i_6_n_0 ;
  wire \reg_op2_reg[24]_i_7_n_0 ;
  wire \reg_op2_reg[25]_i_3_n_0 ;
  wire \reg_op2_reg[25]_i_4_n_0 ;
  wire \reg_op2_reg[25]_i_5_n_0 ;
  wire \reg_op2_reg[25]_i_6_n_0 ;
  wire \reg_op2_reg[25]_i_7_n_0 ;
  wire \reg_op2_reg[26]_i_3_n_0 ;
  wire \reg_op2_reg[26]_i_4_n_0 ;
  wire \reg_op2_reg[26]_i_5_n_0 ;
  wire \reg_op2_reg[26]_i_6_n_0 ;
  wire \reg_op2_reg[26]_i_7_n_0 ;
  wire \reg_op2_reg[27]_i_3_n_0 ;
  wire \reg_op2_reg[27]_i_4_n_0 ;
  wire \reg_op2_reg[27]_i_5_n_0 ;
  wire \reg_op2_reg[27]_i_6_n_0 ;
  wire \reg_op2_reg[27]_i_7_n_0 ;
  wire \reg_op2_reg[28]_i_3_n_0 ;
  wire \reg_op2_reg[28]_i_4_n_0 ;
  wire \reg_op2_reg[28]_i_5_n_0 ;
  wire \reg_op2_reg[28]_i_6_n_0 ;
  wire \reg_op2_reg[28]_i_7_n_0 ;
  wire \reg_op2_reg[29]_i_3_n_0 ;
  wire \reg_op2_reg[29]_i_4_n_0 ;
  wire \reg_op2_reg[29]_i_5_n_0 ;
  wire \reg_op2_reg[29]_i_6_n_0 ;
  wire \reg_op2_reg[29]_i_7_n_0 ;
  wire \reg_op2_reg[2]_i_3_n_0 ;
  wire \reg_op2_reg[2]_i_4_n_0 ;
  wire \reg_op2_reg[2]_i_5_n_0 ;
  wire \reg_op2_reg[2]_i_6_n_0 ;
  wire \reg_op2_reg[2]_i_7_n_0 ;
  wire \reg_op2_reg[30]_i_3_n_0 ;
  wire \reg_op2_reg[30]_i_4_n_0 ;
  wire \reg_op2_reg[30]_i_5_n_0 ;
  wire \reg_op2_reg[30]_i_6_n_0 ;
  wire \reg_op2_reg[30]_i_7_n_0 ;
  wire \reg_op2_reg[31]_i_3_n_0 ;
  wire \reg_op2_reg[31]_i_4_n_0 ;
  wire \reg_op2_reg[31]_i_5_n_0 ;
  wire \reg_op2_reg[31]_i_6_n_0 ;
  wire \reg_op2_reg[31]_i_7_n_0 ;
  wire \reg_op2_reg[3]_i_3_n_0 ;
  wire \reg_op2_reg[3]_i_4_n_0 ;
  wire \reg_op2_reg[3]_i_5_n_0 ;
  wire \reg_op2_reg[3]_i_6_n_0 ;
  wire \reg_op2_reg[3]_i_7_n_0 ;
  wire \reg_op2_reg[4]_i_3_n_0 ;
  wire \reg_op2_reg[4]_i_4_n_0 ;
  wire \reg_op2_reg[4]_i_5_n_0 ;
  wire \reg_op2_reg[4]_i_6_n_0 ;
  wire \reg_op2_reg[4]_i_7_n_0 ;
  wire \reg_op2_reg[5]_i_3_n_0 ;
  wire \reg_op2_reg[5]_i_4_n_0 ;
  wire \reg_op2_reg[5]_i_5_n_0 ;
  wire \reg_op2_reg[5]_i_6_n_0 ;
  wire \reg_op2_reg[5]_i_7_n_0 ;
  wire \reg_op2_reg[6]_i_3_n_0 ;
  wire \reg_op2_reg[6]_i_4_n_0 ;
  wire \reg_op2_reg[6]_i_5_n_0 ;
  wire \reg_op2_reg[6]_i_6_n_0 ;
  wire \reg_op2_reg[6]_i_7_n_0 ;
  wire \reg_op2_reg[7]_i_4_n_0 ;
  wire \reg_op2_reg[7]_i_5_n_0 ;
  wire \reg_op2_reg[7]_i_6_n_0 ;
  wire \reg_op2_reg[7]_i_8_n_0 ;
  wire \reg_op2_reg[7]_i_9_n_0 ;
  wire \reg_op2_reg[8]_i_3_n_0 ;
  wire \reg_op2_reg[8]_i_4_n_0 ;
  wire \reg_op2_reg[8]_i_5_n_0 ;
  wire \reg_op2_reg[8]_i_6_n_0 ;
  wire \reg_op2_reg[8]_i_7_n_0 ;
  wire \reg_op2_reg[9]_i_3_n_0 ;
  wire \reg_op2_reg[9]_i_4_n_0 ;
  wire \reg_op2_reg[9]_i_5_n_0 ;
  wire \reg_op2_reg[9]_i_6_n_0 ;
  wire \reg_op2_reg[9]_i_7_n_0 ;
  wire \reg_out[0]_i_1_n_0 ;
  wire \reg_out[0]_i_2_n_0 ;
  wire \reg_out[0]_i_3_n_0 ;
  wire \reg_out[0]_i_4_n_0 ;
  wire \reg_out[0]_i_5_n_0 ;
  wire \reg_out[0]_i_6_n_0 ;
  wire \reg_out[10]_i_1_n_0 ;
  wire \reg_out[10]_i_2_n_0 ;
  wire \reg_out[10]_i_3_n_0 ;
  wire \reg_out[10]_i_4_n_0 ;
  wire \reg_out[10]_i_5_n_0 ;
  wire \reg_out[11]_i_10_n_0 ;
  wire \reg_out[11]_i_1_n_0 ;
  wire \reg_out[11]_i_2_n_0 ;
  wire \reg_out[11]_i_4_n_0 ;
  wire \reg_out[11]_i_5_n_0 ;
  wire \reg_out[11]_i_6_n_0 ;
  wire \reg_out[11]_i_7_n_0 ;
  wire \reg_out[11]_i_8_n_0 ;
  wire \reg_out[11]_i_9_n_0 ;
  wire \reg_out[12]_i_1_n_0 ;
  wire \reg_out[12]_i_2_n_0 ;
  wire \reg_out[12]_i_3_n_0 ;
  wire \reg_out[12]_i_4_n_0 ;
  wire \reg_out[12]_i_5_n_0 ;
  wire \reg_out[13]_i_1_n_0 ;
  wire \reg_out[13]_i_2_n_0 ;
  wire \reg_out[13]_i_3_n_0 ;
  wire \reg_out[13]_i_4_n_0 ;
  wire \reg_out[13]_i_5_n_0 ;
  wire \reg_out[14]_i_1_n_0 ;
  wire \reg_out[14]_i_2_n_0 ;
  wire \reg_out[14]_i_3_n_0 ;
  wire \reg_out[14]_i_4_n_0 ;
  wire \reg_out[14]_i_5_n_0 ;
  wire \reg_out[14]_i_6_n_0 ;
  wire \reg_out[14]_i_7_n_0 ;
  wire \reg_out[15]_i_10_n_0 ;
  wire \reg_out[15]_i_11_n_0 ;
  wire \reg_out[15]_i_12_n_0 ;
  wire \reg_out[15]_i_1_n_0 ;
  wire \reg_out[15]_i_2_n_0 ;
  wire \reg_out[15]_i_4_n_0 ;
  wire \reg_out[15]_i_5_n_0 ;
  wire \reg_out[15]_i_6_n_0 ;
  wire \reg_out[15]_i_7_n_0 ;
  wire \reg_out[15]_i_8_n_0 ;
  wire \reg_out[15]_i_9_n_0 ;
  wire \reg_out[16]_i_1_n_0 ;
  wire \reg_out[16]_i_2_n_0 ;
  wire \reg_out[16]_i_3_n_0 ;
  wire \reg_out[16]_i_4_n_0 ;
  wire \reg_out[16]_i_5_n_0 ;
  wire \reg_out[17]_i_1_n_0 ;
  wire \reg_out[17]_i_2_n_0 ;
  wire \reg_out[17]_i_3_n_0 ;
  wire \reg_out[17]_i_4_n_0 ;
  wire \reg_out[17]_i_5_n_0 ;
  wire \reg_out[18]_i_1_n_0 ;
  wire \reg_out[18]_i_2_n_0 ;
  wire \reg_out[18]_i_3_n_0 ;
  wire \reg_out[18]_i_4_n_0 ;
  wire \reg_out[18]_i_5_n_0 ;
  wire \reg_out[19]_i_10_n_0 ;
  wire \reg_out[19]_i_1_n_0 ;
  wire \reg_out[19]_i_2_n_0 ;
  wire \reg_out[19]_i_4_n_0 ;
  wire \reg_out[19]_i_5_n_0 ;
  wire \reg_out[19]_i_6_n_0 ;
  wire \reg_out[19]_i_7_n_0 ;
  wire \reg_out[19]_i_8_n_0 ;
  wire \reg_out[19]_i_9_n_0 ;
  wire \reg_out[1]_i_1_n_0 ;
  wire \reg_out[1]_i_2_n_0 ;
  wire \reg_out[1]_i_3_n_0 ;
  wire \reg_out[1]_i_4_n_0 ;
  wire \reg_out[1]_i_5_n_0 ;
  wire \reg_out[1]_i_6_n_0 ;
  wire \reg_out[20]_i_1_n_0 ;
  wire \reg_out[20]_i_2_n_0 ;
  wire \reg_out[20]_i_3_n_0 ;
  wire \reg_out[20]_i_4_n_0 ;
  wire \reg_out[20]_i_5_n_0 ;
  wire \reg_out[21]_i_1_n_0 ;
  wire \reg_out[21]_i_2_n_0 ;
  wire \reg_out[21]_i_3_n_0 ;
  wire \reg_out[21]_i_4_n_0 ;
  wire \reg_out[21]_i_5_n_0 ;
  wire \reg_out[22]_i_1_n_0 ;
  wire \reg_out[22]_i_2_n_0 ;
  wire \reg_out[22]_i_3_n_0 ;
  wire \reg_out[22]_i_4_n_0 ;
  wire \reg_out[22]_i_5_n_0 ;
  wire \reg_out[23]_i_10_n_0 ;
  wire \reg_out[23]_i_1_n_0 ;
  wire \reg_out[23]_i_2_n_0 ;
  wire \reg_out[23]_i_4_n_0 ;
  wire \reg_out[23]_i_5_n_0 ;
  wire \reg_out[23]_i_6_n_0 ;
  wire \reg_out[23]_i_7_n_0 ;
  wire \reg_out[23]_i_8_n_0 ;
  wire \reg_out[23]_i_9_n_0 ;
  wire \reg_out[24]_i_1_n_0 ;
  wire \reg_out[24]_i_2_n_0 ;
  wire \reg_out[24]_i_3_n_0 ;
  wire \reg_out[24]_i_4_n_0 ;
  wire \reg_out[24]_i_5_n_0 ;
  wire \reg_out[25]_i_1_n_0 ;
  wire \reg_out[25]_i_2_n_0 ;
  wire \reg_out[25]_i_3_n_0 ;
  wire \reg_out[25]_i_4_n_0 ;
  wire \reg_out[25]_i_5_n_0 ;
  wire \reg_out[26]_i_1_n_0 ;
  wire \reg_out[26]_i_2_n_0 ;
  wire \reg_out[26]_i_3_n_0 ;
  wire \reg_out[26]_i_4_n_0 ;
  wire \reg_out[26]_i_5_n_0 ;
  wire \reg_out[27]_i_10_n_0 ;
  wire \reg_out[27]_i_1_n_0 ;
  wire \reg_out[27]_i_2_n_0 ;
  wire \reg_out[27]_i_4_n_0 ;
  wire \reg_out[27]_i_5_n_0 ;
  wire \reg_out[27]_i_6_n_0 ;
  wire \reg_out[27]_i_7_n_0 ;
  wire \reg_out[27]_i_8_n_0 ;
  wire \reg_out[27]_i_9_n_0 ;
  wire \reg_out[28]_i_1_n_0 ;
  wire \reg_out[28]_i_2_n_0 ;
  wire \reg_out[28]_i_3_n_0 ;
  wire \reg_out[28]_i_4_n_0 ;
  wire \reg_out[28]_i_5_n_0 ;
  wire \reg_out[29]_i_1_n_0 ;
  wire \reg_out[29]_i_2_n_0 ;
  wire \reg_out[29]_i_3_n_0 ;
  wire \reg_out[29]_i_4_n_0 ;
  wire \reg_out[29]_i_5_n_0 ;
  wire \reg_out[2]_i_1_n_0 ;
  wire \reg_out[2]_i_2_n_0 ;
  wire \reg_out[2]_i_3_n_0 ;
  wire \reg_out[2]_i_4_n_0 ;
  wire \reg_out[2]_i_5_n_0 ;
  wire \reg_out[2]_i_6_n_0 ;
  wire \reg_out[30]_i_1_n_0 ;
  wire \reg_out[30]_i_2_n_0 ;
  wire \reg_out[30]_i_3_n_0 ;
  wire \reg_out[30]_i_4_n_0 ;
  wire \reg_out[30]_i_5_n_0 ;
  wire \reg_out[31]_i_10_n_0 ;
  wire \reg_out[31]_i_11_n_0 ;
  wire \reg_out[31]_i_1_n_0 ;
  wire \reg_out[31]_i_2_n_0 ;
  wire \reg_out[31]_i_4_n_0 ;
  wire \reg_out[31]_i_5_n_0 ;
  wire \reg_out[31]_i_6_n_0 ;
  wire \reg_out[31]_i_7_n_0 ;
  wire \reg_out[31]_i_8_n_0 ;
  wire \reg_out[31]_i_9_n_0 ;
  wire \reg_out[3]_i_10_n_0 ;
  wire \reg_out[3]_i_11_n_0 ;
  wire \reg_out[3]_i_1_n_0 ;
  wire \reg_out[3]_i_2_n_0 ;
  wire \reg_out[3]_i_4_n_0 ;
  wire \reg_out[3]_i_5_n_0 ;
  wire \reg_out[3]_i_6_n_0 ;
  wire \reg_out[3]_i_7_n_0 ;
  wire \reg_out[3]_i_8_n_0 ;
  wire \reg_out[3]_i_9_n_0 ;
  wire \reg_out[4]_i_1_n_0 ;
  wire \reg_out[4]_i_2_n_0 ;
  wire \reg_out[4]_i_3_n_0 ;
  wire \reg_out[4]_i_4_n_0 ;
  wire \reg_out[4]_i_5_n_0 ;
  wire \reg_out[4]_i_6_n_0 ;
  wire \reg_out[5]_i_1_n_0 ;
  wire \reg_out[5]_i_2_n_0 ;
  wire \reg_out[5]_i_3_n_0 ;
  wire \reg_out[5]_i_4_n_0 ;
  wire \reg_out[5]_i_5_n_0 ;
  wire \reg_out[5]_i_6_n_0 ;
  wire \reg_out[6]_i_1_n_0 ;
  wire \reg_out[6]_i_2_n_0 ;
  wire \reg_out[6]_i_3_n_0 ;
  wire \reg_out[6]_i_4_n_0 ;
  wire \reg_out[6]_i_5_n_0 ;
  wire \reg_out[6]_i_6_n_0 ;
  wire \reg_out[7]_i_10_n_0 ;
  wire \reg_out[7]_i_11_n_0 ;
  wire \reg_out[7]_i_12_n_0 ;
  wire \reg_out[7]_i_13_n_0 ;
  wire \reg_out[7]_i_1_n_0 ;
  wire \reg_out[7]_i_2_n_0 ;
  wire \reg_out[7]_i_4_n_0 ;
  wire \reg_out[7]_i_5_n_0 ;
  wire \reg_out[7]_i_6_n_0 ;
  wire \reg_out[7]_i_7_n_0 ;
  wire \reg_out[7]_i_8_n_0 ;
  wire \reg_out[7]_i_9_n_0 ;
  wire \reg_out[8]_i_1_n_0 ;
  wire \reg_out[8]_i_2_n_0 ;
  wire \reg_out[8]_i_3_n_0 ;
  wire \reg_out[8]_i_4_n_0 ;
  wire \reg_out[8]_i_5_n_0 ;
  wire \reg_out[9]_i_1_n_0 ;
  wire \reg_out[9]_i_2_n_0 ;
  wire \reg_out[9]_i_3_n_0 ;
  wire \reg_out[9]_i_4_n_0 ;
  wire \reg_out[9]_i_5_n_0 ;
  wire \reg_out_reg[11]_i_3_n_0 ;
  wire \reg_out_reg[11]_i_3_n_1 ;
  wire \reg_out_reg[11]_i_3_n_2 ;
  wire \reg_out_reg[11]_i_3_n_3 ;
  wire \reg_out_reg[11]_i_3_n_4 ;
  wire \reg_out_reg[11]_i_3_n_5 ;
  wire \reg_out_reg[11]_i_3_n_6 ;
  wire \reg_out_reg[11]_i_3_n_7 ;
  wire \reg_out_reg[15]_i_3_n_0 ;
  wire \reg_out_reg[15]_i_3_n_1 ;
  wire \reg_out_reg[15]_i_3_n_2 ;
  wire \reg_out_reg[15]_i_3_n_3 ;
  wire \reg_out_reg[15]_i_3_n_4 ;
  wire \reg_out_reg[15]_i_3_n_5 ;
  wire \reg_out_reg[15]_i_3_n_6 ;
  wire \reg_out_reg[15]_i_3_n_7 ;
  wire \reg_out_reg[19]_i_3_n_0 ;
  wire \reg_out_reg[19]_i_3_n_1 ;
  wire \reg_out_reg[19]_i_3_n_2 ;
  wire \reg_out_reg[19]_i_3_n_3 ;
  wire \reg_out_reg[19]_i_3_n_4 ;
  wire \reg_out_reg[19]_i_3_n_5 ;
  wire \reg_out_reg[19]_i_3_n_6 ;
  wire \reg_out_reg[19]_i_3_n_7 ;
  wire \reg_out_reg[23]_i_3_n_0 ;
  wire \reg_out_reg[23]_i_3_n_1 ;
  wire \reg_out_reg[23]_i_3_n_2 ;
  wire \reg_out_reg[23]_i_3_n_3 ;
  wire \reg_out_reg[23]_i_3_n_4 ;
  wire \reg_out_reg[23]_i_3_n_5 ;
  wire \reg_out_reg[23]_i_3_n_6 ;
  wire \reg_out_reg[23]_i_3_n_7 ;
  wire \reg_out_reg[27]_i_3_n_0 ;
  wire \reg_out_reg[27]_i_3_n_1 ;
  wire \reg_out_reg[27]_i_3_n_2 ;
  wire \reg_out_reg[27]_i_3_n_3 ;
  wire \reg_out_reg[27]_i_3_n_4 ;
  wire \reg_out_reg[27]_i_3_n_5 ;
  wire \reg_out_reg[27]_i_3_n_6 ;
  wire \reg_out_reg[27]_i_3_n_7 ;
  wire \reg_out_reg[31]_i_3_n_1 ;
  wire \reg_out_reg[31]_i_3_n_2 ;
  wire \reg_out_reg[31]_i_3_n_3 ;
  wire \reg_out_reg[31]_i_3_n_4 ;
  wire \reg_out_reg[31]_i_3_n_5 ;
  wire \reg_out_reg[31]_i_3_n_6 ;
  wire \reg_out_reg[31]_i_3_n_7 ;
  wire \reg_out_reg[3]_i_3_n_0 ;
  wire \reg_out_reg[3]_i_3_n_1 ;
  wire \reg_out_reg[3]_i_3_n_2 ;
  wire \reg_out_reg[3]_i_3_n_3 ;
  wire \reg_out_reg[3]_i_3_n_4 ;
  wire \reg_out_reg[3]_i_3_n_5 ;
  wire \reg_out_reg[3]_i_3_n_6 ;
  wire \reg_out_reg[3]_i_3_n_7 ;
  wire \reg_out_reg[7]_i_3_n_0 ;
  wire \reg_out_reg[7]_i_3_n_1 ;
  wire \reg_out_reg[7]_i_3_n_2 ;
  wire \reg_out_reg[7]_i_3_n_3 ;
  wire \reg_out_reg[7]_i_3_n_4 ;
  wire \reg_out_reg[7]_i_3_n_5 ;
  wire \reg_out_reg[7]_i_3_n_6 ;
  wire \reg_out_reg[7]_i_3_n_7 ;
  wire \reg_out_reg_n_0_[0] ;
  wire \reg_out_reg_n_0_[10] ;
  wire \reg_out_reg_n_0_[11] ;
  wire \reg_out_reg_n_0_[12] ;
  wire \reg_out_reg_n_0_[13] ;
  wire \reg_out_reg_n_0_[14] ;
  wire \reg_out_reg_n_0_[15] ;
  wire \reg_out_reg_n_0_[16] ;
  wire \reg_out_reg_n_0_[17] ;
  wire \reg_out_reg_n_0_[18] ;
  wire \reg_out_reg_n_0_[19] ;
  wire \reg_out_reg_n_0_[1] ;
  wire \reg_out_reg_n_0_[20] ;
  wire \reg_out_reg_n_0_[21] ;
  wire \reg_out_reg_n_0_[22] ;
  wire \reg_out_reg_n_0_[23] ;
  wire \reg_out_reg_n_0_[24] ;
  wire \reg_out_reg_n_0_[25] ;
  wire \reg_out_reg_n_0_[26] ;
  wire \reg_out_reg_n_0_[27] ;
  wire \reg_out_reg_n_0_[28] ;
  wire \reg_out_reg_n_0_[29] ;
  wire \reg_out_reg_n_0_[2] ;
  wire \reg_out_reg_n_0_[30] ;
  wire \reg_out_reg_n_0_[31] ;
  wire \reg_out_reg_n_0_[3] ;
  wire \reg_out_reg_n_0_[4] ;
  wire \reg_out_reg_n_0_[5] ;
  wire \reg_out_reg_n_0_[6] ;
  wire \reg_out_reg_n_0_[7] ;
  wire \reg_out_reg_n_0_[8] ;
  wire \reg_out_reg_n_0_[9] ;
  wire \reg_pc[31]_i_2_n_0 ;
  wire \reg_pc[31]_i_3_n_0 ;
  wire \reg_pc[4]_i_2_n_0 ;
  wire \reg_pc_reg_n_0_[0] ;
  wire \reg_pc_reg_n_0_[10] ;
  wire \reg_pc_reg_n_0_[11] ;
  wire \reg_pc_reg_n_0_[12] ;
  wire \reg_pc_reg_n_0_[13] ;
  wire \reg_pc_reg_n_0_[14] ;
  wire \reg_pc_reg_n_0_[15] ;
  wire \reg_pc_reg_n_0_[16] ;
  wire \reg_pc_reg_n_0_[17] ;
  wire \reg_pc_reg_n_0_[18] ;
  wire \reg_pc_reg_n_0_[19] ;
  wire \reg_pc_reg_n_0_[1] ;
  wire \reg_pc_reg_n_0_[20] ;
  wire \reg_pc_reg_n_0_[21] ;
  wire \reg_pc_reg_n_0_[22] ;
  wire \reg_pc_reg_n_0_[23] ;
  wire \reg_pc_reg_n_0_[24] ;
  wire \reg_pc_reg_n_0_[25] ;
  wire \reg_pc_reg_n_0_[26] ;
  wire \reg_pc_reg_n_0_[27] ;
  wire \reg_pc_reg_n_0_[28] ;
  wire \reg_pc_reg_n_0_[29] ;
  wire \reg_pc_reg_n_0_[2] ;
  wire \reg_pc_reg_n_0_[30] ;
  wire \reg_pc_reg_n_0_[31] ;
  wire \reg_pc_reg_n_0_[3] ;
  wire \reg_pc_reg_n_0_[4] ;
  wire \reg_pc_reg_n_0_[5] ;
  wire \reg_pc_reg_n_0_[6] ;
  wire \reg_pc_reg_n_0_[7] ;
  wire \reg_pc_reg_n_0_[8] ;
  wire \reg_pc_reg_n_0_[9] ;
  wire resetn;
  wire timer;
  wire \timer[0]_i_1_n_0 ;
  wire \timer[10]_i_1_n_0 ;
  wire \timer[11]_i_1_n_0 ;
  wire \timer[12]_i_1_n_0 ;
  wire \timer[12]_i_3_n_0 ;
  wire \timer[12]_i_4_n_0 ;
  wire \timer[12]_i_5_n_0 ;
  wire \timer[12]_i_6_n_0 ;
  wire \timer[13]_i_1_n_0 ;
  wire \timer[14]_i_1_n_0 ;
  wire \timer[15]_i_1_n_0 ;
  wire \timer[16]_i_1_n_0 ;
  wire \timer[16]_i_3_n_0 ;
  wire \timer[16]_i_4_n_0 ;
  wire \timer[16]_i_5_n_0 ;
  wire \timer[16]_i_6_n_0 ;
  wire \timer[17]_i_1_n_0 ;
  wire \timer[18]_i_1_n_0 ;
  wire \timer[19]_i_1_n_0 ;
  wire \timer[1]_i_1_n_0 ;
  wire \timer[20]_i_1_n_0 ;
  wire \timer[20]_i_3_n_0 ;
  wire \timer[20]_i_4_n_0 ;
  wire \timer[20]_i_5_n_0 ;
  wire \timer[20]_i_6_n_0 ;
  wire \timer[21]_i_1_n_0 ;
  wire \timer[22]_i_1_n_0 ;
  wire \timer[23]_i_1_n_0 ;
  wire \timer[24]_i_1_n_0 ;
  wire \timer[24]_i_3_n_0 ;
  wire \timer[24]_i_4_n_0 ;
  wire \timer[24]_i_5_n_0 ;
  wire \timer[24]_i_6_n_0 ;
  wire \timer[25]_i_1_n_0 ;
  wire \timer[26]_i_1_n_0 ;
  wire \timer[27]_i_1_n_0 ;
  wire \timer[28]_i_1_n_0 ;
  wire \timer[28]_i_3_n_0 ;
  wire \timer[28]_i_4_n_0 ;
  wire \timer[28]_i_5_n_0 ;
  wire \timer[28]_i_6_n_0 ;
  wire \timer[29]_i_1_n_0 ;
  wire \timer[2]_i_1_n_0 ;
  wire \timer[30]_i_1_n_0 ;
  wire \timer[31]_i_10_n_0 ;
  wire \timer[31]_i_11_n_0 ;
  wire \timer[31]_i_12_n_0 ;
  wire \timer[31]_i_13_n_0 ;
  wire \timer[31]_i_14_n_0 ;
  wire \timer[31]_i_15_n_0 ;
  wire \timer[31]_i_2_n_0 ;
  wire \timer[31]_i_3_n_0 ;
  wire \timer[31]_i_4_n_0 ;
  wire \timer[31]_i_5_n_0 ;
  wire \timer[31]_i_6_n_0 ;
  wire \timer[31]_i_8_n_0 ;
  wire \timer[31]_i_9_n_0 ;
  wire \timer[3]_i_1_n_0 ;
  wire \timer[4]_i_1_n_0 ;
  wire \timer[4]_i_3_n_0 ;
  wire \timer[4]_i_4_n_0 ;
  wire \timer[4]_i_5_n_0 ;
  wire \timer[4]_i_6_n_0 ;
  wire \timer[5]_i_1_n_0 ;
  wire \timer[6]_i_1_n_0 ;
  wire \timer[7]_i_1_n_0 ;
  wire \timer[8]_i_1_n_0 ;
  wire \timer[8]_i_3_n_0 ;
  wire \timer[8]_i_4_n_0 ;
  wire \timer[8]_i_5_n_0 ;
  wire \timer[8]_i_6_n_0 ;
  wire \timer[9]_i_1_n_0 ;
  wire \timer_reg[12]_i_2_n_0 ;
  wire \timer_reg[12]_i_2_n_1 ;
  wire \timer_reg[12]_i_2_n_2 ;
  wire \timer_reg[12]_i_2_n_3 ;
  wire \timer_reg[12]_i_2_n_4 ;
  wire \timer_reg[12]_i_2_n_5 ;
  wire \timer_reg[12]_i_2_n_6 ;
  wire \timer_reg[12]_i_2_n_7 ;
  wire \timer_reg[16]_i_2_n_0 ;
  wire \timer_reg[16]_i_2_n_1 ;
  wire \timer_reg[16]_i_2_n_2 ;
  wire \timer_reg[16]_i_2_n_3 ;
  wire \timer_reg[16]_i_2_n_4 ;
  wire \timer_reg[16]_i_2_n_5 ;
  wire \timer_reg[16]_i_2_n_6 ;
  wire \timer_reg[16]_i_2_n_7 ;
  wire \timer_reg[20]_i_2_n_0 ;
  wire \timer_reg[20]_i_2_n_1 ;
  wire \timer_reg[20]_i_2_n_2 ;
  wire \timer_reg[20]_i_2_n_3 ;
  wire \timer_reg[20]_i_2_n_4 ;
  wire \timer_reg[20]_i_2_n_5 ;
  wire \timer_reg[20]_i_2_n_6 ;
  wire \timer_reg[20]_i_2_n_7 ;
  wire \timer_reg[24]_i_2_n_0 ;
  wire \timer_reg[24]_i_2_n_1 ;
  wire \timer_reg[24]_i_2_n_2 ;
  wire \timer_reg[24]_i_2_n_3 ;
  wire \timer_reg[24]_i_2_n_4 ;
  wire \timer_reg[24]_i_2_n_5 ;
  wire \timer_reg[24]_i_2_n_6 ;
  wire \timer_reg[24]_i_2_n_7 ;
  wire \timer_reg[28]_i_2_n_0 ;
  wire \timer_reg[28]_i_2_n_1 ;
  wire \timer_reg[28]_i_2_n_2 ;
  wire \timer_reg[28]_i_2_n_3 ;
  wire \timer_reg[28]_i_2_n_4 ;
  wire \timer_reg[28]_i_2_n_5 ;
  wire \timer_reg[28]_i_2_n_6 ;
  wire \timer_reg[28]_i_2_n_7 ;
  wire \timer_reg[31]_i_7_n_2 ;
  wire \timer_reg[31]_i_7_n_3 ;
  wire \timer_reg[31]_i_7_n_5 ;
  wire \timer_reg[31]_i_7_n_6 ;
  wire \timer_reg[31]_i_7_n_7 ;
  wire \timer_reg[4]_i_2_n_0 ;
  wire \timer_reg[4]_i_2_n_1 ;
  wire \timer_reg[4]_i_2_n_2 ;
  wire \timer_reg[4]_i_2_n_3 ;
  wire \timer_reg[4]_i_2_n_4 ;
  wire \timer_reg[4]_i_2_n_5 ;
  wire \timer_reg[4]_i_2_n_6 ;
  wire \timer_reg[4]_i_2_n_7 ;
  wire \timer_reg[8]_i_2_n_0 ;
  wire \timer_reg[8]_i_2_n_1 ;
  wire \timer_reg[8]_i_2_n_2 ;
  wire \timer_reg[8]_i_2_n_3 ;
  wire \timer_reg[8]_i_2_n_4 ;
  wire \timer_reg[8]_i_2_n_5 ;
  wire \timer_reg[8]_i_2_n_6 ;
  wire \timer_reg[8]_i_2_n_7 ;
  wire \timer_reg_n_0_[0] ;
  wire \timer_reg_n_0_[10] ;
  wire \timer_reg_n_0_[11] ;
  wire \timer_reg_n_0_[12] ;
  wire \timer_reg_n_0_[13] ;
  wire \timer_reg_n_0_[14] ;
  wire \timer_reg_n_0_[15] ;
  wire \timer_reg_n_0_[16] ;
  wire \timer_reg_n_0_[17] ;
  wire \timer_reg_n_0_[18] ;
  wire \timer_reg_n_0_[19] ;
  wire \timer_reg_n_0_[1] ;
  wire \timer_reg_n_0_[20] ;
  wire \timer_reg_n_0_[21] ;
  wire \timer_reg_n_0_[22] ;
  wire \timer_reg_n_0_[23] ;
  wire \timer_reg_n_0_[24] ;
  wire \timer_reg_n_0_[25] ;
  wire \timer_reg_n_0_[26] ;
  wire \timer_reg_n_0_[27] ;
  wire \timer_reg_n_0_[28] ;
  wire \timer_reg_n_0_[29] ;
  wire \timer_reg_n_0_[2] ;
  wire \timer_reg_n_0_[30] ;
  wire \timer_reg_n_0_[31] ;
  wire \timer_reg_n_0_[3] ;
  wire \timer_reg_n_0_[4] ;
  wire \timer_reg_n_0_[5] ;
  wire \timer_reg_n_0_[6] ;
  wire \timer_reg_n_0_[7] ;
  wire \timer_reg_n_0_[8] ;
  wire \timer_reg_n_0_[9] ;
  wire trap;
  wire [3:0]\NLW_alu_out_q_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[0]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[0]_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[0]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[0]_i_49_O_UNCONNECTED ;
  wire [3:3]\NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[0]_i_62_O_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[0]_i_72_O_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_alu_out_q_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_cycle_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_instr_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cpuregs_reg[1][31]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_mem_la_addr[31]_INST_0_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mem_la_addr[31]_INST_0_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_reg_next_pc_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_next_pc_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_reg_next_pc_reg[31]_i_9_CO_UNCONNECTED ;
  wire [0:0]\NLW_reg_next_pc_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_reg_op1_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_reg_out_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_timer_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_timer_reg[31]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF0000FFE2FFE2)) 
    \alu_out_q[0]_i_1 
       (.I0(\alu_out_q[0]_i_2_n_0 ),
        .I1(is_compare),
        .I2(\alu_out_q[0]_i_3_n_0 ),
        .I3(\alu_out_q[0]_i_4_n_0 ),
        .I4(\alu_out_q_reg[3]_i_2_n_7 ),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub),
        .O(alu_out[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_11 
       (.I0(pcpi_rs2[23]),
        .I1(pcpi_rs1[31]),
        .I2(pcpi_rs2[22]),
        .I3(pcpi_rs1[30]),
        .O(\alu_out_q[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_12 
       (.I0(pcpi_rs1[28]),
        .I1(pcpi_rs2[20]),
        .I2(pcpi_rs1[29]),
        .I3(pcpi_rs2[21]),
        .I4(pcpi_rs2[19]),
        .I5(pcpi_rs1[27]),
        .O(\alu_out_q[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_13 
       (.I0(pcpi_rs1[25]),
        .I1(pcpi_rs2[17]),
        .I2(pcpi_rs1[24]),
        .I3(pcpi_rs2[16]),
        .I4(pcpi_rs2[18]),
        .I5(pcpi_rs1[26]),
        .O(\alu_out_q[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_15 
       (.I0(pcpi_rs1[31]),
        .I1(pcpi_rs2[23]),
        .I2(pcpi_rs2[22]),
        .I3(pcpi_rs1[30]),
        .O(\alu_out_q[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_16 
       (.I0(pcpi_rs1[29]),
        .I1(pcpi_rs2[21]),
        .I2(pcpi_rs2[20]),
        .I3(pcpi_rs1[28]),
        .O(\alu_out_q[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_17 
       (.I0(pcpi_rs1[27]),
        .I1(pcpi_rs2[19]),
        .I2(pcpi_rs2[18]),
        .I3(pcpi_rs1[26]),
        .O(\alu_out_q[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_18 
       (.I0(pcpi_rs1[25]),
        .I1(pcpi_rs2[17]),
        .I2(pcpi_rs2[16]),
        .I3(pcpi_rs1[24]),
        .O(\alu_out_q[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_19 
       (.I0(pcpi_rs2[23]),
        .I1(pcpi_rs1[31]),
        .I2(pcpi_rs2[22]),
        .I3(pcpi_rs1[30]),
        .O(\alu_out_q[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000EFFFEFFFE0000)) 
    \alu_out_q[0]_i_2 
       (.I0(instr_or),
        .I1(instr_ori),
        .I2(instr_xori),
        .I3(instr_xor),
        .I4(pcpi_rs1[0]),
        .I5(mem_la_wdata[0]),
        .O(\alu_out_q[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_20 
       (.I0(pcpi_rs2[21]),
        .I1(pcpi_rs1[29]),
        .I2(pcpi_rs2[20]),
        .I3(pcpi_rs1[28]),
        .O(\alu_out_q[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_21 
       (.I0(pcpi_rs2[18]),
        .I1(pcpi_rs1[26]),
        .I2(pcpi_rs2[19]),
        .I3(pcpi_rs1[27]),
        .O(\alu_out_q[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_22 
       (.I0(pcpi_rs2[16]),
        .I1(pcpi_rs1[24]),
        .I2(pcpi_rs2[17]),
        .I3(pcpi_rs1[25]),
        .O(\alu_out_q[0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \alu_out_q[0]_i_23 
       (.I0(instr_srai),
        .I1(instr_srli),
        .I2(instr_sra),
        .I3(instr_srl),
        .I4(\alu_out_q[0]_i_48_n_0 ),
        .O(\alu_out_q[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \alu_out_q[0]_i_24 
       (.I0(mem_la_wdata[1]),
        .I1(mem_la_wdata[3]),
        .I2(mem_la_wdata[4]),
        .I3(pcpi_rs1[0]),
        .I4(mem_la_wdata[2]),
        .O(\alu_out_q[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \alu_out_q[0]_i_26 
       (.I0(pcpi_rs2[22]),
        .I1(pcpi_rs1[30]),
        .I2(pcpi_rs1[31]),
        .I3(pcpi_rs2[23]),
        .O(\alu_out_q[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_27 
       (.I0(pcpi_rs1[29]),
        .I1(pcpi_rs2[21]),
        .I2(pcpi_rs2[20]),
        .I3(pcpi_rs1[28]),
        .O(\alu_out_q[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_28 
       (.I0(pcpi_rs1[27]),
        .I1(pcpi_rs2[19]),
        .I2(pcpi_rs2[18]),
        .I3(pcpi_rs1[26]),
        .O(\alu_out_q[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_29 
       (.I0(pcpi_rs1[25]),
        .I1(pcpi_rs2[17]),
        .I2(pcpi_rs2[16]),
        .I3(pcpi_rs1[24]),
        .O(\alu_out_q[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hCCCE3032CFCE3332)) 
    \alu_out_q[0]_i_3 
       (.I0(\alu_out_q[0]_i_5_n_0 ),
        .I1(instr_beq),
        .I2(instr_bne),
        .I3(instr_bge),
        .I4(data0),
        .I5(data4),
        .O(\alu_out_q[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_30 
       (.I0(pcpi_rs2[23]),
        .I1(pcpi_rs1[31]),
        .I2(pcpi_rs2[22]),
        .I3(pcpi_rs1[30]),
        .O(\alu_out_q[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_31 
       (.I0(pcpi_rs2[21]),
        .I1(pcpi_rs1[29]),
        .I2(pcpi_rs2[20]),
        .I3(pcpi_rs1[28]),
        .O(\alu_out_q[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_32 
       (.I0(pcpi_rs2[18]),
        .I1(pcpi_rs1[26]),
        .I2(pcpi_rs2[19]),
        .I3(pcpi_rs1[27]),
        .O(\alu_out_q[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_33 
       (.I0(pcpi_rs2[16]),
        .I1(pcpi_rs1[24]),
        .I2(pcpi_rs2[17]),
        .I3(pcpi_rs1[25]),
        .O(\alu_out_q[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_35 
       (.I0(pcpi_rs1[22]),
        .I1(pcpi_rs2[14]),
        .I2(pcpi_rs1[23]),
        .I3(pcpi_rs2[15]),
        .I4(pcpi_rs2[13]),
        .I5(pcpi_rs1[21]),
        .O(\alu_out_q[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_36 
       (.I0(pcpi_rs1[19]),
        .I1(pcpi_rs2[11]),
        .I2(pcpi_rs1[18]),
        .I3(pcpi_rs2[10]),
        .I4(pcpi_rs2[12]),
        .I5(pcpi_rs1[20]),
        .O(\alu_out_q[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_37 
       (.I0(pcpi_rs1[16]),
        .I1(pcpi_rs2[8]),
        .I2(pcpi_rs1[17]),
        .I3(pcpi_rs2[9]),
        .I4(pcpi_rs2[7]),
        .I5(pcpi_rs1[15]),
        .O(\alu_out_q[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_38 
       (.I0(pcpi_rs1[13]),
        .I1(pcpi_rs2[5]),
        .I2(pcpi_rs1[12]),
        .I3(pcpi_rs2[4]),
        .I4(pcpi_rs2[6]),
        .I5(pcpi_rs1[14]),
        .O(\alu_out_q[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hA888A888A8888888)) 
    \alu_out_q[0]_i_4 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[0]_i_8_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(pcpi_rs1[0]),
        .I4(instr_and),
        .I5(instr_andi),
        .O(\alu_out_q[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_40 
       (.I0(pcpi_rs1[23]),
        .I1(pcpi_rs2[15]),
        .I2(pcpi_rs2[14]),
        .I3(pcpi_rs1[22]),
        .O(\alu_out_q[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_41 
       (.I0(pcpi_rs1[21]),
        .I1(pcpi_rs2[13]),
        .I2(pcpi_rs2[12]),
        .I3(pcpi_rs1[20]),
        .O(\alu_out_q[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_42 
       (.I0(pcpi_rs1[19]),
        .I1(pcpi_rs2[11]),
        .I2(pcpi_rs2[10]),
        .I3(pcpi_rs1[18]),
        .O(\alu_out_q[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_43 
       (.I0(pcpi_rs1[17]),
        .I1(pcpi_rs2[9]),
        .I2(pcpi_rs2[8]),
        .I3(pcpi_rs1[16]),
        .O(\alu_out_q[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_44 
       (.I0(pcpi_rs2[15]),
        .I1(pcpi_rs1[23]),
        .I2(pcpi_rs2[14]),
        .I3(pcpi_rs1[22]),
        .O(\alu_out_q[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_45 
       (.I0(pcpi_rs2[12]),
        .I1(pcpi_rs1[20]),
        .I2(pcpi_rs2[13]),
        .I3(pcpi_rs1[21]),
        .O(\alu_out_q[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_46 
       (.I0(pcpi_rs2[10]),
        .I1(pcpi_rs1[18]),
        .I2(pcpi_rs2[11]),
        .I3(pcpi_rs1[19]),
        .O(\alu_out_q[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_47 
       (.I0(pcpi_rs2[9]),
        .I1(pcpi_rs1[17]),
        .I2(pcpi_rs2[8]),
        .I3(pcpi_rs1[16]),
        .O(\alu_out_q[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF1D001D)) 
    \alu_out_q[0]_i_48 
       (.I0(\alu_out_q[0]_i_71_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[4]_i_8_n_0 ),
        .I3(mem_la_wdata[1]),
        .I4(\alu_out_q[2]_i_8_n_0 ),
        .I5(mem_la_wdata[0]),
        .O(\alu_out_q[0]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h00B8FF88)) 
    \alu_out_q[0]_i_5 
       (.I0(data4),
        .I1(is_slti_blt_slt),
        .I2(is_sltiu_bltu_sltu),
        .I3(instr_bgeu),
        .I4(data5),
        .O(\alu_out_q[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_50 
       (.I0(pcpi_rs1[23]),
        .I1(pcpi_rs2[15]),
        .I2(pcpi_rs2[14]),
        .I3(pcpi_rs1[22]),
        .O(\alu_out_q[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_51 
       (.I0(pcpi_rs1[21]),
        .I1(pcpi_rs2[13]),
        .I2(pcpi_rs2[12]),
        .I3(pcpi_rs1[20]),
        .O(\alu_out_q[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_52 
       (.I0(pcpi_rs1[19]),
        .I1(pcpi_rs2[11]),
        .I2(pcpi_rs2[10]),
        .I3(pcpi_rs1[18]),
        .O(\alu_out_q[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_53 
       (.I0(pcpi_rs1[17]),
        .I1(pcpi_rs2[9]),
        .I2(pcpi_rs2[8]),
        .I3(pcpi_rs1[16]),
        .O(\alu_out_q[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_54 
       (.I0(pcpi_rs2[15]),
        .I1(pcpi_rs1[23]),
        .I2(pcpi_rs2[14]),
        .I3(pcpi_rs1[22]),
        .O(\alu_out_q[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_55 
       (.I0(pcpi_rs2[12]),
        .I1(pcpi_rs1[20]),
        .I2(pcpi_rs2[13]),
        .I3(pcpi_rs1[21]),
        .O(\alu_out_q[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_56 
       (.I0(pcpi_rs2[10]),
        .I1(pcpi_rs1[18]),
        .I2(pcpi_rs2[11]),
        .I3(pcpi_rs1[19]),
        .O(\alu_out_q[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_57 
       (.I0(pcpi_rs2[9]),
        .I1(pcpi_rs1[17]),
        .I2(pcpi_rs2[8]),
        .I3(pcpi_rs1[16]),
        .O(\alu_out_q[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_58 
       (.I0(pcpi_rs1[10]),
        .I1(pcpi_rs2[2]),
        .I2(pcpi_rs1[11]),
        .I3(pcpi_rs2[3]),
        .I4(pcpi_rs2[1]),
        .I5(pcpi_rs1[9]),
        .O(\alu_out_q[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_59 
       (.I0(pcpi_rs1[7]),
        .I1(mem_la_wdata[7]),
        .I2(pcpi_rs1[6]),
        .I3(mem_la_wdata[6]),
        .I4(pcpi_rs2[0]),
        .I5(pcpi_rs1[8]),
        .O(\alu_out_q[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_60 
       (.I0(pcpi_rs1[4]),
        .I1(mem_la_wdata[4]),
        .I2(pcpi_rs1[5]),
        .I3(mem_la_wdata[5]),
        .I4(mem_la_wdata[3]),
        .I5(pcpi_rs1[3]),
        .O(\alu_out_q[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_61 
       (.I0(pcpi_rs1[1]),
        .I1(mem_la_wdata[1]),
        .I2(pcpi_rs1[0]),
        .I3(mem_la_wdata[0]),
        .I4(mem_la_wdata[2]),
        .I5(pcpi_rs1[2]),
        .O(\alu_out_q[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_63 
       (.I0(pcpi_rs1[15]),
        .I1(pcpi_rs2[7]),
        .I2(pcpi_rs2[6]),
        .I3(pcpi_rs1[14]),
        .O(\alu_out_q[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_64 
       (.I0(pcpi_rs1[13]),
        .I1(pcpi_rs2[5]),
        .I2(pcpi_rs2[4]),
        .I3(pcpi_rs1[12]),
        .O(\alu_out_q[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_65 
       (.I0(pcpi_rs1[11]),
        .I1(pcpi_rs2[3]),
        .I2(pcpi_rs2[2]),
        .I3(pcpi_rs1[10]),
        .O(\alu_out_q[0]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_66 
       (.I0(pcpi_rs1[9]),
        .I1(pcpi_rs2[1]),
        .I2(pcpi_rs2[0]),
        .I3(pcpi_rs1[8]),
        .O(\alu_out_q[0]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_67 
       (.I0(pcpi_rs2[6]),
        .I1(pcpi_rs1[14]),
        .I2(pcpi_rs2[7]),
        .I3(pcpi_rs1[15]),
        .O(\alu_out_q[0]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_68 
       (.I0(pcpi_rs2[4]),
        .I1(pcpi_rs1[12]),
        .I2(pcpi_rs2[5]),
        .I3(pcpi_rs1[13]),
        .O(\alu_out_q[0]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_69 
       (.I0(pcpi_rs2[3]),
        .I1(pcpi_rs1[11]),
        .I2(pcpi_rs2[2]),
        .I3(pcpi_rs1[10]),
        .O(\alu_out_q[0]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_70 
       (.I0(pcpi_rs2[0]),
        .I1(pcpi_rs1[8]),
        .I2(pcpi_rs2[1]),
        .I3(pcpi_rs1[9]),
        .O(\alu_out_q[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[0]_i_71 
       (.I0(pcpi_rs1[24]),
        .I1(pcpi_rs1[8]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[16]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[0]),
        .O(\alu_out_q[0]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_73 
       (.I0(pcpi_rs1[15]),
        .I1(pcpi_rs2[7]),
        .I2(pcpi_rs2[6]),
        .I3(pcpi_rs1[14]),
        .O(\alu_out_q[0]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_74 
       (.I0(pcpi_rs1[13]),
        .I1(pcpi_rs2[5]),
        .I2(pcpi_rs2[4]),
        .I3(pcpi_rs1[12]),
        .O(\alu_out_q[0]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_75 
       (.I0(pcpi_rs1[11]),
        .I1(pcpi_rs2[3]),
        .I2(pcpi_rs2[2]),
        .I3(pcpi_rs1[10]),
        .O(\alu_out_q[0]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_76 
       (.I0(pcpi_rs1[9]),
        .I1(pcpi_rs2[1]),
        .I2(pcpi_rs2[0]),
        .I3(pcpi_rs1[8]),
        .O(\alu_out_q[0]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_77 
       (.I0(pcpi_rs2[6]),
        .I1(pcpi_rs1[14]),
        .I2(pcpi_rs2[7]),
        .I3(pcpi_rs1[15]),
        .O(\alu_out_q[0]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_78 
       (.I0(pcpi_rs2[4]),
        .I1(pcpi_rs1[12]),
        .I2(pcpi_rs2[5]),
        .I3(pcpi_rs1[13]),
        .O(\alu_out_q[0]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_79 
       (.I0(pcpi_rs2[3]),
        .I1(pcpi_rs1[11]),
        .I2(pcpi_rs2[2]),
        .I3(pcpi_rs1[10]),
        .O(\alu_out_q[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h8B0088000B000800)) 
    \alu_out_q[0]_i_8 
       (.I0(\alu_out_q[0]_i_23_n_0 ),
        .I1(\alu_out_q[30]_i_15_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[30]_i_7_n_0 ),
        .I4(\alu_out_q[0]_i_24_n_0 ),
        .I5(\alu_out_q[1]_i_5_n_0 ),
        .O(\alu_out_q[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_80 
       (.I0(pcpi_rs2[0]),
        .I1(pcpi_rs1[8]),
        .I2(pcpi_rs2[1]),
        .I3(pcpi_rs1[9]),
        .O(\alu_out_q[0]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_81 
       (.I0(pcpi_rs1[7]),
        .I1(mem_la_wdata[7]),
        .I2(mem_la_wdata[6]),
        .I3(pcpi_rs1[6]),
        .O(\alu_out_q[0]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_82 
       (.I0(pcpi_rs1[5]),
        .I1(mem_la_wdata[5]),
        .I2(mem_la_wdata[4]),
        .I3(pcpi_rs1[4]),
        .O(\alu_out_q[0]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_83 
       (.I0(pcpi_rs1[3]),
        .I1(mem_la_wdata[3]),
        .I2(mem_la_wdata[2]),
        .I3(pcpi_rs1[2]),
        .O(\alu_out_q[0]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_84 
       (.I0(pcpi_rs1[1]),
        .I1(mem_la_wdata[1]),
        .I2(mem_la_wdata[0]),
        .I3(pcpi_rs1[0]),
        .O(\alu_out_q[0]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_85 
       (.I0(mem_la_wdata[6]),
        .I1(pcpi_rs1[6]),
        .I2(mem_la_wdata[7]),
        .I3(pcpi_rs1[7]),
        .O(\alu_out_q[0]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_86 
       (.I0(mem_la_wdata[5]),
        .I1(pcpi_rs1[5]),
        .I2(mem_la_wdata[4]),
        .I3(pcpi_rs1[4]),
        .O(\alu_out_q[0]_i_86_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_87 
       (.I0(mem_la_wdata[2]),
        .I1(pcpi_rs1[2]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[3]),
        .O(\alu_out_q[0]_i_87_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_88 
       (.I0(mem_la_wdata[0]),
        .I1(pcpi_rs1[0]),
        .I2(mem_la_wdata[1]),
        .I3(pcpi_rs1[1]),
        .O(\alu_out_q[0]_i_88_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_89 
       (.I0(pcpi_rs1[7]),
        .I1(mem_la_wdata[7]),
        .I2(mem_la_wdata[6]),
        .I3(pcpi_rs1[6]),
        .O(\alu_out_q[0]_i_89_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_90 
       (.I0(pcpi_rs1[5]),
        .I1(mem_la_wdata[5]),
        .I2(mem_la_wdata[4]),
        .I3(pcpi_rs1[4]),
        .O(\alu_out_q[0]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_91 
       (.I0(pcpi_rs1[3]),
        .I1(mem_la_wdata[3]),
        .I2(mem_la_wdata[2]),
        .I3(pcpi_rs1[2]),
        .O(\alu_out_q[0]_i_91_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \alu_out_q[0]_i_92 
       (.I0(pcpi_rs1[1]),
        .I1(mem_la_wdata[1]),
        .I2(mem_la_wdata[0]),
        .I3(pcpi_rs1[0]),
        .O(\alu_out_q[0]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_93 
       (.I0(mem_la_wdata[6]),
        .I1(pcpi_rs1[6]),
        .I2(mem_la_wdata[7]),
        .I3(pcpi_rs1[7]),
        .O(\alu_out_q[0]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_94 
       (.I0(mem_la_wdata[5]),
        .I1(pcpi_rs1[5]),
        .I2(mem_la_wdata[4]),
        .I3(pcpi_rs1[4]),
        .O(\alu_out_q[0]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_95 
       (.I0(mem_la_wdata[2]),
        .I1(pcpi_rs1[2]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[3]),
        .O(\alu_out_q[0]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_96 
       (.I0(mem_la_wdata[0]),
        .I1(pcpi_rs1[0]),
        .I2(mem_la_wdata[1]),
        .I3(pcpi_rs1[1]),
        .O(\alu_out_q[0]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[10]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[10]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[10]_i_3_n_0 ),
        .O(alu_out[10]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[10]_i_2 
       (.I0(pcpi_rs2[2]),
        .I1(pcpi_rs1[10]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[10]_i_3 
       (.I0(pcpi_rs1[10]),
        .I1(pcpi_rs2[2]),
        .I2(\alu_out_q[10]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[10]_i_5_n_0 ),
        .O(\alu_out_q[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00E00)) 
    \alu_out_q[10]_i_4 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[11]_i_11_n_0 ),
        .I4(\alu_out_q[10]_i_6_n_0 ),
        .O(\alu_out_q[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4540)) 
    \alu_out_q[10]_i_5 
       (.I0(\alu_out_q[30]_i_14_n_0 ),
        .I1(\alu_out_q[11]_i_12_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[10]_i_7_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[10]_i_6 
       (.I0(\alu_out_q[10]_i_8_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[12]_i_8_n_0 ),
        .O(\alu_out_q[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00CC33FF47474747)) 
    \alu_out_q[10]_i_7 
       (.I0(\alu_out_q[14]_i_9_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[10]_i_9_n_0 ),
        .I3(\alu_out_q[16]_i_8_n_0 ),
        .I4(\alu_out_q[12]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \alu_out_q[10]_i_8 
       (.I0(pcpi_rs1[3]),
        .I1(mem_la_wdata[2]),
        .I2(mem_la_wdata[3]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[7]),
        .O(\alu_out_q[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[10]_i_9 
       (.I0(pcpi_rs1[18]),
        .I1(\alu_out_q[30]_i_23_n_0 ),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[26]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[10]),
        .O(\alu_out_q[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[11]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[11]_i_3_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[11]_i_4_n_0 ),
        .O(alu_out[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1510)) 
    \alu_out_q[11]_i_10 
       (.I0(\alu_out_q[30]_i_14_n_0 ),
        .I1(\alu_out_q[12]_i_7_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[11]_i_12_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[11]_i_11 
       (.I0(\alu_out_q[11]_i_13_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[13]_i_8_n_0 ),
        .O(\alu_out_q[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF35353535)) 
    \alu_out_q[11]_i_12 
       (.I0(\alu_out_q[11]_i_14_n_0 ),
        .I1(\alu_out_q[15]_i_14_n_0 ),
        .I2(mem_la_wdata[2]),
        .I3(\alu_out_q[17]_i_9_n_0 ),
        .I4(\alu_out_q[13]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCC47FF47)) 
    \alu_out_q[11]_i_13 
       (.I0(pcpi_rs1[4]),
        .I1(mem_la_wdata[2]),
        .I2(pcpi_rs1[8]),
        .I3(mem_la_wdata[3]),
        .I4(pcpi_rs1[0]),
        .I5(mem_la_wdata[4]),
        .O(\alu_out_q[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[11]_i_14 
       (.I0(pcpi_rs1[19]),
        .I1(\alu_out_q[30]_i_23_n_0 ),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[27]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[11]),
        .O(\alu_out_q[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[11]_i_3 
       (.I0(pcpi_rs2[3]),
        .I1(pcpi_rs1[11]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[11]_i_4 
       (.I0(pcpi_rs1[11]),
        .I1(pcpi_rs2[3]),
        .I2(\alu_out_q[11]_i_9_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[11]_i_10_n_0 ),
        .O(\alu_out_q[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_5 
       (.I0(pcpi_rs2[3]),
        .I1(instr_sub),
        .I2(pcpi_rs1[11]),
        .O(\alu_out_q[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_6 
       (.I0(pcpi_rs2[2]),
        .I1(instr_sub),
        .I2(pcpi_rs1[10]),
        .O(\alu_out_q[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_7 
       (.I0(pcpi_rs2[1]),
        .I1(instr_sub),
        .I2(pcpi_rs1[9]),
        .O(\alu_out_q[11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_8 
       (.I0(pcpi_rs2[0]),
        .I1(instr_sub),
        .I2(pcpi_rs1[8]),
        .O(\alu_out_q[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    \alu_out_q[11]_i_9 
       (.I0(\alu_out_q[12]_i_6_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[11]_i_11_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[12]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[12]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[12]_i_3_n_0 ),
        .O(alu_out[12]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[12]_i_2 
       (.I0(pcpi_rs2[4]),
        .I1(pcpi_rs1[12]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[12]_i_3 
       (.I0(pcpi_rs1[12]),
        .I1(pcpi_rs2[4]),
        .I2(\alu_out_q[12]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[12]_i_5_n_0 ),
        .O(\alu_out_q[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00E00)) 
    \alu_out_q[12]_i_4 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[13]_i_6_n_0 ),
        .I4(\alu_out_q[12]_i_6_n_0 ),
        .O(\alu_out_q[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[12]_i_5 
       (.I0(\alu_out_q[13]_i_7_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[12]_i_7_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[12]_i_6 
       (.I0(\alu_out_q[12]_i_8_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[14]_i_8_n_0 ),
        .O(\alu_out_q[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[12]_i_7 
       (.I0(\alu_out_q[18]_i_8_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[14]_i_9_n_0 ),
        .I3(\alu_out_q[16]_i_8_n_0 ),
        .I4(\alu_out_q[12]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFFFF53FF53)) 
    \alu_out_q[12]_i_8 
       (.I0(pcpi_rs1[1]),
        .I1(pcpi_rs1[9]),
        .I2(mem_la_wdata[3]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[5]),
        .I5(mem_la_wdata[2]),
        .O(\alu_out_q[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[12]_i_9 
       (.I0(pcpi_rs1[20]),
        .I1(\alu_out_q[30]_i_23_n_0 ),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[28]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[12]),
        .O(\alu_out_q[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[13]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[13]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[13]_i_3_n_0 ),
        .O(alu_out[13]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[13]_i_2 
       (.I0(pcpi_rs2[5]),
        .I1(pcpi_rs1[13]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[13]_i_3 
       (.I0(pcpi_rs1[13]),
        .I1(pcpi_rs2[5]),
        .I2(\alu_out_q[13]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[13]_i_5_n_0 ),
        .O(\alu_out_q[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00E00)) 
    \alu_out_q[13]_i_4 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[14]_i_6_n_0 ),
        .I4(\alu_out_q[13]_i_6_n_0 ),
        .O(\alu_out_q[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[13]_i_5 
       (.I0(\alu_out_q[14]_i_7_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[13]_i_7_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[13]_i_6 
       (.I0(\alu_out_q[13]_i_8_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[15]_i_13_n_0 ),
        .O(\alu_out_q[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[13]_i_7 
       (.I0(\alu_out_q[19]_i_13_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[15]_i_14_n_0 ),
        .I3(\alu_out_q[17]_i_9_n_0 ),
        .I4(\alu_out_q[13]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFFFF53FF53)) 
    \alu_out_q[13]_i_8 
       (.I0(pcpi_rs1[2]),
        .I1(pcpi_rs1[10]),
        .I2(mem_la_wdata[3]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[6]),
        .I5(mem_la_wdata[2]),
        .O(\alu_out_q[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[13]_i_9 
       (.I0(pcpi_rs1[21]),
        .I1(\alu_out_q[30]_i_23_n_0 ),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[29]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[13]),
        .O(\alu_out_q[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B88888888)) 
    \alu_out_q[14]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[14]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[14]_i_3_n_0 ),
        .O(alu_out[14]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[14]_i_2 
       (.I0(pcpi_rs2[6]),
        .I1(pcpi_rs1[14]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4FFF0F0F0F)) 
    \alu_out_q[14]_i_3 
       (.I0(\alu_out_q[14]_i_4_n_0 ),
        .I1(\alu_out_q[14]_i_5_n_0 ),
        .I2(\alu_out_q[31]_i_3_n_0 ),
        .I3(pcpi_rs2[6]),
        .I4(pcpi_rs1[14]),
        .I5(\alu_out_q[30]_i_7_n_0 ),
        .O(\alu_out_q[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    \alu_out_q[14]_i_4 
       (.I0(\alu_out_q[15]_i_11_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[14]_i_6_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[14]_i_5 
       (.I0(\alu_out_q[15]_i_12_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[14]_i_7_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \alu_out_q[14]_i_6 
       (.I0(\alu_out_q[16]_i_9_n_0 ),
        .I1(\alu_out_q[14]_i_8_n_0 ),
        .I2(mem_la_wdata[1]),
        .O(\alu_out_q[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[14]_i_7 
       (.I0(\alu_out_q[18]_i_8_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[14]_i_9_n_0 ),
        .I3(\alu_out_q[20]_i_9_n_0 ),
        .I4(\alu_out_q[16]_i_8_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFFFF53FF53)) 
    \alu_out_q[14]_i_8 
       (.I0(pcpi_rs1[3]),
        .I1(pcpi_rs1[11]),
        .I2(mem_la_wdata[3]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[7]),
        .I5(mem_la_wdata[2]),
        .O(\alu_out_q[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[14]_i_9 
       (.I0(pcpi_rs1[22]),
        .I1(\alu_out_q[30]_i_23_n_0 ),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[30]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[14]),
        .O(\alu_out_q[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[15]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[15]_i_3_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[15]_i_4_n_0 ),
        .O(alu_out[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[15]_i_10 
       (.I0(\alu_out_q[16]_i_6_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[15]_i_12_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \alu_out_q[15]_i_11 
       (.I0(\alu_out_q[17]_i_8_n_0 ),
        .I1(\alu_out_q[15]_i_13_n_0 ),
        .I2(mem_la_wdata[1]),
        .O(\alu_out_q[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[15]_i_12 
       (.I0(\alu_out_q[19]_i_13_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[15]_i_14_n_0 ),
        .I3(\alu_out_q[21]_i_8_n_0 ),
        .I4(\alu_out_q[17]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF47FF47)) 
    \alu_out_q[15]_i_13 
       (.I0(pcpi_rs1[4]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[12]),
        .I3(mem_la_wdata[4]),
        .I4(\alu_out_q[15]_i_15_n_0 ),
        .I5(mem_la_wdata[2]),
        .O(\alu_out_q[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[15]_i_14 
       (.I0(pcpi_rs1[23]),
        .I1(\alu_out_q[30]_i_23_n_0 ),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[31]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[15]),
        .O(\alu_out_q[15]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFF1D)) 
    \alu_out_q[15]_i_15 
       (.I0(pcpi_rs1[8]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[0]),
        .I3(mem_la_wdata[4]),
        .O(\alu_out_q[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[15]_i_3 
       (.I0(pcpi_rs2[7]),
        .I1(pcpi_rs1[15]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[15]_i_4 
       (.I0(pcpi_rs1[15]),
        .I1(pcpi_rs2[7]),
        .I2(\alu_out_q[15]_i_9_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[15]_i_10_n_0 ),
        .O(\alu_out_q[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_5 
       (.I0(pcpi_rs2[7]),
        .I1(instr_sub),
        .I2(pcpi_rs1[15]),
        .O(\alu_out_q[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_6 
       (.I0(pcpi_rs2[6]),
        .I1(instr_sub),
        .I2(pcpi_rs1[14]),
        .O(\alu_out_q[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_7 
       (.I0(pcpi_rs2[5]),
        .I1(instr_sub),
        .I2(pcpi_rs1[13]),
        .O(\alu_out_q[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_8 
       (.I0(pcpi_rs2[4]),
        .I1(instr_sub),
        .I2(pcpi_rs1[12]),
        .O(\alu_out_q[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA3A3A300)) 
    \alu_out_q[15]_i_9 
       (.I0(\alu_out_q[15]_i_11_n_0 ),
        .I1(\alu_out_q[16]_i_7_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[16]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[16]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[16]_i_3_n_0 ),
        .O(alu_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[16]_i_10 
       (.I0(pcpi_rs1[5]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[13]),
        .I3(mem_la_wdata[4]),
        .O(\alu_out_q[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[16]_i_2 
       (.I0(pcpi_rs2[8]),
        .I1(pcpi_rs1[16]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB000B000B000B)) 
    \alu_out_q[16]_i_3 
       (.I0(\alu_out_q[16]_i_4_n_0 ),
        .I1(\alu_out_q[16]_i_5_n_0 ),
        .I2(instr_andi),
        .I3(instr_and),
        .I4(pcpi_rs1[16]),
        .I5(pcpi_rs2[8]),
        .O(\alu_out_q[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000053)) 
    \alu_out_q[16]_i_4 
       (.I0(\alu_out_q[17]_i_7_n_0 ),
        .I1(\alu_out_q[16]_i_6_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h111FFF1F)) 
    \alu_out_q[16]_i_5 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(\alu_out_q[17]_i_6_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(\alu_out_q[16]_i_7_n_0 ),
        .O(\alu_out_q[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[16]_i_6 
       (.I0(\alu_out_q[22]_i_9_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[18]_i_8_n_0 ),
        .I3(\alu_out_q[20]_i_9_n_0 ),
        .I4(\alu_out_q[16]_i_8_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[16]_i_7 
       (.I0(\alu_out_q[16]_i_9_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[18]_i_9_n_0 ),
        .O(\alu_out_q[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000F4F7)) 
    \alu_out_q[16]_i_8 
       (.I0(pcpi_rs1[24]),
        .I1(mem_la_wdata[3]),
        .I2(mem_la_wdata[4]),
        .I3(pcpi_rs1[16]),
        .I4(\alu_out_q[30]_i_23_n_0 ),
        .O(\alu_out_q[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[16]_i_9 
       (.I0(pcpi_rs1[1]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[9]),
        .I3(mem_la_wdata[4]),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[16]_i_10_n_0 ),
        .O(\alu_out_q[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[17]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[17]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[17]_i_3_n_0 ),
        .O(alu_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[17]_i_10 
       (.I0(pcpi_rs1[6]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[14]),
        .I3(mem_la_wdata[4]),
        .O(\alu_out_q[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[17]_i_2 
       (.I0(pcpi_rs2[9]),
        .I1(pcpi_rs1[17]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[17]_i_3 
       (.I0(pcpi_rs1[17]),
        .I1(pcpi_rs2[9]),
        .I2(\alu_out_q[17]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[17]_i_5_n_0 ),
        .O(\alu_out_q[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1D1D1D00)) 
    \alu_out_q[17]_i_4 
       (.I0(\alu_out_q[18]_i_7_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[17]_i_6_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4501)) 
    \alu_out_q[17]_i_5 
       (.I0(\alu_out_q[30]_i_14_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[17]_i_7_n_0 ),
        .I3(\alu_out_q[18]_i_6_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[17]_i_6 
       (.I0(\alu_out_q[17]_i_8_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[19]_i_14_n_0 ),
        .O(\alu_out_q[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCACACACAFF0FF000)) 
    \alu_out_q[17]_i_7 
       (.I0(\alu_out_q[19]_i_13_n_0 ),
        .I1(\alu_out_q[23]_i_15_n_0 ),
        .I2(mem_la_wdata[2]),
        .I3(\alu_out_q[21]_i_8_n_0 ),
        .I4(\alu_out_q[17]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[17]_i_8 
       (.I0(pcpi_rs1[2]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[10]),
        .I3(mem_la_wdata[4]),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[17]_i_10_n_0 ),
        .O(\alu_out_q[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000F4F7)) 
    \alu_out_q[17]_i_9 
       (.I0(pcpi_rs1[25]),
        .I1(mem_la_wdata[3]),
        .I2(mem_la_wdata[4]),
        .I3(pcpi_rs1[17]),
        .I4(\alu_out_q[30]_i_23_n_0 ),
        .O(\alu_out_q[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[18]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[18]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[18]_i_3_n_0 ),
        .O(alu_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[18]_i_10 
       (.I0(pcpi_rs1[7]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[15]),
        .I3(mem_la_wdata[4]),
        .O(\alu_out_q[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[18]_i_2 
       (.I0(pcpi_rs2[10]),
        .I1(pcpi_rs1[18]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB000B000B000B)) 
    \alu_out_q[18]_i_3 
       (.I0(\alu_out_q[18]_i_4_n_0 ),
        .I1(\alu_out_q[18]_i_5_n_0 ),
        .I2(instr_andi),
        .I3(instr_and),
        .I4(pcpi_rs1[18]),
        .I5(pcpi_rs2[10]),
        .O(\alu_out_q[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000B8)) 
    \alu_out_q[18]_i_4 
       (.I0(\alu_out_q[19]_i_11_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[18]_i_6_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h111FFF1F)) 
    \alu_out_q[18]_i_5 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(\alu_out_q[19]_i_12_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(\alu_out_q[18]_i_7_n_0 ),
        .O(\alu_out_q[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD1D1D1D100CC33FF)) 
    \alu_out_q[18]_i_6 
       (.I0(\alu_out_q[20]_i_9_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[24]_i_9_n_0 ),
        .I3(\alu_out_q[22]_i_9_n_0 ),
        .I4(\alu_out_q[18]_i_8_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[18]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[18]_i_7 
       (.I0(\alu_out_q[18]_i_9_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[20]_i_8_n_0 ),
        .O(\alu_out_q[18]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000F4F7)) 
    \alu_out_q[18]_i_8 
       (.I0(pcpi_rs1[26]),
        .I1(mem_la_wdata[3]),
        .I2(mem_la_wdata[4]),
        .I3(pcpi_rs1[18]),
        .I4(\alu_out_q[30]_i_23_n_0 ),
        .O(\alu_out_q[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[18]_i_9 
       (.I0(pcpi_rs1[3]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[11]),
        .I3(mem_la_wdata[4]),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[18]_i_10_n_0 ),
        .O(\alu_out_q[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[19]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[19]_i_3_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[19]_i_4_n_0 ),
        .O(alu_out[19]));
  LUT5 #(
    .INIT(32'h111FFF1F)) 
    \alu_out_q[19]_i_10 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(\alu_out_q[20]_i_6_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(\alu_out_q[19]_i_12_n_0 ),
        .O(\alu_out_q[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hD1D1D1D10033CCFF)) 
    \alu_out_q[19]_i_11 
       (.I0(\alu_out_q[21]_i_8_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[25]_i_8_n_0 ),
        .I3(\alu_out_q[19]_i_13_n_0 ),
        .I4(\alu_out_q[23]_i_15_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[19]_i_12 
       (.I0(\alu_out_q[19]_i_14_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[21]_i_9_n_0 ),
        .O(\alu_out_q[19]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h0000F4F7)) 
    \alu_out_q[19]_i_13 
       (.I0(pcpi_rs1[27]),
        .I1(mem_la_wdata[3]),
        .I2(mem_la_wdata[4]),
        .I3(pcpi_rs1[19]),
        .I4(\alu_out_q[30]_i_23_n_0 ),
        .O(\alu_out_q[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[19]_i_14 
       (.I0(pcpi_rs1[4]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[12]),
        .I3(mem_la_wdata[4]),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[23]_i_13_n_0 ),
        .O(\alu_out_q[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[19]_i_3 
       (.I0(pcpi_rs2[11]),
        .I1(pcpi_rs1[19]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB000B000B000B)) 
    \alu_out_q[19]_i_4 
       (.I0(\alu_out_q[19]_i_9_n_0 ),
        .I1(\alu_out_q[19]_i_10_n_0 ),
        .I2(instr_andi),
        .I3(instr_and),
        .I4(pcpi_rs1[19]),
        .I5(pcpi_rs2[11]),
        .O(\alu_out_q[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_5 
       (.I0(pcpi_rs2[11]),
        .I1(instr_sub),
        .I2(pcpi_rs1[19]),
        .O(\alu_out_q[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_6 
       (.I0(pcpi_rs2[10]),
        .I1(instr_sub),
        .I2(pcpi_rs1[18]),
        .O(\alu_out_q[19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_7 
       (.I0(pcpi_rs2[9]),
        .I1(instr_sub),
        .I2(pcpi_rs1[17]),
        .O(\alu_out_q[19]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_8 
       (.I0(pcpi_rs2[8]),
        .I1(instr_sub),
        .I2(pcpi_rs1[16]),
        .O(\alu_out_q[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \alu_out_q[19]_i_9 
       (.I0(\alu_out_q[19]_i_11_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[20]_i_7_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[1]_i_1 
       (.I0(\alu_out_q_reg[3]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[1]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[1]_i_3_n_0 ),
        .O(alu_out[1]));
  LUT6 #(
    .INIT(64'hFFF100010001FFFF)) 
    \alu_out_q[1]_i_2 
       (.I0(instr_or),
        .I1(instr_ori),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(pcpi_rs1[1]),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080AA80AA80AA80)) 
    \alu_out_q[1]_i_3 
       (.I0(\alu_out_q[1]_i_4_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(pcpi_rs1[1]),
        .I3(\alu_out_q[30]_i_7_n_0 ),
        .I4(\alu_out_q[30]_i_14_n_0 ),
        .I5(\alu_out_q[30]_i_15_n_0 ),
        .O(\alu_out_q[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00202220)) 
    \alu_out_q[1]_i_4 
       (.I0(\alu_out_q[30]_i_15_n_0 ),
        .I1(\alu_out_q[30]_i_14_n_0 ),
        .I2(\alu_out_q[1]_i_5_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(\alu_out_q[2]_i_7_n_0 ),
        .I5(\alu_out_q[1]_i_6_n_0 ),
        .O(\alu_out_q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474733FF00CC)) 
    \alu_out_q[1]_i_5 
       (.I0(\alu_out_q[7]_i_14_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[3]_i_13_n_0 ),
        .I3(\alu_out_q[5]_i_8_n_0 ),
        .I4(\alu_out_q[1]_i_7_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE0EEE000FFFFFFFF)) 
    \alu_out_q[1]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[0]_i_24_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(\alu_out_q[2]_i_6_n_0 ),
        .I5(\alu_out_q[30]_i_7_n_0 ),
        .O(\alu_out_q[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[1]_i_7 
       (.I0(pcpi_rs1[25]),
        .I1(pcpi_rs1[9]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[17]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[1]),
        .O(\alu_out_q[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B88888888)) 
    \alu_out_q[20]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[20]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[20]_i_3_n_0 ),
        .O(alu_out[20]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[20]_i_2 
       (.I0(pcpi_rs2[12]),
        .I1(pcpi_rs1[20]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4FFF0F0F0F)) 
    \alu_out_q[20]_i_3 
       (.I0(\alu_out_q[20]_i_4_n_0 ),
        .I1(\alu_out_q[20]_i_5_n_0 ),
        .I2(\alu_out_q[31]_i_3_n_0 ),
        .I3(pcpi_rs2[12]),
        .I4(pcpi_rs1[20]),
        .I5(\alu_out_q[30]_i_7_n_0 ),
        .O(\alu_out_q[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1D1D1D00)) 
    \alu_out_q[20]_i_4 
       (.I0(\alu_out_q[21]_i_7_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[20]_i_6_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4540)) 
    \alu_out_q[20]_i_5 
       (.I0(\alu_out_q[30]_i_14_n_0 ),
        .I1(\alu_out_q[21]_i_6_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[20]_i_7_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[20]_i_6 
       (.I0(\alu_out_q[20]_i_8_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[22]_i_8_n_0 ),
        .O(\alu_out_q[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD1D1D1D1CCFF0033)) 
    \alu_out_q[20]_i_7 
       (.I0(\alu_out_q[22]_i_9_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[26]_i_8_n_0 ),
        .I3(\alu_out_q[20]_i_9_n_0 ),
        .I4(\alu_out_q[24]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[20]_i_8 
       (.I0(pcpi_rs1[5]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[13]),
        .I3(mem_la_wdata[4]),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[24]_i_8_n_0 ),
        .O(\alu_out_q[20]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00CF00DD)) 
    \alu_out_q[20]_i_9 
       (.I0(pcpi_rs1[20]),
        .I1(mem_la_wdata[4]),
        .I2(pcpi_rs1[28]),
        .I3(\alu_out_q[30]_i_23_n_0 ),
        .I4(mem_la_wdata[3]),
        .O(\alu_out_q[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[21]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[21]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[21]_i_3_n_0 ),
        .O(alu_out[21]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[21]_i_2 
       (.I0(pcpi_rs2[13]),
        .I1(pcpi_rs1[21]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB000B000B000B)) 
    \alu_out_q[21]_i_3 
       (.I0(\alu_out_q[21]_i_4_n_0 ),
        .I1(\alu_out_q[21]_i_5_n_0 ),
        .I2(instr_andi),
        .I3(instr_and),
        .I4(pcpi_rs1[21]),
        .I5(pcpi_rs2[13]),
        .O(\alu_out_q[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000003A)) 
    \alu_out_q[21]_i_4 
       (.I0(\alu_out_q[21]_i_6_n_0 ),
        .I1(\alu_out_q[22]_i_7_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h111FFF1F)) 
    \alu_out_q[21]_i_5 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(\alu_out_q[22]_i_6_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(\alu_out_q[21]_i_7_n_0 ),
        .O(\alu_out_q[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8B8BCCFF0033)) 
    \alu_out_q[21]_i_6 
       (.I0(\alu_out_q[23]_i_14_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[23]_i_15_n_0 ),
        .I3(\alu_out_q[21]_i_8_n_0 ),
        .I4(\alu_out_q[25]_i_8_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[21]_i_7 
       (.I0(\alu_out_q[23]_i_13_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[27]_i_14_n_0 ),
        .I3(\alu_out_q[21]_i_9_n_0 ),
        .I4(mem_la_wdata[1]),
        .O(\alu_out_q[21]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00CF00DD)) 
    \alu_out_q[21]_i_8 
       (.I0(pcpi_rs1[21]),
        .I1(mem_la_wdata[4]),
        .I2(pcpi_rs1[29]),
        .I3(\alu_out_q[30]_i_23_n_0 ),
        .I4(mem_la_wdata[3]),
        .O(\alu_out_q[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[21]_i_9 
       (.I0(pcpi_rs1[6]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[14]),
        .I3(mem_la_wdata[4]),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[25]_i_10_n_0 ),
        .O(\alu_out_q[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[22]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[22]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[22]_i_3_n_0 ),
        .O(alu_out[22]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[22]_i_2 
       (.I0(pcpi_rs2[14]),
        .I1(pcpi_rs1[22]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[22]_i_3 
       (.I0(pcpi_rs1[22]),
        .I1(pcpi_rs2[14]),
        .I2(\alu_out_q[22]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[22]_i_5_n_0 ),
        .O(\alu_out_q[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1D1D1D00)) 
    \alu_out_q[22]_i_4 
       (.I0(\alu_out_q[23]_i_11_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[22]_i_6_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[22]_i_5 
       (.I0(\alu_out_q[23]_i_12_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[22]_i_7_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[22]_i_6 
       (.I0(\alu_out_q[24]_i_8_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[28]_i_9_n_0 ),
        .I3(\alu_out_q[22]_i_8_n_0 ),
        .I4(mem_la_wdata[1]),
        .O(\alu_out_q[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC5C5C5C50F00FFF0)) 
    \alu_out_q[22]_i_7 
       (.I0(\alu_out_q[24]_i_9_n_0 ),
        .I1(\alu_out_q[28]_i_8_n_0 ),
        .I2(mem_la_wdata[2]),
        .I3(\alu_out_q[22]_i_9_n_0 ),
        .I4(\alu_out_q[26]_i_8_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[22]_i_8 
       (.I0(pcpi_rs1[7]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[15]),
        .I3(mem_la_wdata[4]),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[26]_i_10_n_0 ),
        .O(\alu_out_q[22]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00CF00DD)) 
    \alu_out_q[22]_i_9 
       (.I0(pcpi_rs1[22]),
        .I1(mem_la_wdata[4]),
        .I2(pcpi_rs1[30]),
        .I3(\alu_out_q[30]_i_23_n_0 ),
        .I4(mem_la_wdata[3]),
        .O(\alu_out_q[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B88888888)) 
    \alu_out_q[23]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[23]_i_3_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[23]_i_4_n_0 ),
        .O(alu_out[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[23]_i_10 
       (.I0(\alu_out_q[24]_i_7_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[23]_i_12_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[23]_i_11 
       (.I0(\alu_out_q[23]_i_13_n_0 ),
        .I1(\alu_out_q[27]_i_14_n_0 ),
        .I2(mem_la_wdata[1]),
        .I3(\alu_out_q[25]_i_10_n_0 ),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[29]_i_9_n_0 ),
        .O(\alu_out_q[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF000F0F5555CCCC)) 
    \alu_out_q[23]_i_12 
       (.I0(\alu_out_q[23]_i_14_n_0 ),
        .I1(\alu_out_q[23]_i_15_n_0 ),
        .I2(\alu_out_q[25]_i_8_n_0 ),
        .I3(\alu_out_q[25]_i_9_n_0 ),
        .I4(mem_la_wdata[2]),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[23]_i_13 
       (.I0(pcpi_rs1[8]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[0]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[16]),
        .O(\alu_out_q[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFF00000EEE44444)) 
    \alu_out_q[23]_i_14 
       (.I0(mem_la_wdata[3]),
        .I1(pcpi_rs1[27]),
        .I2(instr_srai),
        .I3(instr_sra),
        .I4(pcpi_rs1[31]),
        .I5(mem_la_wdata[4]),
        .O(\alu_out_q[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000FFFFF1111BBBB)) 
    \alu_out_q[23]_i_15 
       (.I0(mem_la_wdata[3]),
        .I1(pcpi_rs1[23]),
        .I2(instr_srai),
        .I3(instr_sra),
        .I4(pcpi_rs1[31]),
        .I5(mem_la_wdata[4]),
        .O(\alu_out_q[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[23]_i_3 
       (.I0(pcpi_rs2[15]),
        .I1(pcpi_rs1[23]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4FFF0F0F0F)) 
    \alu_out_q[23]_i_4 
       (.I0(\alu_out_q[23]_i_9_n_0 ),
        .I1(\alu_out_q[23]_i_10_n_0 ),
        .I2(\alu_out_q[31]_i_3_n_0 ),
        .I3(pcpi_rs2[15]),
        .I4(pcpi_rs1[23]),
        .I5(\alu_out_q[30]_i_7_n_0 ),
        .O(\alu_out_q[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_5 
       (.I0(pcpi_rs2[15]),
        .I1(instr_sub),
        .I2(pcpi_rs1[23]),
        .O(\alu_out_q[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_6 
       (.I0(pcpi_rs2[14]),
        .I1(instr_sub),
        .I2(pcpi_rs1[22]),
        .O(\alu_out_q[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_7 
       (.I0(pcpi_rs2[13]),
        .I1(instr_sub),
        .I2(pcpi_rs1[21]),
        .O(\alu_out_q[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_8 
       (.I0(pcpi_rs2[12]),
        .I1(instr_sub),
        .I2(pcpi_rs1[20]),
        .O(\alu_out_q[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h53535300)) 
    \alu_out_q[23]_i_9 
       (.I0(\alu_out_q[23]_i_11_n_0 ),
        .I1(\alu_out_q[24]_i_6_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[24]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[24]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[24]_i_3_n_0 ),
        .O(alu_out[24]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[24]_i_2 
       (.I0(pcpi_rs2[16]),
        .I1(pcpi_rs1[24]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[24]_i_3 
       (.I0(pcpi_rs1[24]),
        .I1(pcpi_rs2[16]),
        .I2(\alu_out_q[24]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[24]_i_5_n_0 ),
        .O(\alu_out_q[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1D1D1D00)) 
    \alu_out_q[24]_i_4 
       (.I0(\alu_out_q[25]_i_7_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[24]_i_6_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4405)) 
    \alu_out_q[24]_i_5 
       (.I0(\alu_out_q[30]_i_14_n_0 ),
        .I1(\alu_out_q[25]_i_6_n_0 ),
        .I2(\alu_out_q[24]_i_7_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[24]_i_6 
       (.I0(\alu_out_q[24]_i_8_n_0 ),
        .I1(\alu_out_q[28]_i_9_n_0 ),
        .I2(mem_la_wdata[1]),
        .I3(\alu_out_q[26]_i_10_n_0 ),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[30]_i_16_n_0 ),
        .O(\alu_out_q[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0505F505F)) 
    \alu_out_q[24]_i_7 
       (.I0(\alu_out_q[26]_i_8_n_0 ),
        .I1(\alu_out_q[29]_i_10_n_0 ),
        .I2(mem_la_wdata[1]),
        .I3(\alu_out_q[24]_i_9_n_0 ),
        .I4(\alu_out_q[28]_i_8_n_0 ),
        .I5(mem_la_wdata[2]),
        .O(\alu_out_q[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[24]_i_8 
       (.I0(pcpi_rs1[9]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[1]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[17]),
        .O(\alu_out_q[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF00000EEE44444)) 
    \alu_out_q[24]_i_9 
       (.I0(mem_la_wdata[3]),
        .I1(pcpi_rs1[24]),
        .I2(instr_srai),
        .I3(instr_sra),
        .I4(pcpi_rs1[31]),
        .I5(mem_la_wdata[4]),
        .O(\alu_out_q[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[25]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[25]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[25]_i_3_n_0 ),
        .O(alu_out[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[25]_i_10 
       (.I0(pcpi_rs1[10]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[2]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[18]),
        .O(\alu_out_q[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[25]_i_2 
       (.I0(pcpi_rs2[17]),
        .I1(pcpi_rs1[25]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB000B000B000B)) 
    \alu_out_q[25]_i_3 
       (.I0(\alu_out_q[25]_i_4_n_0 ),
        .I1(\alu_out_q[25]_i_5_n_0 ),
        .I2(instr_andi),
        .I3(instr_and),
        .I4(pcpi_rs1[25]),
        .I5(pcpi_rs2[17]),
        .O(\alu_out_q[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000B8)) 
    \alu_out_q[25]_i_4 
       (.I0(\alu_out_q[26]_i_6_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[25]_i_6_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h111FFF1F)) 
    \alu_out_q[25]_i_5 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(\alu_out_q[26]_i_7_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(\alu_out_q[25]_i_7_n_0 ),
        .O(\alu_out_q[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF3A003A)) 
    \alu_out_q[25]_i_6 
       (.I0(\alu_out_q[25]_i_8_n_0 ),
        .I1(\alu_out_q[25]_i_9_n_0 ),
        .I2(mem_la_wdata[2]),
        .I3(mem_la_wdata[1]),
        .I4(\alu_out_q[27]_i_13_n_0 ),
        .O(\alu_out_q[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[25]_i_7 
       (.I0(\alu_out_q[25]_i_10_n_0 ),
        .I1(\alu_out_q[29]_i_9_n_0 ),
        .I2(mem_la_wdata[1]),
        .I3(\alu_out_q[27]_i_14_n_0 ),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[30]_i_19_n_0 ),
        .O(\alu_out_q[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF00000EEE44444)) 
    \alu_out_q[25]_i_8 
       (.I0(mem_la_wdata[3]),
        .I1(pcpi_rs1[25]),
        .I2(instr_srai),
        .I3(instr_sra),
        .I4(pcpi_rs1[31]),
        .I5(mem_la_wdata[4]),
        .O(\alu_out_q[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000FFFFF111BBBBB)) 
    \alu_out_q[25]_i_9 
       (.I0(mem_la_wdata[3]),
        .I1(pcpi_rs1[29]),
        .I2(instr_srai),
        .I3(instr_sra),
        .I4(pcpi_rs1[31]),
        .I5(mem_la_wdata[4]),
        .O(\alu_out_q[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[26]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[26]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[26]_i_3_n_0 ),
        .O(alu_out[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[26]_i_10 
       (.I0(pcpi_rs1[11]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[3]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[19]),
        .O(\alu_out_q[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[26]_i_2 
       (.I0(pcpi_rs2[18]),
        .I1(pcpi_rs1[26]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB000B000B000B)) 
    \alu_out_q[26]_i_3 
       (.I0(\alu_out_q[26]_i_4_n_0 ),
        .I1(\alu_out_q[26]_i_5_n_0 ),
        .I2(instr_andi),
        .I3(instr_and),
        .I4(pcpi_rs1[26]),
        .I5(pcpi_rs2[18]),
        .O(\alu_out_q[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000B8)) 
    \alu_out_q[26]_i_4 
       (.I0(\alu_out_q[27]_i_11_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[26]_i_6_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h111FFF1F)) 
    \alu_out_q[26]_i_5 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(\alu_out_q[27]_i_12_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(\alu_out_q[26]_i_7_n_0 ),
        .O(\alu_out_q[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF3A003A)) 
    \alu_out_q[26]_i_6 
       (.I0(\alu_out_q[26]_i_8_n_0 ),
        .I1(\alu_out_q[29]_i_10_n_0 ),
        .I2(mem_la_wdata[2]),
        .I3(mem_la_wdata[1]),
        .I4(\alu_out_q[26]_i_9_n_0 ),
        .O(\alu_out_q[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[26]_i_7 
       (.I0(\alu_out_q[26]_i_10_n_0 ),
        .I1(\alu_out_q[30]_i_16_n_0 ),
        .I2(mem_la_wdata[1]),
        .I3(\alu_out_q[28]_i_9_n_0 ),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[30]_i_24_n_0 ),
        .O(\alu_out_q[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF00000EEE44444)) 
    \alu_out_q[26]_i_8 
       (.I0(mem_la_wdata[3]),
        .I1(pcpi_rs1[26]),
        .I2(instr_srai),
        .I3(instr_sra),
        .I4(pcpi_rs1[31]),
        .I5(mem_la_wdata[4]),
        .O(\alu_out_q[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFBA5510)) 
    \alu_out_q[26]_i_9 
       (.I0(mem_la_wdata[3]),
        .I1(mem_la_wdata[4]),
        .I2(pcpi_rs1[28]),
        .I3(\alu_out_q[30]_i_23_n_0 ),
        .I4(\alu_out_q[30]_i_12_n_0 ),
        .I5(mem_la_wdata[2]),
        .O(\alu_out_q[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[27]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[27]_i_3_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[27]_i_4_n_0 ),
        .O(alu_out[27]));
  LUT5 #(
    .INIT(32'h111FFF1F)) 
    \alu_out_q[27]_i_10 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(\alu_out_q[28]_i_7_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(\alu_out_q[27]_i_12_n_0 ),
        .O(\alu_out_q[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[27]_i_11 
       (.I0(\alu_out_q[29]_i_11_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[27]_i_13_n_0 ),
        .O(\alu_out_q[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[27]_i_12 
       (.I0(\alu_out_q[27]_i_14_n_0 ),
        .I1(\alu_out_q[30]_i_19_n_0 ),
        .I2(mem_la_wdata[1]),
        .I3(\alu_out_q[29]_i_9_n_0 ),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[30]_i_21_n_0 ),
        .O(\alu_out_q[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000032FE1010)) 
    \alu_out_q[27]_i_13 
       (.I0(mem_la_wdata[2]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[27]),
        .I3(\alu_out_q[27]_i_15_n_0 ),
        .I4(pcpi_rs1[31]),
        .I5(mem_la_wdata[4]),
        .O(\alu_out_q[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[27]_i_14 
       (.I0(pcpi_rs1[12]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[4]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[20]),
        .O(\alu_out_q[27]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \alu_out_q[27]_i_15 
       (.I0(instr_srai),
        .I1(instr_sra),
        .O(\alu_out_q[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[27]_i_3 
       (.I0(pcpi_rs2[19]),
        .I1(pcpi_rs1[27]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB000B000B000B)) 
    \alu_out_q[27]_i_4 
       (.I0(\alu_out_q[27]_i_9_n_0 ),
        .I1(\alu_out_q[27]_i_10_n_0 ),
        .I2(instr_andi),
        .I3(instr_and),
        .I4(pcpi_rs1[27]),
        .I5(pcpi_rs2[19]),
        .O(\alu_out_q[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_5 
       (.I0(pcpi_rs2[19]),
        .I1(instr_sub),
        .I2(pcpi_rs1[27]),
        .O(\alu_out_q[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_6 
       (.I0(pcpi_rs2[18]),
        .I1(instr_sub),
        .I2(pcpi_rs1[26]),
        .O(\alu_out_q[27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_7 
       (.I0(pcpi_rs2[17]),
        .I1(instr_sub),
        .I2(pcpi_rs1[25]),
        .O(\alu_out_q[27]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_8 
       (.I0(pcpi_rs2[16]),
        .I1(instr_sub),
        .I2(pcpi_rs1[24]),
        .O(\alu_out_q[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \alu_out_q[27]_i_9 
       (.I0(\alu_out_q[27]_i_11_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[28]_i_6_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[28]_i_1 
       (.I0(\alu_out_q_reg[31]_i_5_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[28]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[28]_i_3_n_0 ),
        .O(alu_out[28]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[28]_i_2 
       (.I0(pcpi_rs2[20]),
        .I1(pcpi_rs1[28]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB000B000B000B)) 
    \alu_out_q[28]_i_3 
       (.I0(\alu_out_q[28]_i_4_n_0 ),
        .I1(\alu_out_q[28]_i_5_n_0 ),
        .I2(instr_andi),
        .I3(instr_and),
        .I4(pcpi_rs1[28]),
        .I5(pcpi_rs2[20]),
        .O(\alu_out_q[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \alu_out_q[28]_i_4 
       (.I0(\alu_out_q[28]_i_6_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[29]_i_8_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h111FFF1F)) 
    \alu_out_q[28]_i_5 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(\alu_out_q[29]_i_6_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(\alu_out_q[28]_i_7_n_0 ),
        .O(\alu_out_q[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF004747)) 
    \alu_out_q[28]_i_6 
       (.I0(\alu_out_q[29]_i_10_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[28]_i_8_n_0 ),
        .I3(\alu_out_q[30]_i_12_n_0 ),
        .I4(mem_la_wdata[2]),
        .O(\alu_out_q[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[28]_i_7 
       (.I0(\alu_out_q[28]_i_9_n_0 ),
        .I1(\alu_out_q[30]_i_24_n_0 ),
        .I2(mem_la_wdata[1]),
        .I3(\alu_out_q[30]_i_16_n_0 ),
        .I4(mem_la_wdata[2]),
        .I5(\alu_out_q[30]_i_17_n_0 ),
        .O(\alu_out_q[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000FFFFF111BBBBB)) 
    \alu_out_q[28]_i_8 
       (.I0(mem_la_wdata[3]),
        .I1(pcpi_rs1[28]),
        .I2(instr_srai),
        .I3(instr_sra),
        .I4(pcpi_rs1[31]),
        .I5(mem_la_wdata[4]),
        .O(\alu_out_q[28]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[28]_i_9 
       (.I0(pcpi_rs1[13]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[5]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[21]),
        .O(\alu_out_q[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[29]_i_1 
       (.I0(\alu_out_q_reg[31]_i_5_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[29]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[29]_i_3_n_0 ),
        .O(alu_out[29]));
  LUT6 #(
    .INIT(64'h000FFFFF111BBBBB)) 
    \alu_out_q[29]_i_10 
       (.I0(mem_la_wdata[3]),
        .I1(pcpi_rs1[30]),
        .I2(instr_srai),
        .I3(instr_sra),
        .I4(pcpi_rs1[31]),
        .I5(mem_la_wdata[4]),
        .O(\alu_out_q[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFBA5510)) 
    \alu_out_q[29]_i_11 
       (.I0(mem_la_wdata[3]),
        .I1(mem_la_wdata[4]),
        .I2(pcpi_rs1[29]),
        .I3(\alu_out_q[30]_i_23_n_0 ),
        .I4(\alu_out_q[30]_i_12_n_0 ),
        .I5(mem_la_wdata[2]),
        .O(\alu_out_q[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[29]_i_2 
       (.I0(pcpi_rs2[21]),
        .I1(pcpi_rs1[29]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[29]_i_3 
       (.I0(pcpi_rs1[29]),
        .I1(pcpi_rs2[21]),
        .I2(\alu_out_q[29]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[29]_i_5_n_0 ),
        .O(\alu_out_q[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h53535300)) 
    \alu_out_q[29]_i_4 
       (.I0(\alu_out_q[29]_i_6_n_0 ),
        .I1(\alu_out_q[30]_i_8_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4540)) 
    \alu_out_q[29]_i_5 
       (.I0(\alu_out_q[30]_i_14_n_0 ),
        .I1(\alu_out_q[29]_i_7_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[29]_i_8_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[29]_i_6 
       (.I0(\alu_out_q[29]_i_9_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[30]_i_21_n_0 ),
        .I3(\alu_out_q[30]_i_19_n_0 ),
        .I4(\alu_out_q[30]_i_20_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F000B1B1B111)) 
    \alu_out_q[29]_i_7 
       (.I0(mem_la_wdata[1]),
        .I1(\alu_out_q[29]_i_10_n_0 ),
        .I2(pcpi_rs1[31]),
        .I3(instr_sra),
        .I4(instr_srai),
        .I5(mem_la_wdata[2]),
        .O(\alu_out_q[29]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[29]_i_8 
       (.I0(\alu_out_q[30]_i_13_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[29]_i_11_n_0 ),
        .O(\alu_out_q[29]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[29]_i_9 
       (.I0(pcpi_rs1[14]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[6]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[22]),
        .O(\alu_out_q[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[2]_i_1 
       (.I0(\alu_out_q_reg[3]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[2]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[2]_i_3_n_0 ),
        .O(alu_out[2]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[2]_i_2 
       (.I0(mem_la_wdata[2]),
        .I1(pcpi_rs1[2]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[2]_i_3 
       (.I0(pcpi_rs1[2]),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[2]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[2]_i_5_n_0 ),
        .O(\alu_out_q[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3A3A3A00)) 
    \alu_out_q[2]_i_4 
       (.I0(\alu_out_q[3]_i_11_n_0 ),
        .I1(\alu_out_q[2]_i_6_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[2]_i_5 
       (.I0(\alu_out_q[3]_i_12_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[2]_i_7_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \alu_out_q[2]_i_6 
       (.I0(mem_la_wdata[1]),
        .I1(mem_la_wdata[3]),
        .I2(mem_la_wdata[4]),
        .I3(pcpi_rs1[1]),
        .I4(mem_la_wdata[2]),
        .O(\alu_out_q[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC5FFC500)) 
    \alu_out_q[2]_i_7 
       (.I0(\alu_out_q[4]_i_8_n_0 ),
        .I1(\alu_out_q[8]_i_9_n_0 ),
        .I2(mem_la_wdata[2]),
        .I3(mem_la_wdata[1]),
        .I4(\alu_out_q[2]_i_8_n_0 ),
        .O(\alu_out_q[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[2]_i_8 
       (.I0(\alu_out_q[6]_i_8_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[2]_i_9_n_0 ),
        .O(\alu_out_q[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \alu_out_q[2]_i_9 
       (.I0(pcpi_rs1[26]),
        .I1(pcpi_rs1[10]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[18]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[2]),
        .O(\alu_out_q[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AABFAABF)) 
    \alu_out_q[30]_i_1 
       (.I0(\alu_out_q[30]_i_2_n_0 ),
        .I1(\alu_out_q[30]_i_3_n_0 ),
        .I2(\alu_out_q[30]_i_4_n_0 ),
        .I3(\alu_out_q[30]_i_5_n_0 ),
        .I4(\alu_out_q_reg[31]_i_5_n_5 ),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub),
        .O(alu_out[30]));
  LUT6 #(
    .INIT(64'hFFFF0000FFBA5510)) 
    \alu_out_q[30]_i_10 
       (.I0(mem_la_wdata[3]),
        .I1(mem_la_wdata[4]),
        .I2(pcpi_rs1[30]),
        .I3(\alu_out_q[30]_i_23_n_0 ),
        .I4(\alu_out_q[30]_i_12_n_0 ),
        .I5(mem_la_wdata[2]),
        .O(\alu_out_q[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \alu_out_q[30]_i_11 
       (.I0(instr_srai),
        .I1(instr_srli),
        .I2(instr_sra),
        .I3(instr_srl),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[30]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \alu_out_q[30]_i_12 
       (.I0(pcpi_rs1[31]),
        .I1(instr_sra),
        .I2(instr_srai),
        .O(\alu_out_q[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F000F0F0F010)) 
    \alu_out_q[30]_i_13 
       (.I0(mem_la_wdata[3]),
        .I1(mem_la_wdata[4]),
        .I2(pcpi_rs1[31]),
        .I3(instr_sra),
        .I4(instr_srai),
        .I5(mem_la_wdata[2]),
        .O(\alu_out_q[30]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \alu_out_q[30]_i_14 
       (.I0(instr_srl),
        .I1(instr_sra),
        .I2(instr_srli),
        .I3(instr_srai),
        .O(\alu_out_q[30]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \alu_out_q[30]_i_15 
       (.I0(instr_sll),
        .I1(instr_slli),
        .O(\alu_out_q[30]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[30]_i_16 
       (.I0(pcpi_rs1[15]),
        .I1(mem_la_wdata[3]),
        .I2(pcpi_rs1[7]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[23]),
        .O(\alu_out_q[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[30]_i_17 
       (.I0(pcpi_rs1[3]),
        .I1(pcpi_rs1[19]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[11]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[27]),
        .O(\alu_out_q[30]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[30]_i_18 
       (.I0(\alu_out_q[30]_i_24_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[30]_i_25_n_0 ),
        .O(\alu_out_q[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[30]_i_19 
       (.I0(pcpi_rs1[0]),
        .I1(pcpi_rs1[16]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[8]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[24]),
        .O(\alu_out_q[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E6E6E606)) 
    \alu_out_q[30]_i_2 
       (.I0(pcpi_rs1[30]),
        .I1(pcpi_rs2[22]),
        .I2(\alu_out_q[30]_i_6_n_0 ),
        .I3(instr_ori),
        .I4(instr_or),
        .I5(is_compare),
        .O(\alu_out_q[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[30]_i_20 
       (.I0(pcpi_rs1[4]),
        .I1(pcpi_rs1[20]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[12]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[28]),
        .O(\alu_out_q[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[30]_i_21 
       (.I0(pcpi_rs1[2]),
        .I1(pcpi_rs1[18]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[10]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[26]),
        .O(\alu_out_q[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[30]_i_22 
       (.I0(pcpi_rs1[6]),
        .I1(pcpi_rs1[22]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[14]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[30]),
        .O(\alu_out_q[30]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \alu_out_q[30]_i_23 
       (.I0(mem_la_wdata[4]),
        .I1(pcpi_rs1[31]),
        .I2(instr_sra),
        .I3(instr_srai),
        .O(\alu_out_q[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[30]_i_24 
       (.I0(pcpi_rs1[1]),
        .I1(pcpi_rs1[17]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[9]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[25]),
        .O(\alu_out_q[30]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[30]_i_25 
       (.I0(pcpi_rs1[5]),
        .I1(pcpi_rs1[21]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[13]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[29]),
        .O(\alu_out_q[30]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h02AA020202AAAAAA)) 
    \alu_out_q[30]_i_3 
       (.I0(\alu_out_q[30]_i_7_n_0 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\alu_out_q[30]_i_8_n_0 ),
        .I4(mem_la_wdata[0]),
        .I5(\alu_out_q[30]_i_9_n_0 ),
        .O(\alu_out_q[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCCDFFCDFCFDFFFD)) 
    \alu_out_q[30]_i_4 
       (.I0(\alu_out_q[30]_i_10_n_0 ),
        .I1(\alu_out_q[30]_i_11_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(mem_la_wdata[1]),
        .I4(\alu_out_q[30]_i_12_n_0 ),
        .I5(\alu_out_q[30]_i_13_n_0 ),
        .O(\alu_out_q[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF7070707FFFFFFFF)) 
    \alu_out_q[30]_i_5 
       (.I0(pcpi_rs2[22]),
        .I1(pcpi_rs1[30]),
        .I2(\alu_out_q[30]_i_7_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(\alu_out_q[30]_i_15_n_0 ),
        .I5(\alu_out_q[31]_i_3_n_0 ),
        .O(\alu_out_q[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \alu_out_q[30]_i_6 
       (.I0(instr_xori),
        .I1(instr_xor),
        .O(\alu_out_q[30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \alu_out_q[30]_i_7 
       (.I0(instr_andi),
        .I1(instr_and),
        .O(\alu_out_q[30]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[30]_i_8 
       (.I0(\alu_out_q[30]_i_16_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[30]_i_17_n_0 ),
        .I3(mem_la_wdata[1]),
        .I4(\alu_out_q[30]_i_18_n_0 ),
        .O(\alu_out_q[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \alu_out_q[30]_i_9 
       (.I0(\alu_out_q[30]_i_19_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[30]_i_20_n_0 ),
        .I3(mem_la_wdata[1]),
        .I4(\alu_out_q[30]_i_21_n_0 ),
        .I5(\alu_out_q[30]_i_22_n_0 ),
        .O(\alu_out_q[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000F100F100)) 
    \alu_out_q[31]_i_1 
       (.I0(is_compare),
        .I1(\alu_out_q[31]_i_2_n_0 ),
        .I2(\alu_out_q[31]_i_3_n_0 ),
        .I3(\alu_out_q[31]_i_4_n_0 ),
        .I4(\alu_out_q_reg[31]_i_5_n_4 ),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub),
        .O(alu_out[31]));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_10 
       (.I0(pcpi_rs2[20]),
        .I1(instr_sub),
        .I2(pcpi_rs1[28]),
        .O(\alu_out_q[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \alu_out_q[31]_i_11 
       (.I0(mem_la_wdata[0]),
        .I1(\alu_out_q[31]_i_13_n_0 ),
        .I2(mem_la_wdata[2]),
        .I3(\alu_out_q[30]_i_17_n_0 ),
        .I4(mem_la_wdata[1]),
        .I5(\alu_out_q[30]_i_18_n_0 ),
        .O(\alu_out_q[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAA22222)) 
    \alu_out_q[31]_i_12 
       (.I0(\alu_out_q[31]_i_14_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(instr_srai),
        .I3(instr_sra),
        .I4(pcpi_rs1[31]),
        .I5(\alu_out_q[30]_i_14_n_0 ),
        .O(\alu_out_q[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_13 
       (.I0(pcpi_rs1[7]),
        .I1(pcpi_rs1[23]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[15]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[31]),
        .O(\alu_out_q[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0010)) 
    \alu_out_q[31]_i_14 
       (.I0(mem_la_wdata[2]),
        .I1(mem_la_wdata[4]),
        .I2(pcpi_rs1[31]),
        .I3(mem_la_wdata[3]),
        .I4(\alu_out_q[30]_i_12_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[31]_i_2 
       (.I0(pcpi_rs2[23]),
        .I1(pcpi_rs1[31]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \alu_out_q[31]_i_3 
       (.I0(instr_xor),
        .I1(instr_xori),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(is_compare),
        .O(\alu_out_q[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFBBBFBBBBBBB)) 
    \alu_out_q[31]_i_4 
       (.I0(\alu_out_q[31]_i_6_n_0 ),
        .I1(\alu_out_q[31]_i_3_n_0 ),
        .I2(pcpi_rs2[23]),
        .I3(pcpi_rs1[31]),
        .I4(instr_and),
        .I5(instr_andi),
        .O(\alu_out_q[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00D5000000D500)) 
    \alu_out_q[31]_i_6 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[30]_i_9_n_0 ),
        .I3(\alu_out_q[30]_i_7_n_0 ),
        .I4(\alu_out_q[30]_i_15_n_0 ),
        .I5(\alu_out_q[31]_i_12_n_0 ),
        .O(\alu_out_q[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_7 
       (.I0(instr_sub),
        .I1(pcpi_rs2[23]),
        .I2(pcpi_rs1[31]),
        .O(\alu_out_q[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_8 
       (.I0(pcpi_rs2[22]),
        .I1(instr_sub),
        .I2(pcpi_rs1[30]),
        .O(\alu_out_q[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_9 
       (.I0(pcpi_rs2[21]),
        .I1(instr_sub),
        .I2(pcpi_rs1[29]),
        .O(\alu_out_q[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[3]_i_1 
       (.I0(\alu_out_q_reg[3]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[3]_i_3_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[3]_i_4_n_0 ),
        .O(alu_out[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[3]_i_10 
       (.I0(\alu_out_q[4]_i_7_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[3]_i_12_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \alu_out_q[3]_i_11 
       (.I0(pcpi_rs1[0]),
        .I1(mem_la_wdata[1]),
        .I2(mem_la_wdata[2]),
        .I3(pcpi_rs1[2]),
        .I4(mem_la_wdata[4]),
        .I5(mem_la_wdata[3]),
        .O(\alu_out_q[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[3]_i_12 
       (.I0(\alu_out_q[7]_i_14_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[3]_i_13_n_0 ),
        .I3(\alu_out_q[9]_i_9_n_0 ),
        .I4(\alu_out_q[5]_i_8_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \alu_out_q[3]_i_13 
       (.I0(pcpi_rs1[27]),
        .I1(pcpi_rs1[11]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[19]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[3]),
        .O(\alu_out_q[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[3]_i_3 
       (.I0(mem_la_wdata[3]),
        .I1(pcpi_rs1[3]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[3]_i_4 
       (.I0(pcpi_rs1[3]),
        .I1(mem_la_wdata[3]),
        .I2(\alu_out_q[3]_i_9_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[3]_i_10_n_0 ),
        .O(\alu_out_q[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[3]_i_5 
       (.I0(mem_la_wdata[3]),
        .I1(instr_sub),
        .I2(pcpi_rs1[3]),
        .O(\alu_out_q[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[3]_i_6 
       (.I0(mem_la_wdata[2]),
        .I1(instr_sub),
        .I2(pcpi_rs1[2]),
        .O(\alu_out_q[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[3]_i_7 
       (.I0(mem_la_wdata[1]),
        .I1(instr_sub),
        .I2(pcpi_rs1[1]),
        .O(\alu_out_q[3]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \alu_out_q[3]_i_8 
       (.I0(mem_la_wdata[0]),
        .O(\alu_out_q[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00E00)) 
    \alu_out_q[3]_i_9 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[4]_i_6_n_0 ),
        .I4(\alu_out_q[3]_i_11_n_0 ),
        .O(\alu_out_q[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B888B8B)) 
    \alu_out_q[4]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[4]_i_2_n_0 ),
        .I3(\alu_out_q[4]_i_3_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .O(alu_out[4]));
  LUT6 #(
    .INIT(64'hABABABAAEBEBEBEB)) 
    \alu_out_q[4]_i_2 
       (.I0(is_compare),
        .I1(mem_la_wdata[4]),
        .I2(pcpi_rs1[4]),
        .I3(instr_ori),
        .I4(instr_or),
        .I5(\alu_out_q[30]_i_6_n_0 ),
        .O(\alu_out_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[4]_i_3 
       (.I0(pcpi_rs1[4]),
        .I1(mem_la_wdata[4]),
        .I2(\alu_out_q[4]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[4]_i_5_n_0 ),
        .O(\alu_out_q[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    \alu_out_q[4]_i_4 
       (.I0(\alu_out_q[5]_i_6_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[4]_i_6_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[4]_i_5 
       (.I0(\alu_out_q[5]_i_7_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[4]_i_7_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \alu_out_q[4]_i_6 
       (.I0(pcpi_rs1[1]),
        .I1(mem_la_wdata[1]),
        .I2(mem_la_wdata[2]),
        .I3(pcpi_rs1[3]),
        .I4(mem_la_wdata[4]),
        .I5(mem_la_wdata[3]),
        .O(\alu_out_q[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8CCFF0033)) 
    \alu_out_q[4]_i_7 
       (.I0(\alu_out_q[10]_i_9_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[6]_i_8_n_0 ),
        .I3(\alu_out_q[4]_i_8_n_0 ),
        .I4(\alu_out_q[8]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \alu_out_q[4]_i_8 
       (.I0(pcpi_rs1[20]),
        .I1(pcpi_rs1[4]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[28]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[12]),
        .O(\alu_out_q[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[5]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[5]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[5]_i_3_n_0 ),
        .O(alu_out[5]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[5]_i_2 
       (.I0(mem_la_wdata[5]),
        .I1(pcpi_rs1[5]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[5]_i_3 
       (.I0(pcpi_rs1[5]),
        .I1(mem_la_wdata[5]),
        .I2(\alu_out_q[5]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[5]_i_5_n_0 ),
        .O(\alu_out_q[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B800)) 
    \alu_out_q[5]_i_4 
       (.I0(\alu_out_q[5]_i_6_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[6]_i_6_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[5]_i_5 
       (.I0(\alu_out_q[6]_i_7_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[5]_i_7_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \alu_out_q[5]_i_6 
       (.I0(mem_la_wdata[2]),
        .I1(pcpi_rs1[2]),
        .I2(mem_la_wdata[4]),
        .I3(mem_la_wdata[3]),
        .I4(mem_la_wdata[1]),
        .I5(\alu_out_q[7]_i_13_n_0 ),
        .O(\alu_out_q[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[5]_i_7 
       (.I0(\alu_out_q[11]_i_14_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[7]_i_14_n_0 ),
        .I3(\alu_out_q[9]_i_9_n_0 ),
        .I4(\alu_out_q[5]_i_8_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \alu_out_q[5]_i_8 
       (.I0(pcpi_rs1[29]),
        .I1(pcpi_rs1[13]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[5]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[21]),
        .O(\alu_out_q[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[6]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[6]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[6]_i_3_n_0 ),
        .O(alu_out[6]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[6]_i_2 
       (.I0(mem_la_wdata[6]),
        .I1(pcpi_rs1[6]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[6]_i_3 
       (.I0(pcpi_rs1[6]),
        .I1(mem_la_wdata[6]),
        .I2(\alu_out_q[6]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[6]_i_5_n_0 ),
        .O(\alu_out_q[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B800)) 
    \alu_out_q[6]_i_4 
       (.I0(\alu_out_q[6]_i_6_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[7]_i_11_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[6]_i_5 
       (.I0(\alu_out_q[7]_i_12_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[6]_i_7_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \alu_out_q[6]_i_6 
       (.I0(mem_la_wdata[2]),
        .I1(pcpi_rs1[3]),
        .I2(mem_la_wdata[4]),
        .I3(mem_la_wdata[3]),
        .I4(mem_la_wdata[1]),
        .I5(\alu_out_q[8]_i_8_n_0 ),
        .O(\alu_out_q[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[6]_i_7 
       (.I0(\alu_out_q[10]_i_9_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[6]_i_8_n_0 ),
        .I3(\alu_out_q[12]_i_9_n_0 ),
        .I4(\alu_out_q[8]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \alu_out_q[6]_i_8 
       (.I0(pcpi_rs1[30]),
        .I1(pcpi_rs1[14]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[6]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[22]),
        .O(\alu_out_q[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[7]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[7]_i_3_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[7]_i_4_n_0 ),
        .O(alu_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0047)) 
    \alu_out_q[7]_i_10 
       (.I0(\alu_out_q[8]_i_7_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[7]_i_12_n_0 ),
        .I3(\alu_out_q[30]_i_14_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[7]_i_11 
       (.I0(\alu_out_q[7]_i_13_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[9]_i_8_n_0 ),
        .O(\alu_out_q[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[7]_i_12 
       (.I0(\alu_out_q[11]_i_14_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[7]_i_14_n_0 ),
        .I3(\alu_out_q[13]_i_9_n_0 ),
        .I4(\alu_out_q[9]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \alu_out_q[7]_i_13 
       (.I0(pcpi_rs1[0]),
        .I1(mem_la_wdata[2]),
        .I2(mem_la_wdata[3]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[4]),
        .O(\alu_out_q[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \alu_out_q[7]_i_14 
       (.I0(pcpi_rs1[31]),
        .I1(pcpi_rs1[15]),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[7]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[23]),
        .O(\alu_out_q[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[7]_i_3 
       (.I0(mem_la_wdata[7]),
        .I1(pcpi_rs1[7]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[7]_i_4 
       (.I0(pcpi_rs1[7]),
        .I1(mem_la_wdata[7]),
        .I2(\alu_out_q[7]_i_9_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[7]_i_10_n_0 ),
        .O(\alu_out_q[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_5 
       (.I0(mem_la_wdata[7]),
        .I1(instr_sub),
        .I2(pcpi_rs1[7]),
        .O(\alu_out_q[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_6 
       (.I0(mem_la_wdata[6]),
        .I1(instr_sub),
        .I2(pcpi_rs1[6]),
        .O(\alu_out_q[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_7 
       (.I0(mem_la_wdata[5]),
        .I1(instr_sub),
        .I2(pcpi_rs1[5]),
        .O(\alu_out_q[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_8 
       (.I0(mem_la_wdata[4]),
        .I1(instr_sub),
        .I2(pcpi_rs1[4]),
        .O(\alu_out_q[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00E00)) 
    \alu_out_q[7]_i_9 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[8]_i_6_n_0 ),
        .I4(\alu_out_q[7]_i_11_n_0 ),
        .O(\alu_out_q[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[8]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[8]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[8]_i_3_n_0 ),
        .O(alu_out[8]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[8]_i_2 
       (.I0(pcpi_rs2[0]),
        .I1(pcpi_rs1[8]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[8]_i_3 
       (.I0(pcpi_rs1[8]),
        .I1(pcpi_rs2[0]),
        .I2(\alu_out_q[8]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[8]_i_5_n_0 ),
        .O(\alu_out_q[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    \alu_out_q[8]_i_4 
       (.I0(\alu_out_q[9]_i_6_n_0 ),
        .I1(mem_la_wdata[0]),
        .I2(\alu_out_q[8]_i_6_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4405)) 
    \alu_out_q[8]_i_5 
       (.I0(\alu_out_q[30]_i_14_n_0 ),
        .I1(\alu_out_q[9]_i_7_n_0 ),
        .I2(\alu_out_q[8]_i_7_n_0 ),
        .I3(mem_la_wdata[0]),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[8]_i_6 
       (.I0(\alu_out_q[8]_i_8_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[10]_i_8_n_0 ),
        .O(\alu_out_q[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[8]_i_7 
       (.I0(\alu_out_q[14]_i_9_n_0 ),
        .I1(mem_la_wdata[2]),
        .I2(\alu_out_q[10]_i_9_n_0 ),
        .I3(\alu_out_q[12]_i_9_n_0 ),
        .I4(\alu_out_q[8]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \alu_out_q[8]_i_8 
       (.I0(pcpi_rs1[1]),
        .I1(mem_la_wdata[2]),
        .I2(mem_la_wdata[3]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[5]),
        .O(\alu_out_q[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[8]_i_9 
       (.I0(pcpi_rs1[16]),
        .I1(\alu_out_q[30]_i_23_n_0 ),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[24]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[8]),
        .O(\alu_out_q[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB888B8888888B)) 
    \alu_out_q[9]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[9]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_3_n_0 ),
        .I5(\alu_out_q[9]_i_3_n_0 ),
        .O(alu_out[9]));
  LUT6 #(
    .INIT(64'h999199919991999F)) 
    \alu_out_q[9]_i_2 
       (.I0(pcpi_rs2[1]),
        .I1(pcpi_rs1[9]),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888880F88888800)) 
    \alu_out_q[9]_i_3 
       (.I0(pcpi_rs1[9]),
        .I1(pcpi_rs2[1]),
        .I2(\alu_out_q[9]_i_4_n_0 ),
        .I3(instr_and),
        .I4(instr_andi),
        .I5(\alu_out_q[9]_i_5_n_0 ),
        .O(\alu_out_q[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEE0EE000)) 
    \alu_out_q[9]_i_4 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[9]_i_6_n_0 ),
        .I4(\alu_out_q[10]_i_6_n_0 ),
        .O(\alu_out_q[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4540)) 
    \alu_out_q[9]_i_5 
       (.I0(\alu_out_q[30]_i_14_n_0 ),
        .I1(\alu_out_q[10]_i_7_n_0 ),
        .I2(mem_la_wdata[0]),
        .I3(\alu_out_q[9]_i_7_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[9]_i_6 
       (.I0(\alu_out_q[9]_i_8_n_0 ),
        .I1(mem_la_wdata[1]),
        .I2(\alu_out_q[11]_i_13_n_0 ),
        .O(\alu_out_q[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3535353500F00FFF)) 
    \alu_out_q[9]_i_7 
       (.I0(\alu_out_q[11]_i_14_n_0 ),
        .I1(\alu_out_q[15]_i_14_n_0 ),
        .I2(mem_la_wdata[2]),
        .I3(\alu_out_q[13]_i_9_n_0 ),
        .I4(\alu_out_q[9]_i_9_n_0 ),
        .I5(mem_la_wdata[1]),
        .O(\alu_out_q[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \alu_out_q[9]_i_8 
       (.I0(pcpi_rs1[2]),
        .I1(mem_la_wdata[2]),
        .I2(mem_la_wdata[3]),
        .I3(mem_la_wdata[4]),
        .I4(pcpi_rs1[6]),
        .O(\alu_out_q[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[9]_i_9 
       (.I0(pcpi_rs1[17]),
        .I1(\alu_out_q[30]_i_23_n_0 ),
        .I2(mem_la_wdata[3]),
        .I3(pcpi_rs1[25]),
        .I4(mem_la_wdata[4]),
        .I5(pcpi_rs1[9]),
        .O(\alu_out_q[9]_i_9_n_0 ));
  FDRE \alu_out_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[0]),
        .Q(alu_out_q[0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[0]_i_10 
       (.CI(\alu_out_q_reg[0]_i_34_n_0 ),
        .CO({\alu_out_q_reg[0]_i_10_n_0 ,\alu_out_q_reg[0]_i_10_n_1 ,\alu_out_q_reg[0]_i_10_n_2 ,\alu_out_q_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alu_out_q_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\alu_out_q[0]_i_35_n_0 ,\alu_out_q[0]_i_36_n_0 ,\alu_out_q[0]_i_37_n_0 ,\alu_out_q[0]_i_38_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[0]_i_14 
       (.CI(\alu_out_q_reg[0]_i_39_n_0 ),
        .CO({\alu_out_q_reg[0]_i_14_n_0 ,\alu_out_q_reg[0]_i_14_n_1 ,\alu_out_q_reg[0]_i_14_n_2 ,\alu_out_q_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\alu_out_q[0]_i_40_n_0 ,\alu_out_q[0]_i_41_n_0 ,\alu_out_q[0]_i_42_n_0 ,\alu_out_q[0]_i_43_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\alu_out_q[0]_i_44_n_0 ,\alu_out_q[0]_i_45_n_0 ,\alu_out_q[0]_i_46_n_0 ,\alu_out_q[0]_i_47_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[0]_i_25 
       (.CI(\alu_out_q_reg[0]_i_49_n_0 ),
        .CO({\alu_out_q_reg[0]_i_25_n_0 ,\alu_out_q_reg[0]_i_25_n_1 ,\alu_out_q_reg[0]_i_25_n_2 ,\alu_out_q_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\alu_out_q[0]_i_50_n_0 ,\alu_out_q[0]_i_51_n_0 ,\alu_out_q[0]_i_52_n_0 ,\alu_out_q[0]_i_53_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_25_O_UNCONNECTED [3:0]),
        .S({\alu_out_q[0]_i_54_n_0 ,\alu_out_q[0]_i_55_n_0 ,\alu_out_q[0]_i_56_n_0 ,\alu_out_q[0]_i_57_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[0]_i_34 
       (.CI(1'b0),
        .CO({\alu_out_q_reg[0]_i_34_n_0 ,\alu_out_q_reg[0]_i_34_n_1 ,\alu_out_q_reg[0]_i_34_n_2 ,\alu_out_q_reg[0]_i_34_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alu_out_q_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S({\alu_out_q[0]_i_58_n_0 ,\alu_out_q[0]_i_59_n_0 ,\alu_out_q[0]_i_60_n_0 ,\alu_out_q[0]_i_61_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[0]_i_39 
       (.CI(\alu_out_q_reg[0]_i_62_n_0 ),
        .CO({\alu_out_q_reg[0]_i_39_n_0 ,\alu_out_q_reg[0]_i_39_n_1 ,\alu_out_q_reg[0]_i_39_n_2 ,\alu_out_q_reg[0]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\alu_out_q[0]_i_63_n_0 ,\alu_out_q[0]_i_64_n_0 ,\alu_out_q[0]_i_65_n_0 ,\alu_out_q[0]_i_66_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_39_O_UNCONNECTED [3:0]),
        .S({\alu_out_q[0]_i_67_n_0 ,\alu_out_q[0]_i_68_n_0 ,\alu_out_q[0]_i_69_n_0 ,\alu_out_q[0]_i_70_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[0]_i_49 
       (.CI(\alu_out_q_reg[0]_i_72_n_0 ),
        .CO({\alu_out_q_reg[0]_i_49_n_0 ,\alu_out_q_reg[0]_i_49_n_1 ,\alu_out_q_reg[0]_i_49_n_2 ,\alu_out_q_reg[0]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\alu_out_q[0]_i_73_n_0 ,\alu_out_q[0]_i_74_n_0 ,\alu_out_q[0]_i_75_n_0 ,\alu_out_q[0]_i_76_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_49_O_UNCONNECTED [3:0]),
        .S({\alu_out_q[0]_i_77_n_0 ,\alu_out_q[0]_i_78_n_0 ,\alu_out_q[0]_i_79_n_0 ,\alu_out_q[0]_i_80_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[0]_i_6 
       (.CI(\alu_out_q_reg[0]_i_10_n_0 ),
        .CO({\NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED [3],data0,\alu_out_q_reg[0]_i_6_n_2 ,\alu_out_q_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\alu_out_q[0]_i_11_n_0 ,\alu_out_q[0]_i_12_n_0 ,\alu_out_q[0]_i_13_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[0]_i_62 
       (.CI(1'b0),
        .CO({\alu_out_q_reg[0]_i_62_n_0 ,\alu_out_q_reg[0]_i_62_n_1 ,\alu_out_q_reg[0]_i_62_n_2 ,\alu_out_q_reg[0]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\alu_out_q[0]_i_81_n_0 ,\alu_out_q[0]_i_82_n_0 ,\alu_out_q[0]_i_83_n_0 ,\alu_out_q[0]_i_84_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_62_O_UNCONNECTED [3:0]),
        .S({\alu_out_q[0]_i_85_n_0 ,\alu_out_q[0]_i_86_n_0 ,\alu_out_q[0]_i_87_n_0 ,\alu_out_q[0]_i_88_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[0]_i_7 
       (.CI(\alu_out_q_reg[0]_i_14_n_0 ),
        .CO({data4,\alu_out_q_reg[0]_i_7_n_1 ,\alu_out_q_reg[0]_i_7_n_2 ,\alu_out_q_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\alu_out_q[0]_i_15_n_0 ,\alu_out_q[0]_i_16_n_0 ,\alu_out_q[0]_i_17_n_0 ,\alu_out_q[0]_i_18_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\alu_out_q[0]_i_19_n_0 ,\alu_out_q[0]_i_20_n_0 ,\alu_out_q[0]_i_21_n_0 ,\alu_out_q[0]_i_22_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[0]_i_72 
       (.CI(1'b0),
        .CO({\alu_out_q_reg[0]_i_72_n_0 ,\alu_out_q_reg[0]_i_72_n_1 ,\alu_out_q_reg[0]_i_72_n_2 ,\alu_out_q_reg[0]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({\alu_out_q[0]_i_89_n_0 ,\alu_out_q[0]_i_90_n_0 ,\alu_out_q[0]_i_91_n_0 ,\alu_out_q[0]_i_92_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_72_O_UNCONNECTED [3:0]),
        .S({\alu_out_q[0]_i_93_n_0 ,\alu_out_q[0]_i_94_n_0 ,\alu_out_q[0]_i_95_n_0 ,\alu_out_q[0]_i_96_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[0]_i_9 
       (.CI(\alu_out_q_reg[0]_i_25_n_0 ),
        .CO({data5,\alu_out_q_reg[0]_i_9_n_1 ,\alu_out_q_reg[0]_i_9_n_2 ,\alu_out_q_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\alu_out_q[0]_i_26_n_0 ,\alu_out_q[0]_i_27_n_0 ,\alu_out_q[0]_i_28_n_0 ,\alu_out_q[0]_i_29_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\alu_out_q[0]_i_30_n_0 ,\alu_out_q[0]_i_31_n_0 ,\alu_out_q[0]_i_32_n_0 ,\alu_out_q[0]_i_33_n_0 }));
  FDRE \alu_out_q_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[10]),
        .Q(alu_out_q[10]),
        .R(1'b0));
  FDRE \alu_out_q_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[11]),
        .Q(alu_out_q[11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[11]_i_2 
       (.CI(\alu_out_q_reg[7]_i_2_n_0 ),
        .CO({\alu_out_q_reg[11]_i_2_n_0 ,\alu_out_q_reg[11]_i_2_n_1 ,\alu_out_q_reg[11]_i_2_n_2 ,\alu_out_q_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[11:8]),
        .O({\alu_out_q_reg[11]_i_2_n_4 ,\alu_out_q_reg[11]_i_2_n_5 ,\alu_out_q_reg[11]_i_2_n_6 ,\alu_out_q_reg[11]_i_2_n_7 }),
        .S({\alu_out_q[11]_i_5_n_0 ,\alu_out_q[11]_i_6_n_0 ,\alu_out_q[11]_i_7_n_0 ,\alu_out_q[11]_i_8_n_0 }));
  FDRE \alu_out_q_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[12]),
        .Q(alu_out_q[12]),
        .R(1'b0));
  FDRE \alu_out_q_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[13]),
        .Q(alu_out_q[13]),
        .R(1'b0));
  FDRE \alu_out_q_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[14]),
        .Q(alu_out_q[14]),
        .R(1'b0));
  FDRE \alu_out_q_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[15]),
        .Q(alu_out_q[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[15]_i_2 
       (.CI(\alu_out_q_reg[11]_i_2_n_0 ),
        .CO({\alu_out_q_reg[15]_i_2_n_0 ,\alu_out_q_reg[15]_i_2_n_1 ,\alu_out_q_reg[15]_i_2_n_2 ,\alu_out_q_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[15:12]),
        .O({\alu_out_q_reg[15]_i_2_n_4 ,\alu_out_q_reg[15]_i_2_n_5 ,\alu_out_q_reg[15]_i_2_n_6 ,\alu_out_q_reg[15]_i_2_n_7 }),
        .S({\alu_out_q[15]_i_5_n_0 ,\alu_out_q[15]_i_6_n_0 ,\alu_out_q[15]_i_7_n_0 ,\alu_out_q[15]_i_8_n_0 }));
  FDRE \alu_out_q_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[16]),
        .Q(alu_out_q[16]),
        .R(1'b0));
  FDRE \alu_out_q_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[17]),
        .Q(alu_out_q[17]),
        .R(1'b0));
  FDRE \alu_out_q_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[18]),
        .Q(alu_out_q[18]),
        .R(1'b0));
  FDRE \alu_out_q_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[19]),
        .Q(alu_out_q[19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[19]_i_2 
       (.CI(\alu_out_q_reg[15]_i_2_n_0 ),
        .CO({\alu_out_q_reg[19]_i_2_n_0 ,\alu_out_q_reg[19]_i_2_n_1 ,\alu_out_q_reg[19]_i_2_n_2 ,\alu_out_q_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[19:16]),
        .O({\alu_out_q_reg[19]_i_2_n_4 ,\alu_out_q_reg[19]_i_2_n_5 ,\alu_out_q_reg[19]_i_2_n_6 ,\alu_out_q_reg[19]_i_2_n_7 }),
        .S({\alu_out_q[19]_i_5_n_0 ,\alu_out_q[19]_i_6_n_0 ,\alu_out_q[19]_i_7_n_0 ,\alu_out_q[19]_i_8_n_0 }));
  FDRE \alu_out_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[1]),
        .Q(alu_out_q[1]),
        .R(1'b0));
  FDRE \alu_out_q_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[20]),
        .Q(alu_out_q[20]),
        .R(1'b0));
  FDRE \alu_out_q_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[21]),
        .Q(alu_out_q[21]),
        .R(1'b0));
  FDRE \alu_out_q_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[22]),
        .Q(alu_out_q[22]),
        .R(1'b0));
  FDRE \alu_out_q_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[23]),
        .Q(alu_out_q[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[23]_i_2 
       (.CI(\alu_out_q_reg[19]_i_2_n_0 ),
        .CO({\alu_out_q_reg[23]_i_2_n_0 ,\alu_out_q_reg[23]_i_2_n_1 ,\alu_out_q_reg[23]_i_2_n_2 ,\alu_out_q_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[23:20]),
        .O({\alu_out_q_reg[23]_i_2_n_4 ,\alu_out_q_reg[23]_i_2_n_5 ,\alu_out_q_reg[23]_i_2_n_6 ,\alu_out_q_reg[23]_i_2_n_7 }),
        .S({\alu_out_q[23]_i_5_n_0 ,\alu_out_q[23]_i_6_n_0 ,\alu_out_q[23]_i_7_n_0 ,\alu_out_q[23]_i_8_n_0 }));
  FDRE \alu_out_q_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[24]),
        .Q(alu_out_q[24]),
        .R(1'b0));
  FDRE \alu_out_q_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[25]),
        .Q(alu_out_q[25]),
        .R(1'b0));
  FDRE \alu_out_q_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[26]),
        .Q(alu_out_q[26]),
        .R(1'b0));
  FDRE \alu_out_q_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[27]),
        .Q(alu_out_q[27]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[27]_i_2 
       (.CI(\alu_out_q_reg[23]_i_2_n_0 ),
        .CO({\alu_out_q_reg[27]_i_2_n_0 ,\alu_out_q_reg[27]_i_2_n_1 ,\alu_out_q_reg[27]_i_2_n_2 ,\alu_out_q_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[27:24]),
        .O({\alu_out_q_reg[27]_i_2_n_4 ,\alu_out_q_reg[27]_i_2_n_5 ,\alu_out_q_reg[27]_i_2_n_6 ,\alu_out_q_reg[27]_i_2_n_7 }),
        .S({\alu_out_q[27]_i_5_n_0 ,\alu_out_q[27]_i_6_n_0 ,\alu_out_q[27]_i_7_n_0 ,\alu_out_q[27]_i_8_n_0 }));
  FDRE \alu_out_q_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[28]),
        .Q(alu_out_q[28]),
        .R(1'b0));
  FDRE \alu_out_q_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[29]),
        .Q(alu_out_q[29]),
        .R(1'b0));
  FDRE \alu_out_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[2]),
        .Q(alu_out_q[2]),
        .R(1'b0));
  FDRE \alu_out_q_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[30]),
        .Q(alu_out_q[30]),
        .R(1'b0));
  FDRE \alu_out_q_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[31]),
        .Q(alu_out_q[31]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[31]_i_5 
       (.CI(\alu_out_q_reg[27]_i_2_n_0 ),
        .CO({\NLW_alu_out_q_reg[31]_i_5_CO_UNCONNECTED [3],\alu_out_q_reg[31]_i_5_n_1 ,\alu_out_q_reg[31]_i_5_n_2 ,\alu_out_q_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,pcpi_rs1[30:28]}),
        .O({\alu_out_q_reg[31]_i_5_n_4 ,\alu_out_q_reg[31]_i_5_n_5 ,\alu_out_q_reg[31]_i_5_n_6 ,\alu_out_q_reg[31]_i_5_n_7 }),
        .S({\alu_out_q[31]_i_7_n_0 ,\alu_out_q[31]_i_8_n_0 ,\alu_out_q[31]_i_9_n_0 ,\alu_out_q[31]_i_10_n_0 }));
  FDRE \alu_out_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[3]),
        .Q(alu_out_q[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\alu_out_q_reg[3]_i_2_n_0 ,\alu_out_q_reg[3]_i_2_n_1 ,\alu_out_q_reg[3]_i_2_n_2 ,\alu_out_q_reg[3]_i_2_n_3 }),
        .CYINIT(pcpi_rs1[0]),
        .DI({pcpi_rs1[3:1],instr_sub}),
        .O({\alu_out_q_reg[3]_i_2_n_4 ,\alu_out_q_reg[3]_i_2_n_5 ,\alu_out_q_reg[3]_i_2_n_6 ,\alu_out_q_reg[3]_i_2_n_7 }),
        .S({\alu_out_q[3]_i_5_n_0 ,\alu_out_q[3]_i_6_n_0 ,\alu_out_q[3]_i_7_n_0 ,\alu_out_q[3]_i_8_n_0 }));
  FDRE \alu_out_q_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[4]),
        .Q(alu_out_q[4]),
        .R(1'b0));
  FDRE \alu_out_q_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[5]),
        .Q(alu_out_q[5]),
        .R(1'b0));
  FDRE \alu_out_q_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[6]),
        .Q(alu_out_q[6]),
        .R(1'b0));
  FDRE \alu_out_q_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[7]),
        .Q(alu_out_q[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \alu_out_q_reg[7]_i_2 
       (.CI(\alu_out_q_reg[3]_i_2_n_0 ),
        .CO({\alu_out_q_reg[7]_i_2_n_0 ,\alu_out_q_reg[7]_i_2_n_1 ,\alu_out_q_reg[7]_i_2_n_2 ,\alu_out_q_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[7:4]),
        .O({\alu_out_q_reg[7]_i_2_n_4 ,\alu_out_q_reg[7]_i_2_n_5 ,\alu_out_q_reg[7]_i_2_n_6 ,\alu_out_q_reg[7]_i_2_n_7 }),
        .S({\alu_out_q[7]_i_5_n_0 ,\alu_out_q[7]_i_6_n_0 ,\alu_out_q[7]_i_7_n_0 ,\alu_out_q[7]_i_8_n_0 }));
  FDRE \alu_out_q_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[8]),
        .Q(alu_out_q[8]),
        .R(1'b0));
  FDRE \alu_out_q_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[9]),
        .Q(alu_out_q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \cached_ascii_instr[0]_i_1 
       (.I0(instr_timer),
        .I1(\cached_ascii_instr[0]_i_2_n_0 ),
        .I2(\cached_ascii_instr[33]_i_3_n_0 ),
        .I3(instr_rdinstrh),
        .I4(\cached_ascii_instr[0]_i_3_n_0 ),
        .I5(\cached_ascii_instr[1]_i_3_n_0 ),
        .O(\cached_ascii_instr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000E0000000000)) 
    \cached_ascii_instr[0]_i_10 
       (.I0(\cached_ascii_instr[0]_i_12_n_0 ),
        .I1(\cached_ascii_instr[25]_i_10_n_0 ),
        .I2(\cached_ascii_instr[0]_i_5_n_0 ),
        .I3(\cached_ascii_instr[32]_i_8_n_0 ),
        .I4(is_lbu_lhu_lw_i_1_n_0),
        .I5(\cached_ascii_instr[20]_i_7_n_0 ),
        .O(\cached_ascii_instr[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \cached_ascii_instr[0]_i_11 
       (.I0(instr_srai),
        .I1(instr_sw),
        .I2(\cached_ascii_instr[24]_i_7_n_0 ),
        .I3(\cached_ascii_instr[4]_i_8_n_0 ),
        .I4(instr_srli),
        .I5(instr_slli),
        .O(\cached_ascii_instr[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440404000)) 
    \cached_ascii_instr[0]_i_12 
       (.I0(instr_bge),
        .I1(dbg_ascii_instr_inferred_i_86_n_0),
        .I2(\cached_ascii_instr[0]_i_9_n_0 ),
        .I3(instr_jalr),
        .I4(instr_jal),
        .I5(instr_blt),
        .O(\cached_ascii_instr[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \cached_ascii_instr[0]_i_2 
       (.I0(\cached_ascii_instr[0]_i_4_n_0 ),
        .I1(instr_lw),
        .I2(instr_rdcycle),
        .I3(\cached_ascii_instr[16]_i_6_n_0 ),
        .I4(\cached_ascii_instr[0]_i_5_n_0 ),
        .I5(\cached_ascii_instr[0]_i_6_n_0 ),
        .O(\cached_ascii_instr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111555155555555)) 
    \cached_ascii_instr[0]_i_3 
       (.I0(instr_rdcycle),
        .I1(\cached_ascii_instr[10]_i_5_n_0 ),
        .I2(instr_srl),
        .I3(instr_xor),
        .I4(instr_sra),
        .I5(\cached_ascii_instr[0]_i_7_n_0 ),
        .O(\cached_ascii_instr[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cached_ascii_instr[0]_i_4 
       (.I0(instr_bltu),
        .I1(instr_bgeu),
        .I2(instr_bge),
        .O(\cached_ascii_instr[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[0]_i_5 
       (.I0(instr_sw),
        .I1(instr_addi),
        .I2(instr_sltiu),
        .I3(instr_slti),
        .O(\cached_ascii_instr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \cached_ascii_instr[0]_i_6 
       (.I0(dbg_ascii_instr_inferred_i_75_n_0),
        .I1(instr_sltu),
        .I2(instr_sra),
        .I3(\cached_ascii_instr[19]_i_8_n_0 ),
        .I4(\cached_ascii_instr[0]_i_8_n_0 ),
        .I5(\cached_ascii_instr[0]_i_9_n_0 ),
        .O(\cached_ascii_instr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEFEEEFEE)) 
    \cached_ascii_instr[0]_i_7 
       (.I0(instr_sltu),
        .I1(instr_sra),
        .I2(\cached_ascii_instr[0]_i_10_n_0 ),
        .I3(\cached_ascii_instr[33]_i_6_n_0 ),
        .I4(dbg_ascii_instr_inferred_i_80_n_0),
        .I5(\cached_ascii_instr[0]_i_11_n_0 ),
        .O(\cached_ascii_instr[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cached_ascii_instr[0]_i_8 
       (.I0(instr_lui),
        .I1(instr_auipc),
        .O(\cached_ascii_instr[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[0]_i_9 
       (.I0(instr_bne),
        .I1(instr_beq),
        .O(\cached_ascii_instr[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFAAAAAAAA)) 
    \cached_ascii_instr[10]_i_1 
       (.I0(instr_timer),
        .I1(\cached_ascii_instr[10]_i_2_n_0 ),
        .I2(\cached_ascii_instr[10]_i_3_n_0 ),
        .I3(\cached_ascii_instr[10]_i_4_n_0 ),
        .I4(\cached_ascii_instr[10]_i_5_n_0 ),
        .I5(\cached_ascii_instr[10]_i_6_n_0 ),
        .O(\cached_ascii_instr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000080FFFFFFFF)) 
    \cached_ascii_instr[10]_i_2 
       (.I0(instr_srai),
        .I1(\cached_ascii_instr[36]_i_9_n_0 ),
        .I2(\cached_ascii_instr[17]_i_6_n_0 ),
        .I3(instr_sltu),
        .I4(instr_xor),
        .I5(\cached_ascii_instr[25]_i_7_n_0 ),
        .O(\cached_ascii_instr[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0D0F000)) 
    \cached_ascii_instr[10]_i_3 
       (.I0(\cached_ascii_instr[24]_i_10_n_0 ),
        .I1(\cached_ascii_instr[10]_i_7_n_0 ),
        .I2(\cached_ascii_instr[33]_i_6_n_0 ),
        .I3(\cached_ascii_instr[24]_i_8_n_0 ),
        .I4(\cached_ascii_instr[24]_i_7_n_0 ),
        .I5(\cached_ascii_instr[10]_i_8_n_0 ),
        .O(\cached_ascii_instr[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cached_ascii_instr[10]_i_4 
       (.I0(instr_getq),
        .I1(instr_setq),
        .I2(instr_rdinstr),
        .I3(instr_rdcycleh),
        .I4(instr_rdcycle),
        .O(\cached_ascii_instr[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[10]_i_5 
       (.I0(instr_and),
        .I1(instr_or),
        .O(\cached_ascii_instr[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \cached_ascii_instr[10]_i_6 
       (.I0(instr_retirq),
        .I1(instr_maskirq),
        .I2(instr_waitirq),
        .I3(instr_setq),
        .I4(instr_getq),
        .I5(instr_rdinstrh),
        .O(\cached_ascii_instr[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAA2)) 
    \cached_ascii_instr[10]_i_7 
       (.I0(\cached_ascii_instr[26]_i_4_n_0 ),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(instr_jal),
        .I4(instr_bne),
        .I5(\cached_ascii_instr[4]_i_5_n_0 ),
        .O(\cached_ascii_instr[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cached_ascii_instr[10]_i_8 
       (.I0(instr_andi),
        .I1(instr_slli),
        .I2(instr_xor),
        .I3(instr_sltu),
        .I4(instr_srli),
        .O(\cached_ascii_instr[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000B000F000F000)) 
    \cached_ascii_instr[11]_i_1 
       (.I0(\cached_ascii_instr[11]_i_2_n_0 ),
        .I1(\cached_ascii_instr[11]_i_3_n_0 ),
        .I2(\cached_ascii_instr[62]_i_2_n_0 ),
        .I3(\cached_ascii_instr[11]_i_4_n_0 ),
        .I4(\cached_ascii_instr[17]_i_2_n_0 ),
        .I5(\cached_ascii_instr[11]_i_5_n_0 ),
        .O(\cached_ascii_instr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555550040)) 
    \cached_ascii_instr[11]_i_2 
       (.I0(instr_sltu),
        .I1(\cached_ascii_instr[11]_i_6_n_0 ),
        .I2(\cached_ascii_instr[36]_i_9_n_0 ),
        .I3(instr_srai),
        .I4(instr_sll),
        .I5(instr_slt),
        .O(\cached_ascii_instr[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[11]_i_3 
       (.I0(instr_or),
        .I1(instr_xor),
        .O(\cached_ascii_instr[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cached_ascii_instr[11]_i_4 
       (.I0(instr_rdcycleh),
        .I1(instr_rdinstr),
        .I2(instr_rdinstrh),
        .O(\cached_ascii_instr[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[11]_i_5 
       (.I0(instr_and),
        .I1(instr_rdcycle),
        .O(\cached_ascii_instr[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454445)) 
    \cached_ascii_instr[11]_i_6 
       (.I0(\cached_ascii_instr[11]_i_7_n_0 ),
        .I1(instr_lhu),
        .I2(instr_lbu),
        .I3(dbg_ascii_instr_inferred_i_84_n_0),
        .I4(\cached_ascii_instr[11]_i_8_n_0 ),
        .I5(\cached_ascii_instr[11]_i_9_n_0 ),
        .O(\cached_ascii_instr[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cached_ascii_instr[11]_i_7 
       (.I0(\cached_ascii_instr[16]_i_10_n_0 ),
        .I1(instr_andi),
        .I2(instr_ori),
        .I3(instr_xori),
        .I4(instr_slti),
        .O(\cached_ascii_instr[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444440040)) 
    \cached_ascii_instr[11]_i_8 
       (.I0(instr_bge),
        .I1(dbg_ascii_instr_inferred_i_86_n_0),
        .I2(instr_jalr),
        .I3(instr_beq),
        .I4(instr_bne),
        .I5(instr_blt),
        .O(\cached_ascii_instr[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEFEE)) 
    \cached_ascii_instr[11]_i_9 
       (.I0(instr_slli),
        .I1(instr_srli),
        .I2(instr_xori),
        .I3(instr_sltiu),
        .I4(instr_andi),
        .I5(instr_ori),
        .O(\cached_ascii_instr[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000005455555555)) 
    \cached_ascii_instr[12]_i_1 
       (.I0(instr_timer),
        .I1(\cached_ascii_instr[12]_i_2_n_0 ),
        .I2(\cached_ascii_instr[12]_i_3_n_0 ),
        .I3(\cached_ascii_instr[12]_i_4_n_0 ),
        .I4(\cached_ascii_instr[20]_i_3_n_0 ),
        .I5(\cached_ascii_instr[12]_i_5_n_0 ),
        .O(\cached_ascii_instr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FFFFFF04FF)) 
    \cached_ascii_instr[12]_i_2 
       (.I0(instr_sll),
        .I1(instr_sub),
        .I2(instr_slt),
        .I3(\cached_ascii_instr[25]_i_7_n_0 ),
        .I4(instr_sltu),
        .I5(instr_xor),
        .O(\cached_ascii_instr[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000E0F0F)) 
    \cached_ascii_instr[12]_i_3 
       (.I0(\cached_ascii_instr[12]_i_6_n_0 ),
        .I1(instr_slti),
        .I2(\cached_ascii_instr[25]_i_5_n_0 ),
        .I3(instr_sltiu),
        .I4(\cached_ascii_instr[16]_i_6_n_0 ),
        .I5(\cached_ascii_instr[12]_i_7_n_0 ),
        .O(\cached_ascii_instr[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \cached_ascii_instr[12]_i_4 
       (.I0(instr_bltu),
        .I1(\cached_ascii_instr[18]_i_7_n_0 ),
        .I2(\cached_ascii_instr[12]_i_8_n_0 ),
        .I3(instr_slti),
        .I4(instr_xori),
        .I5(instr_ori),
        .O(\cached_ascii_instr[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cached_ascii_instr[12]_i_5 
       (.I0(instr_retirq),
        .I1(instr_maskirq),
        .I2(instr_waitirq),
        .I3(instr_rdinstr),
        .I4(instr_rdinstrh),
        .I5(\cached_ascii_instr[54]_i_2_n_0 ),
        .O(\cached_ascii_instr[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022FF20FF)) 
    \cached_ascii_instr[12]_i_6 
       (.I0(\cached_ascii_instr[16]_i_9_n_0 ),
        .I1(\cached_ascii_instr[12]_i_9_n_0 ),
        .I2(instr_bltu),
        .I3(\cached_ascii_instr[18]_i_7_n_0 ),
        .I4(\cached_ascii_instr[18]_i_10_n_0 ),
        .I5(instr_addi),
        .O(\cached_ascii_instr[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cached_ascii_instr[12]_i_7 
       (.I0(instr_slt),
        .I1(instr_sll),
        .I2(instr_xor),
        .I3(instr_add),
        .I4(instr_andi),
        .O(\cached_ascii_instr[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cached_ascii_instr[12]_i_8 
       (.I0(instr_sltu),
        .I1(instr_srl),
        .I2(instr_sra),
        .I3(instr_sub),
        .I4(instr_lui),
        .I5(instr_auipc),
        .O(\cached_ascii_instr[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cached_ascii_instr[12]_i_9 
       (.I0(instr_lb),
        .I1(instr_bgeu),
        .O(\cached_ascii_instr[12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cached_ascii_instr[14]_i_1 
       (.I0(dbg_ascii_instr_inferred_i_73_n_0),
        .O(\cached_ascii_instr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F1FFFFFFFF)) 
    \cached_ascii_instr[16]_i_1 
       (.I0(\cached_ascii_instr[16]_i_2_n_0 ),
        .I1(\cached_ascii_instr[16]_i_3_n_0 ),
        .I2(\cached_ascii_instr[16]_i_4_n_0 ),
        .I3(instr_rdinstrh),
        .I4(instr_rdcycleh),
        .I5(\cached_ascii_instr[16]_i_5_n_0 ),
        .O(\cached_ascii_instr[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[16]_i_10 
       (.I0(instr_sw),
        .I1(instr_addi),
        .I2(instr_sh),
        .I3(instr_sb),
        .O(\cached_ascii_instr[16]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cached_ascii_instr[16]_i_2 
       (.I0(instr_sltu),
        .I1(instr_xor),
        .I2(instr_or),
        .O(\cached_ascii_instr[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \cached_ascii_instr[16]_i_3 
       (.I0(\cached_ascii_instr[33]_i_6_n_0 ),
        .I1(\cached_ascii_instr[16]_i_6_n_0 ),
        .I2(instr_slti),
        .I3(instr_sltiu),
        .I4(\cached_ascii_instr[16]_i_7_n_0 ),
        .I5(dbg_ascii_instr_inferred_i_75_n_0),
        .O(\cached_ascii_instr[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFFFFF0E)) 
    \cached_ascii_instr[16]_i_4 
       (.I0(instr_sra),
        .I1(instr_srl),
        .I2(instr_or),
        .I3(instr_rdcycle),
        .I4(instr_and),
        .O(\cached_ascii_instr[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000020002)) 
    \cached_ascii_instr[16]_i_5 
       (.I0(\cached_ascii_instr[50]_i_3_n_0 ),
        .I1(instr_waitirq),
        .I2(instr_timer),
        .I3(instr_maskirq),
        .I4(instr_rdinstrh),
        .I5(instr_rdinstr),
        .O(\cached_ascii_instr[16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[16]_i_6 
       (.I0(instr_ori),
        .I1(instr_xori),
        .O(\cached_ascii_instr[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F04040404040404)) 
    \cached_ascii_instr[16]_i_7 
       (.I0(\cached_ascii_instr[16]_i_8_n_0 ),
        .I1(\cached_ascii_instr[16]_i_9_n_0 ),
        .I2(\cached_ascii_instr[16]_i_10_n_0 ),
        .I3(instr_bgeu),
        .I4(dbg_ascii_instr_inferred_i_84_n_0),
        .I5(\cached_ascii_instr[19]_i_8_n_0 ),
        .O(\cached_ascii_instr[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0D)) 
    \cached_ascii_instr[16]_i_8 
       (.I0(instr_auipc),
        .I1(instr_jal),
        .I2(instr_jalr),
        .I3(instr_lb),
        .I4(instr_beq),
        .I5(\cached_ascii_instr[2]_i_7_n_0 ),
        .O(\cached_ascii_instr[16]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cached_ascii_instr[16]_i_9 
       (.I0(instr_lbu),
        .I1(instr_lhu),
        .I2(instr_lw),
        .I3(instr_lh),
        .O(\cached_ascii_instr[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4F0000)) 
    \cached_ascii_instr[17]_i_1 
       (.I0(instr_and),
        .I1(\cached_ascii_instr[17]_i_2_n_0 ),
        .I2(\cached_ascii_instr[18]_i_3_n_0 ),
        .I3(\cached_ascii_instr[17]_i_3_n_0 ),
        .I4(\cached_ascii_instr[62]_i_2_n_0 ),
        .I5(\cached_ascii_instr[17]_i_4_n_0 ),
        .O(\cached_ascii_instr[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \cached_ascii_instr[17]_i_2 
       (.I0(instr_or),
        .I1(instr_srl),
        .I2(instr_sra),
        .O(\cached_ascii_instr[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010001010)) 
    \cached_ascii_instr[17]_i_3 
       (.I0(instr_xor),
        .I1(instr_sltu),
        .I2(\cached_ascii_instr[10]_i_5_n_0 ),
        .I3(\cached_ascii_instr[17]_i_5_n_0 ),
        .I4(\cached_ascii_instr[17]_i_6_n_0 ),
        .I5(instr_sub),
        .O(\cached_ascii_instr[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \cached_ascii_instr[17]_i_4 
       (.I0(instr_rdinstrh),
        .I1(instr_rdinstr),
        .I2(instr_rdcycleh),
        .O(\cached_ascii_instr[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1111333310113333)) 
    \cached_ascii_instr[17]_i_5 
       (.I0(instr_slli),
        .I1(instr_add),
        .I2(\cached_ascii_instr[17]_i_7_n_0 ),
        .I3(\cached_ascii_instr[16]_i_6_n_0 ),
        .I4(\cached_ascii_instr[20]_i_7_n_0 ),
        .I5(instr_andi),
        .O(\cached_ascii_instr[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[17]_i_6 
       (.I0(instr_sll),
        .I1(instr_slt),
        .O(\cached_ascii_instr[17]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cached_ascii_instr[17]_i_7 
       (.I0(\cached_ascii_instr[17]_i_8_n_0 ),
        .I1(instr_addi),
        .I2(instr_lb),
        .I3(instr_lh),
        .I4(\cached_ascii_instr[17]_i_9_n_0 ),
        .O(\cached_ascii_instr[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \cached_ascii_instr[17]_i_8 
       (.I0(instr_sltiu),
        .I1(instr_slti),
        .I2(instr_bltu),
        .I3(instr_bgeu),
        .I4(instr_lbu),
        .I5(instr_lw),
        .O(\cached_ascii_instr[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDFDFDDDDDDDD)) 
    \cached_ascii_instr[17]_i_9 
       (.I0(\cached_ascii_instr[18]_i_7_n_0 ),
        .I1(instr_lhu),
        .I2(instr_bgeu),
        .I3(instr_jalr),
        .I4(instr_jal),
        .I5(\cached_ascii_instr[27]_i_5_n_0 ),
        .O(\cached_ascii_instr[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFFFFAAAAAAAA)) 
    \cached_ascii_instr[18]_i_1 
       (.I0(instr_timer),
        .I1(\cached_ascii_instr[18]_i_2_n_0 ),
        .I2(\cached_ascii_instr[18]_i_3_n_0 ),
        .I3(\cached_ascii_instr[24]_i_6_n_0 ),
        .I4(\cached_ascii_instr[18]_i_4_n_0 ),
        .I5(\cached_ascii_instr[32]_i_3_n_0 ),
        .O(\cached_ascii_instr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cached_ascii_instr[18]_i_10 
       (.I0(instr_bge),
        .I1(instr_blt),
        .I2(instr_bne),
        .I3(instr_beq),
        .I4(instr_jalr),
        .I5(instr_jal),
        .O(\cached_ascii_instr[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1011)) 
    \cached_ascii_instr[18]_i_2 
       (.I0(\cached_ascii_instr[19]_i_3_n_0 ),
        .I1(\cached_ascii_instr[18]_i_5_n_0 ),
        .I2(\cached_ascii_instr[18]_i_6_n_0 ),
        .I3(\cached_ascii_instr[18]_i_7_n_0 ),
        .I4(\cached_ascii_instr[18]_i_8_n_0 ),
        .I5(\cached_ascii_instr[18]_i_9_n_0 ),
        .O(\cached_ascii_instr[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[18]_i_3 
       (.I0(instr_rdinstr),
        .I1(instr_rdcycle),
        .O(\cached_ascii_instr[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h01000101)) 
    \cached_ascii_instr[18]_i_4 
       (.I0(instr_rdinstrh),
        .I1(instr_setq),
        .I2(instr_getq),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .O(\cached_ascii_instr[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[18]_i_5 
       (.I0(instr_slti),
        .I1(instr_addi),
        .I2(instr_sltiu),
        .I3(instr_xori),
        .O(\cached_ascii_instr[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8C0C8C8C8C8C8C8C)) 
    \cached_ascii_instr[18]_i_6 
       (.I0(dbg_ascii_instr_inferred_i_86_n_0),
        .I1(\cached_ascii_instr[19]_i_8_n_0 ),
        .I2(dbg_ascii_instr_inferred_i_84_n_0),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\cached_ascii_instr[18]_i_10_n_0 ),
        .O(\cached_ascii_instr[18]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cached_ascii_instr[18]_i_7 
       (.I0(instr_sb),
        .I1(instr_sh),
        .I2(instr_sw),
        .O(\cached_ascii_instr[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cached_ascii_instr[18]_i_8 
       (.I0(instr_rdinstr),
        .I1(instr_xor),
        .I2(instr_or),
        .I3(instr_and),
        .I4(instr_rdcycle),
        .I5(instr_srli),
        .O(\cached_ascii_instr[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \cached_ascii_instr[18]_i_9 
       (.I0(instr_sub),
        .I1(instr_add),
        .I2(instr_srai),
        .I3(instr_sll),
        .I4(instr_slt),
        .I5(\cached_ascii_instr[25]_i_7_n_0 ),
        .O(\cached_ascii_instr[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h45550000FFFFFFFF)) 
    \cached_ascii_instr[19]_i_1 
       (.I0(\cached_ascii_instr[19]_i_2_n_0 ),
        .I1(\cached_ascii_instr[19]_i_3_n_0 ),
        .I2(\decoded_imm[0]_i_2_n_0 ),
        .I3(\cached_ascii_instr[19]_i_4_n_0 ),
        .I4(\cached_ascii_instr[19]_i_5_n_0 ),
        .I5(\cached_ascii_instr[19]_i_6_n_0 ),
        .O(\cached_ascii_instr[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cached_ascii_instr[19]_i_10 
       (.I0(instr_or),
        .I1(instr_and),
        .I2(instr_rdcycle),
        .O(\cached_ascii_instr[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \cached_ascii_instr[19]_i_11 
       (.I0(instr_slti),
        .I1(instr_sltiu),
        .I2(instr_xori),
        .O(\cached_ascii_instr[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FE0000)) 
    \cached_ascii_instr[19]_i_12 
       (.I0(instr_lhu),
        .I1(instr_lbu),
        .I2(\cached_ascii_instr[19]_i_13_n_0 ),
        .I3(instr_sltiu),
        .I4(\cached_ascii_instr[18]_i_7_n_0 ),
        .I5(instr_addi),
        .O(\cached_ascii_instr[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0101010100000100)) 
    \cached_ascii_instr[19]_i_13 
       (.I0(instr_lh),
        .I1(instr_lw),
        .I2(\cached_ascii_instr[12]_i_9_n_0 ),
        .I3(\cached_ascii_instr[27]_i_5_n_0 ),
        .I4(instr_jalr),
        .I5(instr_bltu),
        .O(\cached_ascii_instr[19]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[19]_i_2 
       (.I0(instr_getq),
        .I1(instr_setq),
        .I2(instr_rdinstrh),
        .I3(instr_rdinstr),
        .O(\cached_ascii_instr[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cached_ascii_instr[19]_i_3 
       (.I0(instr_ori),
        .I1(instr_andi),
        .I2(instr_slli),
        .O(\cached_ascii_instr[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \cached_ascii_instr[19]_i_4 
       (.I0(\cached_ascii_instr[19]_i_7_n_0 ),
        .I1(\cached_ascii_instr[19]_i_8_n_0 ),
        .I2(instr_rdcycleh),
        .I3(instr_bltu),
        .I4(instr_xori),
        .I5(instr_slti),
        .O(\cached_ascii_instr[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEAEAAA)) 
    \cached_ascii_instr[19]_i_5 
       (.I0(\cached_ascii_instr[19]_i_9_n_0 ),
        .I1(\cached_ascii_instr[19]_i_10_n_0 ),
        .I2(\cached_ascii_instr[25]_i_7_n_0 ),
        .I3(instr_xor),
        .I4(instr_sltu),
        .I5(instr_rdcycleh),
        .O(\cached_ascii_instr[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cached_ascii_instr[19]_i_6 
       (.I0(instr_waitirq),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(instr_retirq),
        .O(\cached_ascii_instr[19]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[19]_i_7 
       (.I0(instr_xor),
        .I1(instr_sltu),
        .O(\cached_ascii_instr[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[19]_i_8 
       (.I0(instr_lhu),
        .I1(instr_lbu),
        .O(\cached_ascii_instr[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000FE00000000)) 
    \cached_ascii_instr[19]_i_9 
       (.I0(\cached_ascii_instr[19]_i_3_n_0 ),
        .I1(\cached_ascii_instr[19]_i_11_n_0 ),
        .I2(\cached_ascii_instr[19]_i_12_n_0 ),
        .I3(\cached_ascii_instr[18]_i_9_n_0 ),
        .I4(instr_srli),
        .I5(\cached_ascii_instr[19]_i_10_n_0 ),
        .O(\cached_ascii_instr[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44440004)) 
    \cached_ascii_instr[1]_i_1 
       (.I0(\cached_ascii_instr[1]_i_2_n_0 ),
        .I1(\cached_ascii_instr[1]_i_3_n_0 ),
        .I2(\cached_ascii_instr[1]_i_4_n_0 ),
        .I3(\cached_ascii_instr[17]_i_2_n_0 ),
        .I4(\cached_ascii_instr[1]_i_5_n_0 ),
        .I5(\cached_ascii_instr[1]_i_6_n_0 ),
        .O(\cached_ascii_instr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[1]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_and),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstrh),
        .O(\cached_ascii_instr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cached_ascii_instr[1]_i_3 
       (.I0(instr_waitirq),
        .I1(instr_setq),
        .I2(instr_getq),
        .I3(instr_retirq),
        .I4(instr_maskirq),
        .O(\cached_ascii_instr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111111011)) 
    \cached_ascii_instr[1]_i_4 
       (.I0(instr_xor),
        .I1(instr_or),
        .I2(instr_sll),
        .I3(instr_sub),
        .I4(instr_slt),
        .I5(instr_sltu),
        .O(\cached_ascii_instr[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \cached_ascii_instr[1]_i_5 
       (.I0(\cached_ascii_instr[1]_i_7_n_0 ),
        .I1(\cached_ascii_instr[9]_i_3_n_0 ),
        .I2(\alu_out_q[30]_i_14_n_0 ),
        .I3(instr_add),
        .I4(\cached_ascii_instr[1]_i_8_n_0 ),
        .O(\cached_ascii_instr[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \cached_ascii_instr[1]_i_6 
       (.I0(instr_timer),
        .I1(instr_maskirq),
        .I2(instr_rdinstr),
        .I3(\cached_ascii_instr[50]_i_3_n_0 ),
        .I4(instr_waitirq),
        .I5(instr_rdinstrh),
        .O(\cached_ascii_instr[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \cached_ascii_instr[1]_i_7 
       (.I0(\cached_ascii_instr[1]_i_9_n_0 ),
        .I1(instr_lh),
        .I2(instr_lw),
        .I3(\cached_ascii_instr[19]_i_8_n_0 ),
        .I4(instr_sw),
        .I5(instr_sb),
        .O(\cached_ascii_instr[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \cached_ascii_instr[1]_i_8 
       (.I0(instr_slli),
        .I1(instr_andi),
        .I2(instr_ori),
        .I3(instr_xori),
        .I4(instr_sh),
        .I5(instr_sw),
        .O(\cached_ascii_instr[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055F7FFFF)) 
    \cached_ascii_instr[1]_i_9 
       (.I0(dbg_ascii_instr_inferred_i_86_n_0),
        .I1(instr_auipc),
        .I2(instr_jal),
        .I3(instr_jalr),
        .I4(\cached_ascii_instr[27]_i_5_n_0 ),
        .I5(instr_lb),
        .O(\cached_ascii_instr[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h08080800AAAAAAAA)) 
    \cached_ascii_instr[20]_i_1 
       (.I0(\cached_ascii_instr[62]_i_2_n_0 ),
        .I1(\cached_ascii_instr[20]_i_2_n_0 ),
        .I2(\cached_ascii_instr[20]_i_3_n_0 ),
        .I3(instr_sra),
        .I4(\cached_ascii_instr[20]_i_4_n_0 ),
        .I5(\cached_ascii_instr[20]_i_5_n_0 ),
        .O(\cached_ascii_instr[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFDFFFFFDFFF)) 
    \cached_ascii_instr[20]_i_2 
       (.I0(\cached_ascii_instr[25]_i_7_n_0 ),
        .I1(instr_xor),
        .I2(\cached_ascii_instr[20]_i_6_n_0 ),
        .I3(\cached_ascii_instr[20]_i_7_n_0 ),
        .I4(\cached_ascii_instr[20]_i_8_n_0 ),
        .I5(instr_add),
        .O(\cached_ascii_instr[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[20]_i_3 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_or),
        .I3(instr_and),
        .O(\cached_ascii_instr[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \cached_ascii_instr[20]_i_4 
       (.I0(instr_srl),
        .I1(instr_xor),
        .I2(instr_sltu),
        .O(\cached_ascii_instr[20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[20]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .O(\cached_ascii_instr[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cached_ascii_instr[20]_i_6 
       (.I0(instr_slt),
        .I1(instr_sll),
        .I2(instr_sub),
        .O(\cached_ascii_instr[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[20]_i_7 
       (.I0(instr_srai),
        .I1(instr_srli),
        .O(\cached_ascii_instr[20]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cached_ascii_instr[20]_i_8 
       (.I0(instr_slli),
        .I1(instr_andi),
        .I2(instr_ori),
        .I3(instr_xori),
        .I4(instr_sltiu),
        .O(\cached_ascii_instr[20]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cached_ascii_instr[22]_i_1 
       (.I0(dbg_ascii_instr_inferred_i_72_n_0),
        .O(\cached_ascii_instr[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBABAA)) 
    \cached_ascii_instr[24]_i_1 
       (.I0(instr_timer),
        .I1(\cached_ascii_instr[24]_i_2_n_0 ),
        .I2(\cached_ascii_instr[24]_i_3_n_0 ),
        .I3(\cached_ascii_instr[24]_i_4_n_0 ),
        .I4(\cached_ascii_instr[24]_i_5_n_0 ),
        .I5(\cached_ascii_instr[24]_i_6_n_0 ),
        .O(\cached_ascii_instr[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cached_ascii_instr[24]_i_10 
       (.I0(instr_lbu),
        .I1(instr_sb),
        .I2(instr_sh),
        .I3(instr_sw),
        .I4(instr_lhu),
        .O(\cached_ascii_instr[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCECECECECFCECECE)) 
    \cached_ascii_instr[24]_i_2 
       (.I0(instr_retirq),
        .I1(instr_waitirq),
        .I2(instr_maskirq),
        .I3(instr_rdinstr),
        .I4(\cached_ascii_instr[54]_i_2_n_0 ),
        .I5(instr_rdinstrh),
        .O(\cached_ascii_instr[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC08CC88CC88CC88)) 
    \cached_ascii_instr[24]_i_3 
       (.I0(\cached_ascii_instr[24]_i_7_n_0 ),
        .I1(dbg_ascii_instr_inferred_i_75_n_0),
        .I2(\cached_ascii_instr[26]_i_4_n_0 ),
        .I3(\cached_ascii_instr[24]_i_8_n_0 ),
        .I4(\cached_ascii_instr[24]_i_9_n_0 ),
        .I5(\cached_ascii_instr[24]_i_10_n_0 ),
        .O(\cached_ascii_instr[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cached_ascii_instr[24]_i_4 
       (.I0(instr_sll),
        .I1(\cached_ascii_instr[36]_i_9_n_0 ),
        .I2(\cached_ascii_instr[25]_i_7_n_0 ),
        .I3(\cached_ascii_instr[10]_i_5_n_0 ),
        .I4(instr_slt),
        .I5(instr_xor),
        .O(\cached_ascii_instr[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cached_ascii_instr[24]_i_5 
       (.I0(instr_maskirq),
        .I1(instr_setq),
        .I2(instr_getq),
        .I3(instr_rdcycle),
        .I4(instr_rdinstrh),
        .I5(instr_rdcycleh),
        .O(\cached_ascii_instr[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cached_ascii_instr[24]_i_6 
       (.I0(instr_sra),
        .I1(instr_srl),
        .I2(instr_and),
        .I3(instr_or),
        .I4(instr_xor),
        .I5(instr_sltu),
        .O(\cached_ascii_instr[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[24]_i_7 
       (.I0(instr_addi),
        .I1(instr_slti),
        .O(\cached_ascii_instr[24]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cached_ascii_instr[24]_i_8 
       (.I0(instr_sltiu),
        .I1(instr_xori),
        .I2(instr_ori),
        .O(\cached_ascii_instr[24]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \cached_ascii_instr[24]_i_9 
       (.I0(instr_auipc),
        .I1(instr_jal),
        .I2(instr_jalr),
        .I3(instr_bne),
        .I4(instr_beq),
        .O(\cached_ascii_instr[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000E000E0000000E)) 
    \cached_ascii_instr[25]_i_1 
       (.I0(\cached_ascii_instr[25]_i_2_n_0 ),
        .I1(\cached_ascii_instr[25]_i_3_n_0 ),
        .I2(instr_timer),
        .I3(instr_waitirq),
        .I4(instr_retirq),
        .I5(instr_maskirq),
        .O(\cached_ascii_instr[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cached_ascii_instr[25]_i_10 
       (.I0(instr_lh),
        .I1(instr_lb),
        .O(\cached_ascii_instr[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF4FFFFF)) 
    \cached_ascii_instr[25]_i_2 
       (.I0(\cached_ascii_instr[20]_i_4_n_0 ),
        .I1(\cached_ascii_instr[36]_i_2_n_0 ),
        .I2(\cached_ascii_instr[54]_i_2_n_0 ),
        .I3(instr_maskirq),
        .I4(\cached_ascii_instr[33]_i_3_n_0 ),
        .I5(instr_rdinstrh),
        .O(\cached_ascii_instr[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F10000000000)) 
    \cached_ascii_instr[25]_i_3 
       (.I0(dbg_ascii_instr_inferred_i_80_n_0),
        .I1(\cached_ascii_instr[25]_i_4_n_0 ),
        .I2(\cached_ascii_instr[25]_i_5_n_0 ),
        .I3(\cached_ascii_instr[33]_i_6_n_0 ),
        .I4(\cached_ascii_instr[25]_i_6_n_0 ),
        .I5(\cached_ascii_instr[25]_i_7_n_0 ),
        .O(\cached_ascii_instr[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DDDDDDD0)) 
    \cached_ascii_instr[25]_i_4 
       (.I0(\cached_ascii_instr[25]_i_8_n_0 ),
        .I1(instr_addi),
        .I2(is_lbu_lhu_lw_i_1_n_0),
        .I3(instr_sb),
        .I4(\cached_ascii_instr[25]_i_9_n_0 ),
        .I5(instr_slti),
        .O(\cached_ascii_instr[25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cached_ascii_instr[25]_i_5 
       (.I0(instr_slli),
        .I1(instr_srli),
        .I2(instr_srai),
        .O(\cached_ascii_instr[25]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[25]_i_6 
       (.I0(instr_rdcycle),
        .I1(instr_and),
        .I2(instr_xor),
        .I3(instr_or),
        .O(\cached_ascii_instr[25]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[25]_i_7 
       (.I0(instr_sra),
        .I1(instr_srl),
        .O(\cached_ascii_instr[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000A8)) 
    \cached_ascii_instr[25]_i_8 
       (.I0(\cached_ascii_instr[24]_i_10_n_0 ),
        .I1(instr_bgeu),
        .I2(instr_bltu),
        .I3(instr_lw),
        .I4(instr_lb),
        .I5(instr_lh),
        .O(\cached_ascii_instr[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \cached_ascii_instr[25]_i_9 
       (.I0(instr_sh),
        .I1(instr_sw),
        .I2(instr_jalr),
        .I3(instr_addi),
        .I4(\cached_ascii_instr[25]_i_10_n_0 ),
        .I5(\cached_ascii_instr[27]_i_5_n_0 ),
        .O(\cached_ascii_instr[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A00000AAA2)) 
    \cached_ascii_instr[26]_i_1 
       (.I0(\cached_ascii_instr[26]_i_2_n_0 ),
        .I1(instr_setq),
        .I2(instr_waitirq),
        .I3(instr_retirq),
        .I4(instr_timer),
        .I5(instr_maskirq),
        .O(\cached_ascii_instr[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    \cached_ascii_instr[26]_i_2 
       (.I0(\cached_ascii_instr[26]_i_3_n_0 ),
        .I1(\cached_ascii_instr[26]_i_4_n_0 ),
        .I2(\cached_ascii_instr[26]_i_5_n_0 ),
        .I3(instr_sltu),
        .I4(instr_slt),
        .I5(\cached_ascii_instr[26]_i_6_n_0 ),
        .O(\cached_ascii_instr[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \cached_ascii_instr[26]_i_3 
       (.I0(instr_rdinstrh),
        .I1(instr_rdinstr),
        .I2(instr_getq),
        .I3(instr_waitirq),
        .I4(instr_retirq),
        .I5(\cached_ascii_instr[26]_i_7_n_0 ),
        .O(\cached_ascii_instr[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \cached_ascii_instr[26]_i_4 
       (.I0(instr_lh),
        .I1(instr_lb),
        .I2(instr_lw),
        .I3(dbg_ascii_instr_inferred_i_86_n_0),
        .I4(instr_bge),
        .I5(instr_blt),
        .O(\cached_ascii_instr[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \cached_ascii_instr[26]_i_5 
       (.I0(dbg_ascii_instr_inferred_i_88_n_0),
        .I1(\cached_ascii_instr[32]_i_6_n_0 ),
        .I2(instr_auipc),
        .I3(instr_xori),
        .I4(\cached_ascii_instr[24]_i_7_n_0 ),
        .I5(\cached_ascii_instr[26]_i_8_n_0 ),
        .O(\cached_ascii_instr[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cached_ascii_instr[26]_i_6 
       (.I0(instr_slli),
        .I1(instr_srli),
        .I2(instr_srai),
        .I3(instr_add),
        .I4(instr_sub),
        .I5(instr_sll),
        .O(\cached_ascii_instr[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \cached_ascii_instr[26]_i_7 
       (.I0(\cached_ascii_instr[33]_i_6_n_0 ),
        .I1(dbg_ascii_instr_inferred_i_75_n_0),
        .I2(\cached_ascii_instr[19]_i_10_n_0 ),
        .I3(\cached_ascii_instr[33]_i_5_n_0 ),
        .I4(\cached_ascii_instr[33]_i_4_n_0 ),
        .I5(\cached_ascii_instr[26]_i_9_n_0 ),
        .O(\cached_ascii_instr[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \cached_ascii_instr[26]_i_8 
       (.I0(\cached_ascii_instr[18]_i_7_n_0 ),
        .I1(instr_lhu),
        .I2(instr_lbu),
        .I3(instr_ori),
        .I4(instr_andi),
        .I5(\cached_ascii_instr[1]_i_2_n_0 ),
        .O(\cached_ascii_instr[26]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[26]_i_9 
       (.I0(instr_rdinstrh),
        .I1(instr_rdcycleh),
        .O(\cached_ascii_instr[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \cached_ascii_instr[27]_i_1 
       (.I0(\cached_ascii_instr[36]_i_5_n_0 ),
        .I1(\cached_ascii_instr[50]_i_2_n_0 ),
        .I2(instr_rdinstrh),
        .I3(instr_waitirq),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\cached_ascii_instr[27]_i_2_n_0 ),
        .O(\cached_ascii_instr[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFEFEFE)) 
    \cached_ascii_instr[27]_i_2 
       (.I0(instr_rdinstr),
        .I1(instr_rdcycle),
        .I2(\cached_ascii_instr[27]_i_3_n_0 ),
        .I3(dbg_ascii_instr_inferred_i_81_n_0),
        .I4(\cached_ascii_instr[36]_i_4_n_0 ),
        .I5(\cached_ascii_instr[27]_i_4_n_0 ),
        .O(\cached_ascii_instr[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    \cached_ascii_instr[27]_i_3 
       (.I0(\cached_ascii_instr[32]_i_7_n_0 ),
        .I1(instr_sltiu),
        .I2(instr_xori),
        .I3(\cached_ascii_instr[19]_i_3_n_0 ),
        .I4(\cached_ascii_instr[36]_i_9_n_0 ),
        .I5(\cached_ascii_instr[20]_i_7_n_0 ),
        .O(\cached_ascii_instr[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \cached_ascii_instr[27]_i_4 
       (.I0(\cached_ascii_instr[10]_i_5_n_0 ),
        .I1(instr_sra),
        .I2(\cached_ascii_instr[36]_i_8_n_0 ),
        .I3(\cached_ascii_instr[27]_i_5_n_0 ),
        .I4(dbg_ascii_instr_inferred_i_79_n_0),
        .I5(instr_jalr),
        .O(\cached_ascii_instr[27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cached_ascii_instr[27]_i_5 
       (.I0(instr_beq),
        .I1(instr_bne),
        .I2(instr_blt),
        .I3(instr_bge),
        .O(\cached_ascii_instr[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \cached_ascii_instr[28]_i_1 
       (.I0(\cached_ascii_instr[28]_i_2_n_0 ),
        .I1(instr_setq),
        .I2(instr_retirq),
        .I3(instr_waitirq),
        .I4(instr_rdinstrh),
        .I5(\cached_ascii_instr[28]_i_3_n_0 ),
        .O(\cached_ascii_instr[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000002)) 
    \cached_ascii_instr[28]_i_2 
       (.I0(\cached_ascii_instr[33]_i_3_n_0 ),
        .I1(instr_sra),
        .I2(instr_and),
        .I3(instr_or),
        .I4(\cached_ascii_instr[28]_i_4_n_0 ),
        .I5(instr_rdcycle),
        .O(\cached_ascii_instr[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCEECCEECCEFCCEE)) 
    \cached_ascii_instr[28]_i_3 
       (.I0(instr_maskirq),
        .I1(instr_timer),
        .I2(instr_retirq),
        .I3(instr_waitirq),
        .I4(instr_getq),
        .I5(instr_setq),
        .O(\cached_ascii_instr[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCFDFCFDFCFDFDFD)) 
    \cached_ascii_instr[28]_i_4 
       (.I0(instr_sltu),
        .I1(instr_xor),
        .I2(instr_srl),
        .I3(\cached_ascii_instr[33]_i_6_n_0 ),
        .I4(\cached_ascii_instr[28]_i_5_n_0 ),
        .I5(\cached_ascii_instr[28]_i_6_n_0 ),
        .O(\cached_ascii_instr[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDFDDDDDDDDD)) 
    \cached_ascii_instr[28]_i_5 
       (.I0(\cached_ascii_instr[20]_i_7_n_0 ),
        .I1(instr_slli),
        .I2(instr_slti),
        .I3(instr_sltiu),
        .I4(instr_xori),
        .I5(\cached_ascii_instr[36]_i_10_n_0 ),
        .O(\cached_ascii_instr[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \cached_ascii_instr[28]_i_6 
       (.I0(\cached_ascii_instr[28]_i_7_n_0 ),
        .I1(\cached_ascii_instr[28]_i_8_n_0 ),
        .I2(\cached_ascii_instr[28]_i_9_n_0 ),
        .I3(\cached_ascii_instr[4]_i_5_n_0 ),
        .I4(instr_jal),
        .I5(instr_auipc),
        .O(\cached_ascii_instr[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cached_ascii_instr[28]_i_7 
       (.I0(instr_lh),
        .I1(instr_lw),
        .I2(instr_lhu),
        .I3(instr_lbu),
        .I4(\cached_ascii_instr[16]_i_10_n_0 ),
        .O(\cached_ascii_instr[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \cached_ascii_instr[28]_i_8 
       (.I0(instr_lb),
        .I1(instr_bne),
        .I2(instr_ori),
        .I3(instr_andi),
        .I4(instr_sltiu),
        .I5(dbg_ascii_instr_inferred_i_86_n_0),
        .O(\cached_ascii_instr[28]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cached_ascii_instr[28]_i_9 
       (.I0(instr_bge),
        .I1(instr_blt),
        .O(\cached_ascii_instr[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000D000000000)) 
    \cached_ascii_instr[2]_i_1 
       (.I0(\cached_ascii_instr[11]_i_5_n_0 ),
        .I1(\cached_ascii_instr[2]_i_2_n_0 ),
        .I2(\cached_ascii_instr[33]_i_3_n_0 ),
        .I3(instr_waitirq),
        .I4(instr_rdinstrh),
        .I5(\cached_ascii_instr[35]_i_2_n_0 ),
        .O(\cached_ascii_instr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEE00E0)) 
    \cached_ascii_instr[2]_i_2 
       (.I0(\cached_ascii_instr[2]_i_3_n_0 ),
        .I1(\cached_ascii_instr[2]_i_4_n_0 ),
        .I2(instr_srl),
        .I3(instr_or),
        .I4(\cached_ascii_instr[1]_i_4_n_0 ),
        .I5(instr_sra),
        .O(\cached_ascii_instr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \cached_ascii_instr[2]_i_3 
       (.I0(instr_sltiu),
        .I1(\cached_ascii_instr[20]_i_7_n_0 ),
        .I2(\cached_ascii_instr[32]_i_8_n_0 ),
        .I3(instr_srl),
        .I4(\cached_ascii_instr[2]_i_5_n_0 ),
        .I5(\cached_ascii_instr[2]_i_6_n_0 ),
        .O(\cached_ascii_instr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEFE)) 
    \cached_ascii_instr[2]_i_4 
       (.I0(\cached_ascii_instr[2]_i_7_n_0 ),
        .I1(is_lbu_lhu_lw_i_1_n_0),
        .I2(instr_bgeu),
        .I3(\cached_ascii_instr[4]_i_5_n_0 ),
        .I4(instr_jal),
        .I5(\cached_ascii_instr[2]_i_8_n_0 ),
        .O(\cached_ascii_instr[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[2]_i_5 
       (.I0(instr_sltu),
        .I1(instr_slt),
        .I2(instr_add),
        .I3(instr_sll),
        .O(\cached_ascii_instr[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \cached_ascii_instr[2]_i_6 
       (.I0(instr_andi),
        .I1(\cached_ascii_instr[20]_i_7_n_0 ),
        .I2(\cached_ascii_instr[16]_i_6_n_0 ),
        .I3(instr_sw),
        .I4(instr_slli),
        .I5(\cached_ascii_instr[24]_i_7_n_0 ),
        .O(\cached_ascii_instr[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[2]_i_7 
       (.I0(instr_bltu),
        .I1(instr_bne),
        .I2(instr_blt),
        .I3(instr_bge),
        .O(\cached_ascii_instr[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \cached_ascii_instr[2]_i_8 
       (.I0(\cached_ascii_instr[2]_i_9_n_0 ),
        .I1(\cached_ascii_instr[4]_i_9_n_0 ),
        .I2(\cached_ascii_instr[24]_i_7_n_0 ),
        .I3(\cached_ascii_instr[20]_i_7_n_0 ),
        .I4(\cached_ascii_instr[4]_i_8_n_0 ),
        .I5(\cached_ascii_instr[16]_i_6_n_0 ),
        .O(\cached_ascii_instr[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cached_ascii_instr[2]_i_9 
       (.I0(instr_slli),
        .I1(instr_andi),
        .O(\cached_ascii_instr[2]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cached_ascii_instr[30]_i_1 
       (.I0(dbg_ascii_instr_inferred_i_71_n_0),
        .O(\cached_ascii_instr[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4440444455555555)) 
    \cached_ascii_instr[32]_i_1 
       (.I0(instr_timer),
        .I1(\cached_ascii_instr[42]_i_3_n_0 ),
        .I2(\cached_ascii_instr[32]_i_2_n_0 ),
        .I3(instr_rdcycle),
        .I4(\cached_ascii_instr[33]_i_3_n_0 ),
        .I5(\cached_ascii_instr[32]_i_3_n_0 ),
        .O(\cached_ascii_instr[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000200000000)) 
    \cached_ascii_instr[32]_i_2 
       (.I0(instr_auipc),
        .I1(instr_slti),
        .I2(instr_addi),
        .I3(\cached_ascii_instr[32]_i_4_n_0 ),
        .I4(instr_sltiu),
        .I5(\cached_ascii_instr[32]_i_5_n_0 ),
        .O(\cached_ascii_instr[32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cached_ascii_instr[32]_i_3 
       (.I0(instr_waitirq),
        .I1(instr_maskirq),
        .I2(instr_retirq),
        .O(\cached_ascii_instr[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \cached_ascii_instr[32]_i_4 
       (.I0(\cached_ascii_instr[24]_i_10_n_0 ),
        .I1(dbg_ascii_instr_inferred_i_84_n_0),
        .I2(\cached_ascii_instr[32]_i_6_n_0 ),
        .I3(instr_blt),
        .I4(instr_bge),
        .I5(dbg_ascii_instr_inferred_i_86_n_0),
        .O(\cached_ascii_instr[32]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \cached_ascii_instr[32]_i_5 
       (.I0(\cached_ascii_instr[32]_i_7_n_0 ),
        .I1(\cached_ascii_instr[32]_i_8_n_0 ),
        .I2(instr_add),
        .I3(instr_sub),
        .I4(instr_srli),
        .I5(instr_srai),
        .O(\cached_ascii_instr[32]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[32]_i_6 
       (.I0(instr_beq),
        .I1(instr_bne),
        .I2(instr_jalr),
        .I3(instr_jal),
        .O(\cached_ascii_instr[32]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \cached_ascii_instr[32]_i_7 
       (.I0(instr_xor),
        .I1(instr_sltu),
        .I2(instr_sll),
        .I3(instr_slt),
        .I4(\cached_ascii_instr[25]_i_7_n_0 ),
        .I5(\cached_ascii_instr[10]_i_5_n_0 ),
        .O(\cached_ascii_instr[32]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cached_ascii_instr[32]_i_8 
       (.I0(instr_xori),
        .I1(instr_ori),
        .I2(instr_andi),
        .I3(instr_slli),
        .O(\cached_ascii_instr[32]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC888C8C8C888C888)) 
    \cached_ascii_instr[33]_i_1 
       (.I0(instr_maskirq),
        .I1(dbg_ascii_instr_inferred_i_67_n_0),
        .I2(\cached_ascii_instr[50]_i_3_n_0 ),
        .I3(instr_rdinstrh),
        .I4(\cached_ascii_instr[33]_i_2_n_0 ),
        .I5(\cached_ascii_instr[33]_i_3_n_0 ),
        .O(\cached_ascii_instr[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5155555555555555)) 
    \cached_ascii_instr[33]_i_2 
       (.I0(instr_rdcycle),
        .I1(\cached_ascii_instr[10]_i_5_n_0 ),
        .I2(\cached_ascii_instr[33]_i_4_n_0 ),
        .I3(\cached_ascii_instr[33]_i_5_n_0 ),
        .I4(dbg_ascii_instr_inferred_i_75_n_0),
        .I5(\cached_ascii_instr[33]_i_6_n_0 ),
        .O(\cached_ascii_instr[33]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[33]_i_3 
       (.I0(instr_rdinstr),
        .I1(instr_rdcycleh),
        .O(\cached_ascii_instr[33]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[33]_i_4 
       (.I0(instr_xor),
        .I1(instr_srl),
        .I2(instr_sltu),
        .I3(instr_sra),
        .O(\cached_ascii_instr[33]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \cached_ascii_instr[33]_i_5 
       (.I0(instr_xori),
        .I1(instr_ori),
        .I2(instr_sltiu),
        .O(\cached_ascii_instr[33]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cached_ascii_instr[33]_i_6 
       (.I0(instr_add),
        .I1(instr_sub),
        .I2(instr_slt),
        .I3(instr_sll),
        .O(\cached_ascii_instr[33]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1111FFFF1000)) 
    \cached_ascii_instr[34]_i_1 
       (.I0(instr_maskirq),
        .I1(instr_waitirq),
        .I2(instr_rdinstrh),
        .I3(\cached_ascii_instr[54]_i_2_n_0 ),
        .I4(instr_timer),
        .I5(instr_retirq),
        .O(\cached_ascii_instr[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFC55005500)) 
    \cached_ascii_instr[35]_i_1 
       (.I0(instr_timer),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_waitirq),
        .I4(instr_rdinstrh),
        .I5(\cached_ascii_instr[35]_i_2_n_0 ),
        .O(\cached_ascii_instr[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cached_ascii_instr[35]_i_2 
       (.I0(instr_getq),
        .I1(instr_setq),
        .I2(instr_retirq),
        .I3(instr_maskirq),
        .I4(instr_timer),
        .O(\cached_ascii_instr[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF80FF80FF80)) 
    \cached_ascii_instr[36]_i_1 
       (.I0(\cached_ascii_instr[36]_i_2_n_0 ),
        .I1(\cached_ascii_instr[36]_i_3_n_0 ),
        .I2(\cached_ascii_instr[36]_i_4_n_0 ),
        .I3(\cached_ascii_instr[36]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_2_n_0 ),
        .I5(\cached_ascii_instr[36]_i_6_n_0 ),
        .O(\cached_ascii_instr[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[36]_i_10 
       (.I0(instr_andi),
        .I1(instr_ori),
        .O(\cached_ascii_instr[36]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cached_ascii_instr[36]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_and),
        .I2(instr_or),
        .I3(instr_sra),
        .O(\cached_ascii_instr[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \cached_ascii_instr[36]_i_3 
       (.I0(instr_retirq),
        .I1(instr_waitirq),
        .I2(instr_rdinstr),
        .I3(\cached_ascii_instr[36]_i_7_n_0 ),
        .I4(\cached_ascii_instr[36]_i_8_n_0 ),
        .I5(\cached_ascii_instr[42]_i_3_n_0 ),
        .O(\cached_ascii_instr[36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \cached_ascii_instr[36]_i_4 
       (.I0(instr_srai),
        .I1(\cached_ascii_instr[36]_i_9_n_0 ),
        .I2(instr_sll),
        .I3(\cached_ascii_instr[36]_i_10_n_0 ),
        .I4(instr_srli),
        .I5(instr_slli),
        .O(\cached_ascii_instr[36]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \cached_ascii_instr[36]_i_5 
       (.I0(instr_timer),
        .I1(instr_waitirq),
        .I2(instr_maskirq),
        .O(\cached_ascii_instr[36]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cached_ascii_instr[36]_i_6 
       (.I0(instr_retirq),
        .I1(instr_setq),
        .I2(instr_getq),
        .I3(instr_waitirq),
        .I4(instr_rdinstrh),
        .O(\cached_ascii_instr[36]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cached_ascii_instr[36]_i_7 
       (.I0(instr_xori),
        .I1(instr_sltiu),
        .O(\cached_ascii_instr[36]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cached_ascii_instr[36]_i_8 
       (.I0(instr_sltu),
        .I1(instr_slt),
        .I2(instr_xor),
        .I3(instr_srl),
        .O(\cached_ascii_instr[36]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[36]_i_9 
       (.I0(instr_sub),
        .I1(instr_add),
        .O(\cached_ascii_instr[36]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cached_ascii_instr[38]_i_1 
       (.I0(dbg_ascii_instr_inferred_i_70_n_0),
        .O(\cached_ascii_instr[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAA8AAA8)) 
    \cached_ascii_instr[3]_i_1 
       (.I0(\cached_ascii_instr[16]_i_5_n_0 ),
        .I1(\cached_ascii_instr[3]_i_2_n_0 ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstrh),
        .I4(\cached_ascii_instr[36]_i_2_n_0 ),
        .I5(instr_srl),
        .O(\cached_ascii_instr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \cached_ascii_instr[3]_i_2 
       (.I0(\cached_ascii_instr[3]_i_3_n_0 ),
        .I1(\cached_ascii_instr[19]_i_10_n_0 ),
        .I2(instr_sltu),
        .I3(instr_slt),
        .I4(instr_xor),
        .I5(instr_sra),
        .O(\cached_ascii_instr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    \cached_ascii_instr[3]_i_3 
       (.I0(instr_sll),
        .I1(\cached_ascii_instr[20]_i_7_n_0 ),
        .I2(\cached_ascii_instr[32]_i_8_n_0 ),
        .I3(instr_sltiu),
        .I4(\cached_ascii_instr[3]_i_4_n_0 ),
        .I5(\cached_ascii_instr[36]_i_9_n_0 ),
        .O(\cached_ascii_instr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0FFFFFFF4FF)) 
    \cached_ascii_instr[3]_i_4 
       (.I0(is_lbu_lhu_lw_i_1_n_0),
        .I1(\cached_ascii_instr[3]_i_5_n_0 ),
        .I2(\cached_ascii_instr[3]_i_6_n_0 ),
        .I3(\cached_ascii_instr[32]_i_8_n_0 ),
        .I4(instr_sh),
        .I5(instr_sw),
        .O(\cached_ascii_instr[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cached_ascii_instr[3]_i_5 
       (.I0(\cached_ascii_instr[4]_i_5_n_0 ),
        .I1(instr_sb),
        .I2(instr_bgeu),
        .I3(instr_lb),
        .I4(\cached_ascii_instr[3]_i_7_n_0 ),
        .I5(\cached_ascii_instr[2]_i_7_n_0 ),
        .O(\cached_ascii_instr[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEFEE)) 
    \cached_ascii_instr[3]_i_6 
       (.I0(instr_slti),
        .I1(instr_addi),
        .I2(is_lbu_lhu_lw_i_1_n_0),
        .I3(instr_lh),
        .I4(instr_sw),
        .I5(instr_sb),
        .O(\cached_ascii_instr[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \cached_ascii_instr[3]_i_7 
       (.I0(instr_jal),
        .I1(instr_auipc),
        .I2(instr_lui),
        .O(\cached_ascii_instr[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BAAA0000)) 
    \cached_ascii_instr[41]_i_1 
       (.I0(instr_retirq),
        .I1(instr_rdinstr),
        .I2(instr_rdcycleh),
        .I3(\cached_ascii_instr[42]_i_3_n_0 ),
        .I4(dbg_ascii_instr_inferred_i_67_n_0),
        .I5(instr_maskirq),
        .O(\cached_ascii_instr[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000050005400)) 
    \cached_ascii_instr[42]_i_1 
       (.I0(\cached_ascii_instr[42]_i_2_n_0 ),
        .I1(instr_rdcycle),
        .I2(instr_rdinstr),
        .I3(\cached_ascii_instr[42]_i_3_n_0 ),
        .I4(instr_rdcycleh),
        .I5(instr_waitirq),
        .O(\cached_ascii_instr[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cached_ascii_instr[42]_i_2 
       (.I0(instr_timer),
        .I1(instr_maskirq),
        .I2(instr_retirq),
        .O(\cached_ascii_instr[42]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cached_ascii_instr[42]_i_3 
       (.I0(instr_getq),
        .I1(instr_setq),
        .I2(instr_rdinstrh),
        .O(\cached_ascii_instr[42]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \cached_ascii_instr[43]_i_1 
       (.I0(instr_retirq),
        .I1(instr_maskirq),
        .I2(instr_timer),
        .I3(instr_waitirq),
        .I4(\cached_ascii_instr[54]_i_2_n_0 ),
        .I5(instr_rdinstrh),
        .O(\cached_ascii_instr[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \cached_ascii_instr[44]_i_1 
       (.I0(instr_waitirq),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(instr_retirq),
        .O(\cached_ascii_instr[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5554555555545554)) 
    \cached_ascii_instr[46]_i_1 
       (.I0(instr_timer),
        .I1(instr_waitirq),
        .I2(instr_maskirq),
        .I3(instr_retirq),
        .I4(\cached_ascii_instr[54]_i_3_n_0 ),
        .I5(\cached_ascii_instr[54]_i_2_n_0 ),
        .O(\cached_ascii_instr[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \cached_ascii_instr[48]_i_1 
       (.I0(instr_timer),
        .I1(instr_waitirq),
        .I2(instr_maskirq),
        .O(\cached_ascii_instr[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE0FFEEFFE0FFE0FF)) 
    \cached_ascii_instr[4]_i_1 
       (.I0(\cached_ascii_instr[4]_i_2_n_0 ),
        .I1(\cached_ascii_instr[4]_i_3_n_0 ),
        .I2(\cached_ascii_instr[4]_i_4_n_0 ),
        .I3(\cached_ascii_instr[62]_i_2_n_0 ),
        .I4(instr_rdinstrh),
        .I5(instr_rdinstr),
        .O(\cached_ascii_instr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEFEFFFE)) 
    \cached_ascii_instr[4]_i_2 
       (.I0(is_lbu_lhu_lw_i_1_n_0),
        .I1(instr_sw),
        .I2(instr_blt),
        .I3(\cached_ascii_instr[4]_i_5_n_0 ),
        .I4(instr_bne),
        .I5(instr_bge),
        .O(\cached_ascii_instr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cached_ascii_instr[4]_i_3 
       (.I0(\cached_ascii_instr[16]_i_2_n_0 ),
        .I1(instr_bgeu),
        .I2(instr_bltu),
        .I3(instr_sltiu),
        .I4(instr_slt),
        .I5(instr_rdinstr),
        .O(\cached_ascii_instr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    \cached_ascii_instr[4]_i_4 
       (.I0(instr_slt),
        .I1(\cached_ascii_instr[16]_i_2_n_0 ),
        .I2(\cached_ascii_instr[4]_i_6_n_0 ),
        .I3(\cached_ascii_instr[4]_i_7_n_0 ),
        .I4(\cached_ascii_instr[17]_i_2_n_0 ),
        .I5(\cached_ascii_instr[1]_i_2_n_0 ),
        .O(\cached_ascii_instr[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cached_ascii_instr[4]_i_5 
       (.I0(instr_jalr),
        .I1(instr_beq),
        .O(\cached_ascii_instr[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \cached_ascii_instr[4]_i_6 
       (.I0(instr_andi),
        .I1(instr_sll),
        .I2(\cached_ascii_instr[36]_i_9_n_0 ),
        .I3(instr_srai),
        .I4(instr_srli),
        .I5(instr_slli),
        .O(\cached_ascii_instr[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00515555FFFFFFFF)) 
    \cached_ascii_instr[4]_i_7 
       (.I0(instr_sltiu),
        .I1(\cached_ascii_instr[4]_i_8_n_0 ),
        .I2(\cached_ascii_instr[4]_i_9_n_0 ),
        .I3(instr_sw),
        .I4(\cached_ascii_instr[24]_i_7_n_0 ),
        .I5(\cached_ascii_instr[16]_i_6_n_0 ),
        .O(\cached_ascii_instr[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[4]_i_8 
       (.I0(instr_sb),
        .I1(instr_sh),
        .O(\cached_ascii_instr[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h0000000E)) 
    \cached_ascii_instr[4]_i_9 
       (.I0(instr_lb),
        .I1(instr_lh),
        .I2(instr_lbu),
        .I3(instr_lw),
        .I4(instr_lhu),
        .O(\cached_ascii_instr[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEEEEE)) 
    \cached_ascii_instr[50]_i_1 
       (.I0(instr_waitirq),
        .I1(instr_maskirq),
        .I2(instr_rdinstrh),
        .I3(\cached_ascii_instr[50]_i_2_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(instr_timer),
        .O(\cached_ascii_instr[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cached_ascii_instr[50]_i_2 
       (.I0(instr_rdcycleh),
        .I1(instr_rdinstr),
        .O(\cached_ascii_instr[50]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cached_ascii_instr[50]_i_3 
       (.I0(instr_getq),
        .I1(instr_setq),
        .I2(instr_retirq),
        .O(\cached_ascii_instr[50]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \cached_ascii_instr[51]_i_1 
       (.I0(instr_maskirq),
        .I1(instr_waitirq),
        .I2(instr_timer),
        .O(\cached_ascii_instr[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \cached_ascii_instr[52]_i_1 
       (.I0(dbg_ascii_instr_inferred_i_69_n_0),
        .I1(instr_waitirq),
        .I2(instr_timer),
        .O(\cached_ascii_instr[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3333333333330010)) 
    \cached_ascii_instr[54]_i_1 
       (.I0(instr_retirq),
        .I1(instr_timer),
        .I2(\cached_ascii_instr[54]_i_2_n_0 ),
        .I3(\cached_ascii_instr[54]_i_3_n_0 ),
        .I4(instr_waitirq),
        .I5(instr_maskirq),
        .O(\cached_ascii_instr[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[54]_i_2 
       (.I0(instr_setq),
        .I1(instr_getq),
        .O(\cached_ascii_instr[54]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cached_ascii_instr[54]_i_3 
       (.I0(instr_rdinstrh),
        .I1(instr_rdinstr),
        .I2(instr_rdcycle),
        .I3(instr_rdcycleh),
        .O(\cached_ascii_instr[54]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \cached_ascii_instr[62]_i_1 
       (.I0(\cached_ascii_instr[62]_i_2_n_0 ),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .O(\cached_ascii_instr[62]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cached_ascii_instr[62]_i_2 
       (.I0(instr_maskirq),
        .I1(instr_timer),
        .I2(instr_waitirq),
        .I3(instr_retirq),
        .I4(instr_setq),
        .I5(instr_getq),
        .O(\cached_ascii_instr[62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1000FF00)) 
    \cached_ascii_instr[8]_i_1 
       (.I0(\cached_ascii_instr[16]_i_4_n_0 ),
        .I1(\cached_ascii_instr[19]_i_2_n_0 ),
        .I2(\cached_ascii_instr[8]_i_2_n_0 ),
        .I3(\cached_ascii_instr[32]_i_3_n_0 ),
        .I4(\cached_ascii_instr[8]_i_3_n_0 ),
        .I5(instr_timer),
        .O(\cached_ascii_instr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[8]_i_10 
       (.I0(instr_bne),
        .I1(instr_blt),
        .O(\cached_ascii_instr[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555FD55)) 
    \cached_ascii_instr[8]_i_2 
       (.I0(\cached_ascii_instr[1]_i_4_n_0 ),
        .I1(instr_srai),
        .I2(\cached_ascii_instr[8]_i_4_n_0 ),
        .I3(\cached_ascii_instr[8]_i_5_n_0 ),
        .I4(instr_add),
        .I5(instr_sll),
        .O(\cached_ascii_instr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \cached_ascii_instr[8]_i_3 
       (.I0(instr_rdinstr),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstrh),
        .I3(instr_setq),
        .I4(instr_getq),
        .O(\cached_ascii_instr[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022002202)) 
    \cached_ascii_instr[8]_i_4 
       (.I0(\cached_ascii_instr[8]_i_6_n_0 ),
        .I1(instr_xori),
        .I2(instr_slti),
        .I3(instr_sltiu),
        .I4(instr_addi),
        .I5(\cached_ascii_instr[8]_i_7_n_0 ),
        .O(\cached_ascii_instr[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cached_ascii_instr[8]_i_5 
       (.I0(instr_slt),
        .I1(instr_sltu),
        .O(\cached_ascii_instr[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDDDDDDDDDD)) 
    \cached_ascii_instr[8]_i_6 
       (.I0(\cached_ascii_instr[18]_i_7_n_0 ),
        .I1(instr_sltiu),
        .I2(\cached_ascii_instr[8]_i_8_n_0 ),
        .I3(\cached_ascii_instr[8]_i_9_n_0 ),
        .I4(dbg_ascii_instr_inferred_i_84_n_0),
        .I5(\cached_ascii_instr[19]_i_8_n_0 ),
        .O(\cached_ascii_instr[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cached_ascii_instr[8]_i_7 
       (.I0(instr_slli),
        .I1(instr_srli),
        .I2(instr_ori),
        .I3(instr_andi),
        .O(\cached_ascii_instr[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFFFB)) 
    \cached_ascii_instr[8]_i_8 
       (.I0(instr_bltu),
        .I1(instr_beq),
        .I2(instr_blt),
        .I3(instr_bne),
        .I4(instr_bge),
        .I5(instr_bgeu),
        .O(\cached_ascii_instr[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1010101000001000)) 
    \cached_ascii_instr[8]_i_9 
       (.I0(instr_jalr),
        .I1(instr_bltu),
        .I2(\cached_ascii_instr[8]_i_10_n_0 ),
        .I3(instr_lui),
        .I4(instr_auipc),
        .I5(instr_jal),
        .O(\cached_ascii_instr[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000100055555555)) 
    \cached_ascii_instr[9]_i_1 
       (.I0(instr_timer),
        .I1(instr_rdcycle),
        .I2(\cached_ascii_instr[33]_i_3_n_0 ),
        .I3(\cached_ascii_instr[54]_i_2_n_0 ),
        .I4(\cached_ascii_instr[9]_i_2_n_0 ),
        .I5(\cached_ascii_instr[10]_i_6_n_0 ),
        .O(\cached_ascii_instr[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \cached_ascii_instr[9]_i_2 
       (.I0(dbg_ascii_instr_inferred_i_75_n_0),
        .I1(instr_sub),
        .I2(instr_add),
        .I3(\cached_ascii_instr[9]_i_3_n_0 ),
        .I4(\cached_ascii_instr[9]_i_4_n_0 ),
        .I5(\cached_ascii_instr[9]_i_5_n_0 ),
        .O(\cached_ascii_instr[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cached_ascii_instr[9]_i_3 
       (.I0(instr_sll),
        .I1(instr_slt),
        .I2(instr_sltu),
        .I3(instr_sltiu),
        .I4(instr_slti),
        .I5(instr_addi),
        .O(\cached_ascii_instr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000000EF00)) 
    \cached_ascii_instr[9]_i_4 
       (.I0(\cached_ascii_instr[9]_i_6_n_0 ),
        .I1(instr_lw),
        .I2(\cached_ascii_instr[9]_i_7_n_0 ),
        .I3(\cached_ascii_instr[18]_i_7_n_0 ),
        .I4(instr_lbu),
        .I5(instr_lhu),
        .O(\cached_ascii_instr[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    \cached_ascii_instr[9]_i_5 
       (.I0(\cached_ascii_instr[16]_i_6_n_0 ),
        .I1(instr_sltu),
        .I2(instr_slt),
        .I3(\cached_ascii_instr[4]_i_6_n_0 ),
        .I4(dbg_ascii_instr_inferred_i_88_n_0),
        .I5(instr_and),
        .O(\cached_ascii_instr[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \cached_ascii_instr[9]_i_6 
       (.I0(instr_bne),
        .I1(instr_blt),
        .I2(instr_bge),
        .O(\cached_ascii_instr[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cached_ascii_instr[9]_i_7 
       (.I0(instr_bltu),
        .I1(instr_bgeu),
        .I2(instr_lb),
        .I3(instr_lh),
        .O(\cached_ascii_instr[9]_i_7_n_0 ));
  FDRE \cached_ascii_instr_reg[0] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[0]_i_1_n_0 ),
        .Q(cached_ascii_instr[0]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[10] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[10]_i_1_n_0 ),
        .Q(cached_ascii_instr[10]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[11] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[11]_i_1_n_0 ),
        .Q(cached_ascii_instr[11]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[12] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[12]_i_1_n_0 ),
        .Q(cached_ascii_instr[12]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[13] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[14]_i_1_n_0 ),
        .Q(cached_ascii_instr[13]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[14] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[14]_i_1_n_0 ),
        .Q(cached_ascii_instr[14]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[16] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[16]_i_1_n_0 ),
        .Q(cached_ascii_instr[16]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[17] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[17]_i_1_n_0 ),
        .Q(cached_ascii_instr[17]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[18] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[18]_i_1_n_0 ),
        .Q(cached_ascii_instr[18]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[19] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[19]_i_1_n_0 ),
        .Q(cached_ascii_instr[19]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[1] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[1]_i_1_n_0 ),
        .Q(cached_ascii_instr[1]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[20] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[20]_i_1_n_0 ),
        .Q(cached_ascii_instr[20]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[21] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[22]_i_1_n_0 ),
        .Q(cached_ascii_instr[21]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[22] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[22]_i_1_n_0 ),
        .Q(cached_ascii_instr[22]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[24] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[24]_i_1_n_0 ),
        .Q(cached_ascii_instr[24]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[25] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[25]_i_1_n_0 ),
        .Q(cached_ascii_instr[25]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[26] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[26]_i_1_n_0 ),
        .Q(cached_ascii_instr[26]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[27] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[27]_i_1_n_0 ),
        .Q(cached_ascii_instr[27]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[28] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[28]_i_1_n_0 ),
        .Q(cached_ascii_instr[28]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[29] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[30]_i_1_n_0 ),
        .Q(cached_ascii_instr[29]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[2] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[2]_i_1_n_0 ),
        .Q(cached_ascii_instr[2]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[30] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[30]_i_1_n_0 ),
        .Q(cached_ascii_instr[30]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[32] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[32]_i_1_n_0 ),
        .Q(cached_ascii_instr[32]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[33] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[33]_i_1_n_0 ),
        .Q(cached_ascii_instr[33]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[34] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[34]_i_1_n_0 ),
        .Q(cached_ascii_instr[34]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[35] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[35]_i_1_n_0 ),
        .Q(cached_ascii_instr[35]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[36] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[36]_i_1_n_0 ),
        .Q(cached_ascii_instr[36]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[37] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[38]_i_1_n_0 ),
        .Q(cached_ascii_instr[37]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[38] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[38]_i_1_n_0 ),
        .Q(cached_ascii_instr[38]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[3] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[3]_i_1_n_0 ),
        .Q(cached_ascii_instr[3]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[40] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[50]_i_1_n_0 ),
        .Q(cached_ascii_instr[40]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[41] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[41]_i_1_n_0 ),
        .Q(cached_ascii_instr[41]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[42] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[42]_i_1_n_0 ),
        .Q(cached_ascii_instr[42]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[43] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[43]_i_1_n_0 ),
        .Q(cached_ascii_instr[43]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[44] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[44]_i_1_n_0 ),
        .Q(cached_ascii_instr[44]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[45] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[46]_i_1_n_0 ),
        .Q(cached_ascii_instr[45]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[46] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[46]_i_1_n_0 ),
        .Q(cached_ascii_instr[46]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[48] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[48]_i_1_n_0 ),
        .Q(cached_ascii_instr[48]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[49] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[52]_i_1_n_0 ),
        .Q(cached_ascii_instr[49]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[4] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[4]_i_1_n_0 ),
        .Q(cached_ascii_instr[4]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[50] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[50]_i_1_n_0 ),
        .Q(cached_ascii_instr[50]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[51] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[51]_i_1_n_0 ),
        .Q(cached_ascii_instr[51]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[52] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[52]_i_1_n_0 ),
        .Q(cached_ascii_instr[52]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[53] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[54]_i_1_n_0 ),
        .Q(cached_ascii_instr[53]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[54] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[54]_i_1_n_0 ),
        .Q(cached_ascii_instr[54]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[57] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[62]_i_1_n_0 ),
        .Q(cached_ascii_instr[57]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[5] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[14]_i_1_n_0 ),
        .Q(cached_ascii_instr[5]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[60] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[62]_i_1_n_0 ),
        .Q(cached_ascii_instr[60]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[61] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[62]_i_1_n_0 ),
        .Q(cached_ascii_instr[61]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[62] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[62]_i_1_n_0 ),
        .Q(cached_ascii_instr[62]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[6] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[14]_i_1_n_0 ),
        .Q(cached_ascii_instr[6]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[8] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[8]_i_1_n_0 ),
        .Q(cached_ascii_instr[8]),
        .R(1'b0));
  FDRE \cached_ascii_instr_reg[9] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\cached_ascii_instr[9]_i_1_n_0 ),
        .Q(cached_ascii_instr[9]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[0] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[0] ),
        .Q(cached_insn_imm[0]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[10] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[10] ),
        .Q(cached_insn_imm[10]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[11] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[11] ),
        .Q(cached_insn_imm[11]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[12] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[12] ),
        .Q(cached_insn_imm[12]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[13] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[13] ),
        .Q(cached_insn_imm[13]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[14] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[14] ),
        .Q(cached_insn_imm[14]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[15] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[15] ),
        .Q(cached_insn_imm[15]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[16] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[16] ),
        .Q(cached_insn_imm[16]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[17] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[17] ),
        .Q(cached_insn_imm[17]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[18] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[18] ),
        .Q(cached_insn_imm[18]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[19] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[19] ),
        .Q(cached_insn_imm[19]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[1] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[1] ),
        .Q(cached_insn_imm[1]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[20] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[20] ),
        .Q(cached_insn_imm[20]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[21] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[21] ),
        .Q(cached_insn_imm[21]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[22] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[22] ),
        .Q(cached_insn_imm[22]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[23] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[23] ),
        .Q(cached_insn_imm[23]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[24] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[24] ),
        .Q(cached_insn_imm[24]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[25] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[25] ),
        .Q(cached_insn_imm[25]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[26] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[26] ),
        .Q(cached_insn_imm[26]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[27] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[27] ),
        .Q(cached_insn_imm[27]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[28] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[28] ),
        .Q(cached_insn_imm[28]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[29] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[29] ),
        .Q(cached_insn_imm[29]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[2] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[2] ),
        .Q(cached_insn_imm[2]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[30] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[30] ),
        .Q(cached_insn_imm[30]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[31] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[31] ),
        .Q(cached_insn_imm[31]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[3] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[3] ),
        .Q(cached_insn_imm[3]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[4] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[4] ),
        .Q(cached_insn_imm[4]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[5] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[5] ),
        .Q(cached_insn_imm[5]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[6] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[6] ),
        .Q(cached_insn_imm[6]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[7] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[7] ),
        .Q(cached_insn_imm[7]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[8] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[8] ),
        .Q(cached_insn_imm[8]),
        .R(1'b0));
  FDRE \cached_insn_imm_reg[9] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_imm_reg_n_0_[9] ),
        .Q(cached_insn_imm[9]),
        .R(1'b0));
  FDRE \cached_insn_rd_reg[0] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rd_reg_n_0_[0] ),
        .Q(cached_insn_rd[0]),
        .R(1'b0));
  FDRE \cached_insn_rd_reg[1] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rd_reg_n_0_[1] ),
        .Q(cached_insn_rd[1]),
        .R(1'b0));
  FDRE \cached_insn_rd_reg[2] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rd_reg_n_0_[2] ),
        .Q(cached_insn_rd[2]),
        .R(1'b0));
  FDRE \cached_insn_rd_reg[3] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rd_reg_n_0_[3] ),
        .Q(cached_insn_rd[3]),
        .R(1'b0));
  FDRE \cached_insn_rd_reg[4] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rd_reg_n_0_[4] ),
        .Q(cached_insn_rd[4]),
        .R(1'b0));
  FDRE \cached_insn_rs1_reg[0] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rs1_reg_n_0_[0] ),
        .Q(cached_insn_rs1[0]),
        .R(1'b0));
  FDRE \cached_insn_rs1_reg[1] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rs1_reg_n_0_[1] ),
        .Q(cached_insn_rs1[1]),
        .R(1'b0));
  FDRE \cached_insn_rs1_reg[2] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rs1_reg_n_0_[2] ),
        .Q(cached_insn_rs1[2]),
        .R(1'b0));
  FDRE \cached_insn_rs1_reg[3] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rs1_reg_n_0_[3] ),
        .Q(cached_insn_rs1[3]),
        .R(1'b0));
  FDRE \cached_insn_rs1_reg[4] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rs1_reg_n_0_[4] ),
        .Q(cached_insn_rs1[4]),
        .R(1'b0));
  FDRE \cached_insn_rs2_reg[0] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rs2_reg_n_0_[0] ),
        .Q(cached_insn_rs2[0]),
        .R(1'b0));
  FDRE \cached_insn_rs2_reg[1] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rs2_reg_n_0_[1] ),
        .Q(cached_insn_rs2[1]),
        .R(1'b0));
  FDRE \cached_insn_rs2_reg[2] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rs2_reg_n_0_[2] ),
        .Q(cached_insn_rs2[2]),
        .R(1'b0));
  FDRE \cached_insn_rs2_reg[3] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rs2_reg_n_0_[3] ),
        .Q(cached_insn_rs2[3]),
        .R(1'b0));
  FDRE \cached_insn_rs2_reg[4] 
       (.C(clk),
        .CE(decoder_trigger_q),
        .D(\decoded_rs2_reg_n_0_[4] ),
        .Q(cached_insn_rs2[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF8FF)) 
    clear_prefetched_high_word_q_i_1
       (.I0(prefetched_high_word_reg_n_0),
        .I1(clear_prefetched_high_word_q),
        .I2(latched_branch_reg_n_0),
        .I3(resetn),
        .I4(\irq_state_reg_n_0_[1] ),
        .I5(\irq_state_reg_n_0_[0] ),
        .O(clear_prefetched_high_word));
  FDRE clear_prefetched_high_word_q_reg
       (.C(clk),
        .CE(1'b1),
        .D(clear_prefetched_high_word),
        .Q(clear_prefetched_high_word_q),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBAFFFFFFBAFFBA)) 
    compressed_instr_i_1
       (.I0(compressed_instr_i_2_n_0),
        .I1(compressed_instr_i_3_n_0),
        .I2(compressed_instr_i_4_n_0),
        .I3(compressed_instr_i_5_n_0),
        .I4(compressed_instr_i_6_n_0),
        .I5(compressed_instr_i_7_n_0),
        .O(compressed_instr_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    compressed_instr_i_2
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[0] ),
        .O(compressed_instr_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    compressed_instr_i_3
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[16] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[16]),
        .I4(is_sb_sh_sw_i_3_n_0),
        .O(compressed_instr_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    compressed_instr_i_4
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(mem_rdata[0]),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(\mem_rdata_q_reg_n_0_[0] ),
        .O(compressed_instr_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    compressed_instr_i_5
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[1] ),
        .O(compressed_instr_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    compressed_instr_i_6
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[17] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[17]),
        .I4(is_sb_sh_sw_i_3_n_0),
        .O(compressed_instr_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    compressed_instr_i_7
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(mem_rdata[1]),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(\mem_rdata_q_reg_n_0_[1] ),
        .O(compressed_instr_i_7_n_0));
  FDRE compressed_instr_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(compressed_instr_i_1_n_0),
        .Q(compressed_instr),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \count_cycle[0]_i_2 
       (.I0(count_cycle_reg[0]),
        .O(\count_cycle[0]_i_2_n_0 ));
  FDRE \count_cycle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_7 ),
        .Q(count_cycle_reg[0]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\count_cycle_reg[0]_i_1_n_0 ,\count_cycle_reg[0]_i_1_n_1 ,\count_cycle_reg[0]_i_1_n_2 ,\count_cycle_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_cycle_reg[0]_i_1_n_4 ,\count_cycle_reg[0]_i_1_n_5 ,\count_cycle_reg[0]_i_1_n_6 ,\count_cycle_reg[0]_i_1_n_7 }),
        .S({count_cycle_reg[3:1],\count_cycle[0]_i_2_n_0 }));
  FDRE \count_cycle_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_5 ),
        .Q(count_cycle_reg[10]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_4 ),
        .Q(count_cycle_reg[11]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[12]_i_1_n_7 ),
        .Q(count_cycle_reg[12]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[12]_i_1 
       (.CI(\count_cycle_reg[8]_i_1_n_0 ),
        .CO({\count_cycle_reg[12]_i_1_n_0 ,\count_cycle_reg[12]_i_1_n_1 ,\count_cycle_reg[12]_i_1_n_2 ,\count_cycle_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[12]_i_1_n_4 ,\count_cycle_reg[12]_i_1_n_5 ,\count_cycle_reg[12]_i_1_n_6 ,\count_cycle_reg[12]_i_1_n_7 }),
        .S(count_cycle_reg[15:12]));
  FDRE \count_cycle_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[12]_i_1_n_6 ),
        .Q(count_cycle_reg[13]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[12]_i_1_n_5 ),
        .Q(count_cycle_reg[14]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[12]_i_1_n_4 ),
        .Q(count_cycle_reg[15]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_7 ),
        .Q(count_cycle_reg[16]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[16]_i_1 
       (.CI(\count_cycle_reg[12]_i_1_n_0 ),
        .CO({\count_cycle_reg[16]_i_1_n_0 ,\count_cycle_reg[16]_i_1_n_1 ,\count_cycle_reg[16]_i_1_n_2 ,\count_cycle_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[16]_i_1_n_4 ,\count_cycle_reg[16]_i_1_n_5 ,\count_cycle_reg[16]_i_1_n_6 ,\count_cycle_reg[16]_i_1_n_7 }),
        .S(count_cycle_reg[19:16]));
  FDRE \count_cycle_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_6 ),
        .Q(count_cycle_reg[17]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_5 ),
        .Q(count_cycle_reg[18]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_4 ),
        .Q(count_cycle_reg[19]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_6 ),
        .Q(count_cycle_reg[1]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[20]_i_1_n_7 ),
        .Q(count_cycle_reg[20]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[20]_i_1 
       (.CI(\count_cycle_reg[16]_i_1_n_0 ),
        .CO({\count_cycle_reg[20]_i_1_n_0 ,\count_cycle_reg[20]_i_1_n_1 ,\count_cycle_reg[20]_i_1_n_2 ,\count_cycle_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[20]_i_1_n_4 ,\count_cycle_reg[20]_i_1_n_5 ,\count_cycle_reg[20]_i_1_n_6 ,\count_cycle_reg[20]_i_1_n_7 }),
        .S(count_cycle_reg[23:20]));
  FDRE \count_cycle_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[20]_i_1_n_6 ),
        .Q(count_cycle_reg[21]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[20]_i_1_n_5 ),
        .Q(count_cycle_reg[22]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[20]_i_1_n_4 ),
        .Q(count_cycle_reg[23]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_7 ),
        .Q(count_cycle_reg[24]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[24]_i_1 
       (.CI(\count_cycle_reg[20]_i_1_n_0 ),
        .CO({\count_cycle_reg[24]_i_1_n_0 ,\count_cycle_reg[24]_i_1_n_1 ,\count_cycle_reg[24]_i_1_n_2 ,\count_cycle_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[24]_i_1_n_4 ,\count_cycle_reg[24]_i_1_n_5 ,\count_cycle_reg[24]_i_1_n_6 ,\count_cycle_reg[24]_i_1_n_7 }),
        .S(count_cycle_reg[27:24]));
  FDRE \count_cycle_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_6 ),
        .Q(count_cycle_reg[25]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_5 ),
        .Q(count_cycle_reg[26]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_4 ),
        .Q(count_cycle_reg[27]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[28]_i_1_n_7 ),
        .Q(count_cycle_reg[28]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[28]_i_1 
       (.CI(\count_cycle_reg[24]_i_1_n_0 ),
        .CO({\count_cycle_reg[28]_i_1_n_0 ,\count_cycle_reg[28]_i_1_n_1 ,\count_cycle_reg[28]_i_1_n_2 ,\count_cycle_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[28]_i_1_n_4 ,\count_cycle_reg[28]_i_1_n_5 ,\count_cycle_reg[28]_i_1_n_6 ,\count_cycle_reg[28]_i_1_n_7 }),
        .S(count_cycle_reg[31:28]));
  FDRE \count_cycle_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[28]_i_1_n_6 ),
        .Q(count_cycle_reg[29]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_5 ),
        .Q(count_cycle_reg[2]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[28]_i_1_n_5 ),
        .Q(count_cycle_reg[30]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[28]_i_1_n_4 ),
        .Q(count_cycle_reg[31]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_7 ),
        .Q(count_cycle_reg[32]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[32]_i_1 
       (.CI(\count_cycle_reg[28]_i_1_n_0 ),
        .CO({\count_cycle_reg[32]_i_1_n_0 ,\count_cycle_reg[32]_i_1_n_1 ,\count_cycle_reg[32]_i_1_n_2 ,\count_cycle_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[32]_i_1_n_4 ,\count_cycle_reg[32]_i_1_n_5 ,\count_cycle_reg[32]_i_1_n_6 ,\count_cycle_reg[32]_i_1_n_7 }),
        .S(count_cycle_reg[35:32]));
  FDRE \count_cycle_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_6 ),
        .Q(count_cycle_reg[33]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_5 ),
        .Q(count_cycle_reg[34]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_4 ),
        .Q(count_cycle_reg[35]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[36]_i_1_n_7 ),
        .Q(count_cycle_reg[36]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[36]_i_1 
       (.CI(\count_cycle_reg[32]_i_1_n_0 ),
        .CO({\count_cycle_reg[36]_i_1_n_0 ,\count_cycle_reg[36]_i_1_n_1 ,\count_cycle_reg[36]_i_1_n_2 ,\count_cycle_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[36]_i_1_n_4 ,\count_cycle_reg[36]_i_1_n_5 ,\count_cycle_reg[36]_i_1_n_6 ,\count_cycle_reg[36]_i_1_n_7 }),
        .S(count_cycle_reg[39:36]));
  FDRE \count_cycle_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[36]_i_1_n_6 ),
        .Q(count_cycle_reg[37]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[36]_i_1_n_5 ),
        .Q(count_cycle_reg[38]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[36]_i_1_n_4 ),
        .Q(count_cycle_reg[39]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_4 ),
        .Q(count_cycle_reg[3]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_7 ),
        .Q(count_cycle_reg[40]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[40]_i_1 
       (.CI(\count_cycle_reg[36]_i_1_n_0 ),
        .CO({\count_cycle_reg[40]_i_1_n_0 ,\count_cycle_reg[40]_i_1_n_1 ,\count_cycle_reg[40]_i_1_n_2 ,\count_cycle_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[40]_i_1_n_4 ,\count_cycle_reg[40]_i_1_n_5 ,\count_cycle_reg[40]_i_1_n_6 ,\count_cycle_reg[40]_i_1_n_7 }),
        .S(count_cycle_reg[43:40]));
  FDRE \count_cycle_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_6 ),
        .Q(count_cycle_reg[41]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_5 ),
        .Q(count_cycle_reg[42]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_4 ),
        .Q(count_cycle_reg[43]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[44]_i_1_n_7 ),
        .Q(count_cycle_reg[44]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[44]_i_1 
       (.CI(\count_cycle_reg[40]_i_1_n_0 ),
        .CO({\count_cycle_reg[44]_i_1_n_0 ,\count_cycle_reg[44]_i_1_n_1 ,\count_cycle_reg[44]_i_1_n_2 ,\count_cycle_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[44]_i_1_n_4 ,\count_cycle_reg[44]_i_1_n_5 ,\count_cycle_reg[44]_i_1_n_6 ,\count_cycle_reg[44]_i_1_n_7 }),
        .S(count_cycle_reg[47:44]));
  FDRE \count_cycle_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[44]_i_1_n_6 ),
        .Q(count_cycle_reg[45]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[44]_i_1_n_5 ),
        .Q(count_cycle_reg[46]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[44]_i_1_n_4 ),
        .Q(count_cycle_reg[47]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_7 ),
        .Q(count_cycle_reg[48]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[48]_i_1 
       (.CI(\count_cycle_reg[44]_i_1_n_0 ),
        .CO({\count_cycle_reg[48]_i_1_n_0 ,\count_cycle_reg[48]_i_1_n_1 ,\count_cycle_reg[48]_i_1_n_2 ,\count_cycle_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[48]_i_1_n_4 ,\count_cycle_reg[48]_i_1_n_5 ,\count_cycle_reg[48]_i_1_n_6 ,\count_cycle_reg[48]_i_1_n_7 }),
        .S(count_cycle_reg[51:48]));
  FDRE \count_cycle_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_6 ),
        .Q(count_cycle_reg[49]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[4]_i_1_n_7 ),
        .Q(count_cycle_reg[4]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[4]_i_1 
       (.CI(\count_cycle_reg[0]_i_1_n_0 ),
        .CO({\count_cycle_reg[4]_i_1_n_0 ,\count_cycle_reg[4]_i_1_n_1 ,\count_cycle_reg[4]_i_1_n_2 ,\count_cycle_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[4]_i_1_n_4 ,\count_cycle_reg[4]_i_1_n_5 ,\count_cycle_reg[4]_i_1_n_6 ,\count_cycle_reg[4]_i_1_n_7 }),
        .S(count_cycle_reg[7:4]));
  FDRE \count_cycle_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_5 ),
        .Q(count_cycle_reg[50]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_4 ),
        .Q(count_cycle_reg[51]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[52]_i_1_n_7 ),
        .Q(count_cycle_reg[52]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[52]_i_1 
       (.CI(\count_cycle_reg[48]_i_1_n_0 ),
        .CO({\count_cycle_reg[52]_i_1_n_0 ,\count_cycle_reg[52]_i_1_n_1 ,\count_cycle_reg[52]_i_1_n_2 ,\count_cycle_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[52]_i_1_n_4 ,\count_cycle_reg[52]_i_1_n_5 ,\count_cycle_reg[52]_i_1_n_6 ,\count_cycle_reg[52]_i_1_n_7 }),
        .S(count_cycle_reg[55:52]));
  FDRE \count_cycle_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[52]_i_1_n_6 ),
        .Q(count_cycle_reg[53]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[52]_i_1_n_5 ),
        .Q(count_cycle_reg[54]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[52]_i_1_n_4 ),
        .Q(count_cycle_reg[55]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_7 ),
        .Q(count_cycle_reg[56]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[56]_i_1 
       (.CI(\count_cycle_reg[52]_i_1_n_0 ),
        .CO({\count_cycle_reg[56]_i_1_n_0 ,\count_cycle_reg[56]_i_1_n_1 ,\count_cycle_reg[56]_i_1_n_2 ,\count_cycle_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[56]_i_1_n_4 ,\count_cycle_reg[56]_i_1_n_5 ,\count_cycle_reg[56]_i_1_n_6 ,\count_cycle_reg[56]_i_1_n_7 }),
        .S(count_cycle_reg[59:56]));
  FDRE \count_cycle_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_6 ),
        .Q(count_cycle_reg[57]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_5 ),
        .Q(count_cycle_reg[58]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_4 ),
        .Q(count_cycle_reg[59]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[4]_i_1_n_6 ),
        .Q(count_cycle_reg[5]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[60]_i_1_n_7 ),
        .Q(count_cycle_reg[60]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[60]_i_1 
       (.CI(\count_cycle_reg[56]_i_1_n_0 ),
        .CO({\NLW_count_cycle_reg[60]_i_1_CO_UNCONNECTED [3],\count_cycle_reg[60]_i_1_n_1 ,\count_cycle_reg[60]_i_1_n_2 ,\count_cycle_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[60]_i_1_n_4 ,\count_cycle_reg[60]_i_1_n_5 ,\count_cycle_reg[60]_i_1_n_6 ,\count_cycle_reg[60]_i_1_n_7 }),
        .S(count_cycle_reg[63:60]));
  FDRE \count_cycle_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[60]_i_1_n_6 ),
        .Q(count_cycle_reg[61]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[60]_i_1_n_5 ),
        .Q(count_cycle_reg[62]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[60]_i_1_n_4 ),
        .Q(count_cycle_reg[63]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[4]_i_1_n_5 ),
        .Q(count_cycle_reg[6]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[4]_i_1_n_4 ),
        .Q(count_cycle_reg[7]),
        .R(clear_prefetched_high_word2));
  FDRE \count_cycle_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_7 ),
        .Q(count_cycle_reg[8]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_cycle_reg[8]_i_1 
       (.CI(\count_cycle_reg[4]_i_1_n_0 ),
        .CO({\count_cycle_reg[8]_i_1_n_0 ,\count_cycle_reg[8]_i_1_n_1 ,\count_cycle_reg[8]_i_1_n_2 ,\count_cycle_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[8]_i_1_n_4 ,\count_cycle_reg[8]_i_1_n_5 ,\count_cycle_reg[8]_i_1_n_6 ,\count_cycle_reg[8]_i_1_n_7 }),
        .S(count_cycle_reg[11:8]));
  FDRE \count_cycle_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_6 ),
        .Q(count_cycle_reg[9]),
        .R(clear_prefetched_high_word2));
  LUT3 #(
    .INIT(8'h80)) 
    \count_instr[0]_i_1 
       (.I0(decoder_trigger_reg_n_0),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .O(\count_instr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000302030203)) 
    \count_instr[0]_i_3 
       (.I0(dbg_next_i_2_n_0),
        .I1(\irq_state_reg_n_0_[0] ),
        .I2(\irq_state_reg_n_0_[1] ),
        .I3(decoder_trigger_reg_n_0),
        .I4(do_waitirq_reg_n_0),
        .I5(instr_waitirq),
        .O(\count_instr[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_instr[0]_i_4 
       (.I0(\count_instr_reg_n_0_[0] ),
        .O(\count_instr[0]_i_4_n_0 ));
  FDRE \count_instr_reg[0] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[0]_i_2_n_7 ),
        .Q(\count_instr_reg_n_0_[0] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_instr_reg[0]_i_2_n_0 ,\count_instr_reg[0]_i_2_n_1 ,\count_instr_reg[0]_i_2_n_2 ,\count_instr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_instr_reg[0]_i_2_n_4 ,\count_instr_reg[0]_i_2_n_5 ,\count_instr_reg[0]_i_2_n_6 ,\count_instr_reg[0]_i_2_n_7 }),
        .S({\count_instr_reg_n_0_[3] ,\count_instr_reg_n_0_[2] ,\count_instr_reg_n_0_[1] ,\count_instr[0]_i_4_n_0 }));
  FDRE \count_instr_reg[10] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[8]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[10] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[11] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[8]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[11] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[12] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[12]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[12] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[12]_i_1 
       (.CI(\count_instr_reg[8]_i_1_n_0 ),
        .CO({\count_instr_reg[12]_i_1_n_0 ,\count_instr_reg[12]_i_1_n_1 ,\count_instr_reg[12]_i_1_n_2 ,\count_instr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[12]_i_1_n_4 ,\count_instr_reg[12]_i_1_n_5 ,\count_instr_reg[12]_i_1_n_6 ,\count_instr_reg[12]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[15] ,\count_instr_reg_n_0_[14] ,\count_instr_reg_n_0_[13] ,\count_instr_reg_n_0_[12] }));
  FDRE \count_instr_reg[13] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[12]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[13] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[14] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[12]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[14] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[15] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[12]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[15] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[16] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[16]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[16] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[16]_i_1 
       (.CI(\count_instr_reg[12]_i_1_n_0 ),
        .CO({\count_instr_reg[16]_i_1_n_0 ,\count_instr_reg[16]_i_1_n_1 ,\count_instr_reg[16]_i_1_n_2 ,\count_instr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[16]_i_1_n_4 ,\count_instr_reg[16]_i_1_n_5 ,\count_instr_reg[16]_i_1_n_6 ,\count_instr_reg[16]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[19] ,\count_instr_reg_n_0_[18] ,\count_instr_reg_n_0_[17] ,\count_instr_reg_n_0_[16] }));
  FDRE \count_instr_reg[17] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[16]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[17] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[18] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[16]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[18] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[19] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[16]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[19] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[1] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[0]_i_2_n_6 ),
        .Q(\count_instr_reg_n_0_[1] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[20] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[20]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[20] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[20]_i_1 
       (.CI(\count_instr_reg[16]_i_1_n_0 ),
        .CO({\count_instr_reg[20]_i_1_n_0 ,\count_instr_reg[20]_i_1_n_1 ,\count_instr_reg[20]_i_1_n_2 ,\count_instr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[20]_i_1_n_4 ,\count_instr_reg[20]_i_1_n_5 ,\count_instr_reg[20]_i_1_n_6 ,\count_instr_reg[20]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[23] ,\count_instr_reg_n_0_[22] ,\count_instr_reg_n_0_[21] ,\count_instr_reg_n_0_[20] }));
  FDRE \count_instr_reg[21] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[20]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[21] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[22] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[20]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[22] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[23] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[20]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[23] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[24] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[24]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[24] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[24]_i_1 
       (.CI(\count_instr_reg[20]_i_1_n_0 ),
        .CO({\count_instr_reg[24]_i_1_n_0 ,\count_instr_reg[24]_i_1_n_1 ,\count_instr_reg[24]_i_1_n_2 ,\count_instr_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[24]_i_1_n_4 ,\count_instr_reg[24]_i_1_n_5 ,\count_instr_reg[24]_i_1_n_6 ,\count_instr_reg[24]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[27] ,\count_instr_reg_n_0_[26] ,\count_instr_reg_n_0_[25] ,\count_instr_reg_n_0_[24] }));
  FDRE \count_instr_reg[25] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[24]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[25] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[26] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[24]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[26] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[27] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[24]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[27] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[28] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[28]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[28] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[28]_i_1 
       (.CI(\count_instr_reg[24]_i_1_n_0 ),
        .CO({\count_instr_reg[28]_i_1_n_0 ,\count_instr_reg[28]_i_1_n_1 ,\count_instr_reg[28]_i_1_n_2 ,\count_instr_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[28]_i_1_n_4 ,\count_instr_reg[28]_i_1_n_5 ,\count_instr_reg[28]_i_1_n_6 ,\count_instr_reg[28]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[31] ,\count_instr_reg_n_0_[30] ,\count_instr_reg_n_0_[29] ,\count_instr_reg_n_0_[28] }));
  FDRE \count_instr_reg[29] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[28]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[29] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[2] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[0]_i_2_n_5 ),
        .Q(\count_instr_reg_n_0_[2] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[30] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[28]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[30] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[31] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[28]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[31] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[32] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[32]_i_1_n_7 ),
        .Q(data3[0]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[32]_i_1 
       (.CI(\count_instr_reg[28]_i_1_n_0 ),
        .CO({\count_instr_reg[32]_i_1_n_0 ,\count_instr_reg[32]_i_1_n_1 ,\count_instr_reg[32]_i_1_n_2 ,\count_instr_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[32]_i_1_n_4 ,\count_instr_reg[32]_i_1_n_5 ,\count_instr_reg[32]_i_1_n_6 ,\count_instr_reg[32]_i_1_n_7 }),
        .S(data3[3:0]));
  FDRE \count_instr_reg[33] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[32]_i_1_n_6 ),
        .Q(data3[1]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[34] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[32]_i_1_n_5 ),
        .Q(data3[2]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[35] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[32]_i_1_n_4 ),
        .Q(data3[3]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[36] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[36]_i_1_n_7 ),
        .Q(data3[4]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[36]_i_1 
       (.CI(\count_instr_reg[32]_i_1_n_0 ),
        .CO({\count_instr_reg[36]_i_1_n_0 ,\count_instr_reg[36]_i_1_n_1 ,\count_instr_reg[36]_i_1_n_2 ,\count_instr_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[36]_i_1_n_4 ,\count_instr_reg[36]_i_1_n_5 ,\count_instr_reg[36]_i_1_n_6 ,\count_instr_reg[36]_i_1_n_7 }),
        .S(data3[7:4]));
  FDRE \count_instr_reg[37] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[36]_i_1_n_6 ),
        .Q(data3[5]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[38] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[36]_i_1_n_5 ),
        .Q(data3[6]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[39] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[36]_i_1_n_4 ),
        .Q(data3[7]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[3] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[0]_i_2_n_4 ),
        .Q(\count_instr_reg_n_0_[3] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[40] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[40]_i_1_n_7 ),
        .Q(data3[8]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[40]_i_1 
       (.CI(\count_instr_reg[36]_i_1_n_0 ),
        .CO({\count_instr_reg[40]_i_1_n_0 ,\count_instr_reg[40]_i_1_n_1 ,\count_instr_reg[40]_i_1_n_2 ,\count_instr_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[40]_i_1_n_4 ,\count_instr_reg[40]_i_1_n_5 ,\count_instr_reg[40]_i_1_n_6 ,\count_instr_reg[40]_i_1_n_7 }),
        .S(data3[11:8]));
  FDRE \count_instr_reg[41] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[40]_i_1_n_6 ),
        .Q(data3[9]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[42] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[40]_i_1_n_5 ),
        .Q(data3[10]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[43] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[40]_i_1_n_4 ),
        .Q(data3[11]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[44] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[44]_i_1_n_7 ),
        .Q(data3[12]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[44]_i_1 
       (.CI(\count_instr_reg[40]_i_1_n_0 ),
        .CO({\count_instr_reg[44]_i_1_n_0 ,\count_instr_reg[44]_i_1_n_1 ,\count_instr_reg[44]_i_1_n_2 ,\count_instr_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[44]_i_1_n_4 ,\count_instr_reg[44]_i_1_n_5 ,\count_instr_reg[44]_i_1_n_6 ,\count_instr_reg[44]_i_1_n_7 }),
        .S(data3[15:12]));
  FDRE \count_instr_reg[45] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[44]_i_1_n_6 ),
        .Q(data3[13]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[46] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[44]_i_1_n_5 ),
        .Q(data3[14]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[47] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[44]_i_1_n_4 ),
        .Q(data3[15]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[48] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[48]_i_1_n_7 ),
        .Q(data3[16]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[48]_i_1 
       (.CI(\count_instr_reg[44]_i_1_n_0 ),
        .CO({\count_instr_reg[48]_i_1_n_0 ,\count_instr_reg[48]_i_1_n_1 ,\count_instr_reg[48]_i_1_n_2 ,\count_instr_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[48]_i_1_n_4 ,\count_instr_reg[48]_i_1_n_5 ,\count_instr_reg[48]_i_1_n_6 ,\count_instr_reg[48]_i_1_n_7 }),
        .S(data3[19:16]));
  FDRE \count_instr_reg[49] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[48]_i_1_n_6 ),
        .Q(data3[17]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[4] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[4]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[4] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[4]_i_1 
       (.CI(\count_instr_reg[0]_i_2_n_0 ),
        .CO({\count_instr_reg[4]_i_1_n_0 ,\count_instr_reg[4]_i_1_n_1 ,\count_instr_reg[4]_i_1_n_2 ,\count_instr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[4]_i_1_n_4 ,\count_instr_reg[4]_i_1_n_5 ,\count_instr_reg[4]_i_1_n_6 ,\count_instr_reg[4]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[7] ,\count_instr_reg_n_0_[6] ,\count_instr_reg_n_0_[5] ,\count_instr_reg_n_0_[4] }));
  FDRE \count_instr_reg[50] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[48]_i_1_n_5 ),
        .Q(data3[18]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[51] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[48]_i_1_n_4 ),
        .Q(data3[19]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[52] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[52]_i_1_n_7 ),
        .Q(data3[20]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[52]_i_1 
       (.CI(\count_instr_reg[48]_i_1_n_0 ),
        .CO({\count_instr_reg[52]_i_1_n_0 ,\count_instr_reg[52]_i_1_n_1 ,\count_instr_reg[52]_i_1_n_2 ,\count_instr_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[52]_i_1_n_4 ,\count_instr_reg[52]_i_1_n_5 ,\count_instr_reg[52]_i_1_n_6 ,\count_instr_reg[52]_i_1_n_7 }),
        .S(data3[23:20]));
  FDRE \count_instr_reg[53] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[52]_i_1_n_6 ),
        .Q(data3[21]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[54] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[52]_i_1_n_5 ),
        .Q(data3[22]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[55] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[52]_i_1_n_4 ),
        .Q(data3[23]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[56] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[56]_i_1_n_7 ),
        .Q(data3[24]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[56]_i_1 
       (.CI(\count_instr_reg[52]_i_1_n_0 ),
        .CO({\count_instr_reg[56]_i_1_n_0 ,\count_instr_reg[56]_i_1_n_1 ,\count_instr_reg[56]_i_1_n_2 ,\count_instr_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[56]_i_1_n_4 ,\count_instr_reg[56]_i_1_n_5 ,\count_instr_reg[56]_i_1_n_6 ,\count_instr_reg[56]_i_1_n_7 }),
        .S(data3[27:24]));
  FDRE \count_instr_reg[57] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[56]_i_1_n_6 ),
        .Q(data3[25]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[58] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[56]_i_1_n_5 ),
        .Q(data3[26]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[59] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[56]_i_1_n_4 ),
        .Q(data3[27]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[5] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[4]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[5] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[60] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[60]_i_1_n_7 ),
        .Q(data3[28]),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[60]_i_1 
       (.CI(\count_instr_reg[56]_i_1_n_0 ),
        .CO({\NLW_count_instr_reg[60]_i_1_CO_UNCONNECTED [3],\count_instr_reg[60]_i_1_n_1 ,\count_instr_reg[60]_i_1_n_2 ,\count_instr_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[60]_i_1_n_4 ,\count_instr_reg[60]_i_1_n_5 ,\count_instr_reg[60]_i_1_n_6 ,\count_instr_reg[60]_i_1_n_7 }),
        .S(data3[31:28]));
  FDRE \count_instr_reg[61] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[60]_i_1_n_6 ),
        .Q(data3[29]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[62] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[60]_i_1_n_5 ),
        .Q(data3[30]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[63] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[60]_i_1_n_4 ),
        .Q(data3[31]),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[6] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[4]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[6] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[7] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[4]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[7] ),
        .R(clear_prefetched_high_word2));
  FDRE \count_instr_reg[8] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[8]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[8] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \count_instr_reg[8]_i_1 
       (.CI(\count_instr_reg[4]_i_1_n_0 ),
        .CO({\count_instr_reg[8]_i_1_n_0 ,\count_instr_reg[8]_i_1_n_1 ,\count_instr_reg[8]_i_1_n_2 ,\count_instr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[8]_i_1_n_4 ,\count_instr_reg[8]_i_1_n_5 ,\count_instr_reg[8]_i_1_n_6 ,\count_instr_reg[8]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[11] ,\count_instr_reg_n_0_[10] ,\count_instr_reg_n_0_[9] ,\count_instr_reg_n_0_[8] }));
  FDRE \count_instr_reg[9] 
       (.C(clk),
        .CE(\count_instr[0]_i_1_n_0 ),
        .D(\count_instr_reg[8]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[9] ),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpu_state[0]_i_1 
       (.I0(\cpu_state[0]_i_2_n_0 ),
        .I1(\cpu_state[3]_i_4_n_0 ),
        .O(cpu_state0_out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \cpu_state[0]_i_2 
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(dbg_ascii_instr_inferred_i_73_n_0),
        .O(\cpu_state[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \cpu_state[1]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(is_sb_sh_sw),
        .I2(\cpu_state[3]_i_4_n_0 ),
        .O(cpu_state0_out[1]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \cpu_state[1]_i_2 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(\cpu_state[1]_i_3_n_0 ),
        .I2(\cached_ascii_instr[54]_i_2_n_0 ),
        .I3(instr_retirq),
        .I4(instr_maskirq),
        .I5(instr_timer),
        .O(\cpu_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cpu_state[1]_i_3 
       (.I0(\cpu_state[0]_i_2_n_0 ),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .O(\cpu_state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000002AA)) 
    \cpu_state[3]_i_1 
       (.I0(\cpu_state[3]_i_2_n_0 ),
        .I1(is_sb_sh_sw),
        .I2(is_lb_lh_lw_lbu_lhu),
        .I3(\cpu_state[3]_i_3_n_0 ),
        .I4(\cpu_state[3]_i_4_n_0 ),
        .O(cpu_state0_out[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    \cpu_state[3]_i_2 
       (.I0(\cached_ascii_instr[35]_i_2_n_0 ),
        .I1(\cached_ascii_instr[54]_i_3_n_0 ),
        .I2(dbg_ascii_instr_inferred_i_73_n_0),
        .I3(is_slli_srli_srai),
        .I4(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I5(is_lui_auipc_jal),
        .O(\cpu_state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cpu_state[3]_i_3 
       (.I0(is_lui_auipc_jal),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .O(\cpu_state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \cpu_state[3]_i_4 
       (.I0(resetn),
        .I1(\cpu_state[7]_i_6_n_0 ),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .O(\cpu_state[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \cpu_state[5]_i_1 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(resetn),
        .I2(\cpu_state[7]_i_6_n_0 ),
        .O(cpu_state0_out[5]));
  LUT3 #(
    .INIT(8'h08)) 
    \cpu_state[5]_rep_i_1 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(resetn),
        .I2(\cpu_state[7]_i_6_n_0 ),
        .O(\cpu_state[5]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF45FFFF)) 
    \cpu_state[6]_i_1 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\cpu_state[6]_i_2_n_0 ),
        .I2(\cpu_state[6]_i_3_n_0 ),
        .I3(\cpu_state[6]_i_4_n_0 ),
        .I4(\cpu_state[6]_i_5_n_0 ),
        .I5(\cpu_state[7]_i_6_n_0 ),
        .O(cpu_state0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \cpu_state[6]_i_2 
       (.I0(dbg_ascii_instr_inferred_i_73_n_0),
        .I1(\irq_mask_reg_n_0_[1] ),
        .I2(irq_active_reg_n_0),
        .O(\cpu_state[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \cpu_state[6]_i_3 
       (.I0(\cached_ascii_instr[35]_i_2_n_0 ),
        .I1(instr_rdcycleh),
        .I2(instr_rdcycle),
        .I3(instr_rdinstr),
        .I4(instr_rdinstrh),
        .O(\cpu_state[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cpu_state[6]_i_4 
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(resetn),
        .O(\cpu_state[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cpu_state[6]_i_5 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .O(\cpu_state[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \cpu_state[7]_i_1 
       (.I0(\cpu_state[7]_i_3_n_0 ),
        .I1(instr_jal),
        .I2(\count_instr[0]_i_1_n_0 ),
        .I3(\cpu_state[7]_i_4_n_0 ),
        .I4(\cpu_state[7]_i_5_n_0 ),
        .O(\cpu_state[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    \cpu_state[7]_i_2 
       (.I0(\cpu_state[7]_i_6_n_0 ),
        .I1(\irq_mask_reg_n_0_[1] ),
        .I2(irq_active_reg_n_0),
        .I3(resetn),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(dbg_ascii_instr_inferred_i_73_n_0),
        .O(cpu_state0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \cpu_state[7]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(decoder_pseudo_trigger_i_2_n_0),
        .O(\cpu_state[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFFDDFD)) 
    \cpu_state[7]_i_4 
       (.I0(resetn),
        .I1(\cpu_state[7]_i_6_n_0 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .O(\cpu_state[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000002AA00000222)) 
    \cpu_state[7]_i_5 
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(is_sb_sh_sw_i_3_n_0),
        .I2(is_sb_sh_sw_i_4_n_0),
        .I3(is_sb_sh_sw_i_5_n_0),
        .I4(is_sb_sh_sw_i_6_n_0),
        .I5(compressed_instr_i_1_n_0),
        .O(\cpu_state[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0000000)) 
    \cpu_state[7]_i_6 
       (.I0(\irq_mask_reg_n_0_[2] ),
        .I1(irq_active_reg_n_0),
        .I2(resetn),
        .I3(\reg_pc_reg_n_0_[0] ),
        .I4(mem_do_rinst_reg_n_0),
        .I5(\cpu_state[7]_i_7_n_0 ),
        .O(\cpu_state[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3130313031300000)) 
    \cpu_state[7]_i_7 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs1[0]),
        .I3(pcpi_rs1[1]),
        .I4(mem_do_rdata),
        .I5(mem_do_wdata),
        .O(\cpu_state[7]_i_7_n_0 ));
  FDRE \cpu_state_reg[0] 
       (.C(clk),
        .CE(\cpu_state[7]_i_1_n_0 ),
        .D(cpu_state0_out[0]),
        .Q(\cpu_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cpu_state_reg[1] 
       (.C(clk),
        .CE(\cpu_state[7]_i_1_n_0 ),
        .D(cpu_state0_out[1]),
        .Q(\cpu_state_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cpu_state_reg[3] 
       (.C(clk),
        .CE(\cpu_state[7]_i_1_n_0 ),
        .D(cpu_state0_out[3]),
        .Q(\cpu_state_reg_n_0_[3] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cpu_state_reg[5]" *) 
  FDRE \cpu_state_reg[5] 
       (.C(clk),
        .CE(\cpu_state[7]_i_1_n_0 ),
        .D(cpu_state0_out[5]),
        .Q(\cpu_state_reg_n_0_[5] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cpu_state_reg[5]" *) 
  FDRE \cpu_state_reg[5]_rep 
       (.C(clk),
        .CE(\cpu_state[7]_i_1_n_0 ),
        .D(\cpu_state[5]_rep_i_1_n_0 ),
        .Q(\cpu_state_reg[5]_rep_n_0 ),
        .R(1'b0));
  FDRE \cpu_state_reg[6] 
       (.C(clk),
        .CE(\cpu_state[7]_i_1_n_0 ),
        .D(cpu_state0_out[6]),
        .Q(\cpu_state_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \cpu_state_reg[7] 
       (.C(clk),
        .CE(\cpu_state[7]_i_1_n_0 ),
        .D(cpu_state0_out[7]),
        .Q(\cpu_state_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00004000)) 
    \cpuregs[10][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\latched_rd_reg_n_0_[1] ),
        .I2(\cpuregs[2][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[10][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \cpuregs[11][31]_i_1 
       (.I0(\cpuregs[2][31]_i_2_n_0 ),
        .I1(\latched_rd_reg_n_0_[1] ),
        .I2(\latched_rd_reg_n_0_[2] ),
        .I3(\latched_rd_reg_n_0_[0] ),
        .I4(\latched_rd_reg_n_0_[3] ),
        .O(\cpuregs[11][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \cpuregs[12][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\latched_rd_reg_n_0_[1] ),
        .I2(\cpuregs[2][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[12][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \cpuregs[13][31]_i_1 
       (.I0(\cpuregs[2][31]_i_2_n_0 ),
        .I1(\latched_rd_reg_n_0_[0] ),
        .I2(\latched_rd_reg_n_0_[1] ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[13][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \cpuregs[14][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\latched_rd_reg_n_0_[1] ),
        .I2(\cpuregs[2][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[14][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \cpuregs[15][31]_i_1 
       (.I0(\cpuregs[2][31]_i_2_n_0 ),
        .I1(\latched_rd_reg_n_0_[2] ),
        .I2(\latched_rd_reg_n_0_[3] ),
        .I3(\latched_rd_reg_n_0_[0] ),
        .I4(\latched_rd_reg_n_0_[1] ),
        .O(\cpuregs[15][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cpuregs[16][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[1] ),
        .I1(\latched_rd_reg_n_0_[0] ),
        .I2(\cpuregs[16][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[16][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cpuregs[16][31]_i_2 
       (.I0(\cpuregs[16][31]_i_3_n_0 ),
        .I1(\latched_rd_reg_n_0_[4] ),
        .I2(\latched_rd_reg_n_0_[5] ),
        .O(\cpuregs[16][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555DFFFFFFFFFFFF)) 
    \cpuregs[16][31]_i_3 
       (.I0(\cpuregs[16][31]_i_4_n_0 ),
        .I1(\cpuregs[16][31]_i_5_n_0 ),
        .I2(latched_store_reg_n_0),
        .I3(latched_branch_reg_n_0),
        .I4(resetn),
        .I5(\cpu_state_reg_n_0_[6] ),
        .O(\cpuregs[16][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cpuregs[16][31]_i_4 
       (.I0(\cpu_state_reg_n_0_[7] ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(\cpu_state_reg_n_0_[0] ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .O(\cpuregs[16][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cpuregs[16][31]_i_5 
       (.I0(\irq_state_reg_n_0_[0] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .O(\cpuregs[16][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \cpuregs[17][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[2] ),
        .I1(\cpuregs[1][31]_i_3_n_0 ),
        .I2(\latched_rd_reg_n_0_[0] ),
        .I3(\latched_rd_reg_n_0_[1] ),
        .I4(\latched_rd_reg_n_0_[4] ),
        .I5(\latched_rd_reg_n_0_[5] ),
        .O(\cpuregs[17][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \cpuregs[18][31]_i_1 
       (.I0(\cpuregs[16][31]_i_2_n_0 ),
        .I1(\latched_rd_reg_n_0_[2] ),
        .I2(\latched_rd_reg_n_0_[3] ),
        .I3(\latched_rd_reg_n_0_[0] ),
        .I4(\latched_rd_reg_n_0_[1] ),
        .O(\cpuregs[18][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \cpuregs[19][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[2] ),
        .I1(\cpuregs[1][31]_i_3_n_0 ),
        .I2(\latched_rd_reg_n_0_[0] ),
        .I3(\latched_rd_reg_n_0_[1] ),
        .I4(\latched_rd_reg_n_0_[4] ),
        .I5(\latched_rd_reg_n_0_[5] ),
        .O(\cpuregs[19][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB88888)) 
    \cpuregs[1][0]_i_1 
       (.I0(\cpuregs_reg[1][3]_i_2_n_7 ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_compr_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[0] ),
        .I4(\cpuregs[1][0]_i_2_n_0 ),
        .I5(\cpuregs[1][0]_i_3_n_0 ),
        .O(cpuregs_wrdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \cpuregs[1][0]_i_2 
       (.I0(\irq_state_reg_n_0_[0] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .O(\cpuregs[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \cpuregs[1][0]_i_3 
       (.I0(alu_out_q[0]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[0] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\cpuregs[1][0]_i_4_n_0 ),
        .I5(\eoi[31]_i_3_n_0 ),
        .O(\cpuregs[1][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][0]_i_4 
       (.I0(irq_pending[0]),
        .I1(\irq_mask_reg_n_0_[0] ),
        .O(\cpuregs[1][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][10]_i_1 
       (.I0(\cpuregs_reg[1][11]_i_2_n_5 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][10]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][10]_i_3_n_0 ),
        .O(cpuregs_wrdata[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][10]_i_2 
       (.I0(irq_pending[10]),
        .I1(\irq_mask_reg_n_0_[10] ),
        .O(\cpuregs[1][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][10]_i_3 
       (.I0(alu_out_q[10]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[10] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[10] ),
        .O(\cpuregs[1][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][11]_i_1 
       (.I0(\cpuregs_reg[1][11]_i_2_n_4 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][11]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][11]_i_4_n_0 ),
        .O(cpuregs_wrdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][11]_i_3 
       (.I0(irq_pending[11]),
        .I1(\irq_mask_reg_n_0_[11] ),
        .O(\cpuregs[1][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][11]_i_4 
       (.I0(alu_out_q[11]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[11] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[11] ),
        .O(\cpuregs[1][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][12]_i_1 
       (.I0(\cpuregs_reg[1][15]_i_2_n_7 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][12]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][12]_i_3_n_0 ),
        .O(cpuregs_wrdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][12]_i_2 
       (.I0(irq_pending[12]),
        .I1(\irq_mask_reg_n_0_[12] ),
        .O(\cpuregs[1][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][12]_i_3 
       (.I0(alu_out_q[12]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[12] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[12] ),
        .O(\cpuregs[1][12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][13]_i_1 
       (.I0(\cpuregs_reg[1][15]_i_2_n_6 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][13]_i_2_n_0 ),
        .I3(\cpuregs[1][13]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[13]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][13]_i_2 
       (.I0(\reg_next_pc_reg_n_0_[13] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[13] ),
        .I4(irq_pending[13]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][13]_i_3 
       (.I0(alu_out_q[13]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[13] ),
        .O(\cpuregs[1][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][14]_i_1 
       (.I0(\cpuregs_reg[1][15]_i_2_n_5 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][14]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][14]_i_3_n_0 ),
        .O(cpuregs_wrdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][14]_i_2 
       (.I0(irq_pending[14]),
        .I1(\irq_mask_reg_n_0_[14] ),
        .O(\cpuregs[1][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][14]_i_3 
       (.I0(alu_out_q[14]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[14] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[14] ),
        .O(\cpuregs[1][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][15]_i_1 
       (.I0(\cpuregs_reg[1][15]_i_2_n_4 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][15]_i_3_n_0 ),
        .I3(\cpuregs[1][15]_i_4_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[15]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][15]_i_3 
       (.I0(\reg_next_pc_reg_n_0_[15] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[15] ),
        .I4(irq_pending[15]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][15]_i_4 
       (.I0(alu_out_q[15]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[15] ),
        .O(\cpuregs[1][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8888888B)) 
    \cpuregs[1][16]_i_1 
       (.I0(\cpuregs_reg[1][19]_i_2_n_7 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][16]_i_2_n_0 ),
        .I3(\eoi[31]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][16]_i_3_n_0 ),
        .O(cpuregs_wrdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cpuregs[1][16]_i_2 
       (.I0(\irq_mask_reg_n_0_[16] ),
        .I1(irq_pending[16]),
        .O(\cpuregs[1][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][16]_i_3 
       (.I0(alu_out_q[16]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[16] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[16] ),
        .O(\cpuregs[1][16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][17]_i_1 
       (.I0(\cpuregs_reg[1][19]_i_2_n_6 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][17]_i_2_n_0 ),
        .I3(\cpuregs[1][17]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[17]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][17]_i_2 
       (.I0(\reg_next_pc_reg_n_0_[17] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[17] ),
        .I4(irq_pending[17]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][17]_i_3 
       (.I0(alu_out_q[17]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[17] ),
        .O(\cpuregs[1][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][18]_i_1 
       (.I0(\cpuregs_reg[1][19]_i_2_n_5 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][18]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][18]_i_3_n_0 ),
        .O(cpuregs_wrdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][18]_i_2 
       (.I0(irq_pending[18]),
        .I1(\irq_mask_reg_n_0_[18] ),
        .O(\cpuregs[1][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][18]_i_3 
       (.I0(alu_out_q[18]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[18] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[18] ),
        .O(\cpuregs[1][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][19]_i_1 
       (.I0(\cpuregs_reg[1][19]_i_2_n_4 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][19]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][19]_i_4_n_0 ),
        .O(cpuregs_wrdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][19]_i_3 
       (.I0(irq_pending[19]),
        .I1(\irq_mask_reg_n_0_[19] ),
        .O(\cpuregs[1][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][19]_i_4 
       (.I0(alu_out_q[19]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[19] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[19] ),
        .O(\cpuregs[1][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][1]_i_1 
       (.I0(\cpuregs_reg[1][3]_i_2_n_6 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][1]_i_2_n_0 ),
        .I3(\cpuregs[1][1]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[1]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][1]_i_2 
       (.I0(\reg_next_pc_reg_n_0_[1] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[1] ),
        .I4(irq_pending[1]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][1]_i_3 
       (.I0(alu_out_q[1]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[1] ),
        .O(\cpuregs[1][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][20]_i_1 
       (.I0(\cpuregs_reg[1][23]_i_2_n_7 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][20]_i_2_n_0 ),
        .I3(\cpuregs[1][20]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[20]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][20]_i_2 
       (.I0(\reg_next_pc_reg_n_0_[20] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[20] ),
        .I4(irq_pending[20]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][20]_i_3 
       (.I0(alu_out_q[20]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[20] ),
        .O(\cpuregs[1][20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][21]_i_1 
       (.I0(\cpuregs_reg[1][23]_i_2_n_6 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][21]_i_2_n_0 ),
        .I3(\cpuregs[1][21]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[21]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][21]_i_2 
       (.I0(\reg_next_pc_reg_n_0_[21] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[21] ),
        .I4(irq_pending[21]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][21]_i_3 
       (.I0(alu_out_q[21]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[21] ),
        .O(\cpuregs[1][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][22]_i_1 
       (.I0(\cpuregs_reg[1][23]_i_2_n_5 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][22]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][22]_i_3_n_0 ),
        .O(cpuregs_wrdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][22]_i_2 
       (.I0(irq_pending[22]),
        .I1(\irq_mask_reg_n_0_[22] ),
        .O(\cpuregs[1][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][22]_i_3 
       (.I0(alu_out_q[22]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[22] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[22] ),
        .O(\cpuregs[1][22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][23]_i_1 
       (.I0(\cpuregs_reg[1][23]_i_2_n_4 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][23]_i_3_n_0 ),
        .I3(\cpuregs[1][23]_i_4_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[23]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][23]_i_3 
       (.I0(\reg_next_pc_reg_n_0_[23] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[23] ),
        .I4(irq_pending[23]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][23]_i_4 
       (.I0(alu_out_q[23]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[23] ),
        .O(\cpuregs[1][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][24]_i_1 
       (.I0(\cpuregs_reg[1][27]_i_2_n_7 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][24]_i_2_n_0 ),
        .I3(\cpuregs[1][24]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[24]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][24]_i_2 
       (.I0(\reg_next_pc_reg_n_0_[24] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[24] ),
        .I4(irq_pending[24]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][24]_i_3 
       (.I0(alu_out_q[24]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[24] ),
        .O(\cpuregs[1][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][25]_i_1 
       (.I0(\cpuregs_reg[1][27]_i_2_n_6 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][25]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][25]_i_3_n_0 ),
        .O(cpuregs_wrdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][25]_i_2 
       (.I0(irq_pending[25]),
        .I1(\irq_mask_reg_n_0_[25] ),
        .O(\cpuregs[1][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][25]_i_3 
       (.I0(alu_out_q[25]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[25] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[25] ),
        .O(\cpuregs[1][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][26]_i_1 
       (.I0(\cpuregs_reg[1][27]_i_2_n_5 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][26]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][26]_i_3_n_0 ),
        .O(cpuregs_wrdata[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][26]_i_2 
       (.I0(irq_pending[26]),
        .I1(\irq_mask_reg_n_0_[26] ),
        .O(\cpuregs[1][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][26]_i_3 
       (.I0(alu_out_q[26]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[26] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[26] ),
        .O(\cpuregs[1][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][27]_i_1 
       (.I0(\cpuregs_reg[1][27]_i_2_n_4 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][27]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][27]_i_4_n_0 ),
        .O(cpuregs_wrdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][27]_i_3 
       (.I0(irq_pending[27]),
        .I1(\irq_mask_reg_n_0_[27] ),
        .O(\cpuregs[1][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][27]_i_4 
       (.I0(alu_out_q[27]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[27] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[27] ),
        .O(\cpuregs[1][27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][28]_i_1 
       (.I0(\cpuregs_reg[1][31]_i_4_n_7 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][28]_i_2_n_0 ),
        .I3(\cpuregs[1][28]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[28]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][28]_i_2 
       (.I0(\reg_next_pc_reg_n_0_[28] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[28] ),
        .I4(irq_pending[28]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][28]_i_3 
       (.I0(alu_out_q[28]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[28] ),
        .O(\cpuregs[1][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][29]_i_1 
       (.I0(\cpuregs_reg[1][31]_i_4_n_6 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][29]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][29]_i_3_n_0 ),
        .O(cpuregs_wrdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][29]_i_2 
       (.I0(irq_pending[29]),
        .I1(\irq_mask_reg_n_0_[29] ),
        .O(\cpuregs[1][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][29]_i_3 
       (.I0(alu_out_q[29]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[29] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[29] ),
        .O(\cpuregs[1][29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][2]_i_1 
       (.I0(\cpuregs_reg[1][3]_i_2_n_5 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][2]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][2]_i_3_n_0 ),
        .O(cpuregs_wrdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][2]_i_2 
       (.I0(irq_pending[2]),
        .I1(\irq_mask_reg_n_0_[2] ),
        .O(\cpuregs[1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][2]_i_3 
       (.I0(alu_out_q[2]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[2] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[2] ),
        .O(\cpuregs[1][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][30]_i_1 
       (.I0(\cpuregs_reg[1][31]_i_4_n_5 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][30]_i_2_n_0 ),
        .I3(\cpuregs[1][30]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[30]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][30]_i_2 
       (.I0(\reg_next_pc_reg_n_0_[30] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[30] ),
        .I4(irq_pending[30]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][30]_i_3 
       (.I0(alu_out_q[30]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[30] ),
        .O(\cpuregs[1][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \cpuregs[1][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[2] ),
        .I1(\cpuregs[1][31]_i_3_n_0 ),
        .I2(\latched_rd_reg_n_0_[4] ),
        .I3(\latched_rd_reg_n_0_[5] ),
        .I4(\latched_rd_reg_n_0_[0] ),
        .I5(\latched_rd_reg_n_0_[1] ),
        .O(\cpuregs[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][31]_i_2 
       (.I0(\cpuregs_reg[1][31]_i_4_n_4 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][31]_i_5_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][31]_i_6_n_0 ),
        .O(cpuregs_wrdata[31]));
  LUT2 #(
    .INIT(4'hE)) 
    \cpuregs[1][31]_i_3 
       (.I0(\latched_rd_reg_n_0_[3] ),
        .I1(\cpuregs[29][31]_i_2_n_0 ),
        .O(\cpuregs[1][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][31]_i_5 
       (.I0(irq_pending[31]),
        .I1(\irq_mask_reg_n_0_[31] ),
        .O(\cpuregs[1][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][31]_i_6 
       (.I0(alu_out_q[31]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[31] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[31] ),
        .O(\cpuregs[1][31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][31]_i_7 
       (.I0(latched_store_reg_n_0),
        .I1(latched_branch_reg_n_0),
        .O(\cpuregs[1][31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][3]_i_1 
       (.I0(\cpuregs_reg[1][3]_i_2_n_4 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][3]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][3]_i_4_n_0 ),
        .O(cpuregs_wrdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][3]_i_3 
       (.I0(irq_pending[3]),
        .I1(\irq_mask_reg_n_0_[3] ),
        .O(\cpuregs[1][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][3]_i_4 
       (.I0(alu_out_q[3]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[3] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[3] ),
        .O(\cpuregs[1][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cpuregs[1][3]_i_5 
       (.I0(\reg_pc_reg_n_0_[2] ),
        .I1(latched_compr_reg_n_0),
        .O(\cpuregs[1][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cpuregs[1][3]_i_6 
       (.I0(\reg_pc_reg_n_0_[1] ),
        .I1(latched_compr_reg_n_0),
        .O(\cpuregs[1][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][4]_i_1 
       (.I0(\cpuregs_reg[1][7]_i_2_n_7 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][4]_i_2_n_0 ),
        .I3(\reg_pc[4]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[4]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][4]_i_2 
       (.I0(\reg_next_pc_reg_n_0_[4] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[4] ),
        .I4(irq_pending[4]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][5]_i_1 
       (.I0(\cpuregs_reg[1][7]_i_2_n_6 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][5]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][5]_i_3_n_0 ),
        .O(cpuregs_wrdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][5]_i_2 
       (.I0(irq_pending[5]),
        .I1(\irq_mask_reg_n_0_[5] ),
        .O(\cpuregs[1][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][5]_i_3 
       (.I0(alu_out_q[5]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[5] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[5] ),
        .O(\cpuregs[1][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][6]_i_1 
       (.I0(\cpuregs_reg[1][7]_i_2_n_5 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][6]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][6]_i_3_n_0 ),
        .O(cpuregs_wrdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][6]_i_2 
       (.I0(irq_pending[6]),
        .I1(\irq_mask_reg_n_0_[6] ),
        .O(\cpuregs[1][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][6]_i_3 
       (.I0(alu_out_q[6]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[6] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[6] ),
        .O(\cpuregs[1][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][7]_i_1 
       (.I0(\cpuregs_reg[1][7]_i_2_n_4 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][7]_i_3_n_0 ),
        .I3(\cpuregs[1][7]_i_4_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[7]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][7]_i_3 
       (.I0(\reg_next_pc_reg_n_0_[7] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[7] ),
        .I4(irq_pending[7]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][7]_i_4 
       (.I0(alu_out_q[7]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[7] ),
        .O(\cpuregs[1][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \cpuregs[1][8]_i_1 
       (.I0(\cpuregs_reg[1][11]_i_2_n_7 ),
        .I1(latched_branch_reg_n_0),
        .I2(\cpuregs[1][8]_i_2_n_0 ),
        .I3(\cpuregs[1][8]_i_3_n_0 ),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_wrdata[8]));
  LUT6 #(
    .INIT(64'h00000000A0ACA0A0)) 
    \cpuregs[1][8]_i_2 
       (.I0(\reg_next_pc_reg_n_0_[8] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_mask_reg_n_0_[8] ),
        .I4(irq_pending[8]),
        .I5(\cpuregs[1][31]_i_7_n_0 ),
        .O(\cpuregs[1][8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cpuregs[1][8]_i_3 
       (.I0(alu_out_q[8]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[8] ),
        .O(\cpuregs[1][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \cpuregs[1][9]_i_1 
       (.I0(\cpuregs_reg[1][11]_i_2_n_6 ),
        .I1(latched_branch_reg_n_0),
        .I2(\eoi[31]_i_3_n_0 ),
        .I3(\cpuregs[1][9]_i_2_n_0 ),
        .I4(latched_store_reg_n_0),
        .I5(\cpuregs[1][9]_i_3_n_0 ),
        .O(cpuregs_wrdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpuregs[1][9]_i_2 
       (.I0(irq_pending[9]),
        .I1(\irq_mask_reg_n_0_[9] ),
        .O(\cpuregs[1][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    \cpuregs[1][9]_i_3 
       (.I0(alu_out_q[9]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[9] ),
        .I3(\cpuregs[1][31]_i_7_n_0 ),
        .I4(\irq_state_reg_n_0_[0] ),
        .I5(\reg_next_pc_reg_n_0_[9] ),
        .O(\cpuregs[1][9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \cpuregs[20][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[1] ),
        .I1(\latched_rd_reg_n_0_[0] ),
        .I2(\cpuregs[16][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[20][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \cpuregs[21][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\cpuregs[1][31]_i_3_n_0 ),
        .I2(\latched_rd_reg_n_0_[1] ),
        .I3(\latched_rd_reg_n_0_[2] ),
        .I4(\latched_rd_reg_n_0_[5] ),
        .I5(\latched_rd_reg_n_0_[4] ),
        .O(\cpuregs[21][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \cpuregs[22][31]_i_1 
       (.I0(\cpuregs[16][31]_i_2_n_0 ),
        .I1(\latched_rd_reg_n_0_[2] ),
        .I2(\latched_rd_reg_n_0_[3] ),
        .I3(\latched_rd_reg_n_0_[0] ),
        .I4(\latched_rd_reg_n_0_[1] ),
        .O(\cpuregs[22][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \cpuregs[23][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\cpuregs[1][31]_i_3_n_0 ),
        .I2(\latched_rd_reg_n_0_[1] ),
        .I3(\latched_rd_reg_n_0_[2] ),
        .I4(\latched_rd_reg_n_0_[4] ),
        .I5(\latched_rd_reg_n_0_[5] ),
        .O(\cpuregs[23][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \cpuregs[24][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[1] ),
        .I1(\latched_rd_reg_n_0_[0] ),
        .I2(\cpuregs[16][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[24][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \cpuregs[25][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[1] ),
        .I1(\latched_rd_reg_n_0_[0] ),
        .I2(\cpuregs[16][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[2] ),
        .I4(\latched_rd_reg_n_0_[3] ),
        .O(\cpuregs[25][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \cpuregs[26][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\latched_rd_reg_n_0_[1] ),
        .I2(\cpuregs[16][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[2] ),
        .I4(\latched_rd_reg_n_0_[3] ),
        .O(\cpuregs[26][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \cpuregs[27][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[1] ),
        .I1(\latched_rd_reg_n_0_[0] ),
        .I2(\cpuregs[16][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[2] ),
        .I4(\latched_rd_reg_n_0_[3] ),
        .O(\cpuregs[27][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \cpuregs[28][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[1] ),
        .I1(\latched_rd_reg_n_0_[0] ),
        .I2(\cpuregs[16][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[28][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \cpuregs[29][31]_i_1 
       (.I0(\cpuregs[29][31]_i_2_n_0 ),
        .I1(\cpuregs[29][31]_i_3_n_0 ),
        .I2(\latched_rd_reg_n_0_[2] ),
        .I3(\latched_rd_reg_n_0_[1] ),
        .I4(\latched_rd_reg_n_0_[0] ),
        .I5(\latched_rd_reg_n_0_[3] ),
        .O(\cpuregs[29][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \cpuregs[29][31]_i_2 
       (.I0(\latched_rd_reg_n_0_[1] ),
        .I1(\latched_rd_reg_n_0_[0] ),
        .I2(\latched_rd_reg_n_0_[3] ),
        .I3(\latched_rd_reg_n_0_[2] ),
        .I4(\cpuregs[29][31]_i_4_n_0 ),
        .I5(\cpuregs[16][31]_i_3_n_0 ),
        .O(\cpuregs[29][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cpuregs[29][31]_i_3 
       (.I0(\latched_rd_reg_n_0_[5] ),
        .I1(\latched_rd_reg_n_0_[4] ),
        .O(\cpuregs[29][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cpuregs[29][31]_i_4 
       (.I0(\latched_rd_reg_n_0_[5] ),
        .I1(\latched_rd_reg_n_0_[4] ),
        .O(\cpuregs[29][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \cpuregs[2][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\latched_rd_reg_n_0_[1] ),
        .I2(\cpuregs[2][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[2][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cpuregs[2][31]_i_2 
       (.I0(\latched_rd_reg_n_0_[4] ),
        .I1(\latched_rd_reg_n_0_[5] ),
        .I2(\cpuregs[29][31]_i_2_n_0 ),
        .O(\cpuregs[2][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \cpuregs[30][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\cpuregs[16][31]_i_2_n_0 ),
        .I2(\latched_rd_reg_n_0_[1] ),
        .I3(\latched_rd_reg_n_0_[2] ),
        .I4(\latched_rd_reg_n_0_[3] ),
        .O(\cpuregs[30][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \cpuregs[31][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[2] ),
        .I1(\latched_rd_reg_n_0_[3] ),
        .I2(\latched_rd_reg_n_0_[0] ),
        .I3(\latched_rd_reg_n_0_[1] ),
        .I4(\cpuregs[16][31]_i_2_n_0 ),
        .O(\cpuregs[31][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cpuregs[32][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[2] ),
        .I1(\cpuregs[1][31]_i_3_n_0 ),
        .I2(\latched_rd_reg_n_0_[0] ),
        .I3(\latched_rd_reg_n_0_[4] ),
        .I4(\latched_rd_reg_n_0_[1] ),
        .I5(\latched_rd_reg_n_0_[5] ),
        .O(\cpuregs[32][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \cpuregs[33][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\cpuregs[1][31]_i_3_n_0 ),
        .I2(\latched_rd_reg_n_0_[1] ),
        .I3(\latched_rd_reg_n_0_[5] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .I5(\latched_rd_reg_n_0_[4] ),
        .O(\cpuregs[33][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \cpuregs[34][31]_i_1 
       (.I0(\cpuregs[1][31]_i_3_n_0 ),
        .I1(\latched_rd_reg_n_0_[5] ),
        .I2(\latched_rd_reg_n_0_[1] ),
        .I3(\latched_rd_reg_n_0_[0] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .I5(\latched_rd_reg_n_0_[4] ),
        .O(\cpuregs[34][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cpuregs[35][31]_i_1 
       (.I0(\cpuregs[1][31]_i_3_n_0 ),
        .I1(\latched_rd_reg_n_0_[5] ),
        .I2(\latched_rd_reg_n_0_[0] ),
        .I3(\latched_rd_reg_n_0_[1] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .I5(\latched_rd_reg_n_0_[4] ),
        .O(\cpuregs[35][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \cpuregs[3][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[2] ),
        .I1(\cpuregs[1][31]_i_3_n_0 ),
        .I2(\latched_rd_reg_n_0_[4] ),
        .I3(\latched_rd_reg_n_0_[5] ),
        .I4(\latched_rd_reg_n_0_[0] ),
        .I5(\latched_rd_reg_n_0_[1] ),
        .O(\cpuregs[3][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \cpuregs[4][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\latched_rd_reg_n_0_[1] ),
        .I2(\cpuregs[2][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[4][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \cpuregs[5][31]_i_1 
       (.I0(\cpuregs[2][31]_i_2_n_0 ),
        .I1(\latched_rd_reg_n_0_[0] ),
        .I2(\latched_rd_reg_n_0_[1] ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[5][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \cpuregs[6][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\latched_rd_reg_n_0_[1] ),
        .I2(\cpuregs[2][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[6][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \cpuregs[7][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\cpuregs[1][31]_i_3_n_0 ),
        .I2(\latched_rd_reg_n_0_[4] ),
        .I3(\latched_rd_reg_n_0_[5] ),
        .I4(\latched_rd_reg_n_0_[1] ),
        .I5(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[7][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \cpuregs[8][31]_i_1 
       (.I0(\latched_rd_reg_n_0_[0] ),
        .I1(\latched_rd_reg_n_0_[1] ),
        .I2(\cpuregs[2][31]_i_2_n_0 ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[8][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \cpuregs[9][31]_i_1 
       (.I0(\cpuregs[2][31]_i_2_n_0 ),
        .I1(\latched_rd_reg_n_0_[0] ),
        .I2(\latched_rd_reg_n_0_[1] ),
        .I3(\latched_rd_reg_n_0_[3] ),
        .I4(\latched_rd_reg_n_0_[2] ),
        .O(\cpuregs[9][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][0] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[10]_9 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][10] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[10]_9 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][11] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[10]_9 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][12] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[10]_9 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][13] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[10]_9 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][14] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[10]_9 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][15] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[10]_9 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][16] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[10]_9 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][17] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[10]_9 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][18] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[10]_9 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][19] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[10]_9 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][1] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[10]_9 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][20] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[10]_9 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][21] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[10]_9 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][22] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[10]_9 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][23] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[10]_9 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][24] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[10]_9 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][25] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[10]_9 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][26] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[10]_9 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][27] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[10]_9 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][28] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[10]_9 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][29] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[10]_9 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][2] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[10]_9 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][30] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[10]_9 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][31] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[10]_9 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][3] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[10]_9 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][4] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[10]_9 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][5] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[10]_9 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][6] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[10]_9 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][7] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[10]_9 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][8] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[10]_9 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[10][9] 
       (.C(clk),
        .CE(\cpuregs[10][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[10]_9 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][0] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[11]_10 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][10] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[11]_10 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][11] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[11]_10 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][12] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[11]_10 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][13] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[11]_10 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][14] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[11]_10 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][15] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[11]_10 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][16] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[11]_10 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][17] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[11]_10 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][18] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[11]_10 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][19] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[11]_10 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][1] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[11]_10 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][20] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[11]_10 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][21] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[11]_10 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][22] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[11]_10 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][23] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[11]_10 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][24] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[11]_10 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][25] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[11]_10 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][26] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[11]_10 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][27] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[11]_10 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][28] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[11]_10 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][29] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[11]_10 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][2] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[11]_10 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][30] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[11]_10 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][31] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[11]_10 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][3] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[11]_10 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][4] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[11]_10 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][5] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[11]_10 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][6] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[11]_10 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][7] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[11]_10 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][8] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[11]_10 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[11][9] 
       (.C(clk),
        .CE(\cpuregs[11][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[11]_10 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][0] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[12]_11 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][10] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[12]_11 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][11] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[12]_11 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][12] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[12]_11 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][13] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[12]_11 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][14] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[12]_11 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][15] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[12]_11 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][16] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[12]_11 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][17] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[12]_11 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][18] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[12]_11 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][19] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[12]_11 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][1] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[12]_11 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][20] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[12]_11 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][21] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[12]_11 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][22] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[12]_11 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][23] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[12]_11 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][24] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[12]_11 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][25] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[12]_11 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][26] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[12]_11 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][27] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[12]_11 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][28] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[12]_11 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][29] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[12]_11 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][2] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[12]_11 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][30] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[12]_11 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][31] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[12]_11 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][3] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[12]_11 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][4] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[12]_11 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][5] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[12]_11 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][6] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[12]_11 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][7] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[12]_11 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][8] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[12]_11 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[12][9] 
       (.C(clk),
        .CE(\cpuregs[12][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[12]_11 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][0] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[13]_12 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][10] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[13]_12 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][11] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[13]_12 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][12] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[13]_12 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][13] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[13]_12 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][14] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[13]_12 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][15] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[13]_12 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][16] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[13]_12 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][17] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[13]_12 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][18] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[13]_12 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][19] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[13]_12 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][1] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[13]_12 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][20] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[13]_12 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][21] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[13]_12 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][22] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[13]_12 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][23] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[13]_12 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][24] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[13]_12 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][25] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[13]_12 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][26] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[13]_12 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][27] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[13]_12 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][28] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[13]_12 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][29] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[13]_12 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][2] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[13]_12 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][30] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[13]_12 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][31] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[13]_12 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][3] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[13]_12 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][4] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[13]_12 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][5] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[13]_12 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][6] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[13]_12 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][7] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[13]_12 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][8] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[13]_12 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[13][9] 
       (.C(clk),
        .CE(\cpuregs[13][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[13]_12 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][0] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[14]_13 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][10] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[14]_13 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][11] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[14]_13 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][12] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[14]_13 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][13] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[14]_13 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][14] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[14]_13 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][15] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[14]_13 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][16] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[14]_13 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][17] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[14]_13 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][18] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[14]_13 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][19] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[14]_13 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][1] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[14]_13 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][20] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[14]_13 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][21] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[14]_13 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][22] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[14]_13 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][23] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[14]_13 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][24] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[14]_13 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][25] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[14]_13 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][26] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[14]_13 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][27] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[14]_13 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][28] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[14]_13 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][29] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[14]_13 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][2] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[14]_13 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][30] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[14]_13 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][31] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[14]_13 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][3] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[14]_13 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][4] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[14]_13 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][5] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[14]_13 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][6] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[14]_13 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][7] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[14]_13 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][8] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[14]_13 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[14][9] 
       (.C(clk),
        .CE(\cpuregs[14][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[14]_13 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][0] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[15]_14 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][10] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[15]_14 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][11] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[15]_14 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][12] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[15]_14 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][13] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[15]_14 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][14] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[15]_14 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][15] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[15]_14 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][16] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[15]_14 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][17] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[15]_14 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][18] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[15]_14 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][19] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[15]_14 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][1] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[15]_14 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][20] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[15]_14 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][21] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[15]_14 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][22] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[15]_14 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][23] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[15]_14 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][24] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[15]_14 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][25] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[15]_14 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][26] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[15]_14 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][27] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[15]_14 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][28] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[15]_14 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][29] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[15]_14 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][2] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[15]_14 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][30] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[15]_14 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][31] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[15]_14 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][3] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[15]_14 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][4] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[15]_14 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][5] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[15]_14 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][6] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[15]_14 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][7] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[15]_14 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][8] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[15]_14 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[15][9] 
       (.C(clk),
        .CE(\cpuregs[15][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[15]_14 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][0] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[16]_15 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][10] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[16]_15 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][11] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[16]_15 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][12] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[16]_15 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][13] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[16]_15 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][14] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[16]_15 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][15] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[16]_15 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][16] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[16]_15 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][17] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[16]_15 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][18] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[16]_15 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][19] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[16]_15 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][1] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[16]_15 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][20] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[16]_15 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][21] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[16]_15 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][22] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[16]_15 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][23] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[16]_15 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][24] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[16]_15 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][25] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[16]_15 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][26] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[16]_15 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][27] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[16]_15 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][28] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[16]_15 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][29] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[16]_15 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][2] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[16]_15 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][30] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[16]_15 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][31] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[16]_15 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][3] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[16]_15 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][4] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[16]_15 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][5] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[16]_15 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][6] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[16]_15 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][7] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[16]_15 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][8] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[16]_15 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[16][9] 
       (.C(clk),
        .CE(\cpuregs[16][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[16]_15 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][0] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[17]_16 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][10] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[17]_16 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][11] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[17]_16 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][12] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[17]_16 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][13] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[17]_16 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][14] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[17]_16 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][15] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[17]_16 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][16] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[17]_16 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][17] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[17]_16 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][18] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[17]_16 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][19] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[17]_16 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][1] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[17]_16 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][20] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[17]_16 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][21] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[17]_16 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][22] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[17]_16 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][23] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[17]_16 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][24] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[17]_16 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][25] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[17]_16 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][26] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[17]_16 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][27] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[17]_16 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][28] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[17]_16 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][29] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[17]_16 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][2] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[17]_16 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][30] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[17]_16 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][31] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[17]_16 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][3] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[17]_16 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][4] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[17]_16 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][5] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[17]_16 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][6] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[17]_16 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][7] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[17]_16 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][8] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[17]_16 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[17][9] 
       (.C(clk),
        .CE(\cpuregs[17][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[17]_16 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][0] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[18]_17 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][10] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[18]_17 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][11] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[18]_17 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][12] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[18]_17 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][13] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[18]_17 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][14] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[18]_17 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][15] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[18]_17 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][16] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[18]_17 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][17] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[18]_17 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][18] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[18]_17 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][19] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[18]_17 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][1] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[18]_17 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][20] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[18]_17 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][21] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[18]_17 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][22] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[18]_17 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][23] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[18]_17 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][24] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[18]_17 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][25] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[18]_17 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][26] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[18]_17 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][27] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[18]_17 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][28] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[18]_17 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][29] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[18]_17 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][2] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[18]_17 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][30] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[18]_17 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][31] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[18]_17 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][3] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[18]_17 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][4] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[18]_17 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][5] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[18]_17 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][6] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[18]_17 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][7] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[18]_17 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][8] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[18]_17 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[18][9] 
       (.C(clk),
        .CE(\cpuregs[18][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[18]_17 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][0] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[19]_18 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][10] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[19]_18 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][11] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[19]_18 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][12] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[19]_18 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][13] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[19]_18 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][14] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[19]_18 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][15] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[19]_18 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][16] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[19]_18 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][17] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[19]_18 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][18] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[19]_18 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][19] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[19]_18 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][1] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[19]_18 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][20] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[19]_18 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][21] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[19]_18 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][22] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[19]_18 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][23] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[19]_18 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][24] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[19]_18 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][25] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[19]_18 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][26] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[19]_18 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][27] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[19]_18 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][28] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[19]_18 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][29] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[19]_18 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][2] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[19]_18 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][30] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[19]_18 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][31] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[19]_18 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][3] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[19]_18 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][4] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[19]_18 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][5] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[19]_18 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][6] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[19]_18 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][7] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[19]_18 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][8] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[19]_18 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[19][9] 
       (.C(clk),
        .CE(\cpuregs[19][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[19]_18 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][0] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][10] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[1]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][11] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[1]_0 [11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cpuregs_reg[1][11]_i_2 
       (.CI(\cpuregs_reg[1][7]_i_2_n_0 ),
        .CO({\cpuregs_reg[1][11]_i_2_n_0 ,\cpuregs_reg[1][11]_i_2_n_1 ,\cpuregs_reg[1][11]_i_2_n_2 ,\cpuregs_reg[1][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpuregs_reg[1][11]_i_2_n_4 ,\cpuregs_reg[1][11]_i_2_n_5 ,\cpuregs_reg[1][11]_i_2_n_6 ,\cpuregs_reg[1][11]_i_2_n_7 }),
        .S({\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] ,\reg_pc_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][12] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[1]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][13] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[1]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][14] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[1]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][15] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[1]_0 [15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cpuregs_reg[1][15]_i_2 
       (.CI(\cpuregs_reg[1][11]_i_2_n_0 ),
        .CO({\cpuregs_reg[1][15]_i_2_n_0 ,\cpuregs_reg[1][15]_i_2_n_1 ,\cpuregs_reg[1][15]_i_2_n_2 ,\cpuregs_reg[1][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpuregs_reg[1][15]_i_2_n_4 ,\cpuregs_reg[1][15]_i_2_n_5 ,\cpuregs_reg[1][15]_i_2_n_6 ,\cpuregs_reg[1][15]_i_2_n_7 }),
        .S({\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] ,\reg_pc_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][16] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[1]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][17] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[1]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][18] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[1]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][19] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[1]_0 [19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cpuregs_reg[1][19]_i_2 
       (.CI(\cpuregs_reg[1][15]_i_2_n_0 ),
        .CO({\cpuregs_reg[1][19]_i_2_n_0 ,\cpuregs_reg[1][19]_i_2_n_1 ,\cpuregs_reg[1][19]_i_2_n_2 ,\cpuregs_reg[1][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpuregs_reg[1][19]_i_2_n_4 ,\cpuregs_reg[1][19]_i_2_n_5 ,\cpuregs_reg[1][19]_i_2_n_6 ,\cpuregs_reg[1][19]_i_2_n_7 }),
        .S({\reg_pc_reg_n_0_[19] ,\reg_pc_reg_n_0_[18] ,\reg_pc_reg_n_0_[17] ,\reg_pc_reg_n_0_[16] }));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][1] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[1]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][20] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[1]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][21] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[1]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][22] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[1]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][23] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[1]_0 [23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cpuregs_reg[1][23]_i_2 
       (.CI(\cpuregs_reg[1][19]_i_2_n_0 ),
        .CO({\cpuregs_reg[1][23]_i_2_n_0 ,\cpuregs_reg[1][23]_i_2_n_1 ,\cpuregs_reg[1][23]_i_2_n_2 ,\cpuregs_reg[1][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpuregs_reg[1][23]_i_2_n_4 ,\cpuregs_reg[1][23]_i_2_n_5 ,\cpuregs_reg[1][23]_i_2_n_6 ,\cpuregs_reg[1][23]_i_2_n_7 }),
        .S({\reg_pc_reg_n_0_[23] ,\reg_pc_reg_n_0_[22] ,\reg_pc_reg_n_0_[21] ,\reg_pc_reg_n_0_[20] }));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][24] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[1]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][25] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[1]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][26] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[1]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][27] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[1]_0 [27]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cpuregs_reg[1][27]_i_2 
       (.CI(\cpuregs_reg[1][23]_i_2_n_0 ),
        .CO({\cpuregs_reg[1][27]_i_2_n_0 ,\cpuregs_reg[1][27]_i_2_n_1 ,\cpuregs_reg[1][27]_i_2_n_2 ,\cpuregs_reg[1][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpuregs_reg[1][27]_i_2_n_4 ,\cpuregs_reg[1][27]_i_2_n_5 ,\cpuregs_reg[1][27]_i_2_n_6 ,\cpuregs_reg[1][27]_i_2_n_7 }),
        .S({\reg_pc_reg_n_0_[27] ,\reg_pc_reg_n_0_[26] ,\reg_pc_reg_n_0_[25] ,\reg_pc_reg_n_0_[24] }));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][28] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[1]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][29] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[1]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][2] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[1]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][30] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[1]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][31] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[1]_0 [31]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cpuregs_reg[1][31]_i_4 
       (.CI(\cpuregs_reg[1][27]_i_2_n_0 ),
        .CO({\NLW_cpuregs_reg[1][31]_i_4_CO_UNCONNECTED [3],\cpuregs_reg[1][31]_i_4_n_1 ,\cpuregs_reg[1][31]_i_4_n_2 ,\cpuregs_reg[1][31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpuregs_reg[1][31]_i_4_n_4 ,\cpuregs_reg[1][31]_i_4_n_5 ,\cpuregs_reg[1][31]_i_4_n_6 ,\cpuregs_reg[1][31]_i_4_n_7 }),
        .S({\reg_pc_reg_n_0_[31] ,\reg_pc_reg_n_0_[30] ,\reg_pc_reg_n_0_[29] ,\reg_pc_reg_n_0_[28] }));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][3] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[1]_0 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cpuregs_reg[1][3]_i_2 
       (.CI(1'b0),
        .CO({\cpuregs_reg[1][3]_i_2_n_0 ,\cpuregs_reg[1][3]_i_2_n_1 ,\cpuregs_reg[1][3]_i_2_n_2 ,\cpuregs_reg[1][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] ,1'b0}),
        .O({\cpuregs_reg[1][3]_i_2_n_4 ,\cpuregs_reg[1][3]_i_2_n_5 ,\cpuregs_reg[1][3]_i_2_n_6 ,\cpuregs_reg[1][3]_i_2_n_7 }),
        .S({\reg_pc_reg_n_0_[3] ,\cpuregs[1][3]_i_5_n_0 ,\cpuregs[1][3]_i_6_n_0 ,\reg_pc_reg_n_0_[0] }));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][4] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[1]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][5] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[1]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][6] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[1]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][7] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[1]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cpuregs_reg[1][7]_i_2 
       (.CI(\cpuregs_reg[1][3]_i_2_n_0 ),
        .CO({\cpuregs_reg[1][7]_i_2_n_0 ,\cpuregs_reg[1][7]_i_2_n_1 ,\cpuregs_reg[1][7]_i_2_n_2 ,\cpuregs_reg[1][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cpuregs_reg[1][7]_i_2_n_4 ,\cpuregs_reg[1][7]_i_2_n_5 ,\cpuregs_reg[1][7]_i_2_n_6 ,\cpuregs_reg[1][7]_i_2_n_7 }),
        .S({\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] ,\reg_pc_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][8] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[1]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[1][9] 
       (.C(clk),
        .CE(\cpuregs[1][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[1]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][0] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[20]_19 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][10] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[20]_19 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][11] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[20]_19 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][12] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[20]_19 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][13] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[20]_19 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][14] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[20]_19 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][15] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[20]_19 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][16] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[20]_19 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][17] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[20]_19 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][18] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[20]_19 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][19] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[20]_19 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][1] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[20]_19 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][20] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[20]_19 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][21] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[20]_19 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][22] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[20]_19 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][23] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[20]_19 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][24] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[20]_19 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][25] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[20]_19 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][26] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[20]_19 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][27] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[20]_19 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][28] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[20]_19 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][29] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[20]_19 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][2] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[20]_19 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][30] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[20]_19 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][31] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[20]_19 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][3] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[20]_19 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][4] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[20]_19 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][5] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[20]_19 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][6] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[20]_19 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][7] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[20]_19 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][8] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[20]_19 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[20][9] 
       (.C(clk),
        .CE(\cpuregs[20][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[20]_19 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][0] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[21]_20 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][10] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[21]_20 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][11] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[21]_20 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][12] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[21]_20 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][13] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[21]_20 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][14] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[21]_20 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][15] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[21]_20 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][16] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[21]_20 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][17] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[21]_20 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][18] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[21]_20 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][19] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[21]_20 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][1] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[21]_20 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][20] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[21]_20 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][21] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[21]_20 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][22] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[21]_20 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][23] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[21]_20 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][24] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[21]_20 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][25] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[21]_20 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][26] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[21]_20 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][27] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[21]_20 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][28] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[21]_20 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][29] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[21]_20 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][2] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[21]_20 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][30] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[21]_20 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][31] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[21]_20 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][3] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[21]_20 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][4] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[21]_20 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][5] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[21]_20 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][6] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[21]_20 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][7] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[21]_20 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][8] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[21]_20 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[21][9] 
       (.C(clk),
        .CE(\cpuregs[21][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[21]_20 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][0] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[22]_21 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][10] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[22]_21 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][11] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[22]_21 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][12] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[22]_21 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][13] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[22]_21 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][14] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[22]_21 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][15] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[22]_21 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][16] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[22]_21 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][17] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[22]_21 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][18] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[22]_21 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][19] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[22]_21 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][1] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[22]_21 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][20] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[22]_21 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][21] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[22]_21 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][22] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[22]_21 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][23] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[22]_21 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][24] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[22]_21 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][25] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[22]_21 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][26] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[22]_21 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][27] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[22]_21 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][28] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[22]_21 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][29] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[22]_21 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][2] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[22]_21 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][30] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[22]_21 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][31] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[22]_21 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][3] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[22]_21 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][4] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[22]_21 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][5] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[22]_21 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][6] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[22]_21 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][7] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[22]_21 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][8] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[22]_21 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[22][9] 
       (.C(clk),
        .CE(\cpuregs[22][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[22]_21 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][0] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[23]_22 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][10] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[23]_22 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][11] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[23]_22 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][12] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[23]_22 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][13] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[23]_22 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][14] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[23]_22 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][15] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[23]_22 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][16] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[23]_22 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][17] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[23]_22 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][18] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[23]_22 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][19] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[23]_22 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][1] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[23]_22 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][20] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[23]_22 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][21] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[23]_22 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][22] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[23]_22 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][23] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[23]_22 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][24] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[23]_22 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][25] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[23]_22 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][26] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[23]_22 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][27] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[23]_22 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][28] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[23]_22 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][29] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[23]_22 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][2] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[23]_22 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][30] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[23]_22 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][31] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[23]_22 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][3] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[23]_22 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][4] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[23]_22 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][5] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[23]_22 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][6] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[23]_22 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][7] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[23]_22 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][8] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[23]_22 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[23][9] 
       (.C(clk),
        .CE(\cpuregs[23][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[23]_22 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][0] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[24]_23 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][10] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[24]_23 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][11] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[24]_23 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][12] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[24]_23 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][13] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[24]_23 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][14] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[24]_23 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][15] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[24]_23 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][16] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[24]_23 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][17] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[24]_23 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][18] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[24]_23 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][19] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[24]_23 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][1] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[24]_23 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][20] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[24]_23 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][21] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[24]_23 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][22] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[24]_23 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][23] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[24]_23 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][24] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[24]_23 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][25] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[24]_23 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][26] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[24]_23 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][27] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[24]_23 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][28] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[24]_23 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][29] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[24]_23 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][2] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[24]_23 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][30] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[24]_23 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][31] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[24]_23 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][3] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[24]_23 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][4] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[24]_23 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][5] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[24]_23 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][6] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[24]_23 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][7] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[24]_23 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][8] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[24]_23 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[24][9] 
       (.C(clk),
        .CE(\cpuregs[24][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[24]_23 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][0] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[25]_24 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][10] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[25]_24 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][11] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[25]_24 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][12] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[25]_24 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][13] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[25]_24 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][14] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[25]_24 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][15] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[25]_24 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][16] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[25]_24 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][17] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[25]_24 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][18] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[25]_24 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][19] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[25]_24 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][1] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[25]_24 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][20] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[25]_24 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][21] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[25]_24 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][22] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[25]_24 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][23] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[25]_24 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][24] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[25]_24 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][25] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[25]_24 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][26] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[25]_24 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][27] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[25]_24 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][28] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[25]_24 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][29] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[25]_24 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][2] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[25]_24 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][30] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[25]_24 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][31] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[25]_24 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][3] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[25]_24 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][4] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[25]_24 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][5] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[25]_24 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][6] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[25]_24 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][7] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[25]_24 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][8] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[25]_24 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[25][9] 
       (.C(clk),
        .CE(\cpuregs[25][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[25]_24 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][0] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[26]_25 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][10] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[26]_25 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][11] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[26]_25 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][12] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[26]_25 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][13] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[26]_25 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][14] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[26]_25 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][15] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[26]_25 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][16] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[26]_25 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][17] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[26]_25 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][18] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[26]_25 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][19] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[26]_25 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][1] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[26]_25 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][20] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[26]_25 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][21] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[26]_25 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][22] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[26]_25 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][23] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[26]_25 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][24] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[26]_25 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][25] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[26]_25 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][26] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[26]_25 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][27] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[26]_25 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][28] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[26]_25 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][29] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[26]_25 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][2] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[26]_25 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][30] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[26]_25 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][31] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[26]_25 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][3] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[26]_25 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][4] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[26]_25 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][5] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[26]_25 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][6] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[26]_25 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][7] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[26]_25 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][8] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[26]_25 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[26][9] 
       (.C(clk),
        .CE(\cpuregs[26][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[26]_25 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][0] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[27]_26 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][10] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[27]_26 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][11] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[27]_26 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][12] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[27]_26 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][13] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[27]_26 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][14] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[27]_26 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][15] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[27]_26 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][16] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[27]_26 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][17] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[27]_26 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][18] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[27]_26 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][19] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[27]_26 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][1] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[27]_26 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][20] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[27]_26 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][21] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[27]_26 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][22] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[27]_26 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][23] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[27]_26 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][24] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[27]_26 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][25] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[27]_26 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][26] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[27]_26 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][27] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[27]_26 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][28] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[27]_26 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][29] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[27]_26 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][2] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[27]_26 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][30] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[27]_26 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][31] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[27]_26 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][3] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[27]_26 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][4] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[27]_26 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][5] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[27]_26 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][6] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[27]_26 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][7] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[27]_26 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][8] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[27]_26 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[27][9] 
       (.C(clk),
        .CE(\cpuregs[27][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[27]_26 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][0] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[28]_27 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][10] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[28]_27 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][11] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[28]_27 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][12] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[28]_27 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][13] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[28]_27 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][14] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[28]_27 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][15] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[28]_27 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][16] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[28]_27 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][17] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[28]_27 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][18] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[28]_27 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][19] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[28]_27 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][1] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[28]_27 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][20] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[28]_27 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][21] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[28]_27 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][22] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[28]_27 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][23] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[28]_27 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][24] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[28]_27 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][25] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[28]_27 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][26] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[28]_27 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][27] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[28]_27 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][28] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[28]_27 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][29] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[28]_27 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][2] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[28]_27 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][30] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[28]_27 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][31] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[28]_27 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][3] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[28]_27 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][4] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[28]_27 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][5] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[28]_27 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][6] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[28]_27 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][7] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[28]_27 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][8] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[28]_27 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[28][9] 
       (.C(clk),
        .CE(\cpuregs[28][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[28]_27 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][0] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[29]_28 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][10] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[29]_28 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][11] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[29]_28 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][12] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[29]_28 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][13] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[29]_28 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][14] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[29]_28 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][15] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[29]_28 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][16] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[29]_28 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][17] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[29]_28 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][18] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[29]_28 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][19] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[29]_28 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][1] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[29]_28 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][20] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[29]_28 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][21] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[29]_28 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][22] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[29]_28 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][23] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[29]_28 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][24] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[29]_28 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][25] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[29]_28 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][26] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[29]_28 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][27] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[29]_28 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][28] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[29]_28 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][29] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[29]_28 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][2] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[29]_28 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][30] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[29]_28 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][31] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[29]_28 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][3] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[29]_28 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][4] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[29]_28 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][5] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[29]_28 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][6] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[29]_28 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][7] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[29]_28 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][8] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[29]_28 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[29][9] 
       (.C(clk),
        .CE(\cpuregs[29][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[29]_28 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][0] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[2]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][10] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[2]_1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][11] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[2]_1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][12] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[2]_1 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][13] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[2]_1 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][14] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[2]_1 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][15] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[2]_1 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][16] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[2]_1 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][17] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[2]_1 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][18] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[2]_1 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][19] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[2]_1 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][1] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[2]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][20] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[2]_1 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][21] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[2]_1 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][22] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[2]_1 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][23] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[2]_1 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][24] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[2]_1 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][25] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[2]_1 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][26] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[2]_1 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][27] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[2]_1 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][28] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[2]_1 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][29] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[2]_1 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][2] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[2]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][30] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[2]_1 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][31] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[2]_1 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][3] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[2]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][4] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[2]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][5] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[2]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][6] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[2]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][7] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[2]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][8] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[2]_1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[2][9] 
       (.C(clk),
        .CE(\cpuregs[2][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[2]_1 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][0] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[30]_29 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][10] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[30]_29 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][11] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[30]_29 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][12] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[30]_29 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][13] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[30]_29 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][14] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[30]_29 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][15] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[30]_29 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][16] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[30]_29 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][17] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[30]_29 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][18] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[30]_29 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][19] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[30]_29 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][1] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[30]_29 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][20] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[30]_29 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][21] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[30]_29 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][22] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[30]_29 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][23] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[30]_29 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][24] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[30]_29 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][25] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[30]_29 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][26] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[30]_29 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][27] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[30]_29 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][28] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[30]_29 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][29] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[30]_29 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][2] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[30]_29 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][30] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[30]_29 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][31] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[30]_29 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][3] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[30]_29 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][4] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[30]_29 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][5] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[30]_29 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][6] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[30]_29 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][7] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[30]_29 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][8] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[30]_29 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[30][9] 
       (.C(clk),
        .CE(\cpuregs[30][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[30]_29 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][0] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[31]_30 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][10] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[31]_30 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][11] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[31]_30 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][12] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[31]_30 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][13] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[31]_30 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][14] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[31]_30 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][15] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[31]_30 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][16] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[31]_30 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][17] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[31]_30 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][18] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[31]_30 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][19] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[31]_30 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][1] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[31]_30 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][20] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[31]_30 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][21] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[31]_30 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][22] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[31]_30 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][23] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[31]_30 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][24] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[31]_30 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][25] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[31]_30 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][26] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[31]_30 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][27] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[31]_30 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][28] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[31]_30 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][29] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[31]_30 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][2] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[31]_30 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][30] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[31]_30 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][31] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[31]_30 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][3] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[31]_30 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][4] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[31]_30 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][5] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[31]_30 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][6] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[31]_30 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][7] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[31]_30 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][8] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[31]_30 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[31][9] 
       (.C(clk),
        .CE(\cpuregs[31][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[31]_30 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][0] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[32]_31 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][10] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[32]_31 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][11] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[32]_31 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][12] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[32]_31 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][13] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[32]_31 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][14] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[32]_31 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][15] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[32]_31 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][16] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[32]_31 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][17] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[32]_31 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][18] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[32]_31 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][19] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[32]_31 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][1] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[32]_31 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][20] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[32]_31 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][21] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[32]_31 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][22] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[32]_31 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][23] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[32]_31 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][24] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[32]_31 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][25] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[32]_31 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][26] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[32]_31 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][27] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[32]_31 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][28] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[32]_31 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][29] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[32]_31 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][2] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[32]_31 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][30] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[32]_31 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][31] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[32]_31 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][3] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[32]_31 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][4] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[32]_31 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][5] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[32]_31 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][6] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[32]_31 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][7] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[32]_31 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][8] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[32]_31 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[32][9] 
       (.C(clk),
        .CE(\cpuregs[32][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[32]_31 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][0] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[33]_32 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][10] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[33]_32 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][11] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[33]_32 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][12] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[33]_32 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][13] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[33]_32 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][14] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[33]_32 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][15] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[33]_32 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][16] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[33]_32 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][17] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[33]_32 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][18] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[33]_32 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][19] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[33]_32 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][1] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[33]_32 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][20] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[33]_32 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][21] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[33]_32 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][22] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[33]_32 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][23] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[33]_32 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][24] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[33]_32 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][25] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[33]_32 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][26] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[33]_32 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][27] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[33]_32 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][28] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[33]_32 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][29] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[33]_32 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][2] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[33]_32 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][30] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[33]_32 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][31] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[33]_32 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][3] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[33]_32 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][4] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[33]_32 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][5] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[33]_32 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][6] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[33]_32 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][7] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[33]_32 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][8] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[33]_32 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[33][9] 
       (.C(clk),
        .CE(\cpuregs[33][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[33]_32 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][0] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[34]_33 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][10] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[34]_33 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][11] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[34]_33 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][12] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[34]_33 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][13] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[34]_33 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][14] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[34]_33 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][15] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[34]_33 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][16] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[34]_33 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][17] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[34]_33 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][18] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[34]_33 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][19] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[34]_33 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][1] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[34]_33 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][20] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[34]_33 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][21] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[34]_33 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][22] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[34]_33 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][23] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[34]_33 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][24] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[34]_33 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][25] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[34]_33 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][26] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[34]_33 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][27] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[34]_33 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][28] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[34]_33 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][29] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[34]_33 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][2] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[34]_33 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][30] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[34]_33 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][31] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[34]_33 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][3] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[34]_33 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][4] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[34]_33 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][5] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[34]_33 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][6] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[34]_33 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][7] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[34]_33 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][8] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[34]_33 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[34][9] 
       (.C(clk),
        .CE(\cpuregs[34][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[34]_33 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][0] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[35]_34 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][10] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[35]_34 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][11] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[35]_34 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][12] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[35]_34 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][13] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[35]_34 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][14] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[35]_34 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][15] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[35]_34 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][16] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[35]_34 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][17] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[35]_34 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][18] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[35]_34 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][19] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[35]_34 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][1] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[35]_34 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][20] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[35]_34 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][21] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[35]_34 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][22] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[35]_34 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][23] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[35]_34 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][24] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[35]_34 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][25] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[35]_34 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][26] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[35]_34 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][27] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[35]_34 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][28] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[35]_34 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][29] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[35]_34 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][2] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[35]_34 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][30] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[35]_34 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][31] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[35]_34 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][3] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[35]_34 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][4] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[35]_34 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][5] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[35]_34 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][6] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[35]_34 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][7] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[35]_34 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][8] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[35]_34 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[35][9] 
       (.C(clk),
        .CE(\cpuregs[35][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[35]_34 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][0] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][10] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[3]_2 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][11] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[3]_2 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][12] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[3]_2 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][13] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[3]_2 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][14] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[3]_2 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][15] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[3]_2 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][16] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[3]_2 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][17] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[3]_2 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][18] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[3]_2 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][19] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[3]_2 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][1] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][20] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[3]_2 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][21] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[3]_2 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][22] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[3]_2 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][23] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[3]_2 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][24] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[3]_2 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][25] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[3]_2 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][26] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[3]_2 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][27] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[3]_2 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][28] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[3]_2 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][29] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[3]_2 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][2] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][30] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[3]_2 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][31] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[3]_2 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][3] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[3]_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][4] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[3]_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][5] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[3]_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][6] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[3]_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][7] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[3]_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][8] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[3]_2 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[3][9] 
       (.C(clk),
        .CE(\cpuregs[3][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[3]_2 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][0] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[4]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][10] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[4]_3 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][11] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[4]_3 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][12] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[4]_3 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][13] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[4]_3 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][14] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[4]_3 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][15] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[4]_3 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][16] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[4]_3 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][17] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[4]_3 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][18] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[4]_3 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][19] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[4]_3 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][1] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[4]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][20] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[4]_3 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][21] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[4]_3 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][22] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[4]_3 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][23] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[4]_3 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][24] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[4]_3 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][25] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[4]_3 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][26] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[4]_3 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][27] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[4]_3 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][28] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[4]_3 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][29] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[4]_3 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][2] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[4]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][30] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[4]_3 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][31] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[4]_3 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][3] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[4]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][4] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[4]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][5] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[4]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][6] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[4]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][7] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[4]_3 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][8] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[4]_3 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[4][9] 
       (.C(clk),
        .CE(\cpuregs[4][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[4]_3 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][0] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[5]_4 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][10] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[5]_4 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][11] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[5]_4 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][12] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[5]_4 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][13] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[5]_4 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][14] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[5]_4 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][15] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[5]_4 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][16] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[5]_4 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][17] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[5]_4 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][18] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[5]_4 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][19] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[5]_4 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][1] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[5]_4 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][20] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[5]_4 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][21] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[5]_4 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][22] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[5]_4 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][23] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[5]_4 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][24] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[5]_4 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][25] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[5]_4 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][26] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[5]_4 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][27] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[5]_4 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][28] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[5]_4 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][29] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[5]_4 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][2] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[5]_4 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][30] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[5]_4 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][31] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[5]_4 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][3] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[5]_4 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][4] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[5]_4 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][5] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[5]_4 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][6] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[5]_4 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][7] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[5]_4 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][8] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[5]_4 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[5][9] 
       (.C(clk),
        .CE(\cpuregs[5][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[5]_4 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][0] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[6]_5 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][10] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[6]_5 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][11] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[6]_5 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][12] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[6]_5 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][13] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[6]_5 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][14] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[6]_5 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][15] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[6]_5 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][16] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[6]_5 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][17] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[6]_5 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][18] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[6]_5 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][19] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[6]_5 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][1] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[6]_5 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][20] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[6]_5 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][21] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[6]_5 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][22] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[6]_5 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][23] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[6]_5 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][24] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[6]_5 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][25] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[6]_5 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][26] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[6]_5 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][27] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[6]_5 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][28] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[6]_5 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][29] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[6]_5 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][2] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[6]_5 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][30] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[6]_5 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][31] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[6]_5 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][3] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[6]_5 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][4] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[6]_5 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][5] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[6]_5 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][6] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[6]_5 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][7] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[6]_5 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][8] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[6]_5 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[6][9] 
       (.C(clk),
        .CE(\cpuregs[6][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[6]_5 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][0] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[7]_6 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][10] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[7]_6 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][11] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[7]_6 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][12] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[7]_6 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][13] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[7]_6 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][14] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[7]_6 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][15] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[7]_6 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][16] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[7]_6 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][17] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[7]_6 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][18] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[7]_6 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][19] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[7]_6 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][1] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[7]_6 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][20] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[7]_6 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][21] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[7]_6 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][22] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[7]_6 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][23] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[7]_6 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][24] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[7]_6 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][25] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[7]_6 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][26] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[7]_6 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][27] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[7]_6 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][28] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[7]_6 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][29] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[7]_6 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][2] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[7]_6 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][30] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[7]_6 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][31] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[7]_6 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][3] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[7]_6 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][4] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[7]_6 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][5] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[7]_6 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][6] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[7]_6 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][7] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[7]_6 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][8] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[7]_6 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[7][9] 
       (.C(clk),
        .CE(\cpuregs[7][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[7]_6 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][0] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[8]_7 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][10] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[8]_7 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][11] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[8]_7 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][12] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[8]_7 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][13] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[8]_7 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][14] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[8]_7 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][15] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[8]_7 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][16] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[8]_7 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][17] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[8]_7 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][18] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[8]_7 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][19] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[8]_7 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][1] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[8]_7 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][20] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[8]_7 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][21] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[8]_7 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][22] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[8]_7 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][23] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[8]_7 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][24] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[8]_7 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][25] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[8]_7 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][26] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[8]_7 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][27] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[8]_7 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][28] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[8]_7 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][29] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[8]_7 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][2] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[8]_7 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][30] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[8]_7 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][31] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[8]_7 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][3] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[8]_7 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][4] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[8]_7 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][5] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[8]_7 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][6] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[8]_7 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][7] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[8]_7 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][8] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[8]_7 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[8][9] 
       (.C(clk),
        .CE(\cpuregs[8][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[8]_7 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][0] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[0]),
        .Q(\cpuregs_reg[9]_8 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][10] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[10]),
        .Q(\cpuregs_reg[9]_8 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][11] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[11]),
        .Q(\cpuregs_reg[9]_8 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][12] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[12]),
        .Q(\cpuregs_reg[9]_8 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][13] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[13]),
        .Q(\cpuregs_reg[9]_8 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][14] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[14]),
        .Q(\cpuregs_reg[9]_8 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][15] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[15]),
        .Q(\cpuregs_reg[9]_8 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][16] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[16]),
        .Q(\cpuregs_reg[9]_8 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][17] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[17]),
        .Q(\cpuregs_reg[9]_8 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][18] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[18]),
        .Q(\cpuregs_reg[9]_8 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][19] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[19]),
        .Q(\cpuregs_reg[9]_8 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][1] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[1]),
        .Q(\cpuregs_reg[9]_8 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][20] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[20]),
        .Q(\cpuregs_reg[9]_8 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][21] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[21]),
        .Q(\cpuregs_reg[9]_8 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][22] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[22]),
        .Q(\cpuregs_reg[9]_8 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][23] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[23]),
        .Q(\cpuregs_reg[9]_8 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][24] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[24]),
        .Q(\cpuregs_reg[9]_8 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][25] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[25]),
        .Q(\cpuregs_reg[9]_8 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][26] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[26]),
        .Q(\cpuregs_reg[9]_8 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][27] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[27]),
        .Q(\cpuregs_reg[9]_8 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][28] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[28]),
        .Q(\cpuregs_reg[9]_8 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][29] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[29]),
        .Q(\cpuregs_reg[9]_8 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][2] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[2]),
        .Q(\cpuregs_reg[9]_8 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][30] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[30]),
        .Q(\cpuregs_reg[9]_8 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][31] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[31]),
        .Q(\cpuregs_reg[9]_8 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][3] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[3]),
        .Q(\cpuregs_reg[9]_8 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][4] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[4]),
        .Q(\cpuregs_reg[9]_8 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][5] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[5]),
        .Q(\cpuregs_reg[9]_8 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][6] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[6]),
        .Q(\cpuregs_reg[9]_8 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][7] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[7]),
        .Q(\cpuregs_reg[9]_8 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][8] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[8]),
        .Q(\cpuregs_reg[9]_8 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cpuregs_reg[9][9] 
       (.C(clk),
        .CE(\cpuregs[9][31]_i_1_n_0 ),
        .D(cpuregs_wrdata[9]),
        .Q(\cpuregs_reg[9]_8 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_ascii_instr_inferred_i_1
       (.I0(q_ascii_instr[63]),
        .I1(dbg_next),
        .O(dbg_ascii_instr[63]));
  LUT5 #(
    .INIT(32'hC5FFC500)) 
    dbg_ascii_instr_inferred_i_10
       (.I0(dbg_ascii_instr_inferred_i_65_n_0),
        .I1(cached_ascii_instr[54]),
        .I2(decoder_pseudo_trigger_q),
        .I3(dbg_next),
        .I4(q_ascii_instr[54]),
        .O(dbg_ascii_instr[54]));
  LUT5 #(
    .INIT(32'hC5FFC500)) 
    dbg_ascii_instr_inferred_i_11
       (.I0(dbg_ascii_instr_inferred_i_65_n_0),
        .I1(cached_ascii_instr[53]),
        .I2(decoder_pseudo_trigger_q),
        .I3(dbg_next),
        .I4(q_ascii_instr[53]),
        .O(dbg_ascii_instr[53]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    dbg_ascii_instr_inferred_i_12
       (.I0(dbg_ascii_instr_inferred_i_66_n_0),
        .I1(cached_ascii_instr[52]),
        .I2(decoder_pseudo_trigger_q),
        .I3(dbg_next),
        .I4(q_ascii_instr[52]),
        .O(dbg_ascii_instr[52]));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    dbg_ascii_instr_inferred_i_13
       (.I0(cached_ascii_instr[51]),
        .I1(decoder_pseudo_trigger_q),
        .I2(instr_maskirq),
        .I3(dbg_ascii_instr_inferred_i_67_n_0),
        .I4(dbg_next),
        .I5(q_ascii_instr[51]),
        .O(dbg_ascii_instr[51]));
  LUT5 #(
    .INIT(32'hC5FFC500)) 
    dbg_ascii_instr_inferred_i_14
       (.I0(dbg_ascii_instr_inferred_i_68_n_0),
        .I1(cached_ascii_instr[50]),
        .I2(decoder_pseudo_trigger_q),
        .I3(dbg_next),
        .I4(q_ascii_instr[50]),
        .O(dbg_ascii_instr[50]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    dbg_ascii_instr_inferred_i_15
       (.I0(dbg_ascii_instr_inferred_i_66_n_0),
        .I1(cached_ascii_instr[49]),
        .I2(decoder_pseudo_trigger_q),
        .I3(dbg_next),
        .I4(q_ascii_instr[49]),
        .O(dbg_ascii_instr[49]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_16
       (.I0(cached_ascii_instr[48]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[48]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[48]),
        .O(dbg_ascii_instr[48]));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_ascii_instr_inferred_i_17
       (.I0(q_ascii_instr[47]),
        .I1(dbg_next),
        .O(dbg_ascii_instr[47]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_18
       (.I0(cached_ascii_instr[46]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[46]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[46]),
        .O(dbg_ascii_instr[46]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_19
       (.I0(cached_ascii_instr[45]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[46]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[45]),
        .O(dbg_ascii_instr[45]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_2
       (.I0(cached_ascii_instr[62]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[62]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[62]),
        .O(dbg_ascii_instr[62]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_20
       (.I0(cached_ascii_instr[44]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[44]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[44]),
        .O(dbg_ascii_instr[44]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_21
       (.I0(cached_ascii_instr[43]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[43]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[43]),
        .O(dbg_ascii_instr[43]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    dbg_ascii_instr_inferred_i_22
       (.I0(cached_ascii_instr[42]),
        .I1(decoder_pseudo_trigger_q),
        .I2(dbg_ascii_instr_inferred_i_69_n_0),
        .I3(instr_waitirq),
        .I4(dbg_next),
        .I5(q_ascii_instr[42]),
        .O(dbg_ascii_instr[42]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_23
       (.I0(cached_ascii_instr[41]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[41]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[41]),
        .O(dbg_ascii_instr[41]));
  LUT5 #(
    .INIT(32'hC5FFC500)) 
    dbg_ascii_instr_inferred_i_24
       (.I0(dbg_ascii_instr_inferred_i_68_n_0),
        .I1(cached_ascii_instr[40]),
        .I2(decoder_pseudo_trigger_q),
        .I3(dbg_next),
        .I4(q_ascii_instr[40]),
        .O(dbg_ascii_instr[40]));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_ascii_instr_inferred_i_25
       (.I0(q_ascii_instr[39]),
        .I1(dbg_next),
        .O(dbg_ascii_instr[39]));
  LUT5 #(
    .INIT(32'hB1FFB100)) 
    dbg_ascii_instr_inferred_i_26
       (.I0(decoder_pseudo_trigger_q),
        .I1(dbg_ascii_instr_inferred_i_70_n_0),
        .I2(cached_ascii_instr[38]),
        .I3(dbg_next),
        .I4(q_ascii_instr[38]),
        .O(dbg_ascii_instr[38]));
  LUT5 #(
    .INIT(32'hB1FFB100)) 
    dbg_ascii_instr_inferred_i_27
       (.I0(decoder_pseudo_trigger_q),
        .I1(dbg_ascii_instr_inferred_i_70_n_0),
        .I2(cached_ascii_instr[37]),
        .I3(dbg_next),
        .I4(q_ascii_instr[37]),
        .O(dbg_ascii_instr[37]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_28
       (.I0(cached_ascii_instr[36]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[36]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[36]),
        .O(dbg_ascii_instr[36]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_29
       (.I0(cached_ascii_instr[35]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[35]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[35]),
        .O(dbg_ascii_instr[35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_3
       (.I0(cached_ascii_instr[61]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[62]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[61]),
        .O(dbg_ascii_instr[61]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_30
       (.I0(cached_ascii_instr[34]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[34]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[34]),
        .O(dbg_ascii_instr[34]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_31
       (.I0(cached_ascii_instr[33]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[33]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[33]),
        .O(dbg_ascii_instr[33]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_32
       (.I0(cached_ascii_instr[32]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[32]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[32]),
        .O(dbg_ascii_instr[32]));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_ascii_instr_inferred_i_33
       (.I0(q_ascii_instr[31]),
        .I1(dbg_next),
        .O(dbg_ascii_instr[31]));
  LUT5 #(
    .INIT(32'hB1FFB100)) 
    dbg_ascii_instr_inferred_i_34
       (.I0(decoder_pseudo_trigger_q),
        .I1(dbg_ascii_instr_inferred_i_71_n_0),
        .I2(cached_ascii_instr[30]),
        .I3(dbg_next),
        .I4(q_ascii_instr[30]),
        .O(dbg_ascii_instr[30]));
  LUT5 #(
    .INIT(32'hB1FFB100)) 
    dbg_ascii_instr_inferred_i_35
       (.I0(decoder_pseudo_trigger_q),
        .I1(dbg_ascii_instr_inferred_i_71_n_0),
        .I2(cached_ascii_instr[29]),
        .I3(dbg_next),
        .I4(q_ascii_instr[29]),
        .O(dbg_ascii_instr[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_36
       (.I0(cached_ascii_instr[28]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[28]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[28]),
        .O(dbg_ascii_instr[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_37
       (.I0(cached_ascii_instr[27]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[27]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[27]),
        .O(dbg_ascii_instr[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_38
       (.I0(cached_ascii_instr[26]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[26]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[26]),
        .O(dbg_ascii_instr[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_39
       (.I0(cached_ascii_instr[25]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[25]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[25]),
        .O(dbg_ascii_instr[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_4
       (.I0(cached_ascii_instr[60]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[62]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[60]),
        .O(dbg_ascii_instr[60]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_40
       (.I0(cached_ascii_instr[24]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[24]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[24]),
        .O(dbg_ascii_instr[24]));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_ascii_instr_inferred_i_41
       (.I0(q_ascii_instr[23]),
        .I1(dbg_next),
        .O(dbg_ascii_instr[23]));
  LUT5 #(
    .INIT(32'hB1FFB100)) 
    dbg_ascii_instr_inferred_i_42
       (.I0(decoder_pseudo_trigger_q),
        .I1(dbg_ascii_instr_inferred_i_72_n_0),
        .I2(cached_ascii_instr[22]),
        .I3(dbg_next),
        .I4(q_ascii_instr[22]),
        .O(dbg_ascii_instr[22]));
  LUT5 #(
    .INIT(32'hB1FFB100)) 
    dbg_ascii_instr_inferred_i_43
       (.I0(decoder_pseudo_trigger_q),
        .I1(dbg_ascii_instr_inferred_i_72_n_0),
        .I2(cached_ascii_instr[21]),
        .I3(dbg_next),
        .I4(q_ascii_instr[21]),
        .O(dbg_ascii_instr[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_44
       (.I0(cached_ascii_instr[20]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[20]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[20]),
        .O(dbg_ascii_instr[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_45
       (.I0(cached_ascii_instr[19]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[19]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[19]),
        .O(dbg_ascii_instr[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_46
       (.I0(cached_ascii_instr[18]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[18]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[18]),
        .O(dbg_ascii_instr[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_47
       (.I0(cached_ascii_instr[17]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[17]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[17]),
        .O(dbg_ascii_instr[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_48
       (.I0(cached_ascii_instr[16]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[16]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[16]),
        .O(dbg_ascii_instr[16]));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_ascii_instr_inferred_i_49
       (.I0(q_ascii_instr[15]),
        .I1(dbg_next),
        .O(dbg_ascii_instr[15]));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_ascii_instr_inferred_i_5
       (.I0(q_ascii_instr[59]),
        .I1(dbg_next),
        .O(dbg_ascii_instr[59]));
  LUT5 #(
    .INIT(32'hB1FFB100)) 
    dbg_ascii_instr_inferred_i_50
       (.I0(decoder_pseudo_trigger_q),
        .I1(dbg_ascii_instr_inferred_i_73_n_0),
        .I2(cached_ascii_instr[14]),
        .I3(dbg_next),
        .I4(q_ascii_instr[14]),
        .O(dbg_ascii_instr[14]));
  LUT5 #(
    .INIT(32'hB1FFB100)) 
    dbg_ascii_instr_inferred_i_51
       (.I0(decoder_pseudo_trigger_q),
        .I1(dbg_ascii_instr_inferred_i_73_n_0),
        .I2(cached_ascii_instr[13]),
        .I3(dbg_next),
        .I4(q_ascii_instr[13]),
        .O(dbg_ascii_instr[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_52
       (.I0(cached_ascii_instr[12]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[12]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[12]),
        .O(dbg_ascii_instr[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_53
       (.I0(cached_ascii_instr[11]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[11]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[11]),
        .O(dbg_ascii_instr[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_54
       (.I0(cached_ascii_instr[10]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[10]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[10]),
        .O(dbg_ascii_instr[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_55
       (.I0(cached_ascii_instr[9]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[9]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[9]),
        .O(dbg_ascii_instr[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_56
       (.I0(cached_ascii_instr[8]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[8]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[8]),
        .O(dbg_ascii_instr[8]));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_ascii_instr_inferred_i_57
       (.I0(q_ascii_instr[7]),
        .I1(dbg_next),
        .O(dbg_ascii_instr[7]));
  LUT5 #(
    .INIT(32'hB1FFB100)) 
    dbg_ascii_instr_inferred_i_58
       (.I0(decoder_pseudo_trigger_q),
        .I1(dbg_ascii_instr_inferred_i_73_n_0),
        .I2(cached_ascii_instr[6]),
        .I3(dbg_next),
        .I4(q_ascii_instr[6]),
        .O(dbg_ascii_instr[6]));
  LUT5 #(
    .INIT(32'hB1FFB100)) 
    dbg_ascii_instr_inferred_i_59
       (.I0(decoder_pseudo_trigger_q),
        .I1(dbg_ascii_instr_inferred_i_73_n_0),
        .I2(cached_ascii_instr[5]),
        .I3(dbg_next),
        .I4(q_ascii_instr[5]),
        .O(dbg_ascii_instr[5]));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_ascii_instr_inferred_i_6
       (.I0(q_ascii_instr[58]),
        .I1(dbg_next),
        .O(dbg_ascii_instr[58]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_60
       (.I0(cached_ascii_instr[4]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[4]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[4]),
        .O(dbg_ascii_instr[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_61
       (.I0(cached_ascii_instr[3]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[3]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[3]),
        .O(dbg_ascii_instr[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_62
       (.I0(cached_ascii_instr[2]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[2]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[2]),
        .O(dbg_ascii_instr[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_63
       (.I0(cached_ascii_instr[1]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[1]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[1]),
        .O(dbg_ascii_instr[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_64
       (.I0(cached_ascii_instr[0]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[0]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[0]),
        .O(dbg_ascii_instr[0]));
  LUT6 #(
    .INIT(64'hFFFF1111FFFF1011)) 
    dbg_ascii_instr_inferred_i_65
       (.I0(instr_maskirq),
        .I1(instr_waitirq),
        .I2(\cached_ascii_instr[54]_i_3_n_0 ),
        .I3(\cached_ascii_instr[54]_i_2_n_0 ),
        .I4(instr_timer),
        .I5(instr_retirq),
        .O(dbg_ascii_instr_inferred_i_65_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4454)) 
    dbg_ascii_instr_inferred_i_66
       (.I0(decoder_pseudo_trigger_q),
        .I1(dbg_ascii_instr_inferred_i_69_n_0),
        .I2(instr_waitirq),
        .I3(instr_timer),
        .O(dbg_ascii_instr_inferred_i_66_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dbg_ascii_instr_inferred_i_67
       (.I0(instr_timer),
        .I1(instr_waitirq),
        .O(dbg_ascii_instr_inferred_i_67_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABBBF)) 
    dbg_ascii_instr_inferred_i_68
       (.I0(instr_timer),
        .I1(\cached_ascii_instr[50]_i_3_n_0 ),
        .I2(\cached_ascii_instr[50]_i_2_n_0 ),
        .I3(instr_rdinstrh),
        .I4(instr_maskirq),
        .I5(instr_waitirq),
        .O(dbg_ascii_instr_inferred_i_68_n_0));
  LUT6 #(
    .INIT(64'h000000000000C4C0)) 
    dbg_ascii_instr_inferred_i_69
       (.I0(instr_rdcycleh),
        .I1(\cached_ascii_instr[42]_i_3_n_0 ),
        .I2(instr_rdinstr),
        .I3(instr_rdcycle),
        .I4(instr_timer),
        .I5(dbg_ascii_instr_inferred_i_74_n_0),
        .O(dbg_ascii_instr_inferred_i_69_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_ascii_instr_inferred_i_7
       (.I0(cached_ascii_instr[57]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\cached_ascii_instr[62]_i_1_n_0 ),
        .I3(dbg_next),
        .I4(q_ascii_instr[57]),
        .O(dbg_ascii_instr[57]));
  LUT6 #(
    .INIT(64'h0000100010101010)) 
    dbg_ascii_instr_inferred_i_70
       (.I0(instr_retirq),
        .I1(instr_maskirq),
        .I2(dbg_ascii_instr_inferred_i_67_n_0),
        .I3(\cached_ascii_instr[54]_i_3_n_0 ),
        .I4(\cached_ascii_instr[32]_i_2_n_0 ),
        .I5(\cached_ascii_instr[54]_i_2_n_0 ),
        .O(dbg_ascii_instr_inferred_i_70_n_0));
  LUT6 #(
    .INIT(64'h000000002F000000)) 
    dbg_ascii_instr_inferred_i_71
       (.I0(dbg_ascii_instr_inferred_i_75_n_0),
        .I1(dbg_ascii_instr_inferred_i_76_n_0),
        .I2(\cached_ascii_instr[24]_i_4_n_0 ),
        .I3(\cached_ascii_instr[54]_i_3_n_0 ),
        .I4(\cached_ascii_instr[62]_i_2_n_0 ),
        .I5(\cached_ascii_instr[24]_i_6_n_0 ),
        .O(dbg_ascii_instr_inferred_i_71_n_0));
  LUT6 #(
    .INIT(64'h0100010001000000)) 
    dbg_ascii_instr_inferred_i_72
       (.I0(instr_waitirq),
        .I1(instr_rdinstr),
        .I2(\cached_ascii_instr[1]_i_2_n_0 ),
        .I3(\cached_ascii_instr[35]_i_2_n_0 ),
        .I4(dbg_ascii_instr_inferred_i_77_n_0),
        .I5(instr_or),
        .O(dbg_ascii_instr_inferred_i_72_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    dbg_ascii_instr_inferred_i_73
       (.I0(dbg_ascii_instr_inferred_i_78_n_0),
        .I1(dbg_ascii_instr_inferred_i_79_n_0),
        .I2(dbg_ascii_instr_inferred_i_80_n_0),
        .I3(dbg_ascii_instr_inferred_i_81_n_0),
        .I4(dbg_ascii_instr_inferred_i_82_n_0),
        .I5(dbg_ascii_instr_inferred_i_83_n_0),
        .O(dbg_ascii_instr_inferred_i_73_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    dbg_ascii_instr_inferred_i_74
       (.I0(instr_retirq),
        .I1(instr_maskirq),
        .O(dbg_ascii_instr_inferred_i_74_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    dbg_ascii_instr_inferred_i_75
       (.I0(instr_slli),
        .I1(instr_srai),
        .I2(instr_srli),
        .I3(instr_andi),
        .O(dbg_ascii_instr_inferred_i_75_n_0));
  LUT6 #(
    .INIT(64'h00000000FF08FF88)) 
    dbg_ascii_instr_inferred_i_76
       (.I0(\cached_ascii_instr[24]_i_10_n_0 ),
        .I1(dbg_ascii_instr_inferred_i_84_n_0),
        .I2(dbg_ascii_instr_inferred_i_85_n_0),
        .I3(\cached_ascii_instr[18]_i_5_n_0 ),
        .I4(dbg_ascii_instr_inferred_i_86_n_0),
        .I5(instr_ori),
        .O(dbg_ascii_instr_inferred_i_76_n_0));
  LUT6 #(
    .INIT(64'h0000000001FFFFFF)) 
    dbg_ascii_instr_inferred_i_77
       (.I0(instr_bltu),
        .I1(instr_bgeu),
        .I2(dbg_ascii_instr_inferred_i_82_n_0),
        .I3(\cached_ascii_instr[18]_i_7_n_0 ),
        .I4(dbg_ascii_instr_inferred_i_84_n_0),
        .I5(dbg_ascii_instr_inferred_i_87_n_0),
        .O(dbg_ascii_instr_inferred_i_77_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    dbg_ascii_instr_inferred_i_78
       (.I0(\cached_ascii_instr[8]_i_5_n_0 ),
        .I1(instr_sll),
        .I2(\cached_ascii_instr[36]_i_9_n_0 ),
        .I3(instr_srai),
        .I4(instr_srli),
        .I5(instr_slli),
        .O(dbg_ascii_instr_inferred_i_78_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    dbg_ascii_instr_inferred_i_79
       (.I0(instr_sh),
        .I1(instr_sw),
        .I2(instr_slti),
        .I3(instr_addi),
        .O(dbg_ascii_instr_inferred_i_79_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_ascii_instr_inferred_i_8
       (.I0(q_ascii_instr[56]),
        .I1(dbg_next),
        .O(dbg_ascii_instr[56]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    dbg_ascii_instr_inferred_i_80
       (.I0(instr_ori),
        .I1(instr_andi),
        .I2(instr_sltiu),
        .I3(instr_xori),
        .O(dbg_ascii_instr_inferred_i_80_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dbg_ascii_instr_inferred_i_81
       (.I0(is_lbu_lhu_lw_i_1_n_0),
        .I1(instr_sb),
        .I2(instr_lh),
        .I3(instr_lb),
        .I4(instr_bgeu),
        .I5(instr_bltu),
        .O(dbg_ascii_instr_inferred_i_81_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    dbg_ascii_instr_inferred_i_82
       (.I0(\decoded_imm[0]_i_2_n_0 ),
        .I1(instr_jalr),
        .I2(instr_beq),
        .I3(instr_bne),
        .I4(instr_blt),
        .I5(instr_bge),
        .O(dbg_ascii_instr_inferred_i_82_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    dbg_ascii_instr_inferred_i_83
       (.I0(\cached_ascii_instr[11]_i_5_n_0 ),
        .I1(\cached_ascii_instr[33]_i_3_n_0 ),
        .I2(dbg_ascii_instr_inferred_i_88_n_0),
        .I3(\cached_ascii_instr[50]_i_3_n_0 ),
        .I4(instr_rdinstrh),
        .I5(dbg_ascii_instr_inferred_i_89_n_0),
        .O(dbg_ascii_instr_inferred_i_83_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h01)) 
    dbg_ascii_instr_inferred_i_84
       (.I0(instr_lw),
        .I1(instr_lb),
        .I2(instr_lh),
        .O(dbg_ascii_instr_inferred_i_84_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0DFF)) 
    dbg_ascii_instr_inferred_i_85
       (.I0(instr_auipc),
        .I1(instr_jal),
        .I2(instr_jalr),
        .I3(\cached_ascii_instr[27]_i_5_n_0 ),
        .O(dbg_ascii_instr_inferred_i_85_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dbg_ascii_instr_inferred_i_86
       (.I0(instr_bgeu),
        .I1(instr_bltu),
        .O(dbg_ascii_instr_inferred_i_86_n_0));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFFFFFDF)) 
    dbg_ascii_instr_inferred_i_87
       (.I0(\cached_ascii_instr[36]_i_4_n_0 ),
        .I1(\cached_ascii_instr[18]_i_5_n_0 ),
        .I2(\cached_ascii_instr[36]_i_8_n_0 ),
        .I3(instr_sra),
        .I4(\cached_ascii_instr[18]_i_7_n_0 ),
        .I5(\cached_ascii_instr[19]_i_8_n_0 ),
        .O(dbg_ascii_instr_inferred_i_87_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    dbg_ascii_instr_inferred_i_88
       (.I0(instr_srl),
        .I1(instr_sra),
        .I2(instr_xor),
        .I3(instr_or),
        .O(dbg_ascii_instr_inferred_i_88_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h01)) 
    dbg_ascii_instr_inferred_i_89
       (.I0(instr_waitirq),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .O(dbg_ascii_instr_inferred_i_89_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    dbg_ascii_instr_inferred_i_9
       (.I0(q_ascii_instr[55]),
        .I1(dbg_next),
        .O(dbg_ascii_instr[55]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    dbg_ascii_state_inferred_i_1
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\cpu_state_reg_n_0_[0] ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\cpu_state_reg_n_0_[5] ),
        .O(dbg_ascii_state[12]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    dbg_ascii_state_inferred_i_10
       (.I0(\cpu_state_reg_n_0_[7] ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(\cpu_state_reg_n_0_[0] ),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\cpu_state_reg_n_0_[5] ),
        .O(dbg_ascii_state[27]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    dbg_ascii_state_inferred_i_11
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state_reg_n_0_[7] ),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\cpu_state_reg_n_0_[5] ),
        .O(dbg_ascii_state[8]));
  LUT6 #(
    .INIT(64'h0000000000000016)) 
    dbg_ascii_state_inferred_i_12
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state_reg_n_0_[1] ),
        .I4(\cpu_state_reg_n_0_[0] ),
        .I5(\cpu_state_reg_n_0_[7] ),
        .O(dbg_ascii_state[24]));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    dbg_ascii_state_inferred_i_13
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\cpu_state_reg_n_0_[1] ),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(dbg_ascii_state[20]));
  LUT6 #(
    .INIT(64'h0000000100010100)) 
    dbg_ascii_state_inferred_i_14
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\cpu_state_reg_n_0_[0] ),
        .I4(\cpu_state_reg_n_0_[1] ),
        .I5(\cpu_state_reg_n_0_[3] ),
        .O(dbg_ascii_state[10]));
  LUT6 #(
    .INIT(64'h0000000000000016)) 
    dbg_ascii_state_inferred_i_15
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(\cpu_state_reg_n_0_[7] ),
        .O(dbg_ascii_state[3]));
  LUT6 #(
    .INIT(64'h0000000000010100)) 
    dbg_ascii_state_inferred_i_16
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\cpu_state_reg_n_0_[7] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(\cpu_state_reg_n_0_[3] ),
        .O(dbg_ascii_state[17]));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    dbg_ascii_state_inferred_i_17
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(\cpu_state_reg_n_0_[1] ),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(dbg_ascii_state[2]));
  LUT6 #(
    .INIT(64'h0000000000000006)) 
    dbg_ascii_state_inferred_i_18
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\cpu_state_reg_n_0_[7] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\cpu_state_reg_n_0_[1] ),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(dbg_ascii_state[9]));
  LUT6 #(
    .INIT(64'h0000000000000110)) 
    dbg_ascii_state_inferred_i_19
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[7] ),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\cpu_state_reg_n_0_[3] ),
        .O(dbg_ascii_state[4]));
  LUT6 #(
    .INIT(64'h0000000100010110)) 
    dbg_ascii_state_inferred_i_2
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(\cpu_state_reg_n_0_[1] ),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(dbg_ascii_state[37]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    dbg_ascii_state_inferred_i_20
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\cpu_state_reg_n_0_[5] ),
        .I4(\cpu_state_reg_n_0_[0] ),
        .I5(\cpu_state_reg_n_0_[3] ),
        .O(dbg_ascii_state[1]));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    dbg_ascii_state_inferred_i_21
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(\cpu_state_reg_n_0_[0] ),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\cpu_state_reg_n_0_[7] ),
        .O(dbg_ascii_state[0]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    dbg_ascii_state_inferred_i_3
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(\cpu_state_reg_n_0_[5] ),
        .I4(\cpu_state_reg_n_0_[7] ),
        .I5(\cpu_state_reg_n_0_[6] ),
        .O(dbg_ascii_state[32]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    dbg_ascii_state_inferred_i_4
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\cpu_state_reg_n_0_[1] ),
        .I4(\cpu_state_reg_n_0_[0] ),
        .I5(\cpu_state_reg_n_0_[3] ),
        .O(dbg_ascii_state[35]));
  LUT6 #(
    .INIT(64'h0000000000000016)) 
    dbg_ascii_state_inferred_i_5
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(\cpu_state_reg_n_0_[7] ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\cpu_state_reg_n_0_[1] ),
        .O(dbg_ascii_state[34]));
  LUT6 #(
    .INIT(64'h0000000000000006)) 
    dbg_ascii_state_inferred_i_6
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\cpu_state_reg_n_0_[7] ),
        .I5(\cpu_state_reg_n_0_[5] ),
        .O(dbg_ascii_state[33]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    dbg_ascii_state_inferred_i_7
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\cpu_state_reg_n_0_[5] ),
        .I4(\cpu_state_reg_n_0_[1] ),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(dbg_ascii_state[5]));
  LUT6 #(
    .INIT(64'h0000000100010114)) 
    dbg_ascii_state_inferred_i_8
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(\cpu_state_reg_n_0_[7] ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\cpu_state_reg_n_0_[6] ),
        .O(dbg_ascii_state[6]));
  LUT6 #(
    .INIT(64'h0000000000000016)) 
    dbg_ascii_state_inferred_i_9
       (.I0(\cpu_state_reg_n_0_[7] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(dbg_ascii_state[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_1
       (.I0(cached_insn_imm[31]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[31] ),
        .I3(dbg_next),
        .I4(q_insn_imm[31]),
        .O(dbg_insn_imm[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_10
       (.I0(cached_insn_imm[22]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[22] ),
        .I3(dbg_next),
        .I4(q_insn_imm[22]),
        .O(dbg_insn_imm[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_11
       (.I0(cached_insn_imm[21]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[21] ),
        .I3(dbg_next),
        .I4(q_insn_imm[21]),
        .O(dbg_insn_imm[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_12
       (.I0(cached_insn_imm[20]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[20] ),
        .I3(dbg_next),
        .I4(q_insn_imm[20]),
        .O(dbg_insn_imm[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_13
       (.I0(cached_insn_imm[19]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[19] ),
        .I3(dbg_next),
        .I4(q_insn_imm[19]),
        .O(dbg_insn_imm[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_14
       (.I0(cached_insn_imm[18]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[18] ),
        .I3(dbg_next),
        .I4(q_insn_imm[18]),
        .O(dbg_insn_imm[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_15
       (.I0(cached_insn_imm[17]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[17] ),
        .I3(dbg_next),
        .I4(q_insn_imm[17]),
        .O(dbg_insn_imm[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_16
       (.I0(cached_insn_imm[16]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[16] ),
        .I3(dbg_next),
        .I4(q_insn_imm[16]),
        .O(dbg_insn_imm[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_17
       (.I0(cached_insn_imm[15]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[15] ),
        .I3(dbg_next),
        .I4(q_insn_imm[15]),
        .O(dbg_insn_imm[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_18
       (.I0(cached_insn_imm[14]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[14] ),
        .I3(dbg_next),
        .I4(q_insn_imm[14]),
        .O(dbg_insn_imm[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_19
       (.I0(cached_insn_imm[13]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[13] ),
        .I3(dbg_next),
        .I4(q_insn_imm[13]),
        .O(dbg_insn_imm[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_2
       (.I0(cached_insn_imm[30]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[30] ),
        .I3(dbg_next),
        .I4(q_insn_imm[30]),
        .O(dbg_insn_imm[30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_20
       (.I0(cached_insn_imm[12]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[12] ),
        .I3(dbg_next),
        .I4(q_insn_imm[12]),
        .O(dbg_insn_imm[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_21
       (.I0(cached_insn_imm[11]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[11] ),
        .I3(dbg_next),
        .I4(q_insn_imm[11]),
        .O(dbg_insn_imm[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_22
       (.I0(cached_insn_imm[10]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[10] ),
        .I3(dbg_next),
        .I4(q_insn_imm[10]),
        .O(dbg_insn_imm[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_23
       (.I0(cached_insn_imm[9]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[9] ),
        .I3(dbg_next),
        .I4(q_insn_imm[9]),
        .O(dbg_insn_imm[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_24
       (.I0(cached_insn_imm[8]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[8] ),
        .I3(dbg_next),
        .I4(q_insn_imm[8]),
        .O(dbg_insn_imm[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_25
       (.I0(cached_insn_imm[7]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[7] ),
        .I3(dbg_next),
        .I4(q_insn_imm[7]),
        .O(dbg_insn_imm[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_26
       (.I0(cached_insn_imm[6]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[6] ),
        .I3(dbg_next),
        .I4(q_insn_imm[6]),
        .O(dbg_insn_imm[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_27
       (.I0(cached_insn_imm[5]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[5] ),
        .I3(dbg_next),
        .I4(q_insn_imm[5]),
        .O(dbg_insn_imm[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_28
       (.I0(cached_insn_imm[4]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[4] ),
        .I3(dbg_next),
        .I4(q_insn_imm[4]),
        .O(dbg_insn_imm[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_29
       (.I0(cached_insn_imm[3]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[3] ),
        .I3(dbg_next),
        .I4(q_insn_imm[3]),
        .O(dbg_insn_imm[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_3
       (.I0(cached_insn_imm[29]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[29] ),
        .I3(dbg_next),
        .I4(q_insn_imm[29]),
        .O(dbg_insn_imm[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_30
       (.I0(cached_insn_imm[2]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[2] ),
        .I3(dbg_next),
        .I4(q_insn_imm[2]),
        .O(dbg_insn_imm[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_31
       (.I0(cached_insn_imm[1]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[1] ),
        .I3(dbg_next),
        .I4(q_insn_imm[1]),
        .O(dbg_insn_imm[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_32
       (.I0(cached_insn_imm[0]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[0] ),
        .I3(dbg_next),
        .I4(q_insn_imm[0]),
        .O(dbg_insn_imm[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_4
       (.I0(cached_insn_imm[28]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[28] ),
        .I3(dbg_next),
        .I4(q_insn_imm[28]),
        .O(dbg_insn_imm[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_5
       (.I0(cached_insn_imm[27]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[27] ),
        .I3(dbg_next),
        .I4(q_insn_imm[27]),
        .O(dbg_insn_imm[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_6
       (.I0(cached_insn_imm[26]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[26] ),
        .I3(dbg_next),
        .I4(q_insn_imm[26]),
        .O(dbg_insn_imm[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_7
       (.I0(cached_insn_imm[25]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[25] ),
        .I3(dbg_next),
        .I4(q_insn_imm[25]),
        .O(dbg_insn_imm[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_8
       (.I0(cached_insn_imm[24]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[24] ),
        .I3(dbg_next),
        .I4(q_insn_imm[24]),
        .O(dbg_insn_imm[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_imm_inferred_i_9
       (.I0(cached_insn_imm[23]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_imm_reg_n_0_[23] ),
        .I3(dbg_next),
        .I4(q_insn_imm[23]),
        .O(dbg_insn_imm[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rd_inferred_i_1
       (.I0(cached_insn_rd[4]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rd_reg_n_0_[4] ),
        .I3(dbg_next),
        .I4(q_insn_rd[4]),
        .O(dbg_insn_rd[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rd_inferred_i_2
       (.I0(cached_insn_rd[3]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rd_reg_n_0_[3] ),
        .I3(dbg_next),
        .I4(q_insn_rd[3]),
        .O(dbg_insn_rd[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rd_inferred_i_3
       (.I0(cached_insn_rd[2]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rd_reg_n_0_[2] ),
        .I3(dbg_next),
        .I4(q_insn_rd[2]),
        .O(dbg_insn_rd[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rd_inferred_i_4
       (.I0(cached_insn_rd[1]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rd_reg_n_0_[1] ),
        .I3(dbg_next),
        .I4(q_insn_rd[1]),
        .O(dbg_insn_rd[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rd_inferred_i_5
       (.I0(cached_insn_rd[0]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rd_reg_n_0_[0] ),
        .I3(dbg_next),
        .I4(q_insn_rd[0]),
        .O(dbg_insn_rd[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rs1_inferred_i_1
       (.I0(cached_insn_rs1[4]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(dbg_next),
        .I4(q_insn_rs1[4]),
        .O(dbg_insn_rs1[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rs1_inferred_i_2
       (.I0(cached_insn_rs1[3]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rs1_reg_n_0_[3] ),
        .I3(dbg_next),
        .I4(q_insn_rs1[3]),
        .O(dbg_insn_rs1[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rs1_inferred_i_3
       (.I0(cached_insn_rs1[2]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rs1_reg_n_0_[2] ),
        .I3(dbg_next),
        .I4(q_insn_rs1[2]),
        .O(dbg_insn_rs1[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rs1_inferred_i_4
       (.I0(cached_insn_rs1[1]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(dbg_next),
        .I4(q_insn_rs1[1]),
        .O(dbg_insn_rs1[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rs1_inferred_i_5
       (.I0(cached_insn_rs1[0]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rs1_reg_n_0_[0] ),
        .I3(dbg_next),
        .I4(q_insn_rs1[0]),
        .O(dbg_insn_rs1[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rs2_inferred_i_1
       (.I0(cached_insn_rs2[4]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rs2_reg_n_0_[4] ),
        .I3(dbg_next),
        .I4(q_insn_rs2[4]),
        .O(dbg_insn_rs2[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rs2_inferred_i_2
       (.I0(cached_insn_rs2[3]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rs2_reg_n_0_[3] ),
        .I3(dbg_next),
        .I4(q_insn_rs2[3]),
        .O(dbg_insn_rs2[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rs2_inferred_i_3
       (.I0(cached_insn_rs2[2]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rs2_reg_n_0_[2] ),
        .I3(dbg_next),
        .I4(q_insn_rs2[2]),
        .O(dbg_insn_rs2[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rs2_inferred_i_4
       (.I0(cached_insn_rs2[1]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rs2_reg_n_0_[1] ),
        .I3(dbg_next),
        .I4(q_insn_rs2[1]),
        .O(dbg_insn_rs2[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    dbg_insn_rs2_inferred_i_5
       (.I0(cached_insn_rs2[0]),
        .I1(decoder_pseudo_trigger_q),
        .I2(\decoded_rs2_reg_n_0_[0] ),
        .I3(dbg_next),
        .I4(q_insn_rs2[0]),
        .O(dbg_insn_rs2[0]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    dbg_next_i_1
       (.I0(dbg_next_i_2_n_0),
        .I1(decoder_trigger_reg_n_0),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(dbg_next_i_3_n_0),
        .I5(dbg_next_i_4_n_0),
        .O(launch_next_insn));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    dbg_next_i_10
       (.I0(irq_pending[31]),
        .I1(\irq_mask_reg_n_0_[31] ),
        .I2(irq_pending[26]),
        .I3(\irq_mask_reg_n_0_[26] ),
        .I4(dbg_next_i_17_n_0),
        .O(dbg_next_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    dbg_next_i_11
       (.I0(\irq_mask_reg_n_0_[5] ),
        .I1(irq_pending[5]),
        .I2(\irq_mask_reg_n_0_[3] ),
        .I3(irq_pending[3]),
        .O(dbg_next_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    dbg_next_i_12
       (.I0(irq_pending[25]),
        .I1(\irq_mask_reg_n_0_[25] ),
        .I2(irq_pending[30]),
        .I3(\irq_mask_reg_n_0_[30] ),
        .I4(dbg_next_i_18_n_0),
        .O(dbg_next_i_12_n_0));
  LUT6 #(
    .INIT(64'h00D000D0000000D0)) 
    dbg_next_i_13
       (.I0(irq_pending[8]),
        .I1(\irq_mask_reg_n_0_[8] ),
        .I2(\cpuregs[1][16]_i_2_n_0 ),
        .I3(\cpuregs[1][12]_i_2_n_0 ),
        .I4(irq_pending[9]),
        .I5(\irq_mask_reg_n_0_[9] ),
        .O(dbg_next_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    dbg_next_i_14
       (.I0(\irq_mask_reg_n_0_[7] ),
        .I1(irq_pending[7]),
        .I2(\irq_mask_reg_n_0_[1] ),
        .I3(irq_pending[1]),
        .O(dbg_next_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    dbg_next_i_15
       (.I0(\irq_mask_reg_n_0_[11] ),
        .I1(irq_pending[11]),
        .I2(\irq_mask_reg_n_0_[15] ),
        .I3(irq_pending[15]),
        .O(dbg_next_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    dbg_next_i_16
       (.I0(irq_pending[13]),
        .I1(\irq_mask_reg_n_0_[13] ),
        .I2(irq_pending[17]),
        .I3(\irq_mask_reg_n_0_[17] ),
        .I4(dbg_next_i_19_n_0),
        .O(dbg_next_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    dbg_next_i_17
       (.I0(\irq_mask_reg_n_0_[6] ),
        .I1(irq_pending[6]),
        .I2(\irq_mask_reg_n_0_[22] ),
        .I3(irq_pending[22]),
        .O(dbg_next_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    dbg_next_i_18
       (.I0(\irq_mask_reg_n_0_[29] ),
        .I1(irq_pending[29]),
        .I2(\irq_mask_reg_n_0_[21] ),
        .I3(irq_pending[21]),
        .O(dbg_next_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    dbg_next_i_19
       (.I0(\irq_mask_reg_n_0_[28] ),
        .I1(irq_pending[28]),
        .I2(\irq_mask_reg_n_0_[23] ),
        .I3(irq_pending[23]),
        .O(dbg_next_i_19_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEFEEEE)) 
    dbg_next_i_2
       (.I0(irq_active_reg_n_0),
        .I1(irq_delay_reg_n_0),
        .I2(dbg_next_i_5_n_0),
        .I3(dbg_next_i_6_n_0),
        .I4(dbg_next_i_7_n_0),
        .I5(dbg_next_i_8_n_0),
        .O(dbg_next_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h1)) 
    dbg_next_i_3
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .O(dbg_next_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    dbg_next_i_4
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .O(dbg_next_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    dbg_next_i_5
       (.I0(dbg_next_i_9_n_0),
        .I1(\irq_mask_reg_n_0_[24] ),
        .I2(irq_pending[24]),
        .I3(\irq_mask_reg_n_0_[0] ),
        .I4(irq_pending[0]),
        .I5(dbg_next_i_10_n_0),
        .O(dbg_next_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    dbg_next_i_6
       (.I0(dbg_next_i_11_n_0),
        .I1(\irq_mask_reg_n_0_[20] ),
        .I2(irq_pending[20]),
        .I3(\irq_mask_reg_n_0_[14] ),
        .I4(irq_pending[14]),
        .I5(dbg_next_i_12_n_0),
        .O(dbg_next_i_6_n_0));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    dbg_next_i_7
       (.I0(dbg_next_i_13_n_0),
        .I1(dbg_next_i_14_n_0),
        .I2(\irq_mask_reg_n_0_[18] ),
        .I3(irq_pending[18]),
        .I4(\irq_mask_reg_n_0_[10] ),
        .I5(irq_pending[10]),
        .O(dbg_next_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    dbg_next_i_8
       (.I0(dbg_next_i_15_n_0),
        .I1(\irq_mask_reg_n_0_[19] ),
        .I2(irq_pending[19]),
        .I3(\irq_mask_reg_n_0_[4] ),
        .I4(irq_pending[4]),
        .I5(dbg_next_i_16_n_0),
        .O(dbg_next_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    dbg_next_i_9
       (.I0(\irq_mask_reg_n_0_[27] ),
        .I1(irq_pending[27]),
        .I2(\irq_mask_reg_n_0_[2] ),
        .I3(irq_pending[2]),
        .O(dbg_next_i_9_n_0));
  FDRE dbg_next_reg
       (.C(clk),
        .CE(1'b1),
        .D(launch_next_insn),
        .Q(dbg_next),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[0]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[0]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[0]),
        .O(\dbg_rs1val[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[10]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[10]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[10]),
        .O(\dbg_rs1val[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[11]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[11]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[11]),
        .O(\dbg_rs1val[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[12]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[12]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[12]),
        .O(\dbg_rs1val[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[13]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[13]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[13]),
        .O(\dbg_rs1val[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[14]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[14]),
        .I4(\irq_mask[14]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[15]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[15]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[15]),
        .O(\dbg_rs1val[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[16]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[16]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[16]),
        .O(\dbg_rs1val[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[17]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[17]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[17]),
        .O(\dbg_rs1val[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[18]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[18]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[18]),
        .O(\dbg_rs1val[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[19]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[19]),
        .I4(\irq_mask[19]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[1]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[1]),
        .I4(\irq_mask[1]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[20]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[20]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[20]),
        .O(\dbg_rs1val[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[21]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[21]),
        .I4(\irq_mask[21]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[22]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[22]),
        .I4(\irq_mask[22]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[23]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[23]),
        .I4(\irq_mask[23]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[24]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[24]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[24]),
        .O(\dbg_rs1val[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[25]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[25]),
        .I4(\irq_mask[25]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[26]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[26]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[26]),
        .O(\dbg_rs1val[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[27]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[27]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[27]),
        .O(\dbg_rs1val[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[28]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[28]),
        .I4(\irq_mask[28]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[29]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[29]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[29]),
        .O(\dbg_rs1val[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[2]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[2]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[2]),
        .O(\dbg_rs1val[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[30]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[30]),
        .I4(\irq_mask[30]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[31]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[31]),
        .I4(\irq_mask[31]_i_2_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dbg_rs1val[31]_i_2 
       (.I0(dbg_ascii_instr_inferred_i_73_n_0),
        .I1(instr_rdinstrh),
        .I2(instr_rdinstr),
        .I3(instr_rdcycle),
        .I4(instr_rdcycleh),
        .I5(is_lui_auipc_jal),
        .O(\dbg_rs1val[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \dbg_rs1val[31]_i_3 
       (.I0(\reg_op2[7]_i_1_n_0 ),
        .I1(\cached_ascii_instr[35]_i_2_n_0 ),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\cpu_state[0]_i_2_n_0 ),
        .I5(\dbg_rs1val[31]_i_2_n_0 ),
        .O(\dbg_rs1val[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[3]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[3]),
        .I4(\irq_mask[3]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[4]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[4]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[4]),
        .O(\dbg_rs1val[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[5]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[5]),
        .I4(\irq_mask[5]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[6]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[6]),
        .I4(\irq_mask[6]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[7]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[7]),
        .I4(\irq_mask[7]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \dbg_rs1val[8]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\irq_mask[8]_i_1_n_0 ),
        .I4(\dbg_rs1val[31]_i_3_n_0 ),
        .I5(dbg_rs1val[8]),
        .O(\dbg_rs1val[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F007F007F00)) 
    \dbg_rs1val[9]_i_1 
       (.I0(\dbg_rs1val[31]_i_2_n_0 ),
        .I1(resetn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(dbg_rs1val[9]),
        .I4(\irq_mask[9]_i_1_n_0 ),
        .I5(\dbg_rs1val[31]_i_3_n_0 ),
        .O(\dbg_rs1val[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[0]_i_1_n_0 ),
        .Q(dbg_rs1val[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[10]_i_1_n_0 ),
        .Q(dbg_rs1val[10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[11]_i_1_n_0 ),
        .Q(dbg_rs1val[11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[12]_i_1_n_0 ),
        .Q(dbg_rs1val[12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[13]_i_1_n_0 ),
        .Q(dbg_rs1val[13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[14]_i_1_n_0 ),
        .Q(dbg_rs1val[14]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[15]_i_1_n_0 ),
        .Q(dbg_rs1val[15]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[16]_i_1_n_0 ),
        .Q(dbg_rs1val[16]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[17]_i_1_n_0 ),
        .Q(dbg_rs1val[17]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[18]_i_1_n_0 ),
        .Q(dbg_rs1val[18]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[19]_i_1_n_0 ),
        .Q(dbg_rs1val[19]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[1]_i_1_n_0 ),
        .Q(dbg_rs1val[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[20]_i_1_n_0 ),
        .Q(dbg_rs1val[20]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[21]_i_1_n_0 ),
        .Q(dbg_rs1val[21]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[22]_i_1_n_0 ),
        .Q(dbg_rs1val[22]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[23]_i_1_n_0 ),
        .Q(dbg_rs1val[23]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[24]_i_1_n_0 ),
        .Q(dbg_rs1val[24]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[25]_i_1_n_0 ),
        .Q(dbg_rs1val[25]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[26]_i_1_n_0 ),
        .Q(dbg_rs1val[26]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[27]_i_1_n_0 ),
        .Q(dbg_rs1val[27]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[28]_i_1_n_0 ),
        .Q(dbg_rs1val[28]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[29]_i_1_n_0 ),
        .Q(dbg_rs1val[29]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[2]_i_1_n_0 ),
        .Q(dbg_rs1val[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[30]_i_1_n_0 ),
        .Q(dbg_rs1val[30]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[31]_i_1_n_0 ),
        .Q(dbg_rs1val[31]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[3]_i_1_n_0 ),
        .Q(dbg_rs1val[3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[4]_i_1_n_0 ),
        .Q(dbg_rs1val[4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[5]_i_1_n_0 ),
        .Q(dbg_rs1val[5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[6]_i_1_n_0 ),
        .Q(dbg_rs1val[6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[7]_i_1_n_0 ),
        .Q(dbg_rs1val[7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[8]_i_1_n_0 ),
        .Q(dbg_rs1val[8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs1val_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\dbg_rs1val[9]_i_1_n_0 ),
        .Q(dbg_rs1val[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    dbg_rs1val_valid_i_1
       (.I0(launch_next_insn),
        .I1(dbg_rs1val_valid),
        .I2(\dbg_rs1val[31]_i_3_n_0 ),
        .O(dbg_rs1val_valid_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE dbg_rs1val_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(dbg_rs1val_valid_i_1_n_0),
        .Q(dbg_rs1val_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[0]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[0]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[0]_i_2_n_0 ),
        .O(\dbg_rs2val[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[10]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[10]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[10]_i_2_n_0 ),
        .O(\dbg_rs2val[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[11]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[11]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[11]_i_2_n_0 ),
        .O(\dbg_rs2val[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[12]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[12]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[12]_i_2_n_0 ),
        .O(\dbg_rs2val[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[13]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[13]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[13]_i_2_n_0 ),
        .O(\dbg_rs2val[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[14]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[14]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[14]_i_2_n_0 ),
        .O(\dbg_rs2val[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[15]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[15]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[15]_i_2_n_0 ),
        .O(\dbg_rs2val[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[16]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[16]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[16]_i_2_n_0 ),
        .O(\dbg_rs2val[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[17]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[17]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[17]_i_2_n_0 ),
        .O(\dbg_rs2val[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[18]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[18]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[18]_i_2_n_0 ),
        .O(\dbg_rs2val[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[19]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[19]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[19]_i_2_n_0 ),
        .O(\dbg_rs2val[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[1]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[1]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[1]_i_2_n_0 ),
        .O(\dbg_rs2val[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[20]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[20]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[20]_i_2_n_0 ),
        .O(\dbg_rs2val[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[21]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[21]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[21]_i_2_n_0 ),
        .O(\dbg_rs2val[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[22]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[22]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[22]_i_2_n_0 ),
        .O(\dbg_rs2val[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[23]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[23]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[23]_i_2_n_0 ),
        .O(\dbg_rs2val[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[24]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[24]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[24]_i_2_n_0 ),
        .O(\dbg_rs2val[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[25]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[25]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[25]_i_2_n_0 ),
        .O(\dbg_rs2val[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[26]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[26]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[26]_i_2_n_0 ),
        .O(\dbg_rs2val[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[27]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[27]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[27]_i_2_n_0 ),
        .O(\dbg_rs2val[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[28]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[28]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[28]_i_2_n_0 ),
        .O(\dbg_rs2val[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[29]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[29]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[29]_i_2_n_0 ),
        .O(\dbg_rs2val[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[2]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[2]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[2]_i_2_n_0 ),
        .O(\dbg_rs2val[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[30]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[30]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[30]_i_2_n_0 ),
        .O(\dbg_rs2val[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[31]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[31]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[31]_i_2_n_0 ),
        .O(\dbg_rs2val[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[3]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[3]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[3]_i_2_n_0 ),
        .O(\dbg_rs2val[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[4]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[4]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[4]_i_2_n_0 ),
        .O(\dbg_rs2val[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[5]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[5]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[5]_i_2_n_0 ),
        .O(\dbg_rs2val[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[6]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[6]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[6]_i_2_n_0 ),
        .O(\dbg_rs2val[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[7]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[7]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[7]_i_3_n_0 ),
        .O(\dbg_rs2val[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[8]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[8]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[8]_i_2_n_0 ),
        .O(\dbg_rs2val[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEC4C)) 
    \dbg_rs2val[9]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(dbg_rs2val[9]),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\reg_op2[9]_i_2_n_0 ),
        .O(\dbg_rs2val[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[0] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[0]_i_1_n_0 ),
        .Q(dbg_rs2val[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[10] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[10]_i_1_n_0 ),
        .Q(dbg_rs2val[10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[11] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[11]_i_1_n_0 ),
        .Q(dbg_rs2val[11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[12] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[12]_i_1_n_0 ),
        .Q(dbg_rs2val[12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[13] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[13]_i_1_n_0 ),
        .Q(dbg_rs2val[13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[14] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[14]_i_1_n_0 ),
        .Q(dbg_rs2val[14]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[15] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[15]_i_1_n_0 ),
        .Q(dbg_rs2val[15]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[16] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[16]_i_1_n_0 ),
        .Q(dbg_rs2val[16]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[17] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[17]_i_1_n_0 ),
        .Q(dbg_rs2val[17]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[18] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[18]_i_1_n_0 ),
        .Q(dbg_rs2val[18]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[19] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[19]_i_1_n_0 ),
        .Q(dbg_rs2val[19]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[1] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[1]_i_1_n_0 ),
        .Q(dbg_rs2val[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[20] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[20]_i_1_n_0 ),
        .Q(dbg_rs2val[20]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[21] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[21]_i_1_n_0 ),
        .Q(dbg_rs2val[21]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[22] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[22]_i_1_n_0 ),
        .Q(dbg_rs2val[22]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[23] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[23]_i_1_n_0 ),
        .Q(dbg_rs2val[23]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[24] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[24]_i_1_n_0 ),
        .Q(dbg_rs2val[24]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[25] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[25]_i_1_n_0 ),
        .Q(dbg_rs2val[25]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[26] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[26]_i_1_n_0 ),
        .Q(dbg_rs2val[26]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[27] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[27]_i_1_n_0 ),
        .Q(dbg_rs2val[27]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[28] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[28]_i_1_n_0 ),
        .Q(dbg_rs2val[28]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[29] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[29]_i_1_n_0 ),
        .Q(dbg_rs2val[29]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[2] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[2]_i_1_n_0 ),
        .Q(dbg_rs2val[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[30] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[30]_i_1_n_0 ),
        .Q(dbg_rs2val[30]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[31] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[31]_i_1_n_0 ),
        .Q(dbg_rs2val[31]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[3] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[3]_i_1_n_0 ),
        .Q(dbg_rs2val[3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[4] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[4]_i_1_n_0 ),
        .Q(dbg_rs2val[4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[5] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[5]_i_1_n_0 ),
        .Q(dbg_rs2val[5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[6] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[6]_i_1_n_0 ),
        .Q(dbg_rs2val[6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[7] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[7]_i_1_n_0 ),
        .Q(dbg_rs2val[7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[8] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[8]_i_1_n_0 ),
        .Q(dbg_rs2val[8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \dbg_rs2val_reg[9] 
       (.C(clk),
        .CE(resetn),
        .D(\dbg_rs2val[9]_i_1_n_0 ),
        .Q(dbg_rs2val[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF2222222)) 
    dbg_rs2val_valid_i_1
       (.I0(dbg_rs2val_valid),
        .I1(launch_next_insn),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\cpu_state[1]_i_2_n_0 ),
        .I4(resetn),
        .O(dbg_rs2val_valid_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE dbg_rs2val_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(dbg_rs2val_valid_i_1_n_0),
        .Q(dbg_rs2val_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA008000000080)) 
    \decoded_imm[0]_i_1 
       (.I0(\decoded_imm[0]_i_2_n_0 ),
        .I1(is_sb_sh_sw),
        .I2(\mem_rdata_q_reg_n_0_[7] ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(\decoded_imm[4]_i_2_n_0 ),
        .I5(\mem_rdata_q_reg_n_0_[20] ),
        .O(decoded_imm[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \decoded_imm[0]_i_2 
       (.I0(instr_jal),
        .I1(instr_auipc),
        .I2(instr_lui),
        .O(\decoded_imm[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \decoded_imm[10]_i_1 
       (.I0(decoded_imm_uj[10]),
        .I1(instr_jal),
        .I2(\decoded_imm[11]_i_3_n_0 ),
        .I3(\mem_rdata_q_reg_n_0_[30] ),
        .O(decoded_imm[10]));
  LUT4 #(
    .INIT(16'h888F)) 
    \decoded_imm[11]_i_1 
       (.I0(decoded_imm_uj[11]),
        .I1(instr_jal),
        .I2(\decoded_imm[11]_i_2_n_0 ),
        .I3(\decoded_imm[11]_i_3_n_0 ),
        .O(decoded_imm[11]));
  LUT6 #(
    .INIT(64'h5554555555575555)) 
    \decoded_imm[11]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[31] ),
        .I1(is_alu_reg_imm),
        .I2(instr_jalr),
        .I3(is_lb_lh_lw_lbu_lhu),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .I5(\mem_rdata_q_reg_n_0_[7] ),
        .O(\decoded_imm[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \decoded_imm[11]_i_3 
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(instr_jalr),
        .I2(is_alu_reg_imm),
        .I3(is_sb_sh_sw),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .I5(\decoded_imm[0]_i_2_n_0 ),
        .O(\decoded_imm[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    \decoded_imm[12]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[12] ),
        .I1(decoded_imm_uj[12]),
        .I2(instr_lui),
        .I3(instr_auipc),
        .I4(instr_jal),
        .O(\decoded_imm[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    \decoded_imm[13]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[13] ),
        .I1(decoded_imm_uj[13]),
        .I2(instr_lui),
        .I3(instr_auipc),
        .I4(instr_jal),
        .O(\decoded_imm[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    \decoded_imm[14]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(decoded_imm_uj[14]),
        .I2(instr_lui),
        .I3(instr_auipc),
        .I4(instr_jal),
        .O(\decoded_imm[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \decoded_imm[15]_i_1 
       (.I0(decoded_imm_uj[15]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[15] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .O(\decoded_imm[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \decoded_imm[16]_i_1 
       (.I0(decoded_imm_uj[16]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[16] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .O(\decoded_imm[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    \decoded_imm[17]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[17] ),
        .I1(decoded_imm_uj[17]),
        .I2(instr_lui),
        .I3(instr_auipc),
        .I4(instr_jal),
        .O(\decoded_imm[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    \decoded_imm[18]_i_1 
       (.I0(decoded_imm_uj[18]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[18] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .O(\decoded_imm[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    \decoded_imm[19]_i_1 
       (.I0(decoded_imm_uj[19]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_0_[19] ),
        .O(\decoded_imm[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888F8FFF888)) 
    \decoded_imm[1]_i_1 
       (.I0(decoded_imm_uj[1]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[21] ),
        .I3(\decoded_imm[4]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[8] ),
        .I5(\decoded_imm[11]_i_3_n_0 ),
        .O(decoded_imm[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \decoded_imm[20]_i_1 
       (.I0(instr_auipc),
        .I1(instr_lui),
        .I2(\mem_rdata_q_reg_n_0_[20] ),
        .I3(instr_jal),
        .O(\decoded_imm[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \decoded_imm[21]_i_1 
       (.I0(instr_auipc),
        .I1(instr_lui),
        .I2(\mem_rdata_q_reg_n_0_[21] ),
        .I3(instr_jal),
        .O(\decoded_imm[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \decoded_imm[22]_i_1 
       (.I0(instr_auipc),
        .I1(instr_lui),
        .I2(\mem_rdata_q_reg_n_0_[22] ),
        .I3(instr_jal),
        .O(\decoded_imm[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \decoded_imm[23]_i_1 
       (.I0(instr_auipc),
        .I1(instr_lui),
        .I2(\mem_rdata_q_reg_n_0_[23] ),
        .I3(instr_jal),
        .O(\decoded_imm[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \decoded_imm[24]_i_1 
       (.I0(instr_auipc),
        .I1(instr_lui),
        .I2(\mem_rdata_q_reg_n_0_[24] ),
        .I3(instr_jal),
        .O(\decoded_imm[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \decoded_imm[25]_i_1 
       (.I0(instr_auipc),
        .I1(instr_lui),
        .I2(\mem_rdata_q_reg_n_0_[25] ),
        .I3(instr_jal),
        .O(\decoded_imm[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \decoded_imm[26]_i_1 
       (.I0(instr_auipc),
        .I1(instr_lui),
        .I2(\mem_rdata_q_reg_n_0_[26] ),
        .I3(instr_jal),
        .O(\decoded_imm[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \decoded_imm[27]_i_1 
       (.I0(instr_auipc),
        .I1(instr_lui),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(instr_jal),
        .O(\decoded_imm[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    \decoded_imm[28]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[28] ),
        .I1(decoded_imm_uj[31]),
        .I2(instr_lui),
        .I3(instr_auipc),
        .I4(instr_jal),
        .O(\decoded_imm[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \decoded_imm[29]_i_1 
       (.I0(\decoded_imm[11]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(decoder_pseudo_trigger_reg_n_0),
        .I3(decoder_trigger_reg_n_0),
        .O(\decoded_imm[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hCCCCAAA0)) 
    \decoded_imm[29]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[29] ),
        .I1(decoded_imm_uj[31]),
        .I2(instr_lui),
        .I3(instr_auipc),
        .I4(instr_jal),
        .O(\decoded_imm[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888F8FFF888)) 
    \decoded_imm[2]_i_1 
       (.I0(decoded_imm_uj[2]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[22] ),
        .I3(\decoded_imm[4]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[9] ),
        .I5(\decoded_imm[11]_i_3_n_0 ),
        .O(decoded_imm[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \decoded_imm[30]_i_1 
       (.I0(instr_auipc),
        .I1(instr_lui),
        .I2(\mem_rdata_q_reg_n_0_[30] ),
        .I3(instr_jal),
        .O(\decoded_imm[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000088F800000000)) 
    \decoded_imm[31]_i_1 
       (.I0(instr_jal),
        .I1(decoded_imm_uj[31]),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(\decoded_imm[11]_i_3_n_0 ),
        .I4(decoder_pseudo_trigger_reg_n_0),
        .I5(decoder_trigger_reg_n_0),
        .O(\decoded_imm[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \decoded_imm[31]_i_2 
       (.I0(instr_auipc),
        .I1(instr_lui),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(instr_jal),
        .O(\decoded_imm[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888F8FFF888)) 
    \decoded_imm[3]_i_1 
       (.I0(decoded_imm_uj[3]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[23] ),
        .I3(\decoded_imm[4]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[10] ),
        .I5(\decoded_imm[11]_i_3_n_0 ),
        .O(decoded_imm[3]));
  LUT6 #(
    .INIT(64'h88888888F8FFF888)) 
    \decoded_imm[4]_i_1 
       (.I0(decoded_imm_uj[4]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[24] ),
        .I3(\decoded_imm[4]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[11] ),
        .I5(\decoded_imm[11]_i_3_n_0 ),
        .O(decoded_imm[4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \decoded_imm[4]_i_2 
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(instr_jalr),
        .I2(is_alu_reg_imm),
        .O(\decoded_imm[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \decoded_imm[5]_i_1 
       (.I0(decoded_imm_uj[5]),
        .I1(instr_jal),
        .I2(\decoded_imm[11]_i_3_n_0 ),
        .I3(\mem_rdata_q_reg_n_0_[25] ),
        .O(decoded_imm[5]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \decoded_imm[6]_i_1 
       (.I0(decoded_imm_uj[6]),
        .I1(instr_jal),
        .I2(\decoded_imm[11]_i_3_n_0 ),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .O(decoded_imm[6]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \decoded_imm[7]_i_1 
       (.I0(decoded_imm_uj[7]),
        .I1(instr_jal),
        .I2(\decoded_imm[11]_i_3_n_0 ),
        .I3(\mem_rdata_q_reg_n_0_[27] ),
        .O(decoded_imm[7]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \decoded_imm[8]_i_1 
       (.I0(decoded_imm_uj[8]),
        .I1(instr_jal),
        .I2(\decoded_imm[11]_i_3_n_0 ),
        .I3(\mem_rdata_q_reg_n_0_[28] ),
        .O(decoded_imm[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \decoded_imm[9]_i_1 
       (.I0(decoded_imm_uj[9]),
        .I1(instr_jal),
        .I2(\decoded_imm[11]_i_3_n_0 ),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .O(decoded_imm[9]));
  FDRE \decoded_imm_reg[0] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[0]),
        .Q(\decoded_imm_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[10] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[10]),
        .Q(\decoded_imm_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[11] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[11]),
        .Q(\decoded_imm_reg_n_0_[11] ),
        .R(1'b0));
  FDSE \decoded_imm_reg[12] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[12]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[12] ),
        .S(\decoded_imm[29]_i_1_n_0 ));
  FDSE \decoded_imm_reg[13] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[13]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[13] ),
        .S(\decoded_imm[29]_i_1_n_0 ));
  FDSE \decoded_imm_reg[14] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[14]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[14] ),
        .S(\decoded_imm[29]_i_1_n_0 ));
  FDSE \decoded_imm_reg[15] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[15]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[15] ),
        .S(\decoded_imm[29]_i_1_n_0 ));
  FDSE \decoded_imm_reg[16] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[16]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[16] ),
        .S(\decoded_imm[29]_i_1_n_0 ));
  FDSE \decoded_imm_reg[17] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[17]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[17] ),
        .S(\decoded_imm[29]_i_1_n_0 ));
  FDSE \decoded_imm_reg[18] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[18]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[18] ),
        .S(\decoded_imm[29]_i_1_n_0 ));
  FDSE \decoded_imm_reg[19] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[19]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[19] ),
        .S(\decoded_imm[29]_i_1_n_0 ));
  FDRE \decoded_imm_reg[1] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[1]),
        .Q(\decoded_imm_reg_n_0_[1] ),
        .R(1'b0));
  FDSE \decoded_imm_reg[20] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[20]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[20] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[21] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[21]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[21] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[22] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[22]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[22] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[23] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[23]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[23] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[24] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[24]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[24] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[25] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[25]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[25] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[26] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[26]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[26] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[27] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[27]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[27] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[28] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[28]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[28] ),
        .S(\decoded_imm[29]_i_1_n_0 ));
  FDSE \decoded_imm_reg[29] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[29]_i_2_n_0 ),
        .Q(\decoded_imm_reg_n_0_[29] ),
        .S(\decoded_imm[29]_i_1_n_0 ));
  FDRE \decoded_imm_reg[2] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[2]),
        .Q(\decoded_imm_reg_n_0_[2] ),
        .R(1'b0));
  FDSE \decoded_imm_reg[30] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[30]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[30] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[31] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[31]_i_2_n_0 ),
        .Q(\decoded_imm_reg_n_0_[31] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[3] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[3]),
        .Q(\decoded_imm_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[4] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[4]),
        .Q(\decoded_imm_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[5] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[5]),
        .Q(\decoded_imm_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[6] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[6]),
        .Q(\decoded_imm_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[7] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[7]),
        .Q(\decoded_imm_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[8] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[8]),
        .Q(\decoded_imm_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[9] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[9]),
        .Q(\decoded_imm_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_uj[10]_i_1 
       (.I0(\mem_rdata_q[8]_i_3_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .I2(\mem_rdata_q[30]_i_2_n_0 ),
        .O(\decoded_imm_uj[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \decoded_imm_uj[11]_i_1 
       (.I0(\mem_rdata_q[20]_i_4_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .O(\decoded_imm_uj[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF001B1B)) 
    \decoded_imm_uj[12]_i_1 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\decoded_imm_uj[12]_i_2_n_0 ),
        .I2(\decoded_imm_uj[12]_i_3_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[12] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(p_22_in));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \decoded_imm_uj[12]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[12] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[12]),
        .O(\decoded_imm_uj[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \decoded_imm_uj[12]_i_3 
       (.I0(\mem_rdata_q_reg_n_0_[28] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[28]),
        .O(\decoded_imm_uj[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \decoded_imm_uj[13]_i_1 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .O(\decoded_imm_uj[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_uj[14]_i_1 
       (.I0(p_22_in),
        .I1(compressed_instr_i_1_n_0),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\decoded_imm_uj[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \decoded_imm_uj[15]_i_1 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .O(\decoded_imm_uj[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \decoded_imm_uj[16]_i_1 
       (.I0(\mem_rdata_q[16]_i_2_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .O(\decoded_imm_uj[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \decoded_imm_uj[17]_i_1 
       (.I0(\mem_rdata_q[17]_i_2_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .O(\decoded_imm_uj[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \decoded_imm_uj[18]_i_1 
       (.I0(\mem_rdata_q[18]_i_2_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .O(\decoded_imm_uj[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \decoded_imm_uj[19]_i_1 
       (.I0(p_22_in),
        .I1(compressed_instr_i_1_n_0),
        .I2(instr_lui0),
        .O(\decoded_imm_uj[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \decoded_imm_uj[19]_i_2 
       (.I0(\mem_rdata_q[19]_i_6_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .O(\decoded_imm_uj[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \decoded_imm_uj[1]_i_1 
       (.I0(\mem_rdata_q[3]_i_1_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .I2(\mem_rdata_q[21]_i_6_n_0 ),
        .O(\decoded_imm_uj[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \decoded_imm_uj[2]_i_1 
       (.I0(\mem_rdata_q[4]_i_1_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .I2(\mem_rdata_q[22]_i_5_n_0 ),
        .O(\decoded_imm_uj[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \decoded_imm_uj[31]_i_1 
       (.I0(p_22_in),
        .I1(compressed_instr_i_1_n_0),
        .I2(\mem_rdata_q[31]_i_13_n_0 ),
        .O(\decoded_imm_uj[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \decoded_imm_uj[3]_i_1 
       (.I0(\mem_rdata_q[15]_i_2_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .I2(\mem_rdata_q[23]_i_5_n_0 ),
        .O(\decoded_imm_uj[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \decoded_imm_uj[4]_i_1 
       (.I0(\mem_rdata_q[11]_i_2_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .I2(\mem_rdata_q[24]_i_10_n_0 ),
        .O(\decoded_imm_uj[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \decoded_imm_uj[5]_i_1 
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .I2(\mem_rdata_q[25]_i_6_n_0 ),
        .O(\decoded_imm_uj[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \decoded_imm_uj[6]_i_1 
       (.I0(\mem_rdata_q[7]_i_2_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .I2(instr_retirq_i_3_n_0),
        .O(\decoded_imm_uj[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \decoded_imm_uj[7]_i_1 
       (.I0(\mem_rdata_q[6]_i_2_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .I2(instr_retirq_i_4_n_0),
        .O(\decoded_imm_uj[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_uj[8]_i_1 
       (.I0(\mem_rdata_q[9]_i_4_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .I2(\mem_rdata_q[28]_i_3_n_0 ),
        .O(\decoded_imm_uj[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \decoded_imm_uj[9]_i_1 
       (.I0(\mem_rdata_q[10]_i_1_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .I2(\mem_rdata_q[29]_i_6_n_0 ),
        .O(\decoded_imm_uj[9]_i_1_n_0 ));
  FDRE \decoded_imm_uj_reg[10] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[10]_i_1_n_0 ),
        .Q(decoded_imm_uj[10]),
        .R(1'b0));
  FDSE \decoded_imm_uj_reg[11] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[11]_i_1_n_0 ),
        .Q(decoded_imm_uj[11]),
        .S(\decoded_imm_uj[19]_i_1_n_0 ));
  FDRE \decoded_imm_uj_reg[12] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_22_in),
        .Q(decoded_imm_uj[12]),
        .R(1'b0));
  FDSE \decoded_imm_uj_reg[13] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[13]_i_1_n_0 ),
        .Q(decoded_imm_uj[13]),
        .S(\decoded_imm_uj[19]_i_1_n_0 ));
  FDRE \decoded_imm_uj_reg[14] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[14]_i_1_n_0 ),
        .Q(decoded_imm_uj[14]),
        .R(1'b0));
  FDSE \decoded_imm_uj_reg[15] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[15]_i_1_n_0 ),
        .Q(decoded_imm_uj[15]),
        .S(\decoded_imm_uj[19]_i_1_n_0 ));
  FDSE \decoded_imm_uj_reg[16] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[16]_i_1_n_0 ),
        .Q(decoded_imm_uj[16]),
        .S(\decoded_imm_uj[19]_i_1_n_0 ));
  FDSE \decoded_imm_uj_reg[17] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[17]_i_1_n_0 ),
        .Q(decoded_imm_uj[17]),
        .S(\decoded_imm_uj[19]_i_1_n_0 ));
  FDSE \decoded_imm_uj_reg[18] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[18]_i_1_n_0 ),
        .Q(decoded_imm_uj[18]),
        .S(\decoded_imm_uj[19]_i_1_n_0 ));
  FDSE \decoded_imm_uj_reg[19] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[19]_i_2_n_0 ),
        .Q(decoded_imm_uj[19]),
        .S(\decoded_imm_uj[19]_i_1_n_0 ));
  FDRE \decoded_imm_uj_reg[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[1]_i_1_n_0 ),
        .Q(decoded_imm_uj[1]),
        .R(1'b0));
  FDRE \decoded_imm_uj_reg[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[2]_i_1_n_0 ),
        .Q(decoded_imm_uj[2]),
        .R(1'b0));
  FDRE \decoded_imm_uj_reg[31] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[31]_i_1_n_0 ),
        .Q(decoded_imm_uj[31]),
        .R(1'b0));
  FDRE \decoded_imm_uj_reg[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[3]_i_1_n_0 ),
        .Q(decoded_imm_uj[3]),
        .R(1'b0));
  FDRE \decoded_imm_uj_reg[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[4]_i_1_n_0 ),
        .Q(decoded_imm_uj[4]),
        .R(1'b0));
  FDRE \decoded_imm_uj_reg[5] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[5]_i_1_n_0 ),
        .Q(decoded_imm_uj[5]),
        .R(1'b0));
  FDRE \decoded_imm_uj_reg[6] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[6]_i_1_n_0 ),
        .Q(decoded_imm_uj[6]),
        .R(1'b0));
  FDRE \decoded_imm_uj_reg[7] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[7]_i_1_n_0 ),
        .Q(decoded_imm_uj[7]),
        .R(1'b0));
  FDRE \decoded_imm_uj_reg[8] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[8]_i_1_n_0 ),
        .Q(decoded_imm_uj[8]),
        .R(1'b0));
  FDRE \decoded_imm_uj_reg[9] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[9]_i_1_n_0 ),
        .Q(decoded_imm_uj[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBAAFFFFFBAA0000)) 
    \decoded_rd[0]_i_1 
       (.I0(\decoded_rd[0]_i_2_n_0 ),
        .I1(\decoded_rd[0]_i_3_n_0 ),
        .I2(\decoded_rd[0]_i_4_n_0 ),
        .I3(\mem_rdata_q[1]_i_1_n_0 ),
        .I4(compressed_instr_i_1_n_0),
        .I5(\mem_rdata_q[7]_i_2_n_0 ),
        .O(\decoded_rd[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \decoded_rd[0]_i_10 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[4] ),
        .O(\decoded_rd[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h5404)) 
    \decoded_rd[0]_i_11 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(mem_rdata[4]),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(\mem_rdata_q_reg_n_0_[4] ),
        .O(\decoded_rd[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \decoded_rd[0]_i_12 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[20] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[20]),
        .I4(is_sb_sh_sw_i_3_n_0),
        .O(\decoded_rd[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \decoded_rd[0]_i_13 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[3] ),
        .O(\decoded_rd[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \decoded_rd[0]_i_14 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[19] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[19]),
        .I4(is_sb_sh_sw_i_3_n_0),
        .O(\decoded_rd[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \decoded_rd[0]_i_15 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(mem_rdata[3]),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(\mem_rdata_q_reg_n_0_[3] ),
        .O(\decoded_rd[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF15FF15FFFFFF15)) 
    \decoded_rd[0]_i_2 
       (.I0(\decoded_rd[0]_i_5_n_0 ),
        .I1(\decoded_rd[3]_i_6_n_0 ),
        .I2(\decoded_rd[0]_i_6_n_0 ),
        .I3(\decoded_rd[0]_i_7_n_0 ),
        .I4(\mem_rdata_q[2]_i_1_n_0 ),
        .I5(\mem_rdata_q[24]_i_4_n_0 ),
        .O(\decoded_rd[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \decoded_rd[0]_i_3 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[7]_i_2_n_0 ),
        .O(\decoded_rd[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888A888888888)) 
    \decoded_rd[0]_i_4 
       (.I0(\decoded_rs1[4]_i_3_n_0 ),
        .I1(\decoded_rd[0]_i_8_n_0 ),
        .I2(p_22_in),
        .I3(instr_jalr_i_3_n_0),
        .I4(instr_jalr_i_4_n_0),
        .I5(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\decoded_rd[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hDDDCFFFF)) 
    \decoded_rd[0]_i_5 
       (.I0(\mem_rdata_q[7]_i_2_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[31]_i_12_n_0 ),
        .I4(instr_jal_i_4_n_0),
        .O(\decoded_rd[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \decoded_rd[0]_i_6 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\decoded_rd[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7500000000000000)) 
    \decoded_rd[0]_i_7 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[10]_i_1_n_0 ),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .I3(\decoded_rs1[4]_i_3_n_0 ),
        .I4(\mem_rdata_q[7]_i_2_n_0 ),
        .I5(instr_jal_i_4_n_0),
        .O(\decoded_rd[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFDFD000000FF0000)) 
    \decoded_rd[0]_i_8 
       (.I0(\mem_rdata_q[31]_i_26_n_0 ),
        .I1(\decoded_rd[0]_i_9_n_0 ),
        .I2(\mem_rdata_q[2]_i_1_n_0 ),
        .I3(p_22_in),
        .I4(\mem_rdata_q[7]_i_2_n_0 ),
        .I5(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\decoded_rd[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h54FF545454FF54FF)) 
    \decoded_rd[0]_i_9 
       (.I0(\decoded_rd[0]_i_10_n_0 ),
        .I1(\decoded_rd[0]_i_11_n_0 ),
        .I2(\decoded_rd[0]_i_12_n_0 ),
        .I3(\decoded_rd[0]_i_13_n_0 ),
        .I4(\decoded_rd[0]_i_14_n_0 ),
        .I5(\decoded_rd[0]_i_15_n_0 ),
        .O(\decoded_rd[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF01C101FF31F131)) 
    \decoded_rd[1]_i_1 
       (.I0(\decoded_rd[1]_i_2_n_0 ),
        .I1(\mem_rdata_q[0]_i_1_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\mem_rdata_q[8]_i_3_n_0 ),
        .I4(\decoded_rd[3]_i_3_n_0 ),
        .I5(\decoded_rd[1]_i_3_n_0 ),
        .O(\decoded_rd[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \decoded_rd[1]_i_2 
       (.I0(\mem_rdata_q[3]_i_1_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\decoded_rd[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFFFFFBF8FFFFF)) 
    \decoded_rd[1]_i_3 
       (.I0(is_lb_lh_lw_lbu_lhu_i_2_n_0),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[8]_i_3_n_0 ),
        .I3(p_22_in),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\decoded_rd[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF05C005C005C)) 
    \decoded_rd[2]_i_1 
       (.I0(\decoded_rd[2]_i_2_n_0 ),
        .I1(\decoded_rd[2]_i_3_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\mem_rdata_q[0]_i_1_n_0 ),
        .I4(\decoded_rd[3]_i_3_n_0 ),
        .I5(\mem_rdata_q[9]_i_4_n_0 ),
        .O(\decoded_rd[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFFFFF7F4FFFFF)) 
    \decoded_rd[2]_i_2 
       (.I0(instr_jalr_i_3_n_0),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[9]_i_4_n_0 ),
        .I3(p_22_in),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\decoded_rd[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \decoded_rd[2]_i_3 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[4]_i_1_n_0 ),
        .O(\decoded_rd[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEA00)) 
    \decoded_rd[3]_i_1 
       (.I0(\decoded_rd[3]_i_2_n_0 ),
        .I1(\decoded_rd[3]_i_3_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(compressed_instr_i_1_n_0),
        .I4(\mem_rdata_q[10]_i_1_n_0 ),
        .O(\decoded_rd[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10001500)) 
    \decoded_rd[3]_i_2 
       (.I0(\decoded_rd[3]_i_4_n_0 ),
        .I1(is_lb_lh_lw_lbu_lhu_i_2_n_0),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .I4(p_22_in),
        .I5(\decoded_rd[3]_i_5_n_0 ),
        .O(\decoded_rd[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C04040CCC0000)) 
    \decoded_rd[3]_i_3 
       (.I0(\decoded_rd[3]_i_6_n_0 ),
        .I1(instr_jal_i_4_n_0),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\decoded_rd[3]_i_7_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\decoded_rd[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \decoded_rd[3]_i_4 
       (.I0(\mem_rdata_q[1]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\decoded_rd[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0CAC2C0C0C2C2)) 
    \decoded_rd[3]_i_5 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[1]_i_1_n_0 ),
        .I2(\mem_rdata_q[0]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_12_n_0 ),
        .I4(\mem_rdata_q[19]_i_3_n_0 ),
        .I5(\mem_rdata_q[10]_i_1_n_0 ),
        .O(\decoded_rd[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \decoded_rd[3]_i_6 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[2]_i_1_n_0 ),
        .I2(\mem_rdata_q[3]_i_1_n_0 ),
        .I3(\mem_rdata_q[4]_i_1_n_0 ),
        .I4(\mem_rdata_q[6]_i_2_n_0 ),
        .I5(\mem_rdata_q[15]_i_2_n_0 ),
        .O(\decoded_rd[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \decoded_rd[3]_i_7 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[10]_i_1_n_0 ),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .O(\decoded_rd[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF0F4400000F0000)) 
    \decoded_rd[4]_i_1 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(is_alu_reg_imm_i_3_n_0),
        .I2(\decoded_rd[4]_i_2_n_0 ),
        .I3(\mem_rdata_q[0]_i_1_n_0 ),
        .I4(\mem_rdata_q[1]_i_1_n_0 ),
        .I5(\mem_rdata_q[11]_i_2_n_0 ),
        .O(\decoded_rd[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFFFFF7F4FFFFF)) 
    \decoded_rd[4]_i_2 
       (.I0(instr_jalr_i_3_n_0),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .I3(p_22_in),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\decoded_rd[4]_i_2_n_0 ));
  FDRE \decoded_rd_reg[0] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[0]_i_1_n_0 ),
        .Q(\decoded_rd_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \decoded_rd_reg[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[1]_i_1_n_0 ),
        .Q(\decoded_rd_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \decoded_rd_reg[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[2]_i_1_n_0 ),
        .Q(\decoded_rd_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \decoded_rd_reg[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[3]_i_1_n_0 ),
        .Q(\decoded_rd_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \decoded_rd_reg[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[4]_i_1_n_0 ),
        .Q(\decoded_rd_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000555D)) 
    \decoded_rs1[0]_i_1 
       (.I0(\decoded_rs1[0]_i_2_n_0 ),
        .I1(\mem_rdata_q[7]_i_2_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\decoded_rs1[0]_i_3_n_0 ),
        .I4(\mem_rdata_q[0]_i_1_n_0 ),
        .I5(\decoded_rs1[0]_i_4_n_0 ),
        .O(\decoded_rs1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFEFBFEFFFEFBFAF)) 
    \decoded_rs1[0]_i_2 
       (.I0(\decoded_rd[3]_i_4_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[7]_i_2_n_0 ),
        .I3(p_22_in),
        .I4(instr_jalr_i_4_n_0),
        .I5(instr_jalr_i_3_n_0),
        .O(\decoded_rs1[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \decoded_rs1[0]_i_3 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\decoded_rs1[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hA300A000)) 
    \decoded_rs1[0]_i_4 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\decoded_rs1[2]_i_5_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\mem_rdata_q[0]_i_1_n_0 ),
        .I4(\mem_rdata_q[7]_i_2_n_0 ),
        .O(\decoded_rs1[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000555D)) 
    \decoded_rs1[0]_rep_i_1 
       (.I0(\decoded_rs1[0]_i_2_n_0 ),
        .I1(\mem_rdata_q[7]_i_2_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\decoded_rs1[0]_i_3_n_0 ),
        .I4(\mem_rdata_q[0]_i_1_n_0 ),
        .I5(\decoded_rs1[0]_i_4_n_0 ),
        .O(\decoded_rs1[0]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000555D)) 
    \decoded_rs1[0]_rep_i_1__0 
       (.I0(\decoded_rs1[0]_i_2_n_0 ),
        .I1(\mem_rdata_q[7]_i_2_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\decoded_rs1[0]_i_3_n_0 ),
        .I4(\mem_rdata_q[0]_i_1_n_0 ),
        .I5(\decoded_rs1[0]_i_4_n_0 ),
        .O(\decoded_rs1[0]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h54FFFFFF54FF54FF)) 
    \decoded_rs1[1]_i_1 
       (.I0(\decoded_rs1[1]_i_2_n_0 ),
        .I1(\decoded_rs1[1]_i_3_n_0 ),
        .I2(\decoded_rs1[1]_i_4_n_0 ),
        .I3(\decoded_rs1[1]_i_5_n_0 ),
        .I4(\decoded_rs1[2]_i_4_n_0 ),
        .I5(\mem_rdata_q[8]_i_3_n_0 ),
        .O(\decoded_rs1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h557555FD)) 
    \decoded_rs1[1]_i_2 
       (.I0(is_sb_sh_sw_i_10_n_0),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[1]_i_1_n_0 ),
        .I4(\mem_rdata_q[8]_i_3_n_0 ),
        .O(\decoded_rs1[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h88080008)) 
    \decoded_rs1[1]_i_3 
       (.I0(\mem_rdata_q[8]_i_3_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(instr_jalr_i_4_n_0),
        .I3(instr_jalr_i_3_n_0),
        .I4(p_22_in),
        .O(\decoded_rs1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8898AABAFFFFFFFF)) 
    \decoded_rs1[1]_i_4 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[8]_i_3_n_0 ),
        .I3(p_22_in),
        .I4(instr_jalr_i_4_n_0),
        .I5(\mem_rdata_q[1]_i_1_n_0 ),
        .O(\decoded_rs1[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F7F7FFF)) 
    \decoded_rs1[1]_i_5 
       (.I0(\mem_rdata_q[19]_i_4_n_0 ),
        .I1(\decoded_rs1[1]_i_6_n_0 ),
        .I2(instr_jal_i_4_n_0),
        .I3(p_22_in),
        .I4(instr_jalr_i_3_n_0),
        .I5(\decoded_imm_uj[16]_i_1_n_0 ),
        .O(\decoded_rs1[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \decoded_rs1[1]_i_6 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\decoded_rs1[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h54FFFFFF54FF54FF)) 
    \decoded_rs1[1]_rep_i_1 
       (.I0(\decoded_rs1[1]_i_2_n_0 ),
        .I1(\decoded_rs1[1]_i_3_n_0 ),
        .I2(\decoded_rs1[1]_i_4_n_0 ),
        .I3(\decoded_rs1[1]_i_5_n_0 ),
        .I4(\decoded_rs1[2]_i_4_n_0 ),
        .I5(\mem_rdata_q[8]_i_3_n_0 ),
        .O(\decoded_rs1[1]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h54FFFFFF54FF54FF)) 
    \decoded_rs1[1]_rep_i_1__0 
       (.I0(\decoded_rs1[1]_i_2_n_0 ),
        .I1(\decoded_rs1[1]_i_3_n_0 ),
        .I2(\decoded_rs1[1]_i_4_n_0 ),
        .I3(\decoded_rs1[1]_i_5_n_0 ),
        .I4(\decoded_rs1[2]_i_4_n_0 ),
        .I5(\mem_rdata_q[8]_i_3_n_0 ),
        .O(\decoded_rs1[1]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D05FF05)) 
    \decoded_rs1[2]_i_1 
       (.I0(\decoded_rs1[2]_i_2_n_0 ),
        .I1(\decoded_rs1[2]_i_3_n_0 ),
        .I2(\mem_rdata_q[0]_i_1_n_0 ),
        .I3(\mem_rdata_q[9]_i_4_n_0 ),
        .I4(\decoded_rs1[2]_i_4_n_0 ),
        .I5(\decoded_imm_uj[17]_i_1_n_0 ),
        .O(\decoded_rs1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFEFBFEFFFEFAFEF)) 
    \decoded_rs1[2]_i_2 
       (.I0(\decoded_rd[3]_i_4_n_0 ),
        .I1(p_22_in),
        .I2(\mem_rdata_q[9]_i_4_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(instr_jalr_i_4_n_0),
        .I5(instr_jalr_i_3_n_0),
        .O(\decoded_rs1[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \decoded_rs1[2]_i_3 
       (.I0(\mem_rdata_q[1]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\decoded_rs1[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \decoded_rs1[2]_i_4 
       (.I0(\decoded_rs1[2]_i_5_n_0 ),
        .I1(instr_jal_i_4_n_0),
        .O(\decoded_rs1[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555555BB3B3333)) 
    \decoded_rs1[2]_i_5 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .I4(p_22_in),
        .I5(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\decoded_rs1[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000004C0)) 
    \decoded_rs1[3]_i_1 
       (.I0(\decoded_rs1[3]_i_2_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .I3(\mem_rdata_q[1]_i_1_n_0 ),
        .I4(\mem_rdata_q[0]_i_1_n_0 ),
        .I5(\decoded_rs1[3]_i_3_n_0 ),
        .O(\decoded_rs1[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4FFFE0FF)) 
    \decoded_rs1[3]_i_2 
       (.I0(instr_jalr_i_3_n_0),
        .I1(instr_jalr_i_4_n_0),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .I4(p_22_in),
        .O(\decoded_rs1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888F888)) 
    \decoded_rs1[3]_i_3 
       (.I0(instr_jal_i_4_n_0),
        .I1(\decoded_rs1[3]_i_4_n_0 ),
        .I2(\mem_rdata_q[26]_i_7_n_0 ),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .I4(\mem_rdata_q[19]_i_3_n_0 ),
        .I5(\decoded_imm_uj[18]_i_1_n_0 ),
        .O(\decoded_rs1[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBAAAA00000000)) 
    \decoded_rs1[3]_i_4 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(p_22_in),
        .I2(\mem_rdata_q[10]_i_1_n_0 ),
        .I3(\mem_rdata_q[11]_i_2_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\decoded_rs1[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \decoded_rs1[4]_i_1 
       (.I0(compressed_instr_i_1_n_0),
        .I1(instr_lui0),
        .I2(instr_retirq_i_5_n_0),
        .I3(instr_retirq_i_4_n_0),
        .I4(instr_retirq_i_3_n_0),
        .I5(instr_retirq_i_2_n_0),
        .O(\decoded_rs1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \decoded_rs1[4]_i_10 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[30] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[30]),
        .I4(is_sb_sh_sw_i_3_n_0),
        .O(\decoded_rs1[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \decoded_rs1[4]_i_11 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(mem_rdata[14]),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(\mem_rdata_q_reg_n_0_[14] ),
        .O(\decoded_rs1[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h50005C0050C05CC0)) 
    \decoded_rs1[4]_i_2 
       (.I0(\mem_rdata_q[19]_i_6_n_0 ),
        .I1(\decoded_rs1[4]_i_3_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\mem_rdata_q[0]_i_1_n_0 ),
        .I4(\decoded_rs1[4]_i_4_n_0 ),
        .I5(\decoded_rs1[4]_i_5_n_0 ),
        .O(\decoded_rs1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF400F4F4F400F400)) 
    \decoded_rs1[4]_i_3 
       (.I0(\decoded_rs1[4]_i_6_n_0 ),
        .I1(\decoded_rs1[4]_i_7_n_0 ),
        .I2(\decoded_rs1[4]_i_8_n_0 ),
        .I3(\decoded_rs1[4]_i_9_n_0 ),
        .I4(\decoded_rs1[4]_i_10_n_0 ),
        .I5(\decoded_rs1[4]_i_11_n_0 ),
        .O(\decoded_rs1[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \decoded_rs1[4]_i_4 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[11]_i_2_n_0 ),
        .O(\decoded_rs1[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h4FFFE0FF)) 
    \decoded_rs1[4]_i_5 
       (.I0(instr_jalr_i_3_n_0),
        .I1(instr_jalr_i_4_n_0),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[11]_i_2_n_0 ),
        .I4(p_22_in),
        .O(\decoded_rs1[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \decoded_rs1[4]_i_6 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[29] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[29]),
        .I4(is_sb_sh_sw_i_3_n_0),
        .O(\decoded_rs1[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \decoded_rs1[4]_i_7 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(mem_rdata[13]),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(\mem_rdata_q_reg_n_0_[13] ),
        .O(\decoded_rs1[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \decoded_rs1[4]_i_8 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[13] ),
        .O(\decoded_rs1[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \decoded_rs1[4]_i_9 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[14] ),
        .O(\decoded_rs1[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA3000AAAA)) 
    \decoded_rs1[5]_i_1 
       (.I0(\decoded_rs1_reg_n_0_[5] ),
        .I1(instr_retirq_i_5_n_0),
        .I2(instr_retirq_i_4_n_0),
        .I3(instr_retirq_i_2_n_0),
        .I4(instr_lui0),
        .I5(compressed_instr_i_1_n_0),
        .O(\decoded_rs1[5]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "decoded_rs1_reg[0]" *) 
  FDRE \decoded_rs1_reg[0] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1[0]_i_1_n_0 ),
        .Q(\decoded_rs1_reg_n_0_[0] ),
        .R(\decoded_rs1[4]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "decoded_rs1_reg[0]" *) 
  FDRE \decoded_rs1_reg[0]_rep 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1[0]_rep_i_1_n_0 ),
        .Q(\decoded_rs1_reg[0]_rep_n_0 ),
        .R(\decoded_rs1[4]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "decoded_rs1_reg[0]" *) 
  FDRE \decoded_rs1_reg[0]_rep__0 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1[0]_rep_i_1__0_n_0 ),
        .Q(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .R(\decoded_rs1[4]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "decoded_rs1_reg[1]" *) 
  FDRE \decoded_rs1_reg[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1[1]_i_1_n_0 ),
        .Q(\decoded_rs1_reg_n_0_[1] ),
        .R(\decoded_rs1[4]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "decoded_rs1_reg[1]" *) 
  FDRE \decoded_rs1_reg[1]_rep 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1[1]_rep_i_1_n_0 ),
        .Q(\decoded_rs1_reg[1]_rep_n_0 ),
        .R(\decoded_rs1[4]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "decoded_rs1_reg[1]" *) 
  FDRE \decoded_rs1_reg[1]_rep__0 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1[1]_rep_i_1__0_n_0 ),
        .Q(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .R(\decoded_rs1[4]_i_1_n_0 ));
  FDRE \decoded_rs1_reg[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1[2]_i_1_n_0 ),
        .Q(\decoded_rs1_reg_n_0_[2] ),
        .R(\decoded_rs1[4]_i_1_n_0 ));
  FDRE \decoded_rs1_reg[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1[3]_i_1_n_0 ),
        .Q(\decoded_rs1_reg_n_0_[3] ),
        .R(\decoded_rs1[4]_i_1_n_0 ));
  FDRE \decoded_rs1_reg[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1[4]_i_2_n_0 ),
        .Q(\decoded_rs1_reg_n_0_[4] ),
        .R(\decoded_rs1[4]_i_1_n_0 ));
  FDRE \decoded_rs1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\decoded_rs1[5]_i_1_n_0 ),
        .Q(\decoded_rs1_reg_n_0_[5] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFC555500005555)) 
    \decoded_rs2[0]_i_1 
       (.I0(\mem_rdata_q[20]_i_4_n_0 ),
        .I1(\decoded_rs2[4]_i_2_n_0 ),
        .I2(\decoded_rs2[2]_i_2_n_0 ),
        .I3(\decoded_rs2[2]_i_3_n_0 ),
        .I4(compressed_instr_i_1_n_0),
        .I5(\mem_rdata_q[2]_i_1_n_0 ),
        .O(\decoded_rs2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC555500005555)) 
    \decoded_rs2[0]_rep_i_1 
       (.I0(\mem_rdata_q[20]_i_4_n_0 ),
        .I1(\decoded_rs2[4]_i_2_n_0 ),
        .I2(\decoded_rs2[2]_i_2_n_0 ),
        .I3(\decoded_rs2[2]_i_3_n_0 ),
        .I4(compressed_instr_i_1_n_0),
        .I5(\mem_rdata_q[2]_i_1_n_0 ),
        .O(\decoded_rs2[0]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC555500005555)) 
    \decoded_rs2[0]_rep_i_1__0 
       (.I0(\mem_rdata_q[20]_i_4_n_0 ),
        .I1(\decoded_rs2[4]_i_2_n_0 ),
        .I2(\decoded_rs2[2]_i_2_n_0 ),
        .I3(\decoded_rs2[2]_i_3_n_0 ),
        .I4(compressed_instr_i_1_n_0),
        .I5(\mem_rdata_q[2]_i_1_n_0 ),
        .O(\decoded_rs2[0]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC555500005555)) 
    \decoded_rs2[0]_rep_i_1__1 
       (.I0(\mem_rdata_q[20]_i_4_n_0 ),
        .I1(\decoded_rs2[4]_i_2_n_0 ),
        .I2(\decoded_rs2[2]_i_2_n_0 ),
        .I3(\decoded_rs2[2]_i_3_n_0 ),
        .I4(compressed_instr_i_1_n_0),
        .I5(\mem_rdata_q[2]_i_1_n_0 ),
        .O(\decoded_rs2[0]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3A3A303)) 
    \decoded_rs2[1]_i_1 
       (.I0(\mem_rdata_q[3]_i_1_n_0 ),
        .I1(\mem_rdata_q[21]_i_6_n_0 ),
        .I2(compressed_instr_i_1_n_0),
        .I3(\decoded_rs2[4]_i_2_n_0 ),
        .I4(\decoded_rs2[2]_i_2_n_0 ),
        .I5(\decoded_rs2[2]_i_3_n_0 ),
        .O(\decoded_rs2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3A3A303)) 
    \decoded_rs2[1]_rep_i_1 
       (.I0(\mem_rdata_q[3]_i_1_n_0 ),
        .I1(\mem_rdata_q[21]_i_6_n_0 ),
        .I2(compressed_instr_i_1_n_0),
        .I3(\decoded_rs2[4]_i_2_n_0 ),
        .I4(\decoded_rs2[2]_i_2_n_0 ),
        .I5(\decoded_rs2[2]_i_3_n_0 ),
        .O(\decoded_rs2[1]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3A3A303)) 
    \decoded_rs2[1]_rep_i_1__0 
       (.I0(\mem_rdata_q[3]_i_1_n_0 ),
        .I1(\mem_rdata_q[21]_i_6_n_0 ),
        .I2(compressed_instr_i_1_n_0),
        .I3(\decoded_rs2[4]_i_2_n_0 ),
        .I4(\decoded_rs2[2]_i_2_n_0 ),
        .I5(\decoded_rs2[2]_i_3_n_0 ),
        .O(\decoded_rs2[1]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3A3A303)) 
    \decoded_rs2[1]_rep_i_1__1 
       (.I0(\mem_rdata_q[3]_i_1_n_0 ),
        .I1(\mem_rdata_q[21]_i_6_n_0 ),
        .I2(compressed_instr_i_1_n_0),
        .I3(\decoded_rs2[4]_i_2_n_0 ),
        .I4(\decoded_rs2[2]_i_2_n_0 ),
        .I5(\decoded_rs2[2]_i_3_n_0 ),
        .O(\decoded_rs2[1]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hA3A3A3A3A3A3A303)) 
    \decoded_rs2[2]_i_1 
       (.I0(\mem_rdata_q[4]_i_1_n_0 ),
        .I1(\mem_rdata_q[22]_i_5_n_0 ),
        .I2(compressed_instr_i_1_n_0),
        .I3(\decoded_rs2[4]_i_2_n_0 ),
        .I4(\decoded_rs2[2]_i_2_n_0 ),
        .I5(\decoded_rs2[2]_i_3_n_0 ),
        .O(\decoded_rs2[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \decoded_rs2[2]_i_2 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(is_sb_sh_sw_i_9_n_0),
        .I2(\mem_rdata_q[31]_i_15_n_0 ),
        .O(\decoded_rs2[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \decoded_rs2[2]_i_3 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[26]_i_7_n_0 ),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .I4(p_22_in),
        .O(\decoded_rs2[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFFFEEEFEFF)) 
    \decoded_rs2[3]_i_1 
       (.I0(\decoded_rs2[3]_i_2_n_0 ),
        .I1(\decoded_rs2[3]_i_3_n_0 ),
        .I2(\decoded_rs2[4]_i_2_n_0 ),
        .I3(compressed_instr_i_1_n_0),
        .I4(\mem_rdata_q[23]_i_5_n_0 ),
        .I5(\mem_rdata_q[15]_i_2_n_0 ),
        .O(\decoded_rs2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF800880088008800)) 
    \decoded_rs2[3]_i_2 
       (.I0(\mem_rdata_q[26]_i_7_n_0 ),
        .I1(is_alu_reg_reg_i_2_n_0),
        .I2(\mem_rdata_q[31]_i_15_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\decoded_rs2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \decoded_rs2[3]_i_3 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[26]_i_7_n_0 ),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .I3(p_22_in),
        .O(\decoded_rs2[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFCC555500005555)) 
    \decoded_rs2[4]_i_1 
       (.I0(\mem_rdata_q[24]_i_10_n_0 ),
        .I1(\decoded_rs2[4]_i_2_n_0 ),
        .I2(\decoded_rs2[4]_i_3_n_0 ),
        .I3(is_alu_reg_reg_i_3_n_0),
        .I4(compressed_instr_i_1_n_0),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\decoded_rs2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h80808088)) 
    \decoded_rs2[4]_i_2 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[31]_i_17_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(p_22_in),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\decoded_rs2[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \decoded_rs2[4]_i_3 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[11]_i_2_n_0 ),
        .O(\decoded_rs2[4]_i_3_n_0 ));
  (* ORIG_CELL_NAME = "decoded_rs2_reg[0]" *) 
  FDRE \decoded_rs2_reg[0] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs2[0]_i_1_n_0 ),
        .Q(\decoded_rs2_reg_n_0_[0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "decoded_rs2_reg[0]" *) 
  FDRE \decoded_rs2_reg[0]_rep 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs2[0]_rep_i_1_n_0 ),
        .Q(\decoded_rs2_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "decoded_rs2_reg[0]" *) 
  FDRE \decoded_rs2_reg[0]_rep__0 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs2[0]_rep_i_1__0_n_0 ),
        .Q(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "decoded_rs2_reg[0]" *) 
  FDRE \decoded_rs2_reg[0]_rep__1 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs2[0]_rep_i_1__1_n_0 ),
        .Q(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "decoded_rs2_reg[1]" *) 
  FDRE \decoded_rs2_reg[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs2[1]_i_1_n_0 ),
        .Q(\decoded_rs2_reg_n_0_[1] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "decoded_rs2_reg[1]" *) 
  FDRE \decoded_rs2_reg[1]_rep 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs2[1]_rep_i_1_n_0 ),
        .Q(\decoded_rs2_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "decoded_rs2_reg[1]" *) 
  FDRE \decoded_rs2_reg[1]_rep__0 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs2[1]_rep_i_1__0_n_0 ),
        .Q(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "decoded_rs2_reg[1]" *) 
  FDRE \decoded_rs2_reg[1]_rep__1 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs2[1]_rep_i_1__1_n_0 ),
        .Q(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  FDRE \decoded_rs2_reg[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs2[2]_i_1_n_0 ),
        .Q(\decoded_rs2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \decoded_rs2_reg[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs2[3]_i_1_n_0 ),
        .Q(\decoded_rs2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \decoded_rs2_reg[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs2[4]_i_1_n_0 ),
        .Q(\decoded_rs2_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    decoder_pseudo_trigger_i_1
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\cpu_state_reg_n_0_[7] ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(decoder_pseudo_trigger_i_2_n_0),
        .O(decoder_pseudo_trigger));
  LUT6 #(
    .INIT(64'hFFFFFEAAFFFFFEEE)) 
    decoder_pseudo_trigger_i_2
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(is_sb_sh_sw_i_3_n_0),
        .I2(is_sb_sh_sw_i_4_n_0),
        .I3(is_sb_sh_sw_i_5_n_0),
        .I4(is_sb_sh_sw_i_6_n_0),
        .I5(compressed_instr_i_1_n_0),
        .O(decoder_pseudo_trigger_i_2_n_0));
  FDRE decoder_pseudo_trigger_q_reg
       (.C(clk),
        .CE(1'b1),
        .D(decoder_pseudo_trigger_reg_n_0),
        .Q(decoder_pseudo_trigger_q),
        .R(1'b0));
  FDRE decoder_pseudo_trigger_reg
       (.C(clk),
        .CE(1'b1),
        .D(decoder_pseudo_trigger),
        .Q(decoder_pseudo_trigger_reg_n_0),
        .R(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E000E0)) 
    decoder_trigger_i_1
       (.I0(\cpu_state[7]_i_3_n_0 ),
        .I1(instr_lui0),
        .I2(resetn),
        .I3(decoder_trigger_i_2_n_0),
        .I4(\cpu_state_reg_n_0_[0] ),
        .I5(\cpu_state_reg_n_0_[1] ),
        .O(decoder_trigger_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h80)) 
    decoder_trigger_i_2
       (.I0(\alu_out_q[0]_i_3_n_0 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(is_beq_bne_blt_bge_bltu_bgeu),
        .O(decoder_trigger_i_2_n_0));
  FDRE decoder_trigger_q_reg
       (.C(clk),
        .CE(1'b1),
        .D(decoder_trigger_reg_n_0),
        .Q(decoder_trigger_q),
        .R(1'b0));
  FDRE decoder_trigger_reg
       (.C(clk),
        .CE(1'b1),
        .D(decoder_trigger_i_1_n_0),
        .Q(decoder_trigger_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00E0000000000000)) 
    do_waitirq_i_1
       (.I0(decoder_trigger_reg_n_0),
        .I1(do_waitirq_reg_n_0),
        .I2(instr_waitirq),
        .I3(do_waitirq_i_2_n_0),
        .I4(\irq_state[1]_i_2_n_0 ),
        .I5(\cpu_state_reg_n_0_[6] ),
        .O(do_waitirq));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    do_waitirq_i_10
       (.I0(irq_pending[1]),
        .I1(irq_pending[0]),
        .I2(irq_pending[3]),
        .I3(irq_pending[2]),
        .O(do_waitirq_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    do_waitirq_i_2
       (.I0(do_waitirq_i_3_n_0),
        .I1(do_waitirq_i_4_n_0),
        .I2(do_waitirq_i_5_n_0),
        .I3(do_waitirq_i_6_n_0),
        .O(do_waitirq_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    do_waitirq_i_3
       (.I0(irq_pending[24]),
        .I1(irq_pending[25]),
        .I2(irq_pending[26]),
        .I3(irq_pending[27]),
        .I4(do_waitirq_i_7_n_0),
        .O(do_waitirq_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    do_waitirq_i_4
       (.I0(irq_pending[21]),
        .I1(irq_pending[22]),
        .I2(irq_pending[20]),
        .I3(irq_pending[23]),
        .I4(do_waitirq_i_8_n_0),
        .O(do_waitirq_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    do_waitirq_i_5
       (.I0(irq_pending[8]),
        .I1(irq_pending[11]),
        .I2(irq_pending[9]),
        .I3(irq_pending[10]),
        .I4(do_waitirq_i_9_n_0),
        .O(do_waitirq_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    do_waitirq_i_6
       (.I0(irq_pending[4]),
        .I1(irq_pending[7]),
        .I2(irq_pending[5]),
        .I3(irq_pending[6]),
        .I4(do_waitirq_i_10_n_0),
        .O(do_waitirq_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    do_waitirq_i_7
       (.I0(irq_pending[30]),
        .I1(irq_pending[29]),
        .I2(irq_pending[31]),
        .I3(irq_pending[28]),
        .O(do_waitirq_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    do_waitirq_i_8
       (.I0(irq_pending[17]),
        .I1(irq_pending[16]),
        .I2(irq_pending[19]),
        .I3(irq_pending[18]),
        .O(do_waitirq_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    do_waitirq_i_9
       (.I0(irq_pending[13]),
        .I1(irq_pending[12]),
        .I2(irq_pending[15]),
        .I3(irq_pending[14]),
        .O(do_waitirq_i_9_n_0));
  FDRE do_waitirq_reg
       (.C(clk),
        .CE(1'b1),
        .D(do_waitirq),
        .Q(do_waitirq_reg_n_0),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[0]_i_1 
       (.I0(irq_pending[0]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[0] ),
        .O(\eoi[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[10]_i_1 
       (.I0(irq_pending[10]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[10] ),
        .O(\eoi[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[11]_i_1 
       (.I0(irq_pending[11]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[11] ),
        .O(\eoi[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[12]_i_1 
       (.I0(irq_pending[12]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[12] ),
        .O(\eoi[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[13]_i_1 
       (.I0(irq_pending[13]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[13] ),
        .O(\eoi[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[14]_i_1 
       (.I0(irq_pending[14]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[14] ),
        .O(\eoi[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[15]_i_1 
       (.I0(irq_pending[15]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[15] ),
        .O(\eoi[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[16]_i_1 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(irq_pending[16]),
        .I2(\irq_mask_reg_n_0_[16] ),
        .O(\eoi[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[17]_i_1 
       (.I0(irq_pending[17]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[17] ),
        .O(\eoi[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[18]_i_1 
       (.I0(irq_pending[18]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[18] ),
        .O(\eoi[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[19]_i_1 
       (.I0(irq_pending[19]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[19] ),
        .O(\eoi[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[1]_i_1 
       (.I0(irq_pending[1]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[1] ),
        .O(\eoi[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[20]_i_1 
       (.I0(irq_pending[20]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[20] ),
        .O(\eoi[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[21]_i_1 
       (.I0(irq_pending[21]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[21] ),
        .O(\eoi[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[22]_i_1 
       (.I0(irq_pending[22]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[22] ),
        .O(\eoi[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[23]_i_1 
       (.I0(irq_pending[23]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[23] ),
        .O(\eoi[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[24]_i_1 
       (.I0(irq_pending[24]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[24] ),
        .O(\eoi[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[25]_i_1 
       (.I0(irq_pending[25]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[25] ),
        .O(\eoi[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[26]_i_1 
       (.I0(irq_pending[26]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[26] ),
        .O(\eoi[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[27]_i_1 
       (.I0(irq_pending[27]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[27] ),
        .O(\eoi[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[28]_i_1 
       (.I0(irq_pending[28]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[28] ),
        .O(\eoi[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[29]_i_1 
       (.I0(irq_pending[29]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[29] ),
        .O(\eoi[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[2]_i_1 
       (.I0(irq_pending[2]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[2] ),
        .O(\eoi[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[30]_i_1 
       (.I0(irq_pending[30]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[30] ),
        .O(\eoi[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \eoi[31]_i_1 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(\eoi[31]_i_3_n_0 ),
        .I4(instr_retirq),
        .I5(\cpu_state_reg[5]_rep_n_0 ),
        .O(\eoi[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[31]_i_2 
       (.I0(irq_pending[31]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[31] ),
        .O(\eoi[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \eoi[31]_i_3 
       (.I0(\irq_state_reg_n_0_[0] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .O(\eoi[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[3]_i_1 
       (.I0(irq_pending[3]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[3] ),
        .O(\eoi[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[4]_i_1 
       (.I0(irq_pending[4]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[4] ),
        .O(\eoi[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[5]_i_1 
       (.I0(irq_pending[5]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[5] ),
        .O(\eoi[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[6]_i_1 
       (.I0(irq_pending[6]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[6] ),
        .O(\eoi[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[7]_i_1 
       (.I0(irq_pending[7]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[7] ),
        .O(\eoi[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[8]_i_1 
       (.I0(irq_pending[8]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[8] ),
        .O(\eoi[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \eoi[9]_i_1 
       (.I0(irq_pending[9]),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\irq_mask_reg_n_0_[9] ),
        .O(\eoi[9]_i_1_n_0 ));
  FDRE \eoi_reg[0] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[0]_i_1_n_0 ),
        .Q(eoi[0]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[10] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[10]_i_1_n_0 ),
        .Q(eoi[10]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[11] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[11]_i_1_n_0 ),
        .Q(eoi[11]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[12] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[12]_i_1_n_0 ),
        .Q(eoi[12]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[13] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[13]_i_1_n_0 ),
        .Q(eoi[13]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[14] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[14]_i_1_n_0 ),
        .Q(eoi[14]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[15] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[15]_i_1_n_0 ),
        .Q(eoi[15]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[16] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[16]_i_1_n_0 ),
        .Q(eoi[16]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[17] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[17]_i_1_n_0 ),
        .Q(eoi[17]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[18] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[18]_i_1_n_0 ),
        .Q(eoi[18]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[19] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[19]_i_1_n_0 ),
        .Q(eoi[19]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[1] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[1]_i_1_n_0 ),
        .Q(eoi[1]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[20] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[20]_i_1_n_0 ),
        .Q(eoi[20]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[21] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[21]_i_1_n_0 ),
        .Q(eoi[21]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[22] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[22]_i_1_n_0 ),
        .Q(eoi[22]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[23] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[23]_i_1_n_0 ),
        .Q(eoi[23]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[24] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[24]_i_1_n_0 ),
        .Q(eoi[24]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[25] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[25]_i_1_n_0 ),
        .Q(eoi[25]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[26] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[26]_i_1_n_0 ),
        .Q(eoi[26]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[27] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[27]_i_1_n_0 ),
        .Q(eoi[27]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[28] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[28]_i_1_n_0 ),
        .Q(eoi[28]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[29] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[29]_i_1_n_0 ),
        .Q(eoi[29]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[2] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[2]_i_1_n_0 ),
        .Q(eoi[2]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[30] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[30]_i_1_n_0 ),
        .Q(eoi[30]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[31] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[31]_i_2_n_0 ),
        .Q(eoi[31]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[3] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[3]_i_1_n_0 ),
        .Q(eoi[3]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[4] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[4]_i_1_n_0 ),
        .Q(eoi[4]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[5] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[5]_i_1_n_0 ),
        .Q(eoi[5]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[6] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[6]_i_1_n_0 ),
        .Q(eoi[6]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[7] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[7]_i_1_n_0 ),
        .Q(eoi[7]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[8] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[8]_i_1_n_0 ),
        .Q(eoi[8]),
        .R(clear_prefetched_high_word2));
  FDRE \eoi_reg[9] 
       (.C(clk),
        .CE(\eoi[31]_i_1_n_0 ),
        .D(\eoi[9]_i_1_n_0 ),
        .Q(eoi[9]),
        .R(clear_prefetched_high_word2));
  LUT1 #(
    .INIT(2'h2)) 
    insti_0
       (.I0(dbg_ascii_state[12]),
        .O(dbg_ascii_state[46]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_1
       (.I0(dbg_ascii_state[12]),
        .O(dbg_ascii_state[45]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_10
       (.I0(dbg_ascii_state[5]),
        .O(dbg_ascii_state[22]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_100
       (.I0(1'b0),
        .O(dbg_ascii_state[40]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_101
       (.I0(1'b0),
        .O(dbg_ascii_state[39]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_102
       (.I0(1'b0),
        .O(dbg_ascii_state[31]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_103
       (.I0(1'b0),
        .O(dbg_ascii_state[23]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_104
       (.I0(1'b0),
        .O(dbg_ascii_state[15]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_105
       (.I0(1'b0),
        .O(dbg_ascii_state[11]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_106
       (.I0(1'b0),
        .O(dbg_ascii_state[7]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_11
       (.I0(dbg_ascii_state[5]),
        .O(dbg_ascii_state[21]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_12
       (.I0(dbg_ascii_state[10]),
        .O(dbg_ascii_state[19]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_13
       (.I0(dbg_ascii_state[3]),
        .O(dbg_ascii_state[18]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_14
       (.I0(dbg_ascii_state[2]),
        .O(dbg_ascii_state[16]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_15
       (.I0(dbg_ascii_state[5]),
        .O(dbg_ascii_state[14]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_16
       (.I0(dbg_ascii_state[5]),
        .O(dbg_ascii_state[13]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_17
       (.I0(1'b0),
        .O(dbg_ascii_state[127]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_18
       (.I0(1'b0),
        .O(dbg_ascii_state[126]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_19
       (.I0(1'b0),
        .O(dbg_ascii_state[125]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_2
       (.I0(dbg_ascii_state[12]),
        .O(dbg_ascii_state[43]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_20
       (.I0(1'b0),
        .O(dbg_ascii_state[124]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_21
       (.I0(1'b0),
        .O(dbg_ascii_state[123]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_22
       (.I0(1'b0),
        .O(dbg_ascii_state[122]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_23
       (.I0(1'b0),
        .O(dbg_ascii_state[121]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_24
       (.I0(1'b0),
        .O(dbg_ascii_state[120]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_25
       (.I0(1'b0),
        .O(dbg_ascii_state[119]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_26
       (.I0(1'b0),
        .O(dbg_ascii_state[118]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_27
       (.I0(1'b0),
        .O(dbg_ascii_state[117]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_28
       (.I0(1'b0),
        .O(dbg_ascii_state[116]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_29
       (.I0(1'b0),
        .O(dbg_ascii_state[115]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_3
       (.I0(dbg_ascii_state[12]),
        .O(dbg_ascii_state[42]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_30
       (.I0(1'b0),
        .O(dbg_ascii_state[114]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_31
       (.I0(1'b0),
        .O(dbg_ascii_state[113]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_32
       (.I0(1'b0),
        .O(dbg_ascii_state[112]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_33
       (.I0(1'b0),
        .O(dbg_ascii_state[111]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_34
       (.I0(1'b0),
        .O(dbg_ascii_state[110]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_35
       (.I0(1'b0),
        .O(dbg_ascii_state[109]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_36
       (.I0(1'b0),
        .O(dbg_ascii_state[108]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_37
       (.I0(1'b0),
        .O(dbg_ascii_state[107]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_38
       (.I0(1'b0),
        .O(dbg_ascii_state[106]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_39
       (.I0(1'b0),
        .O(dbg_ascii_state[105]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_4
       (.I0(dbg_ascii_state[37]),
        .O(dbg_ascii_state[38]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_40
       (.I0(1'b0),
        .O(dbg_ascii_state[104]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_41
       (.I0(1'b0),
        .O(dbg_ascii_state[103]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_42
       (.I0(1'b0),
        .O(dbg_ascii_state[102]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_43
       (.I0(1'b0),
        .O(dbg_ascii_state[101]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_44
       (.I0(1'b0),
        .O(dbg_ascii_state[100]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_45
       (.I0(1'b0),
        .O(dbg_ascii_state[99]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_46
       (.I0(1'b0),
        .O(dbg_ascii_state[98]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_47
       (.I0(1'b0),
        .O(dbg_ascii_state[97]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_48
       (.I0(1'b0),
        .O(dbg_ascii_state[96]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_49
       (.I0(1'b0),
        .O(dbg_ascii_state[95]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_5
       (.I0(dbg_ascii_state[32]),
        .O(dbg_ascii_state[36]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_50
       (.I0(1'b0),
        .O(dbg_ascii_state[94]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_51
       (.I0(1'b0),
        .O(dbg_ascii_state[93]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_52
       (.I0(1'b0),
        .O(dbg_ascii_state[92]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_53
       (.I0(1'b0),
        .O(dbg_ascii_state[91]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_54
       (.I0(1'b0),
        .O(dbg_ascii_state[90]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_55
       (.I0(1'b0),
        .O(dbg_ascii_state[89]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_56
       (.I0(1'b0),
        .O(dbg_ascii_state[88]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_57
       (.I0(1'b0),
        .O(dbg_ascii_state[87]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_58
       (.I0(1'b0),
        .O(dbg_ascii_state[86]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_59
       (.I0(1'b0),
        .O(dbg_ascii_state[85]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_6
       (.I0(dbg_ascii_state[5]),
        .O(dbg_ascii_state[30]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_60
       (.I0(1'b0),
        .O(dbg_ascii_state[84]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_61
       (.I0(1'b0),
        .O(dbg_ascii_state[83]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_62
       (.I0(1'b0),
        .O(dbg_ascii_state[82]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_63
       (.I0(1'b0),
        .O(dbg_ascii_state[81]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_64
       (.I0(1'b0),
        .O(dbg_ascii_state[80]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_65
       (.I0(1'b0),
        .O(dbg_ascii_state[79]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_66
       (.I0(1'b0),
        .O(dbg_ascii_state[78]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_67
       (.I0(1'b0),
        .O(dbg_ascii_state[77]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_68
       (.I0(1'b0),
        .O(dbg_ascii_state[76]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_69
       (.I0(1'b0),
        .O(dbg_ascii_state[75]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_7
       (.I0(dbg_ascii_state[6]),
        .O(dbg_ascii_state[29]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_70
       (.I0(1'b0),
        .O(dbg_ascii_state[74]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_71
       (.I0(1'b0),
        .O(dbg_ascii_state[73]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_72
       (.I0(1'b0),
        .O(dbg_ascii_state[72]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_73
       (.I0(1'b0),
        .O(dbg_ascii_state[71]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_74
       (.I0(1'b0),
        .O(dbg_ascii_state[70]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_75
       (.I0(1'b0),
        .O(dbg_ascii_state[69]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_76
       (.I0(1'b0),
        .O(dbg_ascii_state[68]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_77
       (.I0(1'b0),
        .O(dbg_ascii_state[67]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_78
       (.I0(1'b0),
        .O(dbg_ascii_state[66]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_79
       (.I0(1'b0),
        .O(dbg_ascii_state[65]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_8
       (.I0(dbg_ascii_state[8]),
        .O(dbg_ascii_state[26]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_80
       (.I0(1'b0),
        .O(dbg_ascii_state[64]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_81
       (.I0(1'b0),
        .O(dbg_ascii_state[63]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_82
       (.I0(1'b0),
        .O(dbg_ascii_state[62]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_83
       (.I0(1'b0),
        .O(dbg_ascii_state[61]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_84
       (.I0(1'b0),
        .O(dbg_ascii_state[60]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_85
       (.I0(1'b0),
        .O(dbg_ascii_state[59]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_86
       (.I0(1'b0),
        .O(dbg_ascii_state[58]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_87
       (.I0(1'b0),
        .O(dbg_ascii_state[57]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_88
       (.I0(1'b0),
        .O(dbg_ascii_state[56]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_89
       (.I0(1'b0),
        .O(dbg_ascii_state[55]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_9
       (.I0(dbg_ascii_state[12]),
        .O(dbg_ascii_state[25]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_90
       (.I0(1'b0),
        .O(dbg_ascii_state[54]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_91
       (.I0(1'b0),
        .O(dbg_ascii_state[53]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_92
       (.I0(1'b0),
        .O(dbg_ascii_state[52]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_93
       (.I0(1'b0),
        .O(dbg_ascii_state[51]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_94
       (.I0(1'b0),
        .O(dbg_ascii_state[50]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_95
       (.I0(1'b0),
        .O(dbg_ascii_state[49]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_96
       (.I0(1'b0),
        .O(dbg_ascii_state[48]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_97
       (.I0(1'b0),
        .O(dbg_ascii_state[47]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_98
       (.I0(1'b0),
        .O(dbg_ascii_state[44]));
  LUT1 #(
    .INIT(2'h2)) 
    insti_99
       (.I0(1'b0),
        .O(dbg_ascii_state[41]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    instr_add_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[14] ),
        .I2(\mem_rdata_q_reg_n_0_[12] ),
        .I3(\mem_rdata_q_reg_n_0_[13] ),
        .O(instr_add0));
  FDRE instr_add_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_add0),
        .Q(instr_add),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    instr_addi_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(is_alu_reg_imm),
        .O(instr_addi_i_1_n_0));
  FDRE instr_addi_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_addi_i_1_n_0),
        .Q(instr_addi),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_and_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[13] ),
        .I2(\mem_rdata_q_reg_n_0_[12] ),
        .I3(instr_and_i_2_n_0),
        .O(instr_and0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    instr_and_i_2
       (.I0(is_alu_reg_reg),
        .I1(is_slli_srli_srai_i_4_n_0),
        .I2(\mem_rdata_q_reg_n_0_[30] ),
        .I3(\mem_rdata_q_reg_n_0_[28] ),
        .I4(\mem_rdata_q_reg_n_0_[29] ),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(instr_and_i_2_n_0));
  FDRE instr_and_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_and0),
        .Q(instr_and),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_andi_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[13] ),
        .I2(\mem_rdata_q_reg_n_0_[12] ),
        .I3(is_alu_reg_imm),
        .O(instr_andi_i_1_n_0));
  FDRE instr_andi_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_andi_i_1_n_0),
        .Q(instr_andi),
        .R(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    instr_auipc_i_1
       (.I0(compressed_instr_i_1_n_0),
        .I1(\mem_rdata_q[2]_i_1_n_0 ),
        .I2(\mem_rdata_q[3]_i_1_n_0 ),
        .I3(\mem_rdata_q[4]_i_1_n_0 ),
        .I4(\mem_rdata_q[6]_i_2_n_0 ),
        .I5(\mem_rdata_q[15]_i_2_n_0 ),
        .O(instr_auipc_i_1_n_0));
  FDRE instr_auipc_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_auipc_i_1_n_0),
        .Q(instr_auipc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    instr_beq_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_beq_i_1_n_0));
  FDRE instr_beq_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_beq_i_1_n_0),
        .Q(instr_beq),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_bge_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_bge_i_1_n_0));
  FDRE instr_bge_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bge_i_1_n_0),
        .Q(instr_bge),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_bgeu_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[13] ),
        .I2(\mem_rdata_q_reg_n_0_[12] ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_bgeu_i_1_n_0));
  FDRE instr_bgeu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bgeu_i_1_n_0),
        .Q(instr_bgeu),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_blt_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[14] ),
        .I3(\mem_rdata_q_reg_n_0_[13] ),
        .O(instr_blt0));
  FDRE instr_blt_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_blt0),
        .Q(instr_blt),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    instr_bltu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg_n_0_[14] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(\mem_rdata_q_reg_n_0_[12] ),
        .O(instr_bltu0));
  FDRE instr_bltu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bltu0),
        .Q(instr_bltu),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    instr_bne_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_bne_i_1_n_0));
  FDRE instr_bne_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bne_i_1_n_0),
        .Q(instr_bne),
        .R(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    instr_getq_i_1
       (.I0(is_slli_srli_srai_i_4_n_0),
        .I1(\mem_rdata_q_reg_n_0_[30] ),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .I4(\mem_rdata_q_reg_n_0_[31] ),
        .I5(instr_timer_i_2_n_0),
        .O(instr_getq0));
  FDRE instr_getq_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_getq0),
        .Q(instr_getq),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    instr_jal_i_1
       (.I0(compressed_instr_i_1_n_0),
        .I1(\mem_rdata_q[2]_i_1_n_0 ),
        .I2(instr_jal_i_2_n_0),
        .I3(\mem_rdata_q[3]_i_1_n_0 ),
        .I4(\mem_rdata_q[4]_i_1_n_0 ),
        .I5(instr_jal_i_3_n_0),
        .O(instr_jal_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    instr_jal_i_2
       (.I0(\mem_rdata_q[6]_i_2_n_0 ),
        .I1(\mem_rdata_q[15]_i_2_n_0 ),
        .O(instr_jal_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h02)) 
    instr_jal_i_3
       (.I0(instr_jal_i_4_n_0),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .O(instr_jal_i_3_n_0));
  LUT6 #(
    .INIT(64'h4500454545004500)) 
    instr_jal_i_4
       (.I0(compressed_instr_i_2_n_0),
        .I1(compressed_instr_i_3_n_0),
        .I2(compressed_instr_i_4_n_0),
        .I3(compressed_instr_i_5_n_0),
        .I4(compressed_instr_i_6_n_0),
        .I5(compressed_instr_i_7_n_0),
        .O(instr_jal_i_4_n_0));
  FDRE instr_jal_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_jal_i_1_n_0),
        .Q(instr_jal),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    instr_jalr_i_1
       (.I0(instr_jalr_i_2_n_0),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(instr_jalr_i_3_n_0),
        .I5(instr_jalr_i_4_n_0),
        .O(instr_jalr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    instr_jalr_i_2
       (.I0(instr_jalr_i_5_n_0),
        .I1(p_22_in),
        .I2(\mem_rdata_q[3]_i_1_n_0 ),
        .I3(\mem_rdata_q[4]_i_1_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(\mem_rdata_q[31]_i_12_n_0 ),
        .O(instr_jalr_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    instr_jalr_i_3
       (.I0(\mem_rdata_q[15]_i_2_n_0 ),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[4]_i_1_n_0 ),
        .I3(\mem_rdata_q[3]_i_1_n_0 ),
        .I4(\mem_rdata_q[2]_i_1_n_0 ),
        .O(instr_jalr_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    instr_jalr_i_4
       (.I0(\mem_rdata_q[8]_i_3_n_0 ),
        .I1(\mem_rdata_q[11]_i_2_n_0 ),
        .I2(\mem_rdata_q[7]_i_2_n_0 ),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .I4(\mem_rdata_q[9]_i_4_n_0 ),
        .O(instr_jalr_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    instr_jalr_i_5
       (.I0(compressed_instr_i_1_n_0),
        .I1(\mem_rdata_q[2]_i_1_n_0 ),
        .I2(\mem_rdata_q[15]_i_2_n_0 ),
        .I3(\mem_rdata_q[6]_i_2_n_0 ),
        .O(instr_jalr_i_5_n_0));
  FDRE instr_jalr_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_jalr_i_1_n_0),
        .Q(instr_jalr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    instr_lb_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(is_lb_lh_lw_lbu_lhu),
        .O(instr_lb_i_1_n_0));
  FDRE instr_lb_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lb_i_1_n_0),
        .Q(instr_lb),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_lbu_i_1
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[14] ),
        .I3(\mem_rdata_q_reg_n_0_[13] ),
        .O(instr_lbu0));
  FDRE instr_lbu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lbu0),
        .Q(instr_lbu),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    instr_lh_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(is_lb_lh_lw_lbu_lhu),
        .O(instr_lh_i_1_n_0));
  FDRE instr_lh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lh_i_1_n_0),
        .Q(instr_lh),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_lhu_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(is_lb_lh_lw_lbu_lhu),
        .O(instr_lhu_i_1_n_0));
  FDRE instr_lhu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lhu_i_1_n_0),
        .Q(instr_lhu),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h880F000088000000)) 
    instr_lui_i_1
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(instr_lui_i_2_n_0),
        .I2(instr_lui_i_3_n_0),
        .I3(\mem_rdata_q[1]_i_1_n_0 ),
        .I4(\mem_rdata_q[0]_i_1_n_0 ),
        .I5(instr_lui_i_4_n_0),
        .O(instr_lui_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    instr_lui_i_2
       (.I0(\mem_rdata_q[6]_i_2_n_0 ),
        .I1(\mem_rdata_q[15]_i_2_n_0 ),
        .I2(\mem_rdata_q[4]_i_1_n_0 ),
        .I3(\mem_rdata_q[3]_i_1_n_0 ),
        .O(instr_lui_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    instr_lui_i_3
       (.I0(\mem_rdata_q[9]_i_4_n_0 ),
        .I1(\mem_rdata_q[10]_i_1_n_0 ),
        .I2(\mem_rdata_q[7]_i_2_n_0 ),
        .I3(\mem_rdata_q[11]_i_2_n_0 ),
        .I4(\mem_rdata_q[8]_i_3_n_0 ),
        .I5(\mem_rdata_q[27]_i_7_n_0 ),
        .O(instr_lui_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    instr_lui_i_4
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(instr_jalr_i_3_n_0),
        .I2(p_22_in),
        .O(instr_lui_i_4_n_0));
  FDRE instr_lui_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_lui_i_1_n_0),
        .Q(instr_lui),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_lw_i_1
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(\mem_rdata_q_reg_n_0_[13] ),
        .I2(\mem_rdata_q_reg_n_0_[14] ),
        .I3(\mem_rdata_q_reg_n_0_[12] ),
        .O(instr_lw0));
  FDRE instr_lw_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lw0),
        .Q(instr_lw),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    instr_maskirq_i_1
       (.I0(\mem_rdata_q_reg_n_0_[25] ),
        .I1(instr_timer_i_2_n_0),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .I4(instr_timer_i_3_n_0),
        .O(instr_maskirq0));
  FDRE instr_maskirq_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_maskirq0),
        .Q(instr_maskirq),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    instr_or_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[14] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(\mem_rdata_q_reg_n_0_[12] ),
        .O(instr_or0));
  FDRE instr_or_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_or0),
        .Q(instr_or),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    instr_ori_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg_n_0_[14] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(\mem_rdata_q_reg_n_0_[12] ),
        .O(instr_ori0));
  FDRE instr_ori_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_ori0),
        .Q(instr_ori),
        .R(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    instr_rdcycle_i_1
       (.I0(instr_rdcycle_i_2_n_0),
        .I1(instr_rdcycle_i_3_n_0),
        .I2(instr_rdcycle_i_4_n_0),
        .I3(instr_rdcycle_i_5_n_0),
        .I4(instr_rdcycleh_i_5_n_0),
        .I5(instr_rdcycleh_i_4_n_0),
        .O(instr_rdcycle0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    instr_rdcycle_i_2
       (.I0(\mem_rdata_q_reg_n_0_[12] ),
        .I1(\mem_rdata_q_reg_n_0_[14] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .O(instr_rdcycle_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    instr_rdcycle_i_3
       (.I0(\mem_rdata_q_reg_n_0_[15] ),
        .I1(\mem_rdata_q_reg_n_0_[29] ),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .O(instr_rdcycle_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    instr_rdcycle_i_4
       (.I0(\mem_rdata_q_reg_n_0_[17] ),
        .I1(\mem_rdata_q_reg_n_0_[18] ),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(\mem_rdata_q_reg_n_0_[16] ),
        .I4(\mem_rdata_q_reg_n_0_[30] ),
        .O(instr_rdcycle_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdcycle_i_5
       (.I0(\mem_rdata_q_reg_n_0_[24] ),
        .I1(\mem_rdata_q_reg_n_0_[25] ),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .O(instr_rdcycle_i_5_n_0));
  FDRE instr_rdcycle_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycle0),
        .Q(instr_rdcycle),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000004)) 
    instr_rdcycleh_i_1
       (.I0(instr_rdcycleh_i_2_n_0),
        .I1(instr_rdcycleh_i_3_n_0),
        .I2(instr_rdcycleh_i_4_n_0),
        .I3(instr_rdcycleh_i_5_n_0),
        .I4(instr_rdcycleh_i_6_n_0),
        .O(instr_rdcycleh0));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    instr_rdcycleh_i_2
       (.I0(\mem_rdata_q_reg_n_0_[27] ),
        .I1(instr_rdcycleh_i_7_n_0),
        .I2(\mem_rdata_q_reg_n_0_[18] ),
        .I3(\mem_rdata_q_reg_n_0_[17] ),
        .I4(\mem_rdata_q_reg_n_0_[31] ),
        .I5(\mem_rdata_q_reg_n_0_[13] ),
        .O(instr_rdcycleh_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    instr_rdcycleh_i_3
       (.I0(\mem_rdata_q_reg_n_0_[26] ),
        .I1(\mem_rdata_q_reg_n_0_[25] ),
        .I2(\mem_rdata_q_reg_n_0_[24] ),
        .I3(\mem_rdata_q_reg_n_0_[14] ),
        .O(instr_rdcycleh_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    instr_rdcycleh_i_4
       (.I0(\mem_rdata_q_reg_n_0_[5] ),
        .I1(\mem_rdata_q_reg_n_0_[3] ),
        .I2(\mem_rdata_q_reg_n_0_[6] ),
        .I3(\mem_rdata_q_reg_n_0_[2] ),
        .I4(\mem_rdata_q_reg_n_0_[4] ),
        .I5(instr_timer_i_4_n_0),
        .O(instr_rdcycleh_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdcycleh_i_5
       (.I0(\mem_rdata_q_reg_n_0_[21] ),
        .I1(\mem_rdata_q_reg_n_0_[22] ),
        .I2(\mem_rdata_q_reg_n_0_[23] ),
        .I3(\mem_rdata_q_reg_n_0_[19] ),
        .O(instr_rdcycleh_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdcycleh_i_6
       (.I0(\mem_rdata_q_reg_n_0_[12] ),
        .I1(\mem_rdata_q_reg_n_0_[28] ),
        .I2(\mem_rdata_q_reg_n_0_[29] ),
        .I3(\mem_rdata_q_reg_n_0_[15] ),
        .O(instr_rdcycleh_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hB)) 
    instr_rdcycleh_i_7
       (.I0(\mem_rdata_q_reg_n_0_[16] ),
        .I1(\mem_rdata_q_reg_n_0_[30] ),
        .O(instr_rdcycleh_i_7_n_0));
  FDRE instr_rdcycleh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycleh0),
        .Q(instr_rdcycleh),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    instr_rdinstr_i_1
       (.I0(instr_rdinstrh_i_2_n_0),
        .I1(instr_rdinstr_i_2_n_0),
        .I2(\mem_rdata_q_reg_n_0_[12] ),
        .I3(\mem_rdata_q_reg_n_0_[28] ),
        .I4(\mem_rdata_q_reg_n_0_[29] ),
        .I5(\mem_rdata_q_reg_n_0_[15] ),
        .O(instr_rdinstr0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    instr_rdinstr_i_2
       (.I0(instr_rdcycle_i_5_n_0),
        .I1(\mem_rdata_q_reg_n_0_[20] ),
        .I2(\mem_rdata_q_reg_n_0_[17] ),
        .I3(\mem_rdata_q_reg_n_0_[21] ),
        .I4(\mem_rdata_q_reg_n_0_[14] ),
        .I5(instr_rdinstrh_i_5_n_0),
        .O(instr_rdinstr_i_2_n_0));
  FDRE instr_rdinstr_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstr0),
        .Q(instr_rdinstr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    instr_rdinstrh_i_1
       (.I0(instr_rdinstrh_i_2_n_0),
        .I1(instr_rdinstrh_i_3_n_0),
        .I2(\mem_rdata_q_reg_n_0_[12] ),
        .I3(\mem_rdata_q_reg_n_0_[20] ),
        .I4(instr_rdinstrh_i_4_n_0),
        .I5(instr_rdinstrh_i_5_n_0),
        .O(instr_rdinstrh0));
  LUT5 #(
    .INIT(32'h00000001)) 
    instr_rdinstrh_i_2
       (.I0(instr_rdcycleh_i_4_n_0),
        .I1(\mem_rdata_q_reg_n_0_[19] ),
        .I2(\mem_rdata_q_reg_n_0_[23] ),
        .I3(\mem_rdata_q_reg_n_0_[22] ),
        .I4(\mem_rdata_q_reg_n_0_[18] ),
        .O(instr_rdinstrh_i_2_n_0));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    instr_rdinstrh_i_3
       (.I0(instr_rdcycleh_i_3_n_0),
        .I1(\mem_rdata_q_reg_n_0_[15] ),
        .I2(\mem_rdata_q_reg_n_0_[17] ),
        .I3(\mem_rdata_q_reg_n_0_[21] ),
        .I4(\mem_rdata_q_reg_n_0_[27] ),
        .O(instr_rdinstrh_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hE)) 
    instr_rdinstrh_i_4
       (.I0(\mem_rdata_q_reg_n_0_[28] ),
        .I1(\mem_rdata_q_reg_n_0_[29] ),
        .O(instr_rdinstrh_i_4_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    instr_rdinstrh_i_5
       (.I0(\mem_rdata_q_reg_n_0_[30] ),
        .I1(\mem_rdata_q_reg_n_0_[16] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(\mem_rdata_q_reg_n_0_[31] ),
        .O(instr_rdinstrh_i_5_n_0));
  FDRE instr_rdinstrh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstrh0),
        .Q(instr_rdinstrh),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_retirq_i_1
       (.I0(instr_retirq_i_2_n_0),
        .I1(instr_retirq_i_3_n_0),
        .I2(instr_retirq_i_4_n_0),
        .I3(instr_retirq_i_5_n_0),
        .O(instr_retirq0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    instr_retirq_i_2
       (.I0(is_sb_sh_sw_i_8_n_0),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .I2(\mem_rdata_q[15]_i_2_n_0 ),
        .I3(\mem_rdata_q[25]_i_6_n_0 ),
        .I4(\mem_rdata_q[3]_i_1_n_0 ),
        .I5(\mem_rdata_q[4]_i_1_n_0 ),
        .O(instr_retirq_i_2_n_0));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    instr_retirq_i_3
       (.I0(\mem_rdata_q_reg_n_0_[10] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[10]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[10]_i_3_n_0 ),
        .O(instr_retirq_i_3_n_0));
  LUT6 #(
    .INIT(64'h47FF470047FF47FF)) 
    instr_retirq_i_4
       (.I0(\mem_rdata_q_reg_n_0_[11] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[11]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[11]_i_4_n_0 ),
        .O(instr_retirq_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    instr_retirq_i_5
       (.I0(\mem_rdata_q[29]_i_6_n_0 ),
        .I1(\mem_rdata_q[28]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_13_n_0 ),
        .I3(\mem_rdata_q[30]_i_2_n_0 ),
        .O(instr_retirq_i_5_n_0));
  FDRE instr_retirq_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_retirq0),
        .Q(instr_retirq),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    instr_sb_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(is_sb_sh_sw),
        .O(instr_sb_i_1_n_0));
  FDRE instr_sb_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sb_i_1_n_0),
        .Q(instr_sb),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    instr_setq_i_1
       (.I0(\mem_rdata_q_reg_n_0_[25] ),
        .I1(instr_timer_i_2_n_0),
        .I2(\mem_rdata_q_reg_n_0_[26] ),
        .I3(instr_timer_i_3_n_0),
        .I4(\mem_rdata_q_reg_n_0_[27] ),
        .O(instr_setq0));
  FDRE instr_setq_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_setq0),
        .Q(instr_setq),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    instr_sh_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(is_sb_sh_sw),
        .O(instr_sh_i_1_n_0));
  FDRE instr_sh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sh_i_1_n_0),
        .Q(instr_sh),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_sll_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[14] ),
        .I2(\mem_rdata_q_reg_n_0_[12] ),
        .I3(\mem_rdata_q_reg_n_0_[13] ),
        .O(instr_sll0));
  FDRE instr_sll_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sll0),
        .Q(instr_sll),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    instr_slli_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(instr_srli_i_2_n_0),
        .I4(is_alu_reg_imm),
        .O(instr_slli0));
  FDRE instr_slli_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slli0),
        .Q(instr_slli),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_slt_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[13] ),
        .I2(\mem_rdata_q_reg_n_0_[14] ),
        .I3(\mem_rdata_q_reg_n_0_[12] ),
        .O(instr_slt0));
  FDRE instr_slt_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slt0),
        .Q(instr_slt),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_slti_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg_n_0_[13] ),
        .I2(\mem_rdata_q_reg_n_0_[14] ),
        .I3(\mem_rdata_q_reg_n_0_[12] ),
        .O(instr_slti0));
  FDRE instr_slti_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slti0),
        .Q(instr_slti),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_sltiu_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg_n_0_[13] ),
        .I2(\mem_rdata_q_reg_n_0_[14] ),
        .I3(\mem_rdata_q_reg_n_0_[12] ),
        .O(instr_sltiu0));
  FDRE instr_sltiu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltiu0),
        .Q(instr_sltiu),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_sltu_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[13] ),
        .I2(\mem_rdata_q_reg_n_0_[14] ),
        .I3(\mem_rdata_q_reg_n_0_[12] ),
        .O(instr_sltu0));
  FDRE instr_sltu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltu0),
        .Q(instr_sltu),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_sra_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(instr_sra_i_2_n_0),
        .O(instr_sra0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    instr_sra_i_2
       (.I0(is_alu_reg_reg),
        .I1(is_slli_srli_srai_i_4_n_0),
        .I2(\mem_rdata_q_reg_n_0_[30] ),
        .I3(\mem_rdata_q_reg_n_0_[28] ),
        .I4(\mem_rdata_q_reg_n_0_[29] ),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(instr_sra_i_2_n_0));
  FDRE instr_sra_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sra0),
        .Q(instr_sra),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    instr_srai_i_1
       (.I0(instr_srai_i_2_n_0),
        .I1(is_alu_reg_imm),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(\mem_rdata_q_reg_n_0_[12] ),
        .I4(\mem_rdata_q_reg_n_0_[14] ),
        .O(instr_srai0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    instr_srai_i_2
       (.I0(\mem_rdata_q_reg_n_0_[31] ),
        .I1(\mem_rdata_q_reg_n_0_[29] ),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .I3(\mem_rdata_q_reg_n_0_[30] ),
        .I4(is_slli_srli_srai_i_4_n_0),
        .O(instr_srai_i_2_n_0));
  FDRE instr_srai_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srai0),
        .Q(instr_srai),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    instr_srl_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[14] ),
        .I2(\mem_rdata_q_reg_n_0_[12] ),
        .I3(\mem_rdata_q_reg_n_0_[13] ),
        .O(instr_srl0));
  FDRE instr_srl_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srl0),
        .Q(instr_srl),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    instr_srli_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(instr_srli_i_2_n_0),
        .I4(is_alu_reg_imm),
        .O(instr_srli0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    instr_srli_i_2
       (.I0(\mem_rdata_q_reg_n_0_[31] ),
        .I1(\mem_rdata_q_reg_n_0_[29] ),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .I3(\mem_rdata_q_reg_n_0_[30] ),
        .I4(is_slli_srli_srai_i_4_n_0),
        .O(instr_srli_i_2_n_0));
  FDRE instr_srli_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srli0),
        .Q(instr_srli),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    instr_sub_i_1
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(instr_sra_i_2_n_0),
        .O(instr_sub0));
  FDRE instr_sub_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sub0),
        .Q(instr_sub),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_sw_i_1
       (.I0(is_sb_sh_sw),
        .I1(\mem_rdata_q_reg_n_0_[13] ),
        .I2(\mem_rdata_q_reg_n_0_[14] ),
        .I3(\mem_rdata_q_reg_n_0_[12] ),
        .O(instr_sw0));
  FDRE instr_sw_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sw0),
        .Q(instr_sw),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    instr_timer_i_1
       (.I0(\mem_rdata_q_reg_n_0_[25] ),
        .I1(instr_timer_i_2_n_0),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .I4(instr_timer_i_3_n_0),
        .O(instr_timer0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    instr_timer_i_2
       (.I0(\mem_rdata_q_reg_n_0_[5] ),
        .I1(\mem_rdata_q_reg_n_0_[3] ),
        .I2(\mem_rdata_q_reg_n_0_[4] ),
        .I3(\mem_rdata_q_reg_n_0_[2] ),
        .I4(\mem_rdata_q_reg_n_0_[6] ),
        .I5(instr_timer_i_4_n_0),
        .O(instr_timer_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_timer_i_3
       (.I0(\mem_rdata_q_reg_n_0_[30] ),
        .I1(\mem_rdata_q_reg_n_0_[28] ),
        .I2(\mem_rdata_q_reg_n_0_[29] ),
        .I3(\mem_rdata_q_reg_n_0_[31] ),
        .O(instr_timer_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    instr_timer_i_4
       (.I0(\mem_rdata_q_reg_n_0_[1] ),
        .I1(\mem_rdata_q_reg_n_0_[0] ),
        .O(instr_timer_i_4_n_0));
  FDRE instr_timer_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_timer0),
        .Q(instr_timer),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_waitirq_i_1
       (.I0(instr_retirq_i_2_n_0),
        .I1(instr_retirq_i_4_n_0),
        .I2(instr_retirq_i_3_n_0),
        .I3(instr_retirq_i_5_n_0),
        .O(instr_waitirq0));
  FDRE instr_waitirq_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_waitirq0),
        .Q(instr_waitirq),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_xor_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[14] ),
        .I3(\mem_rdata_q_reg_n_0_[13] ),
        .O(instr_xor0));
  FDRE instr_xor_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xor0),
        .Q(instr_xor),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_xori_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[14] ),
        .I3(\mem_rdata_q_reg_n_0_[13] ),
        .O(instr_xori0));
  FDRE instr_xori_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xori0),
        .Q(instr_xori),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hF7F7F080)) 
    irq_active_i_1
       (.I0(instr_retirq),
        .I1(\cpu_state_reg[5]_rep_n_0 ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_pc[31]_i_3_n_0 ),
        .I4(irq_active_reg_n_0),
        .O(irq_active_i_1_n_0));
  FDRE irq_active_reg
       (.C(clk),
        .CE(1'b1),
        .D(irq_active_i_1_n_0),
        .Q(irq_active_reg_n_0),
        .R(clear_prefetched_high_word2));
  LUT3 #(
    .INIT(8'hB8)) 
    irq_delay_i_1
       (.I0(irq_active_reg_n_0),
        .I1(\count_instr[0]_i_1_n_0 ),
        .I2(irq_delay_reg_n_0),
        .O(irq_delay_i_1_n_0));
  FDRE irq_delay_reg
       (.C(clk),
        .CE(1'b1),
        .D(irq_delay_i_1_n_0),
        .Q(irq_delay_reg_n_0),
        .R(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'h4040454040454545)) 
    \irq_mask[0]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[0]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[5] ),
        .I3(\decoded_rs1_reg_n_0_[4] ),
        .I4(\irq_mask[0]_i_3_n_0 ),
        .I5(\irq_mask[0]_i_4_n_0 ),
        .O(\irq_mask[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[0]_i_10 
       (.I0(\cpuregs_reg[11]_10 [0]),
        .I1(\cpuregs_reg[10]_9 [0]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [0]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [0]),
        .O(\irq_mask[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[0]_i_11 
       (.I0(\cpuregs_reg[7]_6 [0]),
        .I1(\cpuregs_reg[6]_5 [0]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [0]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [0]),
        .O(\irq_mask[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[0]_i_12 
       (.I0(\cpuregs_reg[3]_2 [0]),
        .I1(\cpuregs_reg[2]_1 [0]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [0]),
        .O(\irq_mask[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[0]_i_2 
       (.I0(\cpuregs_reg[35]_34 [0]),
        .I1(\cpuregs_reg[34]_33 [0]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [0]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [0]),
        .O(\irq_mask[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[0]_i_3 
       (.I0(\irq_mask[0]_i_5_n_0 ),
        .I1(\irq_mask[0]_i_6_n_0 ),
        .I2(\irq_mask[0]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[0]_i_8_n_0 ),
        .O(\irq_mask[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[0]_i_4 
       (.I0(\irq_mask[0]_i_9_n_0 ),
        .I1(\irq_mask[0]_i_10_n_0 ),
        .I2(\irq_mask[0]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[0]_i_12_n_0 ),
        .O(\irq_mask[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[0]_i_5 
       (.I0(\cpuregs_reg[31]_30 [0]),
        .I1(\cpuregs_reg[30]_29 [0]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [0]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [0]),
        .O(\irq_mask[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[0]_i_6 
       (.I0(\cpuregs_reg[27]_26 [0]),
        .I1(\cpuregs_reg[26]_25 [0]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [0]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [0]),
        .O(\irq_mask[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[0]_i_7 
       (.I0(\cpuregs_reg[23]_22 [0]),
        .I1(\cpuregs_reg[22]_21 [0]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [0]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [0]),
        .O(\irq_mask[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[0]_i_8 
       (.I0(\cpuregs_reg[19]_18 [0]),
        .I1(\cpuregs_reg[18]_17 [0]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [0]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [0]),
        .O(\irq_mask[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[0]_i_9 
       (.I0(\cpuregs_reg[15]_14 [0]),
        .I1(\cpuregs_reg[14]_13 [0]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [0]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [0]),
        .O(\irq_mask[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5510001055150015)) 
    \irq_mask[10]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[10]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[10]_i_3_n_0 ),
        .I5(\irq_mask[10]_i_4_n_0 ),
        .O(\irq_mask[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[10]_i_10 
       (.I0(\cpuregs_reg[11]_10 [10]),
        .I1(\cpuregs_reg[10]_9 [10]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [10]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [10]),
        .O(\irq_mask[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[10]_i_11 
       (.I0(\cpuregs_reg[7]_6 [10]),
        .I1(\cpuregs_reg[6]_5 [10]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [10]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [10]),
        .O(\irq_mask[10]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[10]_i_12 
       (.I0(\cpuregs_reg[3]_2 [10]),
        .I1(\cpuregs_reg[2]_1 [10]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [10]),
        .O(\irq_mask[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[10]_i_2 
       (.I0(\irq_mask[10]_i_5_n_0 ),
        .I1(\irq_mask[10]_i_6_n_0 ),
        .I2(\irq_mask[10]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[10]_i_8_n_0 ),
        .O(\irq_mask[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[10]_i_3 
       (.I0(\cpuregs_reg[35]_34 [10]),
        .I1(\cpuregs_reg[34]_33 [10]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [10]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [10]),
        .O(\irq_mask[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[10]_i_4 
       (.I0(\irq_mask[10]_i_9_n_0 ),
        .I1(\irq_mask[10]_i_10_n_0 ),
        .I2(\irq_mask[10]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[10]_i_12_n_0 ),
        .O(\irq_mask[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[10]_i_5 
       (.I0(\cpuregs_reg[31]_30 [10]),
        .I1(\cpuregs_reg[30]_29 [10]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [10]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [10]),
        .O(\irq_mask[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[10]_i_6 
       (.I0(\cpuregs_reg[27]_26 [10]),
        .I1(\cpuregs_reg[26]_25 [10]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [10]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [10]),
        .O(\irq_mask[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[10]_i_7 
       (.I0(\cpuregs_reg[23]_22 [10]),
        .I1(\cpuregs_reg[22]_21 [10]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [10]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [10]),
        .O(\irq_mask[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[10]_i_8 
       (.I0(\cpuregs_reg[19]_18 [10]),
        .I1(\cpuregs_reg[18]_17 [10]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [10]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [10]),
        .O(\irq_mask[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[10]_i_9 
       (.I0(\cpuregs_reg[15]_14 [10]),
        .I1(\cpuregs_reg[14]_13 [10]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [10]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [10]),
        .O(\irq_mask[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FFB8B8)) 
    \irq_mask[11]_i_1 
       (.I0(\irq_mask_reg[11]_i_2_n_0 ),
        .I1(\decoded_rs1_reg_n_0_[4] ),
        .I2(\irq_mask_reg[11]_i_3_n_0 ),
        .I3(\irq_mask[11]_i_4_n_0 ),
        .I4(\decoded_rs1_reg_n_0_[5] ),
        .I5(\irq_mask[31]_i_3_n_0 ),
        .O(\irq_mask[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[11]_i_10 
       (.I0(\cpuregs_reg[23]_22 [11]),
        .I1(\cpuregs_reg[22]_21 [11]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [11]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [11]),
        .O(\irq_mask[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[11]_i_11 
       (.I0(\cpuregs_reg[27]_26 [11]),
        .I1(\cpuregs_reg[26]_25 [11]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [11]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [11]),
        .O(\irq_mask[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[11]_i_12 
       (.I0(\cpuregs_reg[31]_30 [11]),
        .I1(\cpuregs_reg[30]_29 [11]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [11]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [11]),
        .O(\irq_mask[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[11]_i_13 
       (.I0(\cpuregs_reg[3]_2 [11]),
        .I1(\cpuregs_reg[2]_1 [11]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [11]),
        .O(\irq_mask[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[11]_i_14 
       (.I0(\cpuregs_reg[7]_6 [11]),
        .I1(\cpuregs_reg[6]_5 [11]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [11]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [11]),
        .O(\irq_mask[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[11]_i_15 
       (.I0(\cpuregs_reg[11]_10 [11]),
        .I1(\cpuregs_reg[10]_9 [11]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [11]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [11]),
        .O(\irq_mask[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[11]_i_16 
       (.I0(\cpuregs_reg[15]_14 [11]),
        .I1(\cpuregs_reg[14]_13 [11]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [11]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [11]),
        .O(\irq_mask[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \irq_mask[11]_i_4 
       (.I0(\cpuregs_reg[35]_34 [11]),
        .I1(\cpuregs_reg[34]_33 [11]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [11]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [11]),
        .O(\irq_mask[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[11]_i_9 
       (.I0(\cpuregs_reg[19]_18 [11]),
        .I1(\cpuregs_reg[18]_17 [11]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [11]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [11]),
        .O(\irq_mask[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5501000155510051)) 
    \irq_mask[12]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[12]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[12]_i_3_n_0 ),
        .I5(\irq_mask[12]_i_4_n_0 ),
        .O(\irq_mask[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[12]_i_10 
       (.I0(\cpuregs_reg[27]_26 [12]),
        .I1(\cpuregs_reg[26]_25 [12]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [12]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [12]),
        .O(\irq_mask[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[12]_i_11 
       (.I0(\cpuregs_reg[23]_22 [12]),
        .I1(\cpuregs_reg[22]_21 [12]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [12]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [12]),
        .O(\irq_mask[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[12]_i_12 
       (.I0(\cpuregs_reg[19]_18 [12]),
        .I1(\cpuregs_reg[18]_17 [12]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [12]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [12]),
        .O(\irq_mask[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[12]_i_2 
       (.I0(\irq_mask[12]_i_5_n_0 ),
        .I1(\irq_mask[12]_i_6_n_0 ),
        .I2(\irq_mask[12]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[12]_i_8_n_0 ),
        .O(\irq_mask[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[12]_i_3 
       (.I0(\cpuregs_reg[35]_34 [12]),
        .I1(\cpuregs_reg[34]_33 [12]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [12]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [12]),
        .O(\irq_mask[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[12]_i_4 
       (.I0(\irq_mask[12]_i_9_n_0 ),
        .I1(\irq_mask[12]_i_10_n_0 ),
        .I2(\irq_mask[12]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[12]_i_12_n_0 ),
        .O(\irq_mask[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[12]_i_5 
       (.I0(\cpuregs_reg[15]_14 [12]),
        .I1(\cpuregs_reg[14]_13 [12]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [12]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [12]),
        .O(\irq_mask[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[12]_i_6 
       (.I0(\cpuregs_reg[11]_10 [12]),
        .I1(\cpuregs_reg[10]_9 [12]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [12]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [12]),
        .O(\irq_mask[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[12]_i_7 
       (.I0(\cpuregs_reg[7]_6 [12]),
        .I1(\cpuregs_reg[6]_5 [12]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [12]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [12]),
        .O(\irq_mask[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[12]_i_8 
       (.I0(\cpuregs_reg[3]_2 [12]),
        .I1(\cpuregs_reg[2]_1 [12]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [12]),
        .O(\irq_mask[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[12]_i_9 
       (.I0(\cpuregs_reg[31]_30 [12]),
        .I1(\cpuregs_reg[30]_29 [12]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [12]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [12]),
        .O(\irq_mask[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4405440044054455)) 
    \irq_mask[13]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[13]_i_2_n_0 ),
        .I2(\irq_mask[13]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\decoded_rs1_reg_n_0_[4] ),
        .I5(\irq_mask[13]_i_4_n_0 ),
        .O(\irq_mask[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[13]_i_10 
       (.I0(\cpuregs_reg[11]_10 [13]),
        .I1(\cpuregs_reg[10]_9 [13]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [13]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [13]),
        .O(\irq_mask[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[13]_i_11 
       (.I0(\cpuregs_reg[7]_6 [13]),
        .I1(\cpuregs_reg[6]_5 [13]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [13]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [13]),
        .O(\irq_mask[13]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[13]_i_12 
       (.I0(\cpuregs_reg[3]_2 [13]),
        .I1(\cpuregs_reg[2]_1 [13]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [13]),
        .O(\irq_mask[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[13]_i_2 
       (.I0(\cpuregs_reg[35]_34 [13]),
        .I1(\cpuregs_reg[34]_33 [13]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [13]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [13]),
        .O(\irq_mask[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[13]_i_3 
       (.I0(\irq_mask[13]_i_5_n_0 ),
        .I1(\irq_mask[13]_i_6_n_0 ),
        .I2(\irq_mask[13]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[13]_i_8_n_0 ),
        .O(\irq_mask[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[13]_i_4 
       (.I0(\irq_mask[13]_i_9_n_0 ),
        .I1(\irq_mask[13]_i_10_n_0 ),
        .I2(\irq_mask[13]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[13]_i_12_n_0 ),
        .O(\irq_mask[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[13]_i_5 
       (.I0(\cpuregs_reg[31]_30 [13]),
        .I1(\cpuregs_reg[30]_29 [13]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [13]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [13]),
        .O(\irq_mask[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[13]_i_6 
       (.I0(\cpuregs_reg[27]_26 [13]),
        .I1(\cpuregs_reg[26]_25 [13]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [13]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [13]),
        .O(\irq_mask[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[13]_i_7 
       (.I0(\cpuregs_reg[23]_22 [13]),
        .I1(\cpuregs_reg[22]_21 [13]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [13]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [13]),
        .O(\irq_mask[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[13]_i_8 
       (.I0(\cpuregs_reg[19]_18 [13]),
        .I1(\cpuregs_reg[18]_17 [13]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [13]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [13]),
        .O(\irq_mask[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[13]_i_9 
       (.I0(\cpuregs_reg[15]_14 [13]),
        .I1(\cpuregs_reg[14]_13 [13]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [13]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [13]),
        .O(\irq_mask[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4405440044054455)) 
    \irq_mask[14]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[14]_i_2_n_0 ),
        .I2(\irq_mask[14]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\decoded_rs1_reg_n_0_[4] ),
        .I5(\irq_mask[14]_i_4_n_0 ),
        .O(\irq_mask[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[14]_i_10 
       (.I0(\cpuregs_reg[11]_10 [14]),
        .I1(\cpuregs_reg[10]_9 [14]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [14]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [14]),
        .O(\irq_mask[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[14]_i_11 
       (.I0(\cpuregs_reg[7]_6 [14]),
        .I1(\cpuregs_reg[6]_5 [14]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [14]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [14]),
        .O(\irq_mask[14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[14]_i_12 
       (.I0(\cpuregs_reg[3]_2 [14]),
        .I1(\cpuregs_reg[2]_1 [14]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [14]),
        .O(\irq_mask[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[14]_i_2 
       (.I0(\cpuregs_reg[35]_34 [14]),
        .I1(\cpuregs_reg[34]_33 [14]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [14]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [14]),
        .O(\irq_mask[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[14]_i_3 
       (.I0(\irq_mask[14]_i_5_n_0 ),
        .I1(\irq_mask[14]_i_6_n_0 ),
        .I2(\irq_mask[14]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[14]_i_8_n_0 ),
        .O(\irq_mask[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[14]_i_4 
       (.I0(\irq_mask[14]_i_9_n_0 ),
        .I1(\irq_mask[14]_i_10_n_0 ),
        .I2(\irq_mask[14]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[14]_i_12_n_0 ),
        .O(\irq_mask[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[14]_i_5 
       (.I0(\cpuregs_reg[31]_30 [14]),
        .I1(\cpuregs_reg[30]_29 [14]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [14]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [14]),
        .O(\irq_mask[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[14]_i_6 
       (.I0(\cpuregs_reg[27]_26 [14]),
        .I1(\cpuregs_reg[26]_25 [14]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [14]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [14]),
        .O(\irq_mask[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[14]_i_7 
       (.I0(\cpuregs_reg[23]_22 [14]),
        .I1(\cpuregs_reg[22]_21 [14]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [14]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [14]),
        .O(\irq_mask[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[14]_i_8 
       (.I0(\cpuregs_reg[19]_18 [14]),
        .I1(\cpuregs_reg[18]_17 [14]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [14]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [14]),
        .O(\irq_mask[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[14]_i_9 
       (.I0(\cpuregs_reg[15]_14 [14]),
        .I1(\cpuregs_reg[14]_13 [14]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [14]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [14]),
        .O(\irq_mask[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4405440044054455)) 
    \irq_mask[15]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[15]_i_2_n_0 ),
        .I2(\irq_mask[15]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\decoded_rs1_reg_n_0_[4] ),
        .I5(\irq_mask[15]_i_4_n_0 ),
        .O(\irq_mask[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[15]_i_10 
       (.I0(\cpuregs_reg[11]_10 [15]),
        .I1(\cpuregs_reg[10]_9 [15]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [15]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [15]),
        .O(\irq_mask[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[15]_i_11 
       (.I0(\cpuregs_reg[7]_6 [15]),
        .I1(\cpuregs_reg[6]_5 [15]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [15]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [15]),
        .O(\irq_mask[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[15]_i_12 
       (.I0(\cpuregs_reg[3]_2 [15]),
        .I1(\cpuregs_reg[2]_1 [15]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [15]),
        .O(\irq_mask[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[15]_i_2 
       (.I0(\cpuregs_reg[35]_34 [15]),
        .I1(\cpuregs_reg[34]_33 [15]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [15]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [15]),
        .O(\irq_mask[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[15]_i_3 
       (.I0(\irq_mask[15]_i_5_n_0 ),
        .I1(\irq_mask[15]_i_6_n_0 ),
        .I2(\irq_mask[15]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[15]_i_8_n_0 ),
        .O(\irq_mask[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[15]_i_4 
       (.I0(\irq_mask[15]_i_9_n_0 ),
        .I1(\irq_mask[15]_i_10_n_0 ),
        .I2(\irq_mask[15]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[15]_i_12_n_0 ),
        .O(\irq_mask[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[15]_i_5 
       (.I0(\cpuregs_reg[31]_30 [15]),
        .I1(\cpuregs_reg[30]_29 [15]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [15]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [15]),
        .O(\irq_mask[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[15]_i_6 
       (.I0(\cpuregs_reg[27]_26 [15]),
        .I1(\cpuregs_reg[26]_25 [15]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [15]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [15]),
        .O(\irq_mask[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[15]_i_7 
       (.I0(\cpuregs_reg[23]_22 [15]),
        .I1(\cpuregs_reg[22]_21 [15]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [15]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [15]),
        .O(\irq_mask[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[15]_i_8 
       (.I0(\cpuregs_reg[19]_18 [15]),
        .I1(\cpuregs_reg[18]_17 [15]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [15]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [15]),
        .O(\irq_mask[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[15]_i_9 
       (.I0(\cpuregs_reg[15]_14 [15]),
        .I1(\cpuregs_reg[14]_13 [15]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [15]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [15]),
        .O(\irq_mask[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4405440044054455)) 
    \irq_mask[16]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[16]_i_2_n_0 ),
        .I2(\irq_mask[16]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\decoded_rs1_reg_n_0_[4] ),
        .I5(\irq_mask[16]_i_4_n_0 ),
        .O(\irq_mask[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[16]_i_10 
       (.I0(\cpuregs_reg[11]_10 [16]),
        .I1(\cpuregs_reg[10]_9 [16]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [16]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [16]),
        .O(\irq_mask[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[16]_i_11 
       (.I0(\cpuregs_reg[7]_6 [16]),
        .I1(\cpuregs_reg[6]_5 [16]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [16]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [16]),
        .O(\irq_mask[16]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[16]_i_12 
       (.I0(\cpuregs_reg[3]_2 [16]),
        .I1(\cpuregs_reg[2]_1 [16]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [16]),
        .O(\irq_mask[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[16]_i_2 
       (.I0(\cpuregs_reg[35]_34 [16]),
        .I1(\cpuregs_reg[34]_33 [16]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [16]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [16]),
        .O(\irq_mask[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[16]_i_3 
       (.I0(\irq_mask[16]_i_5_n_0 ),
        .I1(\irq_mask[16]_i_6_n_0 ),
        .I2(\irq_mask[16]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[16]_i_8_n_0 ),
        .O(\irq_mask[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[16]_i_4 
       (.I0(\irq_mask[16]_i_9_n_0 ),
        .I1(\irq_mask[16]_i_10_n_0 ),
        .I2(\irq_mask[16]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[16]_i_12_n_0 ),
        .O(\irq_mask[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[16]_i_5 
       (.I0(\cpuregs_reg[31]_30 [16]),
        .I1(\cpuregs_reg[30]_29 [16]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [16]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [16]),
        .O(\irq_mask[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[16]_i_6 
       (.I0(\cpuregs_reg[27]_26 [16]),
        .I1(\cpuregs_reg[26]_25 [16]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [16]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [16]),
        .O(\irq_mask[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[16]_i_7 
       (.I0(\cpuregs_reg[23]_22 [16]),
        .I1(\cpuregs_reg[22]_21 [16]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [16]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [16]),
        .O(\irq_mask[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[16]_i_8 
       (.I0(\cpuregs_reg[19]_18 [16]),
        .I1(\cpuregs_reg[18]_17 [16]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [16]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [16]),
        .O(\irq_mask[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[16]_i_9 
       (.I0(\cpuregs_reg[15]_14 [16]),
        .I1(\cpuregs_reg[14]_13 [16]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [16]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [16]),
        .O(\irq_mask[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5501000155510051)) 
    \irq_mask[17]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[17]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[17]_i_3_n_0 ),
        .I5(\irq_mask[17]_i_4_n_0 ),
        .O(\irq_mask[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[17]_i_10 
       (.I0(\cpuregs_reg[27]_26 [17]),
        .I1(\cpuregs_reg[26]_25 [17]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [17]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [17]),
        .O(\irq_mask[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[17]_i_11 
       (.I0(\cpuregs_reg[23]_22 [17]),
        .I1(\cpuregs_reg[22]_21 [17]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [17]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [17]),
        .O(\irq_mask[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[17]_i_12 
       (.I0(\cpuregs_reg[19]_18 [17]),
        .I1(\cpuregs_reg[18]_17 [17]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [17]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [17]),
        .O(\irq_mask[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[17]_i_2 
       (.I0(\irq_mask[17]_i_5_n_0 ),
        .I1(\irq_mask[17]_i_6_n_0 ),
        .I2(\irq_mask[17]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[17]_i_8_n_0 ),
        .O(\irq_mask[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[17]_i_3 
       (.I0(\cpuregs_reg[35]_34 [17]),
        .I1(\cpuregs_reg[34]_33 [17]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [17]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [17]),
        .O(\irq_mask[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[17]_i_4 
       (.I0(\irq_mask[17]_i_9_n_0 ),
        .I1(\irq_mask[17]_i_10_n_0 ),
        .I2(\irq_mask[17]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[17]_i_12_n_0 ),
        .O(\irq_mask[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[17]_i_5 
       (.I0(\cpuregs_reg[15]_14 [17]),
        .I1(\cpuregs_reg[14]_13 [17]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [17]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [17]),
        .O(\irq_mask[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[17]_i_6 
       (.I0(\cpuregs_reg[11]_10 [17]),
        .I1(\cpuregs_reg[10]_9 [17]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [17]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [17]),
        .O(\irq_mask[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[17]_i_7 
       (.I0(\cpuregs_reg[7]_6 [17]),
        .I1(\cpuregs_reg[6]_5 [17]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [17]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [17]),
        .O(\irq_mask[17]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[17]_i_8 
       (.I0(\cpuregs_reg[3]_2 [17]),
        .I1(\cpuregs_reg[2]_1 [17]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [17]),
        .O(\irq_mask[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[17]_i_9 
       (.I0(\cpuregs_reg[31]_30 [17]),
        .I1(\cpuregs_reg[30]_29 [17]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [17]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [17]),
        .O(\irq_mask[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4405440044054455)) 
    \irq_mask[18]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[18]_i_2_n_0 ),
        .I2(\irq_mask[18]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\decoded_rs1_reg_n_0_[4] ),
        .I5(\irq_mask[18]_i_4_n_0 ),
        .O(\irq_mask[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[18]_i_10 
       (.I0(\cpuregs_reg[11]_10 [18]),
        .I1(\cpuregs_reg[10]_9 [18]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [18]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [18]),
        .O(\irq_mask[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[18]_i_11 
       (.I0(\cpuregs_reg[7]_6 [18]),
        .I1(\cpuregs_reg[6]_5 [18]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [18]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [18]),
        .O(\irq_mask[18]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[18]_i_12 
       (.I0(\cpuregs_reg[3]_2 [18]),
        .I1(\cpuregs_reg[2]_1 [18]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [18]),
        .O(\irq_mask[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[18]_i_2 
       (.I0(\cpuregs_reg[35]_34 [18]),
        .I1(\cpuregs_reg[34]_33 [18]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [18]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [18]),
        .O(\irq_mask[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[18]_i_3 
       (.I0(\irq_mask[18]_i_5_n_0 ),
        .I1(\irq_mask[18]_i_6_n_0 ),
        .I2(\irq_mask[18]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[18]_i_8_n_0 ),
        .O(\irq_mask[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[18]_i_4 
       (.I0(\irq_mask[18]_i_9_n_0 ),
        .I1(\irq_mask[18]_i_10_n_0 ),
        .I2(\irq_mask[18]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[18]_i_12_n_0 ),
        .O(\irq_mask[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[18]_i_5 
       (.I0(\cpuregs_reg[31]_30 [18]),
        .I1(\cpuregs_reg[30]_29 [18]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [18]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [18]),
        .O(\irq_mask[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[18]_i_6 
       (.I0(\cpuregs_reg[27]_26 [18]),
        .I1(\cpuregs_reg[26]_25 [18]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [18]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [18]),
        .O(\irq_mask[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[18]_i_7 
       (.I0(\cpuregs_reg[23]_22 [18]),
        .I1(\cpuregs_reg[22]_21 [18]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [18]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [18]),
        .O(\irq_mask[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[18]_i_8 
       (.I0(\cpuregs_reg[19]_18 [18]),
        .I1(\cpuregs_reg[18]_17 [18]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [18]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [18]),
        .O(\irq_mask[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[18]_i_9 
       (.I0(\cpuregs_reg[15]_14 [18]),
        .I1(\cpuregs_reg[14]_13 [18]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [18]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [18]),
        .O(\irq_mask[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4405440044054455)) 
    \irq_mask[19]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[19]_i_2_n_0 ),
        .I2(\irq_mask[19]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\decoded_rs1_reg_n_0_[4] ),
        .I5(\irq_mask[19]_i_4_n_0 ),
        .O(\irq_mask[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[19]_i_10 
       (.I0(\cpuregs_reg[11]_10 [19]),
        .I1(\cpuregs_reg[10]_9 [19]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [19]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [19]),
        .O(\irq_mask[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[19]_i_11 
       (.I0(\cpuregs_reg[7]_6 [19]),
        .I1(\cpuregs_reg[6]_5 [19]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [19]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [19]),
        .O(\irq_mask[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[19]_i_12 
       (.I0(\cpuregs_reg[3]_2 [19]),
        .I1(\cpuregs_reg[2]_1 [19]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [19]),
        .O(\irq_mask[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[19]_i_2 
       (.I0(\cpuregs_reg[35]_34 [19]),
        .I1(\cpuregs_reg[34]_33 [19]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [19]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [19]),
        .O(\irq_mask[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[19]_i_3 
       (.I0(\irq_mask[19]_i_5_n_0 ),
        .I1(\irq_mask[19]_i_6_n_0 ),
        .I2(\irq_mask[19]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[19]_i_8_n_0 ),
        .O(\irq_mask[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[19]_i_4 
       (.I0(\irq_mask[19]_i_9_n_0 ),
        .I1(\irq_mask[19]_i_10_n_0 ),
        .I2(\irq_mask[19]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[19]_i_12_n_0 ),
        .O(\irq_mask[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[19]_i_5 
       (.I0(\cpuregs_reg[31]_30 [19]),
        .I1(\cpuregs_reg[30]_29 [19]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [19]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [19]),
        .O(\irq_mask[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[19]_i_6 
       (.I0(\cpuregs_reg[27]_26 [19]),
        .I1(\cpuregs_reg[26]_25 [19]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [19]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [19]),
        .O(\irq_mask[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[19]_i_7 
       (.I0(\cpuregs_reg[23]_22 [19]),
        .I1(\cpuregs_reg[22]_21 [19]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [19]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [19]),
        .O(\irq_mask[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[19]_i_8 
       (.I0(\cpuregs_reg[19]_18 [19]),
        .I1(\cpuregs_reg[18]_17 [19]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [19]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [19]),
        .O(\irq_mask[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[19]_i_9 
       (.I0(\cpuregs_reg[15]_14 [19]),
        .I1(\cpuregs_reg[14]_13 [19]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [19]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [19]),
        .O(\irq_mask[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5510001055150015)) 
    \irq_mask[1]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[1]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[1]_i_3_n_0 ),
        .I5(\irq_mask[1]_i_4_n_0 ),
        .O(\irq_mask[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[1]_i_10 
       (.I0(\cpuregs_reg[11]_10 [1]),
        .I1(\cpuregs_reg[10]_9 [1]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [1]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [1]),
        .O(\irq_mask[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[1]_i_11 
       (.I0(\cpuregs_reg[7]_6 [1]),
        .I1(\cpuregs_reg[6]_5 [1]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [1]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [1]),
        .O(\irq_mask[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[1]_i_12 
       (.I0(\cpuregs_reg[3]_2 [1]),
        .I1(\cpuregs_reg[2]_1 [1]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [1]),
        .O(\irq_mask[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[1]_i_2 
       (.I0(\irq_mask[1]_i_5_n_0 ),
        .I1(\irq_mask[1]_i_6_n_0 ),
        .I2(\irq_mask[1]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[1]_i_8_n_0 ),
        .O(\irq_mask[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[1]_i_3 
       (.I0(\cpuregs_reg[35]_34 [1]),
        .I1(\cpuregs_reg[34]_33 [1]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [1]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [1]),
        .O(\irq_mask[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[1]_i_4 
       (.I0(\irq_mask[1]_i_9_n_0 ),
        .I1(\irq_mask[1]_i_10_n_0 ),
        .I2(\irq_mask[1]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[1]_i_12_n_0 ),
        .O(\irq_mask[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[1]_i_5 
       (.I0(\cpuregs_reg[31]_30 [1]),
        .I1(\cpuregs_reg[30]_29 [1]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [1]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [1]),
        .O(\irq_mask[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[1]_i_6 
       (.I0(\cpuregs_reg[27]_26 [1]),
        .I1(\cpuregs_reg[26]_25 [1]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [1]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [1]),
        .O(\irq_mask[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[1]_i_7 
       (.I0(\cpuregs_reg[23]_22 [1]),
        .I1(\cpuregs_reg[22]_21 [1]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [1]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [1]),
        .O(\irq_mask[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[1]_i_8 
       (.I0(\cpuregs_reg[19]_18 [1]),
        .I1(\cpuregs_reg[18]_17 [1]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [1]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [1]),
        .O(\irq_mask[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[1]_i_9 
       (.I0(\cpuregs_reg[15]_14 [1]),
        .I1(\cpuregs_reg[14]_13 [1]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [1]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [1]),
        .O(\irq_mask[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \irq_mask[20]_i_1 
       (.I0(\irq_mask[20]_i_2_n_0 ),
        .I1(\irq_mask[20]_i_3_n_0 ),
        .I2(\irq_mask[31]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[20]_i_4_n_0 ),
        .O(\irq_mask[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[20]_i_10 
       (.I0(\cpuregs_reg[23]_22 [20]),
        .I1(\cpuregs_reg[22]_21 [20]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [20]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [20]),
        .O(\irq_mask[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[20]_i_11 
       (.I0(\cpuregs_reg[11]_10 [20]),
        .I1(\cpuregs_reg[10]_9 [20]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [20]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [20]),
        .O(\irq_mask[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[20]_i_12 
       (.I0(\cpuregs_reg[15]_14 [20]),
        .I1(\cpuregs_reg[14]_13 [20]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [20]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [20]),
        .O(\irq_mask[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[20]_i_13 
       (.I0(\cpuregs_reg[27]_26 [20]),
        .I1(\cpuregs_reg[26]_25 [20]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [20]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [20]),
        .O(\irq_mask[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[20]_i_14 
       (.I0(\cpuregs_reg[31]_30 [20]),
        .I1(\cpuregs_reg[30]_29 [20]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [20]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [20]),
        .O(\irq_mask[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4447000074770000)) 
    \irq_mask[20]_i_2 
       (.I0(\irq_mask_reg[20]_i_5_n_0 ),
        .I1(\decoded_rs1_reg_n_0_[3] ),
        .I2(\decoded_rs1_reg_n_0_[2] ),
        .I3(\irq_mask[20]_i_6_n_0 ),
        .I4(\irq_mask[30]_i_11_n_0 ),
        .I5(\irq_mask[20]_i_7_n_0 ),
        .O(\irq_mask[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010101313101313)) 
    \irq_mask[20]_i_3 
       (.I0(\irq_mask_reg[20]_i_8_n_0 ),
        .I1(\irq_mask[30]_i_6_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[3] ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\irq_mask[20]_i_9_n_0 ),
        .I5(\irq_mask[20]_i_10_n_0 ),
        .O(\irq_mask[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \irq_mask[20]_i_4 
       (.I0(\cpuregs_reg[35]_34 [20]),
        .I1(\cpuregs_reg[34]_33 [20]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [20]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [20]),
        .O(\irq_mask[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[20]_i_6 
       (.I0(\cpuregs_reg[3]_2 [20]),
        .I1(\cpuregs_reg[2]_1 [20]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [20]),
        .O(\irq_mask[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[20]_i_7 
       (.I0(\cpuregs_reg[7]_6 [20]),
        .I1(\cpuregs_reg[6]_5 [20]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [20]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [20]),
        .O(\irq_mask[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[20]_i_9 
       (.I0(\cpuregs_reg[19]_18 [20]),
        .I1(\cpuregs_reg[18]_17 [20]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [20]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [20]),
        .O(\irq_mask[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \irq_mask[21]_i_1 
       (.I0(\irq_mask[21]_i_2_n_0 ),
        .I1(\irq_mask[21]_i_3_n_0 ),
        .I2(\irq_mask[31]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[21]_i_4_n_0 ),
        .O(\irq_mask[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[21]_i_10 
       (.I0(\cpuregs_reg[3]_2 [21]),
        .I1(\cpuregs_reg[2]_1 [21]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [21]),
        .O(\irq_mask[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[21]_i_11 
       (.I0(\cpuregs_reg[27]_26 [21]),
        .I1(\cpuregs_reg[26]_25 [21]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [21]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [21]),
        .O(\irq_mask[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[21]_i_12 
       (.I0(\cpuregs_reg[31]_30 [21]),
        .I1(\cpuregs_reg[30]_29 [21]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [21]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [21]),
        .O(\irq_mask[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[21]_i_13 
       (.I0(\cpuregs_reg[11]_10 [21]),
        .I1(\cpuregs_reg[10]_9 [21]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [21]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [21]),
        .O(\irq_mask[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[21]_i_14 
       (.I0(\cpuregs_reg[15]_14 [21]),
        .I1(\cpuregs_reg[14]_13 [21]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [21]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [21]),
        .O(\irq_mask[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h1010131010131313)) 
    \irq_mask[21]_i_2 
       (.I0(\irq_mask_reg[21]_i_5_n_0 ),
        .I1(\irq_mask[30]_i_6_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[3] ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\irq_mask[21]_i_6_n_0 ),
        .I5(\irq_mask[21]_i_7_n_0 ),
        .O(\irq_mask[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4474000047770000)) 
    \irq_mask[21]_i_3 
       (.I0(\irq_mask_reg[21]_i_8_n_0 ),
        .I1(\decoded_rs1_reg_n_0_[3] ),
        .I2(\decoded_rs1_reg_n_0_[2] ),
        .I3(\irq_mask[21]_i_9_n_0 ),
        .I4(\irq_mask[30]_i_11_n_0 ),
        .I5(\irq_mask[21]_i_10_n_0 ),
        .O(\irq_mask[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \irq_mask[21]_i_4 
       (.I0(\cpuregs_reg[35]_34 [21]),
        .I1(\cpuregs_reg[34]_33 [21]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [21]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [21]),
        .O(\irq_mask[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[21]_i_6 
       (.I0(\cpuregs_reg[23]_22 [21]),
        .I1(\cpuregs_reg[22]_21 [21]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [21]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [21]),
        .O(\irq_mask[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[21]_i_7 
       (.I0(\cpuregs_reg[19]_18 [21]),
        .I1(\cpuregs_reg[18]_17 [21]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [21]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [21]),
        .O(\irq_mask[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[21]_i_9 
       (.I0(\cpuregs_reg[7]_6 [21]),
        .I1(\cpuregs_reg[6]_5 [21]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [21]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [21]),
        .O(\irq_mask[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5501000155510051)) 
    \irq_mask[22]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[22]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[22]_i_3_n_0 ),
        .I5(\irq_mask[22]_i_4_n_0 ),
        .O(\irq_mask[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[22]_i_10 
       (.I0(\cpuregs_reg[27]_26 [22]),
        .I1(\cpuregs_reg[26]_25 [22]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [22]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [22]),
        .O(\irq_mask[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[22]_i_11 
       (.I0(\cpuregs_reg[23]_22 [22]),
        .I1(\cpuregs_reg[22]_21 [22]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [22]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [22]),
        .O(\irq_mask[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[22]_i_12 
       (.I0(\cpuregs_reg[19]_18 [22]),
        .I1(\cpuregs_reg[18]_17 [22]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [22]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [22]),
        .O(\irq_mask[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[22]_i_2 
       (.I0(\irq_mask[22]_i_5_n_0 ),
        .I1(\irq_mask[22]_i_6_n_0 ),
        .I2(\irq_mask[22]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[22]_i_8_n_0 ),
        .O(\irq_mask[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[22]_i_3 
       (.I0(\cpuregs_reg[35]_34 [22]),
        .I1(\cpuregs_reg[34]_33 [22]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [22]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [22]),
        .O(\irq_mask[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[22]_i_4 
       (.I0(\irq_mask[22]_i_9_n_0 ),
        .I1(\irq_mask[22]_i_10_n_0 ),
        .I2(\irq_mask[22]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[22]_i_12_n_0 ),
        .O(\irq_mask[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[22]_i_5 
       (.I0(\cpuregs_reg[15]_14 [22]),
        .I1(\cpuregs_reg[14]_13 [22]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [22]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [22]),
        .O(\irq_mask[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[22]_i_6 
       (.I0(\cpuregs_reg[11]_10 [22]),
        .I1(\cpuregs_reg[10]_9 [22]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [22]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [22]),
        .O(\irq_mask[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[22]_i_7 
       (.I0(\cpuregs_reg[7]_6 [22]),
        .I1(\cpuregs_reg[6]_5 [22]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [22]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [22]),
        .O(\irq_mask[22]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[22]_i_8 
       (.I0(\cpuregs_reg[3]_2 [22]),
        .I1(\cpuregs_reg[2]_1 [22]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [22]),
        .O(\irq_mask[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[22]_i_9 
       (.I0(\cpuregs_reg[31]_30 [22]),
        .I1(\cpuregs_reg[30]_29 [22]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [22]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [22]),
        .O(\irq_mask[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \irq_mask[23]_i_1 
       (.I0(\irq_mask[23]_i_2_n_0 ),
        .I1(\irq_mask[23]_i_3_n_0 ),
        .I2(\irq_mask[31]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[23]_i_4_n_0 ),
        .O(\irq_mask[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[23]_i_10 
       (.I0(\cpuregs_reg[23]_22 [23]),
        .I1(\cpuregs_reg[22]_21 [23]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [23]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [23]),
        .O(\irq_mask[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[23]_i_11 
       (.I0(\cpuregs_reg[11]_10 [23]),
        .I1(\cpuregs_reg[10]_9 [23]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [23]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [23]),
        .O(\irq_mask[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[23]_i_12 
       (.I0(\cpuregs_reg[15]_14 [23]),
        .I1(\cpuregs_reg[14]_13 [23]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [23]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [23]),
        .O(\irq_mask[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[23]_i_13 
       (.I0(\cpuregs_reg[27]_26 [23]),
        .I1(\cpuregs_reg[26]_25 [23]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [23]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [23]),
        .O(\irq_mask[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[23]_i_14 
       (.I0(\cpuregs_reg[31]_30 [23]),
        .I1(\cpuregs_reg[30]_29 [23]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [23]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [23]),
        .O(\irq_mask[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4447000074770000)) 
    \irq_mask[23]_i_2 
       (.I0(\irq_mask_reg[23]_i_5_n_0 ),
        .I1(\decoded_rs1_reg_n_0_[3] ),
        .I2(\decoded_rs1_reg_n_0_[2] ),
        .I3(\irq_mask[23]_i_6_n_0 ),
        .I4(\irq_mask[30]_i_11_n_0 ),
        .I5(\irq_mask[23]_i_7_n_0 ),
        .O(\irq_mask[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010101313101313)) 
    \irq_mask[23]_i_3 
       (.I0(\irq_mask_reg[23]_i_8_n_0 ),
        .I1(\irq_mask[30]_i_6_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[3] ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\irq_mask[23]_i_9_n_0 ),
        .I5(\irq_mask[23]_i_10_n_0 ),
        .O(\irq_mask[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \irq_mask[23]_i_4 
       (.I0(\cpuregs_reg[35]_34 [23]),
        .I1(\cpuregs_reg[34]_33 [23]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [23]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [23]),
        .O(\irq_mask[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[23]_i_6 
       (.I0(\cpuregs_reg[3]_2 [23]),
        .I1(\cpuregs_reg[2]_1 [23]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [23]),
        .O(\irq_mask[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[23]_i_7 
       (.I0(\cpuregs_reg[7]_6 [23]),
        .I1(\cpuregs_reg[6]_5 [23]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [23]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [23]),
        .O(\irq_mask[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[23]_i_9 
       (.I0(\cpuregs_reg[19]_18 [23]),
        .I1(\cpuregs_reg[18]_17 [23]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [23]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [23]),
        .O(\irq_mask[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \irq_mask[24]_i_1 
       (.I0(\irq_mask[24]_i_2_n_0 ),
        .I1(\irq_mask[24]_i_3_n_0 ),
        .I2(\irq_mask[31]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[24]_i_4_n_0 ),
        .O(\irq_mask[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[24]_i_10 
       (.I0(\cpuregs_reg[23]_22 [24]),
        .I1(\cpuregs_reg[22]_21 [24]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [24]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [24]),
        .O(\irq_mask[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[24]_i_11 
       (.I0(\cpuregs_reg[11]_10 [24]),
        .I1(\cpuregs_reg[10]_9 [24]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [24]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [24]),
        .O(\irq_mask[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[24]_i_12 
       (.I0(\cpuregs_reg[15]_14 [24]),
        .I1(\cpuregs_reg[14]_13 [24]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [24]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [24]),
        .O(\irq_mask[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[24]_i_13 
       (.I0(\cpuregs_reg[27]_26 [24]),
        .I1(\cpuregs_reg[26]_25 [24]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [24]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [24]),
        .O(\irq_mask[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[24]_i_14 
       (.I0(\cpuregs_reg[31]_30 [24]),
        .I1(\cpuregs_reg[30]_29 [24]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [24]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [24]),
        .O(\irq_mask[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4447000074770000)) 
    \irq_mask[24]_i_2 
       (.I0(\irq_mask_reg[24]_i_5_n_0 ),
        .I1(\decoded_rs1_reg_n_0_[3] ),
        .I2(\decoded_rs1_reg_n_0_[2] ),
        .I3(\irq_mask[24]_i_6_n_0 ),
        .I4(\irq_mask[30]_i_11_n_0 ),
        .I5(\irq_mask[24]_i_7_n_0 ),
        .O(\irq_mask[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010101313101313)) 
    \irq_mask[24]_i_3 
       (.I0(\irq_mask_reg[24]_i_8_n_0 ),
        .I1(\irq_mask[30]_i_6_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[3] ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\irq_mask[24]_i_9_n_0 ),
        .I5(\irq_mask[24]_i_10_n_0 ),
        .O(\irq_mask[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \irq_mask[24]_i_4 
       (.I0(\cpuregs_reg[35]_34 [24]),
        .I1(\cpuregs_reg[34]_33 [24]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [24]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [24]),
        .O(\irq_mask[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[24]_i_6 
       (.I0(\cpuregs_reg[3]_2 [24]),
        .I1(\cpuregs_reg[2]_1 [24]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [24]),
        .O(\irq_mask[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[24]_i_7 
       (.I0(\cpuregs_reg[7]_6 [24]),
        .I1(\cpuregs_reg[6]_5 [24]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [24]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [24]),
        .O(\irq_mask[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[24]_i_9 
       (.I0(\cpuregs_reg[19]_18 [24]),
        .I1(\cpuregs_reg[18]_17 [24]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [24]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [24]),
        .O(\irq_mask[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FFB8B8)) 
    \irq_mask[25]_i_1 
       (.I0(\irq_mask_reg[25]_i_2_n_0 ),
        .I1(\decoded_rs1_reg_n_0_[4] ),
        .I2(\irq_mask_reg[25]_i_3_n_0 ),
        .I3(\irq_mask[25]_i_4_n_0 ),
        .I4(\decoded_rs1_reg_n_0_[5] ),
        .I5(\irq_mask[31]_i_3_n_0 ),
        .O(\irq_mask[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[25]_i_10 
       (.I0(\cpuregs_reg[23]_22 [25]),
        .I1(\cpuregs_reg[22]_21 [25]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [25]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [25]),
        .O(\irq_mask[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[25]_i_11 
       (.I0(\cpuregs_reg[27]_26 [25]),
        .I1(\cpuregs_reg[26]_25 [25]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [25]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [25]),
        .O(\irq_mask[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[25]_i_12 
       (.I0(\cpuregs_reg[31]_30 [25]),
        .I1(\cpuregs_reg[30]_29 [25]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [25]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [25]),
        .O(\irq_mask[25]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[25]_i_13 
       (.I0(\cpuregs_reg[3]_2 [25]),
        .I1(\cpuregs_reg[2]_1 [25]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [25]),
        .O(\irq_mask[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[25]_i_14 
       (.I0(\cpuregs_reg[7]_6 [25]),
        .I1(\cpuregs_reg[6]_5 [25]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [25]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [25]),
        .O(\irq_mask[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[25]_i_15 
       (.I0(\cpuregs_reg[11]_10 [25]),
        .I1(\cpuregs_reg[10]_9 [25]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [25]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [25]),
        .O(\irq_mask[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[25]_i_16 
       (.I0(\cpuregs_reg[15]_14 [25]),
        .I1(\cpuregs_reg[14]_13 [25]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [25]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [25]),
        .O(\irq_mask[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \irq_mask[25]_i_4 
       (.I0(\cpuregs_reg[35]_34 [25]),
        .I1(\cpuregs_reg[34]_33 [25]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [25]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [25]),
        .O(\irq_mask[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[25]_i_9 
       (.I0(\cpuregs_reg[19]_18 [25]),
        .I1(\cpuregs_reg[18]_17 [25]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [25]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [25]),
        .O(\irq_mask[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5501000155510051)) 
    \irq_mask[26]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[26]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[26]_i_3_n_0 ),
        .I5(\irq_mask[26]_i_4_n_0 ),
        .O(\irq_mask[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[26]_i_10 
       (.I0(\cpuregs_reg[27]_26 [26]),
        .I1(\cpuregs_reg[26]_25 [26]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [26]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [26]),
        .O(\irq_mask[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[26]_i_11 
       (.I0(\cpuregs_reg[23]_22 [26]),
        .I1(\cpuregs_reg[22]_21 [26]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [26]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [26]),
        .O(\irq_mask[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[26]_i_12 
       (.I0(\cpuregs_reg[19]_18 [26]),
        .I1(\cpuregs_reg[18]_17 [26]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [26]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [26]),
        .O(\irq_mask[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[26]_i_2 
       (.I0(\irq_mask[26]_i_5_n_0 ),
        .I1(\irq_mask[26]_i_6_n_0 ),
        .I2(\irq_mask[26]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[26]_i_8_n_0 ),
        .O(\irq_mask[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[26]_i_3 
       (.I0(\cpuregs_reg[35]_34 [26]),
        .I1(\cpuregs_reg[34]_33 [26]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [26]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [26]),
        .O(\irq_mask[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[26]_i_4 
       (.I0(\irq_mask[26]_i_9_n_0 ),
        .I1(\irq_mask[26]_i_10_n_0 ),
        .I2(\irq_mask[26]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[26]_i_12_n_0 ),
        .O(\irq_mask[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[26]_i_5 
       (.I0(\cpuregs_reg[15]_14 [26]),
        .I1(\cpuregs_reg[14]_13 [26]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [26]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [26]),
        .O(\irq_mask[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[26]_i_6 
       (.I0(\cpuregs_reg[11]_10 [26]),
        .I1(\cpuregs_reg[10]_9 [26]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [26]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [26]),
        .O(\irq_mask[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[26]_i_7 
       (.I0(\cpuregs_reg[7]_6 [26]),
        .I1(\cpuregs_reg[6]_5 [26]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [26]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [26]),
        .O(\irq_mask[26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[26]_i_8 
       (.I0(\cpuregs_reg[3]_2 [26]),
        .I1(\cpuregs_reg[2]_1 [26]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [26]),
        .O(\irq_mask[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[26]_i_9 
       (.I0(\cpuregs_reg[31]_30 [26]),
        .I1(\cpuregs_reg[30]_29 [26]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [26]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [26]),
        .O(\irq_mask[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4405440044054455)) 
    \irq_mask[27]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[27]_i_2_n_0 ),
        .I2(\irq_mask[27]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\decoded_rs1_reg_n_0_[4] ),
        .I5(\irq_mask[27]_i_4_n_0 ),
        .O(\irq_mask[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[27]_i_10 
       (.I0(\cpuregs_reg[11]_10 [27]),
        .I1(\cpuregs_reg[10]_9 [27]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [27]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [27]),
        .O(\irq_mask[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[27]_i_11 
       (.I0(\cpuregs_reg[7]_6 [27]),
        .I1(\cpuregs_reg[6]_5 [27]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [27]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [27]),
        .O(\irq_mask[27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[27]_i_12 
       (.I0(\cpuregs_reg[3]_2 [27]),
        .I1(\cpuregs_reg[2]_1 [27]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [27]),
        .O(\irq_mask[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[27]_i_2 
       (.I0(\cpuregs_reg[35]_34 [27]),
        .I1(\cpuregs_reg[34]_33 [27]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [27]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [27]),
        .O(\irq_mask[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[27]_i_3 
       (.I0(\irq_mask[27]_i_5_n_0 ),
        .I1(\irq_mask[27]_i_6_n_0 ),
        .I2(\irq_mask[27]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[27]_i_8_n_0 ),
        .O(\irq_mask[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[27]_i_4 
       (.I0(\irq_mask[27]_i_9_n_0 ),
        .I1(\irq_mask[27]_i_10_n_0 ),
        .I2(\irq_mask[27]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[27]_i_12_n_0 ),
        .O(\irq_mask[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[27]_i_5 
       (.I0(\cpuregs_reg[31]_30 [27]),
        .I1(\cpuregs_reg[30]_29 [27]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [27]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [27]),
        .O(\irq_mask[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[27]_i_6 
       (.I0(\cpuregs_reg[27]_26 [27]),
        .I1(\cpuregs_reg[26]_25 [27]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [27]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [27]),
        .O(\irq_mask[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[27]_i_7 
       (.I0(\cpuregs_reg[23]_22 [27]),
        .I1(\cpuregs_reg[22]_21 [27]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [27]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [27]),
        .O(\irq_mask[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[27]_i_8 
       (.I0(\cpuregs_reg[19]_18 [27]),
        .I1(\cpuregs_reg[18]_17 [27]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [27]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [27]),
        .O(\irq_mask[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[27]_i_9 
       (.I0(\cpuregs_reg[15]_14 [27]),
        .I1(\cpuregs_reg[14]_13 [27]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [27]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [27]),
        .O(\irq_mask[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4405440044054455)) 
    \irq_mask[28]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[28]_i_2_n_0 ),
        .I2(\irq_mask[28]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\decoded_rs1_reg_n_0_[4] ),
        .I5(\irq_mask[28]_i_4_n_0 ),
        .O(\irq_mask[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[28]_i_10 
       (.I0(\cpuregs_reg[11]_10 [28]),
        .I1(\cpuregs_reg[10]_9 [28]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [28]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [28]),
        .O(\irq_mask[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[28]_i_11 
       (.I0(\cpuregs_reg[7]_6 [28]),
        .I1(\cpuregs_reg[6]_5 [28]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [28]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [28]),
        .O(\irq_mask[28]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[28]_i_12 
       (.I0(\cpuregs_reg[3]_2 [28]),
        .I1(\cpuregs_reg[2]_1 [28]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [28]),
        .O(\irq_mask[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[28]_i_2 
       (.I0(\cpuregs_reg[35]_34 [28]),
        .I1(\cpuregs_reg[34]_33 [28]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [28]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [28]),
        .O(\irq_mask[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[28]_i_3 
       (.I0(\irq_mask[28]_i_5_n_0 ),
        .I1(\irq_mask[28]_i_6_n_0 ),
        .I2(\irq_mask[28]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[28]_i_8_n_0 ),
        .O(\irq_mask[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[28]_i_4 
       (.I0(\irq_mask[28]_i_9_n_0 ),
        .I1(\irq_mask[28]_i_10_n_0 ),
        .I2(\irq_mask[28]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[28]_i_12_n_0 ),
        .O(\irq_mask[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[28]_i_5 
       (.I0(\cpuregs_reg[31]_30 [28]),
        .I1(\cpuregs_reg[30]_29 [28]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [28]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [28]),
        .O(\irq_mask[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[28]_i_6 
       (.I0(\cpuregs_reg[27]_26 [28]),
        .I1(\cpuregs_reg[26]_25 [28]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [28]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [28]),
        .O(\irq_mask[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[28]_i_7 
       (.I0(\cpuregs_reg[23]_22 [28]),
        .I1(\cpuregs_reg[22]_21 [28]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [28]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [28]),
        .O(\irq_mask[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[28]_i_8 
       (.I0(\cpuregs_reg[19]_18 [28]),
        .I1(\cpuregs_reg[18]_17 [28]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [28]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [28]),
        .O(\irq_mask[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[28]_i_9 
       (.I0(\cpuregs_reg[15]_14 [28]),
        .I1(\cpuregs_reg[14]_13 [28]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [28]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [28]),
        .O(\irq_mask[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \irq_mask[29]_i_1 
       (.I0(\irq_mask[29]_i_2_n_0 ),
        .I1(\irq_mask[29]_i_3_n_0 ),
        .I2(\irq_mask[31]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[29]_i_4_n_0 ),
        .O(\irq_mask[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[29]_i_10 
       (.I0(\cpuregs_reg[23]_22 [29]),
        .I1(\cpuregs_reg[22]_21 [29]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [29]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [29]),
        .O(\irq_mask[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[29]_i_11 
       (.I0(\cpuregs_reg[11]_10 [29]),
        .I1(\cpuregs_reg[10]_9 [29]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [29]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [29]),
        .O(\irq_mask[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[29]_i_12 
       (.I0(\cpuregs_reg[15]_14 [29]),
        .I1(\cpuregs_reg[14]_13 [29]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [29]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [29]),
        .O(\irq_mask[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[29]_i_13 
       (.I0(\cpuregs_reg[27]_26 [29]),
        .I1(\cpuregs_reg[26]_25 [29]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [29]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [29]),
        .O(\irq_mask[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[29]_i_14 
       (.I0(\cpuregs_reg[31]_30 [29]),
        .I1(\cpuregs_reg[30]_29 [29]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [29]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [29]),
        .O(\irq_mask[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4474000047770000)) 
    \irq_mask[29]_i_2 
       (.I0(\irq_mask_reg[29]_i_5_n_0 ),
        .I1(\decoded_rs1_reg_n_0_[3] ),
        .I2(\decoded_rs1_reg_n_0_[2] ),
        .I3(\irq_mask[29]_i_6_n_0 ),
        .I4(\irq_mask[30]_i_11_n_0 ),
        .I5(\irq_mask[29]_i_7_n_0 ),
        .O(\irq_mask[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010101313101313)) 
    \irq_mask[29]_i_3 
       (.I0(\irq_mask_reg[29]_i_8_n_0 ),
        .I1(\irq_mask[30]_i_6_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[3] ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\irq_mask[29]_i_9_n_0 ),
        .I5(\irq_mask[29]_i_10_n_0 ),
        .O(\irq_mask[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \irq_mask[29]_i_4 
       (.I0(\cpuregs_reg[35]_34 [29]),
        .I1(\cpuregs_reg[34]_33 [29]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [29]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [29]),
        .O(\irq_mask[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[29]_i_6 
       (.I0(\cpuregs_reg[7]_6 [29]),
        .I1(\cpuregs_reg[6]_5 [29]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [29]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [29]),
        .O(\irq_mask[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[29]_i_7 
       (.I0(\cpuregs_reg[3]_2 [29]),
        .I1(\cpuregs_reg[2]_1 [29]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [29]),
        .O(\irq_mask[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[29]_i_9 
       (.I0(\cpuregs_reg[19]_18 [29]),
        .I1(\cpuregs_reg[18]_17 [29]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [29]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [29]),
        .O(\irq_mask[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4405440044054455)) 
    \irq_mask[2]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[2]_i_2_n_0 ),
        .I2(\irq_mask[2]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\decoded_rs1_reg_n_0_[4] ),
        .I5(\irq_mask[2]_i_4_n_0 ),
        .O(\irq_mask[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[2]_i_10 
       (.I0(\cpuregs_reg[11]_10 [2]),
        .I1(\cpuregs_reg[10]_9 [2]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [2]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [2]),
        .O(\irq_mask[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[2]_i_11 
       (.I0(\cpuregs_reg[7]_6 [2]),
        .I1(\cpuregs_reg[6]_5 [2]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [2]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [2]),
        .O(\irq_mask[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[2]_i_12 
       (.I0(\cpuregs_reg[3]_2 [2]),
        .I1(\cpuregs_reg[2]_1 [2]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [2]),
        .O(\irq_mask[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[2]_i_2 
       (.I0(\cpuregs_reg[35]_34 [2]),
        .I1(\cpuregs_reg[34]_33 [2]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [2]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [2]),
        .O(\irq_mask[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[2]_i_3 
       (.I0(\irq_mask[2]_i_5_n_0 ),
        .I1(\irq_mask[2]_i_6_n_0 ),
        .I2(\irq_mask[2]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[2]_i_8_n_0 ),
        .O(\irq_mask[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[2]_i_4 
       (.I0(\irq_mask[2]_i_9_n_0 ),
        .I1(\irq_mask[2]_i_10_n_0 ),
        .I2(\irq_mask[2]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[2]_i_12_n_0 ),
        .O(\irq_mask[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[2]_i_5 
       (.I0(\cpuregs_reg[31]_30 [2]),
        .I1(\cpuregs_reg[30]_29 [2]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [2]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [2]),
        .O(\irq_mask[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[2]_i_6 
       (.I0(\cpuregs_reg[27]_26 [2]),
        .I1(\cpuregs_reg[26]_25 [2]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [2]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [2]),
        .O(\irq_mask[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[2]_i_7 
       (.I0(\cpuregs_reg[23]_22 [2]),
        .I1(\cpuregs_reg[22]_21 [2]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [2]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [2]),
        .O(\irq_mask[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[2]_i_8 
       (.I0(\cpuregs_reg[19]_18 [2]),
        .I1(\cpuregs_reg[18]_17 [2]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [2]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [2]),
        .O(\irq_mask[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[2]_i_9 
       (.I0(\cpuregs_reg[15]_14 [2]),
        .I1(\cpuregs_reg[14]_13 [2]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [2]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [2]),
        .O(\irq_mask[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \irq_mask[30]_i_1 
       (.I0(\irq_mask[30]_i_2_n_0 ),
        .I1(\irq_mask[30]_i_3_n_0 ),
        .I2(\irq_mask[31]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[30]_i_4_n_0 ),
        .O(\irq_mask[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[30]_i_10 
       (.I0(\cpuregs_reg[7]_6 [30]),
        .I1(\cpuregs_reg[6]_5 [30]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [30]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [30]),
        .O(\irq_mask[30]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \irq_mask[30]_i_11 
       (.I0(\decoded_rs1_reg_n_0_[5] ),
        .I1(\decoded_rs1_reg_n_0_[4] ),
        .O(\irq_mask[30]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[30]_i_12 
       (.I0(\cpuregs_reg[3]_2 [30]),
        .I1(\cpuregs_reg[2]_1 [30]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [30]),
        .O(\irq_mask[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[30]_i_13 
       (.I0(\cpuregs_reg[27]_26 [30]),
        .I1(\cpuregs_reg[26]_25 [30]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [30]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [30]),
        .O(\irq_mask[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[30]_i_14 
       (.I0(\cpuregs_reg[31]_30 [30]),
        .I1(\cpuregs_reg[30]_29 [30]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [30]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [30]),
        .O(\irq_mask[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[30]_i_15 
       (.I0(\cpuregs_reg[11]_10 [30]),
        .I1(\cpuregs_reg[10]_9 [30]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [30]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [30]),
        .O(\irq_mask[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[30]_i_16 
       (.I0(\cpuregs_reg[15]_14 [30]),
        .I1(\cpuregs_reg[14]_13 [30]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [30]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [30]),
        .O(\irq_mask[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h1010131010131313)) 
    \irq_mask[30]_i_2 
       (.I0(\irq_mask_reg[30]_i_5_n_0 ),
        .I1(\irq_mask[30]_i_6_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[3] ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\irq_mask[30]_i_7_n_0 ),
        .I5(\irq_mask[30]_i_8_n_0 ),
        .O(\irq_mask[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4474000047770000)) 
    \irq_mask[30]_i_3 
       (.I0(\irq_mask_reg[30]_i_9_n_0 ),
        .I1(\decoded_rs1_reg_n_0_[3] ),
        .I2(\decoded_rs1_reg_n_0_[2] ),
        .I3(\irq_mask[30]_i_10_n_0 ),
        .I4(\irq_mask[30]_i_11_n_0 ),
        .I5(\irq_mask[30]_i_12_n_0 ),
        .O(\irq_mask[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \irq_mask[30]_i_4 
       (.I0(\cpuregs_reg[35]_34 [30]),
        .I1(\cpuregs_reg[34]_33 [30]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [30]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [30]),
        .O(\irq_mask[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \irq_mask[30]_i_6 
       (.I0(\decoded_rs1_reg_n_0_[5] ),
        .I1(\decoded_rs1_reg_n_0_[4] ),
        .O(\irq_mask[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[30]_i_7 
       (.I0(\cpuregs_reg[23]_22 [30]),
        .I1(\cpuregs_reg[22]_21 [30]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [30]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [30]),
        .O(\irq_mask[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[30]_i_8 
       (.I0(\cpuregs_reg[19]_18 [30]),
        .I1(\cpuregs_reg[18]_17 [30]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [30]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [30]),
        .O(\irq_mask[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \irq_mask[31]_i_1 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(instr_maskirq),
        .O(irq_mask));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[31]_i_10 
       (.I0(\cpuregs_reg[3]_2 [31]),
        .I1(\cpuregs_reg[2]_1 [31]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [31]),
        .O(\irq_mask[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[31]_i_11 
       (.I0(\cpuregs_reg[31]_30 [31]),
        .I1(\cpuregs_reg[30]_29 [31]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [31]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [31]),
        .O(\irq_mask[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[31]_i_12 
       (.I0(\cpuregs_reg[27]_26 [31]),
        .I1(\cpuregs_reg[26]_25 [31]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [31]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [31]),
        .O(\irq_mask[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[31]_i_13 
       (.I0(\cpuregs_reg[23]_22 [31]),
        .I1(\cpuregs_reg[22]_21 [31]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [31]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [31]),
        .O(\irq_mask[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[31]_i_14 
       (.I0(\cpuregs_reg[19]_18 [31]),
        .I1(\cpuregs_reg[18]_17 [31]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [31]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [31]),
        .O(\irq_mask[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h5501000155510051)) 
    \irq_mask[31]_i_2 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[31]_i_4_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[31]_i_5_n_0 ),
        .I5(\irq_mask[31]_i_6_n_0 ),
        .O(\irq_mask[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \irq_mask[31]_i_3 
       (.I0(\decoded_rs1_reg_n_0_[2] ),
        .I1(\decoded_rs1_reg_n_0_[3] ),
        .I2(\decoded_rs1_reg_n_0_[5] ),
        .I3(\decoded_rs1_reg_n_0_[4] ),
        .I4(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I5(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .O(\irq_mask[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[31]_i_4 
       (.I0(\irq_mask[31]_i_7_n_0 ),
        .I1(\irq_mask[31]_i_8_n_0 ),
        .I2(\irq_mask[31]_i_9_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[31]_i_10_n_0 ),
        .O(\irq_mask[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[31]_i_5 
       (.I0(\cpuregs_reg[35]_34 [31]),
        .I1(\cpuregs_reg[34]_33 [31]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[33]_32 [31]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[32]_31 [31]),
        .O(\irq_mask[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[31]_i_6 
       (.I0(\irq_mask[31]_i_11_n_0 ),
        .I1(\irq_mask[31]_i_12_n_0 ),
        .I2(\irq_mask[31]_i_13_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[31]_i_14_n_0 ),
        .O(\irq_mask[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[31]_i_7 
       (.I0(\cpuregs_reg[15]_14 [31]),
        .I1(\cpuregs_reg[14]_13 [31]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [31]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [31]),
        .O(\irq_mask[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[31]_i_8 
       (.I0(\cpuregs_reg[11]_10 [31]),
        .I1(\cpuregs_reg[10]_9 [31]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [31]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [31]),
        .O(\irq_mask[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[31]_i_9 
       (.I0(\cpuregs_reg[7]_6 [31]),
        .I1(\cpuregs_reg[6]_5 [31]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [31]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [31]),
        .O(\irq_mask[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5510001055150015)) 
    \irq_mask[3]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[3]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[3]_i_3_n_0 ),
        .I5(\irq_mask[3]_i_4_n_0 ),
        .O(\irq_mask[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[3]_i_10 
       (.I0(\cpuregs_reg[11]_10 [3]),
        .I1(\cpuregs_reg[10]_9 [3]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [3]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [3]),
        .O(\irq_mask[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[3]_i_11 
       (.I0(\cpuregs_reg[7]_6 [3]),
        .I1(\cpuregs_reg[6]_5 [3]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [3]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [3]),
        .O(\irq_mask[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[3]_i_12 
       (.I0(\cpuregs_reg[3]_2 [3]),
        .I1(\cpuregs_reg[2]_1 [3]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [3]),
        .O(\irq_mask[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[3]_i_2 
       (.I0(\irq_mask[3]_i_5_n_0 ),
        .I1(\irq_mask[3]_i_6_n_0 ),
        .I2(\irq_mask[3]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[3]_i_8_n_0 ),
        .O(\irq_mask[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[3]_i_3 
       (.I0(\cpuregs_reg[35]_34 [3]),
        .I1(\cpuregs_reg[34]_33 [3]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [3]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [3]),
        .O(\irq_mask[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[3]_i_4 
       (.I0(\irq_mask[3]_i_9_n_0 ),
        .I1(\irq_mask[3]_i_10_n_0 ),
        .I2(\irq_mask[3]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[3]_i_12_n_0 ),
        .O(\irq_mask[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[3]_i_5 
       (.I0(\cpuregs_reg[31]_30 [3]),
        .I1(\cpuregs_reg[30]_29 [3]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [3]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [3]),
        .O(\irq_mask[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[3]_i_6 
       (.I0(\cpuregs_reg[27]_26 [3]),
        .I1(\cpuregs_reg[26]_25 [3]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [3]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [3]),
        .O(\irq_mask[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[3]_i_7 
       (.I0(\cpuregs_reg[23]_22 [3]),
        .I1(\cpuregs_reg[22]_21 [3]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [3]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [3]),
        .O(\irq_mask[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[3]_i_8 
       (.I0(\cpuregs_reg[19]_18 [3]),
        .I1(\cpuregs_reg[18]_17 [3]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [3]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [3]),
        .O(\irq_mask[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[3]_i_9 
       (.I0(\cpuregs_reg[15]_14 [3]),
        .I1(\cpuregs_reg[14]_13 [3]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [3]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [3]),
        .O(\irq_mask[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5501000155510051)) 
    \irq_mask[4]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[4]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[4]_i_3_n_0 ),
        .I5(\irq_mask[4]_i_4_n_0 ),
        .O(\irq_mask[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[4]_i_10 
       (.I0(\cpuregs_reg[27]_26 [4]),
        .I1(\cpuregs_reg[26]_25 [4]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [4]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [4]),
        .O(\irq_mask[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[4]_i_11 
       (.I0(\cpuregs_reg[23]_22 [4]),
        .I1(\cpuregs_reg[22]_21 [4]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [4]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [4]),
        .O(\irq_mask[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[4]_i_12 
       (.I0(\cpuregs_reg[19]_18 [4]),
        .I1(\cpuregs_reg[18]_17 [4]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [4]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [4]),
        .O(\irq_mask[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[4]_i_2 
       (.I0(\irq_mask[4]_i_5_n_0 ),
        .I1(\irq_mask[4]_i_6_n_0 ),
        .I2(\irq_mask[4]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[4]_i_8_n_0 ),
        .O(\irq_mask[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[4]_i_3 
       (.I0(\cpuregs_reg[35]_34 [4]),
        .I1(\cpuregs_reg[34]_33 [4]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [4]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [4]),
        .O(\irq_mask[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[4]_i_4 
       (.I0(\irq_mask[4]_i_9_n_0 ),
        .I1(\irq_mask[4]_i_10_n_0 ),
        .I2(\irq_mask[4]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[4]_i_12_n_0 ),
        .O(\irq_mask[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[4]_i_5 
       (.I0(\cpuregs_reg[15]_14 [4]),
        .I1(\cpuregs_reg[14]_13 [4]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [4]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [4]),
        .O(\irq_mask[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[4]_i_6 
       (.I0(\cpuregs_reg[11]_10 [4]),
        .I1(\cpuregs_reg[10]_9 [4]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [4]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [4]),
        .O(\irq_mask[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[4]_i_7 
       (.I0(\cpuregs_reg[7]_6 [4]),
        .I1(\cpuregs_reg[6]_5 [4]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [4]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [4]),
        .O(\irq_mask[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[4]_i_8 
       (.I0(\cpuregs_reg[3]_2 [4]),
        .I1(\cpuregs_reg[2]_1 [4]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [4]),
        .O(\irq_mask[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[4]_i_9 
       (.I0(\cpuregs_reg[31]_30 [4]),
        .I1(\cpuregs_reg[30]_29 [4]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [4]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [4]),
        .O(\irq_mask[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5501000155510051)) 
    \irq_mask[5]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[5]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[5]_i_3_n_0 ),
        .I5(\irq_mask[5]_i_4_n_0 ),
        .O(\irq_mask[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[5]_i_10 
       (.I0(\cpuregs_reg[27]_26 [5]),
        .I1(\cpuregs_reg[26]_25 [5]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [5]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [5]),
        .O(\irq_mask[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[5]_i_11 
       (.I0(\cpuregs_reg[23]_22 [5]),
        .I1(\cpuregs_reg[22]_21 [5]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [5]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [5]),
        .O(\irq_mask[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[5]_i_12 
       (.I0(\cpuregs_reg[19]_18 [5]),
        .I1(\cpuregs_reg[18]_17 [5]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [5]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [5]),
        .O(\irq_mask[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[5]_i_2 
       (.I0(\irq_mask[5]_i_5_n_0 ),
        .I1(\irq_mask[5]_i_6_n_0 ),
        .I2(\irq_mask[5]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[5]_i_8_n_0 ),
        .O(\irq_mask[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[5]_i_3 
       (.I0(\cpuregs_reg[35]_34 [5]),
        .I1(\cpuregs_reg[34]_33 [5]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [5]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [5]),
        .O(\irq_mask[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[5]_i_4 
       (.I0(\irq_mask[5]_i_9_n_0 ),
        .I1(\irq_mask[5]_i_10_n_0 ),
        .I2(\irq_mask[5]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[5]_i_12_n_0 ),
        .O(\irq_mask[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[5]_i_5 
       (.I0(\cpuregs_reg[15]_14 [5]),
        .I1(\cpuregs_reg[14]_13 [5]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [5]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [5]),
        .O(\irq_mask[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[5]_i_6 
       (.I0(\cpuregs_reg[11]_10 [5]),
        .I1(\cpuregs_reg[10]_9 [5]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [5]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [5]),
        .O(\irq_mask[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[5]_i_7 
       (.I0(\cpuregs_reg[7]_6 [5]),
        .I1(\cpuregs_reg[6]_5 [5]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [5]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [5]),
        .O(\irq_mask[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[5]_i_8 
       (.I0(\cpuregs_reg[3]_2 [5]),
        .I1(\cpuregs_reg[2]_1 [5]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [5]),
        .O(\irq_mask[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[5]_i_9 
       (.I0(\cpuregs_reg[31]_30 [5]),
        .I1(\cpuregs_reg[30]_29 [5]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [5]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [5]),
        .O(\irq_mask[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \irq_mask[6]_i_1 
       (.I0(\irq_mask[6]_i_2_n_0 ),
        .I1(\irq_mask[6]_i_3_n_0 ),
        .I2(\irq_mask[31]_i_3_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[6]_i_4_n_0 ),
        .O(\irq_mask[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[6]_i_10 
       (.I0(\cpuregs_reg[23]_22 [6]),
        .I1(\cpuregs_reg[22]_21 [6]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[21]_20 [6]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[20]_19 [6]),
        .O(\irq_mask[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[6]_i_11 
       (.I0(\cpuregs_reg[11]_10 [6]),
        .I1(\cpuregs_reg[10]_9 [6]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[9]_8 [6]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[8]_7 [6]),
        .O(\irq_mask[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[6]_i_12 
       (.I0(\cpuregs_reg[15]_14 [6]),
        .I1(\cpuregs_reg[14]_13 [6]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[13]_12 [6]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[12]_11 [6]),
        .O(\irq_mask[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[6]_i_13 
       (.I0(\cpuregs_reg[27]_26 [6]),
        .I1(\cpuregs_reg[26]_25 [6]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[25]_24 [6]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[24]_23 [6]),
        .O(\irq_mask[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[6]_i_14 
       (.I0(\cpuregs_reg[31]_30 [6]),
        .I1(\cpuregs_reg[30]_29 [6]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [6]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [6]),
        .O(\irq_mask[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4474000047770000)) 
    \irq_mask[6]_i_2 
       (.I0(\irq_mask_reg[6]_i_5_n_0 ),
        .I1(\decoded_rs1_reg_n_0_[3] ),
        .I2(\decoded_rs1_reg_n_0_[2] ),
        .I3(\irq_mask[6]_i_6_n_0 ),
        .I4(\irq_mask[30]_i_11_n_0 ),
        .I5(\irq_mask[6]_i_7_n_0 ),
        .O(\irq_mask[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010101313101313)) 
    \irq_mask[6]_i_3 
       (.I0(\irq_mask_reg[6]_i_8_n_0 ),
        .I1(\irq_mask[30]_i_6_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[3] ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\irq_mask[6]_i_9_n_0 ),
        .I5(\irq_mask[6]_i_10_n_0 ),
        .O(\irq_mask[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \irq_mask[6]_i_4 
       (.I0(\cpuregs_reg[35]_34 [6]),
        .I1(\cpuregs_reg[34]_33 [6]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [6]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [6]),
        .O(\irq_mask[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[6]_i_6 
       (.I0(\cpuregs_reg[7]_6 [6]),
        .I1(\cpuregs_reg[6]_5 [6]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[5]_4 [6]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[4]_3 [6]),
        .O(\irq_mask[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[6]_i_7 
       (.I0(\cpuregs_reg[3]_2 [6]),
        .I1(\cpuregs_reg[2]_1 [6]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\decoded_rs1_reg_n_0_[0] ),
        .I4(\cpuregs_reg[1]_0 [6]),
        .O(\irq_mask[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[6]_i_9 
       (.I0(\cpuregs_reg[19]_18 [6]),
        .I1(\cpuregs_reg[18]_17 [6]),
        .I2(\decoded_rs1_reg_n_0_[1] ),
        .I3(\cpuregs_reg[17]_16 [6]),
        .I4(\decoded_rs1_reg_n_0_[0] ),
        .I5(\cpuregs_reg[16]_15 [6]),
        .O(\irq_mask[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5501000155510051)) 
    \irq_mask[7]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[7]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[7]_i_3_n_0 ),
        .I5(\irq_mask[7]_i_4_n_0 ),
        .O(\irq_mask[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[7]_i_10 
       (.I0(\cpuregs_reg[27]_26 [7]),
        .I1(\cpuregs_reg[26]_25 [7]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [7]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [7]),
        .O(\irq_mask[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[7]_i_11 
       (.I0(\cpuregs_reg[23]_22 [7]),
        .I1(\cpuregs_reg[22]_21 [7]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [7]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [7]),
        .O(\irq_mask[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[7]_i_12 
       (.I0(\cpuregs_reg[19]_18 [7]),
        .I1(\cpuregs_reg[18]_17 [7]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [7]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [7]),
        .O(\irq_mask[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[7]_i_2 
       (.I0(\irq_mask[7]_i_5_n_0 ),
        .I1(\irq_mask[7]_i_6_n_0 ),
        .I2(\irq_mask[7]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[7]_i_8_n_0 ),
        .O(\irq_mask[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[7]_i_3 
       (.I0(\cpuregs_reg[35]_34 [7]),
        .I1(\cpuregs_reg[34]_33 [7]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [7]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [7]),
        .O(\irq_mask[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[7]_i_4 
       (.I0(\irq_mask[7]_i_9_n_0 ),
        .I1(\irq_mask[7]_i_10_n_0 ),
        .I2(\irq_mask[7]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[7]_i_12_n_0 ),
        .O(\irq_mask[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[7]_i_5 
       (.I0(\cpuregs_reg[15]_14 [7]),
        .I1(\cpuregs_reg[14]_13 [7]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [7]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [7]),
        .O(\irq_mask[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[7]_i_6 
       (.I0(\cpuregs_reg[11]_10 [7]),
        .I1(\cpuregs_reg[10]_9 [7]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [7]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [7]),
        .O(\irq_mask[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[7]_i_7 
       (.I0(\cpuregs_reg[7]_6 [7]),
        .I1(\cpuregs_reg[6]_5 [7]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [7]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [7]),
        .O(\irq_mask[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[7]_i_8 
       (.I0(\cpuregs_reg[3]_2 [7]),
        .I1(\cpuregs_reg[2]_1 [7]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [7]),
        .O(\irq_mask[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[7]_i_9 
       (.I0(\cpuregs_reg[31]_30 [7]),
        .I1(\cpuregs_reg[30]_29 [7]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [7]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [7]),
        .O(\irq_mask[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5501000155510051)) 
    \irq_mask[8]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[8]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[8]_i_3_n_0 ),
        .I5(\irq_mask[8]_i_4_n_0 ),
        .O(\irq_mask[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[8]_i_10 
       (.I0(\cpuregs_reg[27]_26 [8]),
        .I1(\cpuregs_reg[26]_25 [8]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [8]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [8]),
        .O(\irq_mask[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[8]_i_11 
       (.I0(\cpuregs_reg[23]_22 [8]),
        .I1(\cpuregs_reg[22]_21 [8]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [8]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [8]),
        .O(\irq_mask[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[8]_i_12 
       (.I0(\cpuregs_reg[19]_18 [8]),
        .I1(\cpuregs_reg[18]_17 [8]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [8]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [8]),
        .O(\irq_mask[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[8]_i_2 
       (.I0(\irq_mask[8]_i_5_n_0 ),
        .I1(\irq_mask[8]_i_6_n_0 ),
        .I2(\irq_mask[8]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[8]_i_8_n_0 ),
        .O(\irq_mask[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[8]_i_3 
       (.I0(\cpuregs_reg[35]_34 [8]),
        .I1(\cpuregs_reg[34]_33 [8]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [8]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [8]),
        .O(\irq_mask[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[8]_i_4 
       (.I0(\irq_mask[8]_i_9_n_0 ),
        .I1(\irq_mask[8]_i_10_n_0 ),
        .I2(\irq_mask[8]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[8]_i_12_n_0 ),
        .O(\irq_mask[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[8]_i_5 
       (.I0(\cpuregs_reg[15]_14 [8]),
        .I1(\cpuregs_reg[14]_13 [8]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [8]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [8]),
        .O(\irq_mask[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[8]_i_6 
       (.I0(\cpuregs_reg[11]_10 [8]),
        .I1(\cpuregs_reg[10]_9 [8]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [8]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [8]),
        .O(\irq_mask[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[8]_i_7 
       (.I0(\cpuregs_reg[7]_6 [8]),
        .I1(\cpuregs_reg[6]_5 [8]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [8]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [8]),
        .O(\irq_mask[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[8]_i_8 
       (.I0(\cpuregs_reg[3]_2 [8]),
        .I1(\cpuregs_reg[2]_1 [8]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [8]),
        .O(\irq_mask[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[8]_i_9 
       (.I0(\cpuregs_reg[31]_30 [8]),
        .I1(\cpuregs_reg[30]_29 [8]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [8]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [8]),
        .O(\irq_mask[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5510001055150015)) 
    \irq_mask[9]_i_1 
       (.I0(\irq_mask[31]_i_3_n_0 ),
        .I1(\irq_mask[9]_i_2_n_0 ),
        .I2(\decoded_rs1_reg_n_0_[4] ),
        .I3(\decoded_rs1_reg_n_0_[5] ),
        .I4(\irq_mask[9]_i_3_n_0 ),
        .I5(\irq_mask[9]_i_4_n_0 ),
        .O(\irq_mask[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[9]_i_10 
       (.I0(\cpuregs_reg[11]_10 [9]),
        .I1(\cpuregs_reg[10]_9 [9]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [9]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [9]),
        .O(\irq_mask[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[9]_i_11 
       (.I0(\cpuregs_reg[7]_6 [9]),
        .I1(\cpuregs_reg[6]_5 [9]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [9]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [9]),
        .O(\irq_mask[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \irq_mask[9]_i_12 
       (.I0(\cpuregs_reg[3]_2 [9]),
        .I1(\cpuregs_reg[2]_1 [9]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\decoded_rs1_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [9]),
        .O(\irq_mask[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[9]_i_2 
       (.I0(\irq_mask[9]_i_5_n_0 ),
        .I1(\irq_mask[9]_i_6_n_0 ),
        .I2(\irq_mask[9]_i_7_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[9]_i_8_n_0 ),
        .O(\irq_mask[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[9]_i_3 
       (.I0(\cpuregs_reg[35]_34 [9]),
        .I1(\cpuregs_reg[34]_33 [9]),
        .I2(\decoded_rs1_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[33]_32 [9]),
        .I4(\decoded_rs1_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[32]_31 [9]),
        .O(\irq_mask[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55330F0055330FFF)) 
    \irq_mask[9]_i_4 
       (.I0(\irq_mask[9]_i_9_n_0 ),
        .I1(\irq_mask[9]_i_10_n_0 ),
        .I2(\irq_mask[9]_i_11_n_0 ),
        .I3(\decoded_rs1_reg_n_0_[2] ),
        .I4(\decoded_rs1_reg_n_0_[3] ),
        .I5(\irq_mask[9]_i_12_n_0 ),
        .O(\irq_mask[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[9]_i_5 
       (.I0(\cpuregs_reg[31]_30 [9]),
        .I1(\cpuregs_reg[30]_29 [9]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [9]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [9]),
        .O(\irq_mask[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[9]_i_6 
       (.I0(\cpuregs_reg[27]_26 [9]),
        .I1(\cpuregs_reg[26]_25 [9]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [9]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [9]),
        .O(\irq_mask[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[9]_i_7 
       (.I0(\cpuregs_reg[23]_22 [9]),
        .I1(\cpuregs_reg[22]_21 [9]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [9]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [9]),
        .O(\irq_mask[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[9]_i_8 
       (.I0(\cpuregs_reg[19]_18 [9]),
        .I1(\cpuregs_reg[18]_17 [9]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [9]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [9]),
        .O(\irq_mask[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \irq_mask[9]_i_9 
       (.I0(\cpuregs_reg[15]_14 [9]),
        .I1(\cpuregs_reg[14]_13 [9]),
        .I2(\decoded_rs1_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [9]),
        .I4(\decoded_rs1_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [9]),
        .O(\irq_mask[9]_i_9_n_0 ));
  FDSE \irq_mask_reg[0] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[0]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[0] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[10] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[10]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[10] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[11] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[11]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[11] ),
        .S(clear_prefetched_high_word2));
  MUXF8 \irq_mask_reg[11]_i_2 
       (.I0(\irq_mask_reg[11]_i_5_n_0 ),
        .I1(\irq_mask_reg[11]_i_6_n_0 ),
        .O(\irq_mask_reg[11]_i_2_n_0 ),
        .S(\decoded_rs1_reg_n_0_[3] ));
  MUXF8 \irq_mask_reg[11]_i_3 
       (.I0(\irq_mask_reg[11]_i_7_n_0 ),
        .I1(\irq_mask_reg[11]_i_8_n_0 ),
        .O(\irq_mask_reg[11]_i_3_n_0 ),
        .S(\decoded_rs1_reg_n_0_[3] ));
  MUXF7 \irq_mask_reg[11]_i_5 
       (.I0(\irq_mask[11]_i_9_n_0 ),
        .I1(\irq_mask[11]_i_10_n_0 ),
        .O(\irq_mask_reg[11]_i_5_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[11]_i_6 
       (.I0(\irq_mask[11]_i_11_n_0 ),
        .I1(\irq_mask[11]_i_12_n_0 ),
        .O(\irq_mask_reg[11]_i_6_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[11]_i_7 
       (.I0(\irq_mask[11]_i_13_n_0 ),
        .I1(\irq_mask[11]_i_14_n_0 ),
        .O(\irq_mask_reg[11]_i_7_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[11]_i_8 
       (.I0(\irq_mask[11]_i_15_n_0 ),
        .I1(\irq_mask[11]_i_16_n_0 ),
        .O(\irq_mask_reg[11]_i_8_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  FDSE \irq_mask_reg[12] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[12]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[12] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[13] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[13]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[13] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[14] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[14]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[14] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[15] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[15]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[15] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[16] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[16]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[16] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[17] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[17]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[17] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[18] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[18]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[18] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[19] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[19]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[19] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[1] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[1]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[1] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[20] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[20]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[20] ),
        .S(clear_prefetched_high_word2));
  MUXF7 \irq_mask_reg[20]_i_5 
       (.I0(\irq_mask[20]_i_11_n_0 ),
        .I1(\irq_mask[20]_i_12_n_0 ),
        .O(\irq_mask_reg[20]_i_5_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[20]_i_8 
       (.I0(\irq_mask[20]_i_13_n_0 ),
        .I1(\irq_mask[20]_i_14_n_0 ),
        .O(\irq_mask_reg[20]_i_8_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  FDSE \irq_mask_reg[21] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[21]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[21] ),
        .S(clear_prefetched_high_word2));
  MUXF7 \irq_mask_reg[21]_i_5 
       (.I0(\irq_mask[21]_i_11_n_0 ),
        .I1(\irq_mask[21]_i_12_n_0 ),
        .O(\irq_mask_reg[21]_i_5_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[21]_i_8 
       (.I0(\irq_mask[21]_i_13_n_0 ),
        .I1(\irq_mask[21]_i_14_n_0 ),
        .O(\irq_mask_reg[21]_i_8_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  FDSE \irq_mask_reg[22] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[22]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[22] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[23] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[23]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[23] ),
        .S(clear_prefetched_high_word2));
  MUXF7 \irq_mask_reg[23]_i_5 
       (.I0(\irq_mask[23]_i_11_n_0 ),
        .I1(\irq_mask[23]_i_12_n_0 ),
        .O(\irq_mask_reg[23]_i_5_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[23]_i_8 
       (.I0(\irq_mask[23]_i_13_n_0 ),
        .I1(\irq_mask[23]_i_14_n_0 ),
        .O(\irq_mask_reg[23]_i_8_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  FDSE \irq_mask_reg[24] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[24]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[24] ),
        .S(clear_prefetched_high_word2));
  MUXF7 \irq_mask_reg[24]_i_5 
       (.I0(\irq_mask[24]_i_11_n_0 ),
        .I1(\irq_mask[24]_i_12_n_0 ),
        .O(\irq_mask_reg[24]_i_5_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[24]_i_8 
       (.I0(\irq_mask[24]_i_13_n_0 ),
        .I1(\irq_mask[24]_i_14_n_0 ),
        .O(\irq_mask_reg[24]_i_8_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  FDSE \irq_mask_reg[25] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[25]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[25] ),
        .S(clear_prefetched_high_word2));
  MUXF8 \irq_mask_reg[25]_i_2 
       (.I0(\irq_mask_reg[25]_i_5_n_0 ),
        .I1(\irq_mask_reg[25]_i_6_n_0 ),
        .O(\irq_mask_reg[25]_i_2_n_0 ),
        .S(\decoded_rs1_reg_n_0_[3] ));
  MUXF8 \irq_mask_reg[25]_i_3 
       (.I0(\irq_mask_reg[25]_i_7_n_0 ),
        .I1(\irq_mask_reg[25]_i_8_n_0 ),
        .O(\irq_mask_reg[25]_i_3_n_0 ),
        .S(\decoded_rs1_reg_n_0_[3] ));
  MUXF7 \irq_mask_reg[25]_i_5 
       (.I0(\irq_mask[25]_i_9_n_0 ),
        .I1(\irq_mask[25]_i_10_n_0 ),
        .O(\irq_mask_reg[25]_i_5_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[25]_i_6 
       (.I0(\irq_mask[25]_i_11_n_0 ),
        .I1(\irq_mask[25]_i_12_n_0 ),
        .O(\irq_mask_reg[25]_i_6_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[25]_i_7 
       (.I0(\irq_mask[25]_i_13_n_0 ),
        .I1(\irq_mask[25]_i_14_n_0 ),
        .O(\irq_mask_reg[25]_i_7_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[25]_i_8 
       (.I0(\irq_mask[25]_i_15_n_0 ),
        .I1(\irq_mask[25]_i_16_n_0 ),
        .O(\irq_mask_reg[25]_i_8_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  FDSE \irq_mask_reg[26] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[26]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[26] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[27] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[27]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[27] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[28] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[28]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[28] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[29] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[29]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[29] ),
        .S(clear_prefetched_high_word2));
  MUXF7 \irq_mask_reg[29]_i_5 
       (.I0(\irq_mask[29]_i_11_n_0 ),
        .I1(\irq_mask[29]_i_12_n_0 ),
        .O(\irq_mask_reg[29]_i_5_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[29]_i_8 
       (.I0(\irq_mask[29]_i_13_n_0 ),
        .I1(\irq_mask[29]_i_14_n_0 ),
        .O(\irq_mask_reg[29]_i_8_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  FDSE \irq_mask_reg[2] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[2]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[2] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[30] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[30]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[30] ),
        .S(clear_prefetched_high_word2));
  MUXF7 \irq_mask_reg[30]_i_5 
       (.I0(\irq_mask[30]_i_13_n_0 ),
        .I1(\irq_mask[30]_i_14_n_0 ),
        .O(\irq_mask_reg[30]_i_5_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[30]_i_9 
       (.I0(\irq_mask[30]_i_15_n_0 ),
        .I1(\irq_mask[30]_i_16_n_0 ),
        .O(\irq_mask_reg[30]_i_9_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  FDSE \irq_mask_reg[31] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[31]_i_2_n_0 ),
        .Q(\irq_mask_reg_n_0_[31] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[3] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[3]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[3] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[4] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[4]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[4] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[5] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[5]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[5] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[6] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[6]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[6] ),
        .S(clear_prefetched_high_word2));
  MUXF7 \irq_mask_reg[6]_i_5 
       (.I0(\irq_mask[6]_i_11_n_0 ),
        .I1(\irq_mask[6]_i_12_n_0 ),
        .O(\irq_mask_reg[6]_i_5_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  MUXF7 \irq_mask_reg[6]_i_8 
       (.I0(\irq_mask[6]_i_13_n_0 ),
        .I1(\irq_mask[6]_i_14_n_0 ),
        .O(\irq_mask_reg[6]_i_8_n_0 ),
        .S(\decoded_rs1_reg_n_0_[2] ));
  FDSE \irq_mask_reg[7] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[7]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[7] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[8] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[8]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[8] ),
        .S(clear_prefetched_high_word2));
  FDSE \irq_mask_reg[9] 
       (.C(clk),
        .CE(irq_mask),
        .D(\irq_mask[9]_i_1_n_0 ),
        .Q(\irq_mask_reg_n_0_[9] ),
        .S(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h88080808)) 
    \irq_pending[0]_i_1 
       (.I0(\irq_pending[0]_i_2_n_0 ),
        .I1(resetn),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(\irq_mask_reg_n_0_[0] ),
        .I4(\cpu_state_reg_n_0_[6] ),
        .O(\irq_pending[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEEEEEEEEEE)) 
    \irq_pending[0]_i_2 
       (.I0(irq[0]),
        .I1(irq_pending[0]),
        .I2(\timer[31]_i_4_n_0 ),
        .I3(\timer_reg_n_0_[0] ),
        .I4(\timer[31]_i_5_n_0 ),
        .I5(\timer[31]_i_3_n_0 ),
        .O(\irq_pending[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[10]_i_1 
       (.I0(\irq_mask_reg_n_0_[10] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[10]),
        .I5(irq[10]),
        .O(\irq_pending[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[11]_i_1 
       (.I0(\irq_mask_reg_n_0_[11] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[11]),
        .I5(irq[11]),
        .O(\irq_pending[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[12]_i_1 
       (.I0(\irq_mask_reg_n_0_[12] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[12]),
        .I5(irq[12]),
        .O(\irq_pending[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[13]_i_1 
       (.I0(\irq_mask_reg_n_0_[13] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[13]),
        .I5(irq[13]),
        .O(\irq_pending[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[14]_i_1 
       (.I0(\irq_mask_reg_n_0_[14] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[14]),
        .I5(irq[14]),
        .O(\irq_pending[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[15]_i_1 
       (.I0(\irq_mask_reg_n_0_[15] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[15]),
        .I5(irq[15]),
        .O(\irq_pending[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[16]_i_1 
       (.I0(\irq_mask_reg_n_0_[16] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[16]),
        .I5(irq[16]),
        .O(\irq_pending[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[17]_i_1 
       (.I0(\irq_mask_reg_n_0_[17] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[17]),
        .I5(irq[17]),
        .O(\irq_pending[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[18]_i_1 
       (.I0(\irq_mask_reg_n_0_[18] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[18]),
        .I5(irq[18]),
        .O(\irq_pending[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[19]_i_1 
       (.I0(\irq_mask_reg_n_0_[19] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[19]),
        .I5(irq[19]),
        .O(\irq_pending[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    \irq_pending[1]_i_1 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(resetn),
        .I2(dbg_ascii_instr_inferred_i_73_n_0),
        .I3(\irq_mask_reg_n_0_[1] ),
        .I4(irq_active_reg_n_0),
        .I5(\irq_pending[1]_i_2_n_0 ),
        .O(\irq_pending[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[1]_i_2 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\irq_mask_reg_n_0_[1] ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[1]),
        .I5(irq[1]),
        .O(\irq_pending[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[20]_i_1 
       (.I0(\irq_mask_reg_n_0_[20] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[20]),
        .I5(irq[20]),
        .O(\irq_pending[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[21]_i_1 
       (.I0(\irq_mask_reg_n_0_[21] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[21]),
        .I5(irq[21]),
        .O(\irq_pending[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[22]_i_1 
       (.I0(\irq_mask_reg_n_0_[22] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[22]),
        .I5(irq[22]),
        .O(\irq_pending[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[23]_i_1 
       (.I0(\irq_mask_reg_n_0_[23] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[23]),
        .I5(irq[23]),
        .O(\irq_pending[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[24]_i_1 
       (.I0(\irq_mask_reg_n_0_[24] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[24]),
        .I5(irq[24]),
        .O(\irq_pending[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[25]_i_1 
       (.I0(\irq_mask_reg_n_0_[25] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[25]),
        .I5(irq[25]),
        .O(\irq_pending[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[26]_i_1 
       (.I0(\irq_mask_reg_n_0_[26] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[26]),
        .I5(irq[26]),
        .O(\irq_pending[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[27]_i_1 
       (.I0(\irq_mask_reg_n_0_[27] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[27]),
        .I5(irq[27]),
        .O(\irq_pending[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[28]_i_1 
       (.I0(\irq_mask_reg_n_0_[28] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[28]),
        .I5(irq[28]),
        .O(\irq_pending[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[29]_i_1 
       (.I0(\irq_mask_reg_n_0_[29] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[29]),
        .I5(irq[29]),
        .O(\irq_pending[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h45454545050505FF)) 
    \irq_pending[2]_i_1 
       (.I0(\irq_pending[2]_i_2_n_0 ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(\irq_pending[2]_i_3_n_0 ),
        .I4(irq_active_reg_n_0),
        .I5(\irq_mask_reg_n_0_[2] ),
        .O(\irq_pending[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \irq_pending[2]_i_2 
       (.I0(irq[2]),
        .I1(irq_pending[2]),
        .I2(resetn),
        .O(\irq_pending[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h15FF)) 
    \irq_pending[2]_i_3 
       (.I0(\cpu_state[7]_i_7_n_0 ),
        .I1(mem_do_rinst_reg_n_0),
        .I2(\reg_pc_reg_n_0_[0] ),
        .I3(resetn),
        .O(\irq_pending[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[30]_i_1 
       (.I0(\irq_mask_reg_n_0_[30] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[30]),
        .I5(irq[30]),
        .O(\irq_pending[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[31]_i_1 
       (.I0(\irq_mask_reg_n_0_[31] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[31]),
        .I5(irq[31]),
        .O(\irq_pending[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \irq_pending[31]_i_2 
       (.I0(\irq_state_reg_n_0_[0] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(latched_branch_reg_n_0),
        .I3(latched_store_reg_n_0),
        .I4(\cpu_state_reg_n_0_[6] ),
        .O(\irq_pending[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000444444444)) 
    \irq_pending[31]_i_3 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\irq_pending[31]_i_4_n_0 ),
        .I2(latched_store_reg_n_0),
        .I3(latched_branch_reg_n_0),
        .I4(\eoi[31]_i_3_n_0 ),
        .I5(\cpu_state_reg_n_0_[6] ),
        .O(\irq_pending[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \irq_pending[31]_i_4 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state_reg_n_0_[7] ),
        .O(\irq_pending[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[3]_i_1 
       (.I0(\irq_mask_reg_n_0_[3] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[3]),
        .I5(irq[3]),
        .O(\irq_pending[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[4]_i_1 
       (.I0(\irq_mask_reg_n_0_[4] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[4]),
        .I5(irq[4]),
        .O(\irq_pending[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[5]_i_1 
       (.I0(\irq_mask_reg_n_0_[5] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[5]),
        .I5(irq[5]),
        .O(\irq_pending[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[6]_i_1 
       (.I0(\irq_mask_reg_n_0_[6] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[6]),
        .I5(irq[6]),
        .O(\irq_pending[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[7]_i_1 
       (.I0(\irq_mask_reg_n_0_[7] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[7]),
        .I5(irq[7]),
        .O(\irq_pending[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[8]_i_1 
       (.I0(\irq_mask_reg_n_0_[8] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[8]),
        .I5(irq[8]),
        .O(\irq_pending[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F008F008F000000)) 
    \irq_pending[9]_i_1 
       (.I0(\irq_mask_reg_n_0_[9] ),
        .I1(\irq_pending[31]_i_2_n_0 ),
        .I2(\irq_pending[31]_i_3_n_0 ),
        .I3(resetn),
        .I4(irq_pending[9]),
        .I5(irq[9]),
        .O(\irq_pending[9]_i_1_n_0 ));
  FDRE \irq_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[0]_i_1_n_0 ),
        .Q(irq_pending[0]),
        .R(1'b0));
  FDRE \irq_pending_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[10]_i_1_n_0 ),
        .Q(irq_pending[10]),
        .R(1'b0));
  FDRE \irq_pending_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[11]_i_1_n_0 ),
        .Q(irq_pending[11]),
        .R(1'b0));
  FDRE \irq_pending_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[12]_i_1_n_0 ),
        .Q(irq_pending[12]),
        .R(1'b0));
  FDRE \irq_pending_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[13]_i_1_n_0 ),
        .Q(irq_pending[13]),
        .R(1'b0));
  FDRE \irq_pending_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[14]_i_1_n_0 ),
        .Q(irq_pending[14]),
        .R(1'b0));
  FDRE \irq_pending_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[15]_i_1_n_0 ),
        .Q(irq_pending[15]),
        .R(1'b0));
  FDRE \irq_pending_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[16]_i_1_n_0 ),
        .Q(irq_pending[16]),
        .R(1'b0));
  FDRE \irq_pending_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[17]_i_1_n_0 ),
        .Q(irq_pending[17]),
        .R(1'b0));
  FDRE \irq_pending_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[18]_i_1_n_0 ),
        .Q(irq_pending[18]),
        .R(1'b0));
  FDRE \irq_pending_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[19]_i_1_n_0 ),
        .Q(irq_pending[19]),
        .R(1'b0));
  FDRE \irq_pending_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[1]_i_1_n_0 ),
        .Q(irq_pending[1]),
        .R(1'b0));
  FDRE \irq_pending_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[20]_i_1_n_0 ),
        .Q(irq_pending[20]),
        .R(1'b0));
  FDRE \irq_pending_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[21]_i_1_n_0 ),
        .Q(irq_pending[21]),
        .R(1'b0));
  FDRE \irq_pending_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[22]_i_1_n_0 ),
        .Q(irq_pending[22]),
        .R(1'b0));
  FDRE \irq_pending_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[23]_i_1_n_0 ),
        .Q(irq_pending[23]),
        .R(1'b0));
  FDRE \irq_pending_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[24]_i_1_n_0 ),
        .Q(irq_pending[24]),
        .R(1'b0));
  FDRE \irq_pending_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[25]_i_1_n_0 ),
        .Q(irq_pending[25]),
        .R(1'b0));
  FDRE \irq_pending_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[26]_i_1_n_0 ),
        .Q(irq_pending[26]),
        .R(1'b0));
  FDRE \irq_pending_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[27]_i_1_n_0 ),
        .Q(irq_pending[27]),
        .R(1'b0));
  FDRE \irq_pending_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[28]_i_1_n_0 ),
        .Q(irq_pending[28]),
        .R(1'b0));
  FDRE \irq_pending_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[29]_i_1_n_0 ),
        .Q(irq_pending[29]),
        .R(1'b0));
  FDRE \irq_pending_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[2]_i_1_n_0 ),
        .Q(irq_pending[2]),
        .R(1'b0));
  FDRE \irq_pending_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[30]_i_1_n_0 ),
        .Q(irq_pending[30]),
        .R(1'b0));
  FDRE \irq_pending_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[31]_i_1_n_0 ),
        .Q(irq_pending[31]),
        .R(1'b0));
  FDRE \irq_pending_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[3]_i_1_n_0 ),
        .Q(irq_pending[3]),
        .R(1'b0));
  FDRE \irq_pending_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[4]_i_1_n_0 ),
        .Q(irq_pending[4]),
        .R(1'b0));
  FDRE \irq_pending_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[5]_i_1_n_0 ),
        .Q(irq_pending[5]),
        .R(1'b0));
  FDRE \irq_pending_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[6]_i_1_n_0 ),
        .Q(irq_pending[6]),
        .R(1'b0));
  FDRE \irq_pending_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[7]_i_1_n_0 ),
        .Q(irq_pending[7]),
        .R(1'b0));
  FDRE \irq_pending_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[8]_i_1_n_0 ),
        .Q(irq_pending[8]),
        .R(1'b0));
  FDRE \irq_pending_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_pending[9]_i_1_n_0 ),
        .Q(irq_pending[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hDD02)) 
    \irq_state[0]_i_1 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\irq_state[1]_i_2_n_0 ),
        .I2(\irq_state_reg_n_0_[1] ),
        .I3(\irq_state_reg_n_0_[0] ),
        .O(\irq_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hDD20)) 
    \irq_state[1]_i_1 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\irq_state[1]_i_2_n_0 ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_state_reg_n_0_[1] ),
        .O(\irq_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    \irq_state[1]_i_2 
       (.I0(\irq_state_reg_n_0_[1] ),
        .I1(\irq_state_reg_n_0_[0] ),
        .I2(dbg_next_i_2_n_0),
        .I3(decoder_trigger_reg_n_0),
        .O(\irq_state[1]_i_2_n_0 ));
  FDRE \irq_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_state[0]_i_1_n_0 ),
        .Q(\irq_state_reg_n_0_[0] ),
        .R(clear_prefetched_high_word2));
  FDRE \irq_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\irq_state[1]_i_1_n_0 ),
        .Q(\irq_state_reg_n_0_[1] ),
        .R(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'hFFFFFFFF04040400)) 
    is_alu_reg_imm_i_1
       (.I0(is_alu_reg_imm_i_2_n_0),
        .I1(is_alu_reg_imm_i_3_n_0),
        .I2(is_alu_reg_imm_i_4_n_0),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .I4(\mem_rdata_q[19]_i_4_n_0 ),
        .I5(is_alu_reg_imm_i_5_n_0),
        .O(is_alu_reg_imm_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFAA000CFFFF00FF)) 
    is_alu_reg_imm_i_2
       (.I0(p_22_in),
        .I1(is_alu_reg_imm_i_6_n_0),
        .I2(is_alu_reg_imm_i_7_n_0),
        .I3(\mem_rdata_q[0]_i_1_n_0 ),
        .I4(\mem_rdata_q[1]_i_1_n_0 ),
        .I5(\decoded_rs1[4]_i_3_n_0 ),
        .O(is_alu_reg_imm_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    is_alu_reg_imm_i_3
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(p_22_in),
        .I2(instr_jalr_i_3_n_0),
        .I3(\mem_rdata_q[31]_i_12_n_0 ),
        .O(is_alu_reg_imm_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hA088AAAA)) 
    is_alu_reg_imm_i_4
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(p_22_in),
        .I2(\mem_rdata_q[10]_i_1_n_0 ),
        .I3(\mem_rdata_q[11]_i_2_n_0 ),
        .I4(\mem_rdata_q[26]_i_7_n_0 ),
        .O(is_alu_reg_imm_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    is_alu_reg_imm_i_5
       (.I0(\mem_rdata_q[3]_i_1_n_0 ),
        .I1(\mem_rdata_q[15]_i_2_n_0 ),
        .I2(\mem_rdata_q[6]_i_2_n_0 ),
        .I3(\mem_rdata_q[2]_i_1_n_0 ),
        .I4(\mem_rdata_q[4]_i_1_n_0 ),
        .I5(compressed_instr_i_1_n_0),
        .O(is_alu_reg_imm_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    is_alu_reg_imm_i_6
       (.I0(\mem_rdata_q[6]_i_2_n_0 ),
        .I1(\mem_rdata_q[15]_i_2_n_0 ),
        .I2(\mem_rdata_q[7]_i_2_n_0 ),
        .I3(\mem_rdata_q[8]_i_3_n_0 ),
        .O(is_alu_reg_imm_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_alu_reg_imm_i_7
       (.I0(\mem_rdata_q[9]_i_4_n_0 ),
        .I1(\mem_rdata_q[10]_i_1_n_0 ),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .I3(p_22_in),
        .O(is_alu_reg_imm_i_7_n_0));
  FDRE is_alu_reg_imm_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_alu_reg_imm_i_1_n_0),
        .Q(is_alu_reg_imm),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    is_alu_reg_reg_i_1
       (.I0(is_alu_reg_reg_i_2_n_0),
        .I1(is_alu_reg_reg_i_3_n_0),
        .I2(instr_jalr_i_3_n_0),
        .I3(is_alu_reg_reg_i_4_n_0),
        .I4(is_sb_sh_sw_i_8_n_0),
        .I5(instr_lui_i_2_n_0),
        .O(is_alu_reg_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h40)) 
    is_alu_reg_reg_i_2
       (.I0(p_22_in),
        .I1(\mem_rdata_q[11]_i_2_n_0 ),
        .I2(\mem_rdata_q[10]_i_1_n_0 ),
        .O(is_alu_reg_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    is_alu_reg_reg_i_3
       (.I0(\mem_rdata_q[26]_i_7_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .O(is_alu_reg_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    is_alu_reg_reg_i_4
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[1]_i_1_n_0 ),
        .I2(\mem_rdata_q[0]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_12_n_0 ),
        .I4(\mem_rdata_q[19]_i_3_n_0 ),
        .O(is_alu_reg_reg_i_4_n_0));
  FDRE is_alu_reg_reg_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_alu_reg_reg_i_1_n_0),
        .Q(is_alu_reg_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h04FFFFFF04FF0000)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_1
       (.I0(compressed_instr_i_1_n_0),
        .I1(instr_jal_i_2_n_0),
        .I2(is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0),
        .I3(is_beq_bne_blt_bge_bltu_bgeu_i_3_n_0),
        .I4(instr_lui0),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_2
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(\mem_rdata_q[4]_i_1_n_0 ),
        .O(is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_3
       (.I0(instr_jal_i_4_n_0),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .O(is_beq_bne_blt_bge_bltu_bgeu_i_3_n_0));
  FDRE is_beq_bne_blt_bge_bltu_bgeu_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0),
        .Q(is_beq_bne_blt_bge_bltu_bgeu),
        .R(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    is_compare_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(instr_slt),
        .I2(instr_slti),
        .I3(is_compare_i_2_n_0),
        .I4(resetn),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub0),
        .O(is_compare_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hE)) 
    is_compare_i_2
       (.I0(instr_sltu),
        .I1(instr_sltiu),
        .O(is_compare_i_2_n_0));
  FDRE is_compare_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_compare_i_1_n_0),
        .Q(is_compare),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    is_jalr_addi_slti_sltiu_xori_ori_andi_i_1
       (.I0(instr_jalr),
        .I1(\mem_rdata_q_reg_n_0_[12] ),
        .I2(\mem_rdata_q_reg_n_0_[13] ),
        .I3(is_alu_reg_imm),
        .O(is_jalr_addi_slti_sltiu_xori_ori_andi0));
  FDRE is_jalr_addi_slti_sltiu_xori_ori_andi_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_jalr_addi_slti_sltiu_xori_ori_andi0),
        .Q(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA000A000A03FA000)) 
    is_lb_lh_lw_lbu_lhu_i_1
       (.I0(is_lb_lh_lw_lbu_lhu_i_2_n_0),
        .I1(instr_jalr_i_4_n_0),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\mem_rdata_q[0]_i_1_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(\mem_rdata_q[19]_i_5_n_0 ),
        .O(is_lb_lh_lw_lbu_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    is_lb_lh_lw_lbu_lhu_i_2
       (.I0(\mem_rdata_q[6]_i_2_n_0 ),
        .I1(\mem_rdata_q[15]_i_2_n_0 ),
        .I2(\mem_rdata_q[4]_i_1_n_0 ),
        .I3(\mem_rdata_q[3]_i_1_n_0 ),
        .I4(\mem_rdata_q[2]_i_1_n_0 ),
        .O(is_lb_lh_lw_lbu_lhu_i_2_n_0));
  FDRE is_lb_lh_lw_lbu_lhu_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_lb_lh_lw_lbu_lhu_i_1_n_0),
        .Q(is_lb_lh_lw_lbu_lhu),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    is_lbu_lhu_lw_i_1
       (.I0(instr_lhu),
        .I1(instr_lw),
        .I2(instr_lbu),
        .O(is_lbu_lhu_lw_i_1_n_0));
  FDRE is_lbu_lhu_lw_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_lbu_lhu_lw_i_1_n_0),
        .Q(is_lbu_lhu_lw),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    is_lui_auipc_jal_i_1
       (.I0(instr_lui),
        .I1(instr_auipc),
        .I2(instr_jal),
        .O(is_lui_auipc_jal_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFEFFFF)) 
    is_lui_auipc_jal_jalr_addi_add_sub_i_1
       (.I0(instr_add),
        .I1(instr_sub),
        .I2(instr_addi),
        .I3(instr_jalr),
        .I4(\decoded_imm[0]_i_2_n_0 ),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0));
  FDRE is_lui_auipc_jal_jalr_addi_add_sub_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0),
        .Q(is_lui_auipc_jal_jalr_addi_add_sub),
        .R(1'b0));
  FDRE is_lui_auipc_jal_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_lui_auipc_jal_i_1_n_0),
        .Q(is_lui_auipc_jal),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000002AA00000222)) 
    is_sb_sh_sw_i_1
       (.I0(mem_do_rinst_reg_n_0),
        .I1(is_sb_sh_sw_i_3_n_0),
        .I2(is_sb_sh_sw_i_4_n_0),
        .I3(is_sb_sh_sw_i_5_n_0),
        .I4(is_sb_sh_sw_i_6_n_0),
        .I5(compressed_instr_i_1_n_0),
        .O(instr_lui0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h2)) 
    is_sb_sh_sw_i_10
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[0]_i_1_n_0 ),
        .O(is_sb_sh_sw_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    is_sb_sh_sw_i_11
       (.I0(mem_la_secondword),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .O(is_sb_sh_sw_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    is_sb_sh_sw_i_12
       (.I0(\reg_out_reg_n_0_[1] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[1] ),
        .O(is_sb_sh_sw_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFF100010001000)) 
    is_sb_sh_sw_i_2
       (.I0(\mem_rdata_q[3]_i_1_n_0 ),
        .I1(\mem_rdata_q[4]_i_1_n_0 ),
        .I2(is_sb_sh_sw_i_7_n_0),
        .I3(is_sb_sh_sw_i_8_n_0),
        .I4(is_sb_sh_sw_i_9_n_0),
        .I5(is_sb_sh_sw_i_10_n_0),
        .O(is_sb_sh_sw_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
    is_sb_sh_sw_i_3
       (.I0(\reg_next_pc_reg_n_0_[1] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[1] ),
        .I3(mem_do_rinst_reg_n_0),
        .I4(mem_do_prefetch_reg_n_0),
        .I5(mem_la_secondword),
        .O(is_sb_sh_sw_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    is_sb_sh_sw_i_4
       (.I0(\mem_state_reg_n_0_[1] ),
        .I1(\mem_state_reg_n_0_[0] ),
        .I2(mem_do_rinst_reg_n_0),
        .O(is_sb_sh_sw_i_4_n_0));
  LUT6 #(
    .INIT(64'h7777777777077777)) 
    is_sb_sh_sw_i_5
       (.I0(mem_valid),
        .I1(mem_ready),
        .I2(mem_do_rinst_reg_n_0),
        .I3(is_sb_sh_sw_i_11_n_0),
        .I4(is_sb_sh_sw_i_12_n_0),
        .I5(mem_la_read_INST_0_i_5_n_0),
        .O(is_sb_sh_sw_i_5_n_0));
  LUT6 #(
    .INIT(64'h01FF01FF01FFFFFF)) 
    is_sb_sh_sw_i_6
       (.I0(mem_do_wdata),
        .I1(mem_do_rdata),
        .I2(mem_do_rinst_reg_n_0),
        .I3(resetn),
        .I4(\mem_state_reg_n_0_[0] ),
        .I5(\mem_state_reg_n_0_[1] ),
        .O(is_sb_sh_sw_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h1)) 
    is_sb_sh_sw_i_7
       (.I0(\mem_rdata_q[15]_i_2_n_0 ),
        .I1(\mem_rdata_q[6]_i_2_n_0 ),
        .O(is_sb_sh_sw_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h1)) 
    is_sb_sh_sw_i_8
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .O(is_sb_sh_sw_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    is_sb_sh_sw_i_9
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .O(is_sb_sh_sw_i_9_n_0));
  FDRE is_sb_sh_sw_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_sb_sh_sw_i_2_n_0),
        .Q(is_sb_sh_sw),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    is_slli_srli_srai_i_1
       (.I0(decoder_trigger_reg_n_0),
        .I1(decoder_pseudo_trigger_reg_n_0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub0));
  LUT6 #(
    .INIT(64'h0000000000008C00)) 
    is_slli_srli_srai_i_2
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(is_slli_srli_srai_i_3_n_0),
        .I2(\mem_rdata_q_reg_n_0_[30] ),
        .I3(is_alu_reg_imm),
        .I4(is_slli_srli_srai_i_4_n_0),
        .I5(is_slli_srli_srai_i_5_n_0),
        .O(is_slli_srli_srai0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    is_slli_srli_srai_i_3
       (.I0(\mem_rdata_q_reg_n_0_[12] ),
        .I1(\mem_rdata_q_reg_n_0_[13] ),
        .O(is_slli_srli_srai_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    is_slli_srli_srai_i_4
       (.I0(\mem_rdata_q_reg_n_0_[26] ),
        .I1(\mem_rdata_q_reg_n_0_[27] ),
        .I2(\mem_rdata_q_reg_n_0_[25] ),
        .O(is_slli_srli_srai_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    is_slli_srli_srai_i_5
       (.I0(\mem_rdata_q_reg_n_0_[31] ),
        .I1(\mem_rdata_q_reg_n_0_[29] ),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .O(is_slli_srli_srai_i_5_n_0));
  FDRE is_slli_srli_srai_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_slli_srli_srai0),
        .Q(is_slli_srli_srai),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    is_slti_blt_slt_i_1
       (.I0(instr_blt),
        .I1(instr_slt),
        .I2(instr_slti),
        .O(is_slti_blt_slt_i_1_n_0));
  FDRE is_slti_blt_slt_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_slti_blt_slt_i_1_n_0),
        .Q(is_slti_blt_slt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    is_sltiu_bltu_sltu_i_1
       (.I0(instr_bltu),
        .I1(instr_sltiu),
        .I2(instr_sltu),
        .O(is_sltiu_bltu_sltu_i_1_n_0));
  FDRE is_sltiu_bltu_sltu_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_sltiu_bltu_sltu_i_1_n_0),
        .Q(is_sltiu_bltu_sltu),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    last_mem_valid_i_1
       (.I0(mem_valid),
        .I1(mem_ready),
        .O(last_mem_valid0));
  FDRE last_mem_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(last_mem_valid0),
        .Q(last_mem_valid),
        .R(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    latched_branch_i_1
       (.I0(latched_branch_i_2_n_0),
        .I1(latched_branch_i_3_n_0),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(latched_branch_i_4_n_0),
        .I5(latched_branch_reg_n_0),
        .O(latched_branch_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    latched_branch_i_2
       (.I0(\alu_out_q[0]_i_3_n_0 ),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(instr_jalr),
        .O(latched_branch_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    latched_branch_i_3
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(instr_jal),
        .I2(\count_instr[0]_i_3_n_0 ),
        .I3(decoder_trigger_reg_n_0),
        .O(latched_branch_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    latched_branch_i_4
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(instr_retirq),
        .O(latched_branch_i_4_n_0));
  FDRE latched_branch_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_branch_i_1_n_0),
        .Q(latched_branch_reg_n_0),
        .R(clear_prefetched_high_word2));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    latched_compr_i_1
       (.I0(compressed_instr),
        .I1(\irq_state[1]_i_2_n_0 ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(resetn),
        .I4(latched_compr_reg_n_0),
        .O(latched_compr_i_1_n_0));
  FDRE latched_compr_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_compr_i_1_n_0),
        .Q(latched_compr_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00FB0008)) 
    latched_is_lb_i_1
       (.I0(instr_lb),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_op1[31]_i_4_n_0 ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(latched_is_lb_reg_n_0),
        .O(latched_is_lb_i_1_n_0));
  FDRE latched_is_lb_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_is_lb_i_1_n_0),
        .Q(latched_is_lb_reg_n_0),
        .R(clear_prefetched_high_word2));
  LUT5 #(
    .INIT(32'h00FB0008)) 
    latched_is_lh_i_1
       (.I0(instr_lh),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_op1[31]_i_4_n_0 ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(latched_is_lh_reg_n_0),
        .O(latched_is_lh_i_1_n_0));
  FDRE latched_is_lh_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_is_lh_i_1_n_0),
        .Q(latched_is_lh_reg_n_0),
        .R(clear_prefetched_high_word2));
  LUT5 #(
    .INIT(32'h00FB0008)) 
    latched_is_lu_i_1
       (.I0(is_lbu_lhu_lw),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_op1[31]_i_4_n_0 ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(latched_is_lu_reg_n_0),
        .O(latched_is_lu_i_1_n_0));
  FDRE latched_is_lu_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_is_lu_i_1_n_0),
        .Q(latched_is_lu_reg_n_0),
        .R(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \latched_rd[0]_i_1 
       (.I0(\irq_state_reg_n_0_[0] ),
        .I1(\irq_state[1]_i_2_n_0 ),
        .I2(\decoded_rd_reg_n_0_[0] ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(\latched_rd_reg_n_0_[0] ),
        .I5(\cpu_state_reg[5]_rep_n_0 ),
        .O(\latched_rd[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \latched_rd[1]_i_1 
       (.I0(\latched_rd_reg_n_0_[1] ),
        .I1(\cpu_state_reg[5]_rep_n_0 ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\decoded_rd_reg_n_0_[1] ),
        .I4(\irq_state[1]_i_2_n_0 ),
        .O(\latched_rd[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hF8888888)) 
    \latched_rd[2]_i_1 
       (.I0(\latched_rd_reg_n_0_[2] ),
        .I1(\cpu_state_reg[5]_rep_n_0 ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\decoded_rd_reg_n_0_[2] ),
        .I4(\irq_state[1]_i_2_n_0 ),
        .O(\latched_rd[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \latched_rd[3]_i_1 
       (.I0(\latched_rd_reg_n_0_[3] ),
        .I1(\cpu_state_reg[5]_rep_n_0 ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\decoded_rd_reg_n_0_[3] ),
        .I4(\irq_state[1]_i_2_n_0 ),
        .O(\latched_rd[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \latched_rd[4]_i_1 
       (.I0(\latched_rd_reg_n_0_[4] ),
        .I1(\cpu_state_reg[5]_rep_n_0 ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\decoded_rd_reg_n_0_[4] ),
        .I4(\irq_state[1]_i_2_n_0 ),
        .O(\latched_rd[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \latched_rd[5]_i_1 
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(instr_setq),
        .I4(\cpu_state_reg_n_0_[6] ),
        .O(latched_rd));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \latched_rd[5]_i_2 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\irq_state[1]_i_2_n_0 ),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .O(\latched_rd[5]_i_2_n_0 ));
  FDRE \latched_rd_reg[0] 
       (.C(clk),
        .CE(latched_rd),
        .D(\latched_rd[0]_i_1_n_0 ),
        .Q(\latched_rd_reg_n_0_[0] ),
        .R(clear_prefetched_high_word2));
  FDSE \latched_rd_reg[1] 
       (.C(clk),
        .CE(latched_rd),
        .D(\latched_rd[1]_i_1_n_0 ),
        .Q(\latched_rd_reg_n_0_[1] ),
        .S(clear_prefetched_high_word2));
  FDRE \latched_rd_reg[2] 
       (.C(clk),
        .CE(latched_rd),
        .D(\latched_rd[2]_i_1_n_0 ),
        .Q(\latched_rd_reg_n_0_[2] ),
        .R(clear_prefetched_high_word2));
  FDRE \latched_rd_reg[3] 
       (.C(clk),
        .CE(latched_rd),
        .D(\latched_rd[3]_i_1_n_0 ),
        .Q(\latched_rd_reg_n_0_[3] ),
        .R(clear_prefetched_high_word2));
  FDRE \latched_rd_reg[4] 
       (.C(clk),
        .CE(latched_rd),
        .D(\latched_rd[4]_i_1_n_0 ),
        .Q(\latched_rd_reg_n_0_[4] ),
        .R(clear_prefetched_high_word2));
  FDRE \latched_rd_reg[5] 
       (.C(clk),
        .CE(latched_rd),
        .D(\latched_rd[5]_i_2_n_0 ),
        .Q(\latched_rd_reg_n_0_[5] ),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h5510)) 
    latched_stalu_i_1
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(latched_stalu_reg_n_0),
        .O(latched_stalu_i_1_n_0));
  FDRE latched_stalu_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_stalu_i_1_n_0),
        .Q(latched_stalu_reg_n_0),
        .R(clear_prefetched_high_word2));
  LUT3 #(
    .INIT(8'hB8)) 
    latched_store_i_1
       (.I0(latched_store_i_2_n_0),
        .I1(latched_store),
        .I2(latched_store_reg_n_0),
        .O(latched_store_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFEBBBAFFFEFFFE)) 
    latched_store_i_2
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(\reg_next_pc[1]_i_4_n_0 ),
        .I4(\alu_out_q[0]_i_3_n_0 ),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(latched_store_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000FF15FF55)) 
    latched_store_i_3
       (.I0(\cpu_state_reg_n_0_[7] ),
        .I1(\cached_ascii_instr[54]_i_3_n_0 ),
        .I2(\cached_ascii_instr[35]_i_2_n_0 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\cpu_state_reg_n_0_[1] ),
        .O(latched_store));
  FDSE latched_store_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_store_i_1_n_0),
        .Q(latched_store_reg_n_0),
        .S(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'h0000000888880008)) 
    \mem_16bit_buffer[15]_i_1 
       (.I0(mem_instr_i_4_n_0),
        .I1(\mem_16bit_buffer[15]_i_2_n_0 ),
        .I2(\mem_16bit_buffer[15]_i_3_n_0 ),
        .I3(mem_do_rdata),
        .I4(mem_la_read),
        .I5(mem_la_read_INST_0_i_3_n_0),
        .O(mem_16bit_buffer));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mem_16bit_buffer[15]_i_2 
       (.I0(is_sb_sh_sw_i_5_n_0),
        .I1(\mem_state_reg_n_0_[0] ),
        .I2(\mem_state_reg_n_0_[1] ),
        .O(\mem_16bit_buffer[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_16bit_buffer[15]_i_3 
       (.I0(mem_la_secondword),
        .I1(mem_rdata[1]),
        .I2(mem_rdata[0]),
        .O(\mem_16bit_buffer[15]_i_3_n_0 ));
  FDRE \mem_16bit_buffer_reg[0] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[16]),
        .Q(\mem_16bit_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[10] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[26]),
        .Q(\mem_16bit_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[11] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[27]),
        .Q(\mem_16bit_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[12] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[28]),
        .Q(\mem_16bit_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[13] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[29]),
        .Q(\mem_16bit_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[14] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[30]),
        .Q(\mem_16bit_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[15] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[31]),
        .Q(\mem_16bit_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[1] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[17]),
        .Q(\mem_16bit_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[2] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[18]),
        .Q(\mem_16bit_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[3] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[19]),
        .Q(\mem_16bit_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[4] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[20]),
        .Q(\mem_16bit_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[5] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[21]),
        .Q(\mem_16bit_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[6] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[22]),
        .Q(\mem_16bit_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[7] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[23]),
        .Q(\mem_16bit_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[8] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[24]),
        .Q(\mem_16bit_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \mem_16bit_buffer_reg[9] 
       (.C(clk),
        .CE(mem_16bit_buffer),
        .D(mem_rdata[25]),
        .Q(\mem_16bit_buffer_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100000055550000)) 
    \mem_addr[31]_i_1 
       (.I0(trap),
        .I1(\mem_state_reg_n_0_[1] ),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(mem_do_wdata),
        .I4(resetn),
        .I5(mem_la_read_INST_0_i_1_n_0),
        .O(\mem_addr[31]_i_1_n_0 ));
  FDRE \mem_addr_reg[10] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[8]),
        .Q(mem_addr[8]),
        .R(1'b0));
  FDRE \mem_addr_reg[11] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[9]),
        .Q(mem_addr[9]),
        .R(1'b0));
  FDRE \mem_addr_reg[12] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[10]),
        .Q(mem_addr[10]),
        .R(1'b0));
  FDRE \mem_addr_reg[13] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[11]),
        .Q(mem_addr[11]),
        .R(1'b0));
  FDRE \mem_addr_reg[14] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[12]),
        .Q(mem_addr[12]),
        .R(1'b0));
  FDRE \mem_addr_reg[15] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[13]),
        .Q(mem_addr[13]),
        .R(1'b0));
  FDRE \mem_addr_reg[16] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[14]),
        .Q(mem_addr[14]),
        .R(1'b0));
  FDRE \mem_addr_reg[17] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[15]),
        .Q(mem_addr[15]),
        .R(1'b0));
  FDRE \mem_addr_reg[18] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[16]),
        .Q(mem_addr[16]),
        .R(1'b0));
  FDRE \mem_addr_reg[19] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[17]),
        .Q(mem_addr[17]),
        .R(1'b0));
  FDRE \mem_addr_reg[20] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[18]),
        .Q(mem_addr[18]),
        .R(1'b0));
  FDRE \mem_addr_reg[21] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[19]),
        .Q(mem_addr[19]),
        .R(1'b0));
  FDRE \mem_addr_reg[22] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[20]),
        .Q(mem_addr[20]),
        .R(1'b0));
  FDRE \mem_addr_reg[23] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[21]),
        .Q(mem_addr[21]),
        .R(1'b0));
  FDRE \mem_addr_reg[24] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[22]),
        .Q(mem_addr[22]),
        .R(1'b0));
  FDRE \mem_addr_reg[25] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[23]),
        .Q(mem_addr[23]),
        .R(1'b0));
  FDRE \mem_addr_reg[26] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[24]),
        .Q(mem_addr[24]),
        .R(1'b0));
  FDRE \mem_addr_reg[27] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[25]),
        .Q(mem_addr[25]),
        .R(1'b0));
  FDRE \mem_addr_reg[28] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[26]),
        .Q(mem_addr[26]),
        .R(1'b0));
  FDRE \mem_addr_reg[29] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[27]),
        .Q(mem_addr[27]),
        .R(1'b0));
  FDRE \mem_addr_reg[2] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[0]),
        .Q(mem_addr[0]),
        .R(1'b0));
  FDRE \mem_addr_reg[30] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[28]),
        .Q(mem_addr[28]),
        .R(1'b0));
  FDRE \mem_addr_reg[31] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[29]),
        .Q(mem_addr[29]),
        .R(1'b0));
  FDRE \mem_addr_reg[3] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[1]),
        .Q(mem_addr[1]),
        .R(1'b0));
  FDRE \mem_addr_reg[4] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[2]),
        .Q(mem_addr[2]),
        .R(1'b0));
  FDRE \mem_addr_reg[5] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[3]),
        .Q(mem_addr[3]),
        .R(1'b0));
  FDRE \mem_addr_reg[6] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[4]),
        .Q(mem_addr[4]),
        .R(1'b0));
  FDRE \mem_addr_reg[7] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[5]),
        .Q(mem_addr[5]),
        .R(1'b0));
  FDRE \mem_addr_reg[8] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[6]),
        .Q(mem_addr[6]),
        .R(1'b0));
  FDRE \mem_addr_reg[9] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(mem_la_addr[7]),
        .Q(mem_addr[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000002A2A2AEA)) 
    mem_do_prefetch_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(resetn),
        .I2(mem_do_prefetch_i_2_n_0),
        .I3(instr_retirq),
        .I4(instr_jalr),
        .I5(mem_do_prefetch_i_3_n_0),
        .O(mem_do_prefetch_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    mem_do_prefetch_i_2
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(mem_do_prefetch_i_2_n_0));
  LUT6 #(
    .INIT(64'h555557FF55555777)) 
    mem_do_prefetch_i_3
       (.I0(resetn),
        .I1(is_sb_sh_sw_i_3_n_0),
        .I2(is_sb_sh_sw_i_4_n_0),
        .I3(is_sb_sh_sw_i_5_n_0),
        .I4(is_sb_sh_sw_i_6_n_0),
        .I5(compressed_instr_i_1_n_0),
        .O(mem_do_prefetch_i_3_n_0));
  FDRE mem_do_prefetch_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_prefetch_i_1_n_0),
        .Q(mem_do_prefetch_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555755500003000)) 
    mem_do_rdata_i_1
       (.I0(mem_do_prefetch_i_3_n_0),
        .I1(\reg_op1[31]_i_4_n_0 ),
        .I2(mem_do_rdata_i_2_n_0),
        .I3(resetn),
        .I4(\cpu_state_reg_n_0_[1] ),
        .I5(mem_do_rdata),
        .O(mem_do_rdata_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    mem_do_rdata_i_2
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .O(mem_do_rdata_i_2_n_0));
  FDRE mem_do_rdata_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_rdata_i_1_n_0),
        .Q(mem_do_rdata),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF320232023202)) 
    mem_do_rinst_i_1
       (.I0(mem_do_rinst_reg_n_0),
        .I1(mem_do_prefetch_i_3_n_0),
        .I2(mem_do_rinst4_out),
        .I3(mem_do_rinst),
        .I4(resetn),
        .I5(decoder_trigger_i_2_n_0),
        .O(mem_do_rinst_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFFFAFEFAAAAAAAA)) 
    mem_do_rinst_i_2
       (.I0(mem_do_rinst_i_4_n_0),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(\cpu_state[3]_i_3_n_0 ),
        .I3(dbg_ascii_instr_inferred_i_73_n_0),
        .I4(\cpu_state[6]_i_3_n_0 ),
        .I5(\reg_op2[7]_i_1_n_0 ),
        .O(mem_do_rinst4_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEE0000)) 
    mem_do_rinst_i_3
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(mem_do_rinst_i_5_n_0),
        .I2(instr_jal),
        .I3(\reg_next_pc[31]_i_3_n_0 ),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(mem_do_rinst_i_6_n_0),
        .O(mem_do_rinst));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_do_rinst_i_4
       (.I0(resetn),
        .I1(\cpu_state_reg_n_0_[6] ),
        .O(mem_do_rinst_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mem_do_rinst_i_5
       (.I0(decoder_trigger_reg_n_0),
        .I1(do_waitirq_reg_n_0),
        .O(mem_do_rinst_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    mem_do_rinst_i_6
       (.I0(mem_do_rinst_i_7_n_0),
        .I1(\cpu_state[3]_i_3_n_0 ),
        .I2(is_sb_sh_sw),
        .I3(mem_do_prefetch_reg_n_0),
        .I4(\cpu_state[0]_i_2_n_0 ),
        .I5(\cpu_state_reg[5]_rep_n_0 ),
        .O(mem_do_rinst_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    mem_do_rinst_i_7
       (.I0(\irq_state_reg_n_0_[0] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\cpu_state_reg_n_0_[6] ),
        .O(mem_do_rinst_i_7_n_0));
  FDRE mem_do_rinst_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_rinst_i_1_n_0),
        .Q(mem_do_rinst_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h3A0A)) 
    mem_do_wdata_i_1
       (.I0(resetn),
        .I1(mem_do_prefetch_i_3_n_0),
        .I2(\reg_op1[31]_i_3_n_0 ),
        .I3(mem_do_wdata),
        .O(mem_do_wdata_i_1_n_0));
  FDRE mem_do_wdata_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_wdata_i_1_n_0),
        .Q(mem_do_wdata),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h13FFFFFF11000000)) 
    mem_instr_i_1
       (.I0(mem_instr_i_2_n_0),
        .I1(mem_do_wdata),
        .I2(mem_do_rdata),
        .I3(mem_instr_i_3_n_0),
        .I4(mem_instr_i_4_n_0),
        .I5(mem_instr),
        .O(mem_instr_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mem_instr_i_2
       (.I0(mem_do_rinst_reg_n_0),
        .I1(mem_do_prefetch_reg_n_0),
        .O(mem_instr_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mem_instr_i_3
       (.I0(\mem_state_reg_n_0_[0] ),
        .I1(\mem_state_reg_n_0_[1] ),
        .O(mem_instr_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_instr_i_4
       (.I0(resetn),
        .I1(trap),
        .O(mem_instr_i_4_n_0));
  FDRE mem_instr_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_instr_i_1_n_0),
        .Q(mem_instr),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[10]_INST_0 
       (.I0(pcpi_rs1[10]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[8]),
        .O(mem_la_addr[8]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[11]_INST_0 
       (.I0(pcpi_rs1[11]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[9]),
        .O(mem_la_addr[9]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[12]_INST_0 
       (.I0(pcpi_rs1[12]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[10]),
        .O(mem_la_addr[10]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[13]_INST_0 
       (.I0(pcpi_rs1[13]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[11]),
        .O(mem_la_addr[11]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_la_addr[13]_INST_0_i_1 
       (.CI(\mem_la_addr[9]_INST_0_i_1_n_0 ),
        .CO({\mem_la_addr[13]_INST_0_i_1_n_0 ,\mem_la_addr[13]_INST_0_i_1_n_1 ,\mem_la_addr[13]_INST_0_i_1_n_2 ,\mem_la_addr[13]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mem_la_addr0[11:8]),
        .S(p_0_in[11:8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[13]_INST_0_i_2 
       (.I0(\reg_out_reg_n_0_[13] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[13] ),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[13]_INST_0_i_3 
       (.I0(\reg_out_reg_n_0_[12] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[12] ),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[13]_INST_0_i_4 
       (.I0(\reg_out_reg_n_0_[11] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[11] ),
        .O(p_0_in[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[13]_INST_0_i_5 
       (.I0(\reg_out_reg_n_0_[10] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[10] ),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[14]_INST_0 
       (.I0(pcpi_rs1[14]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[12]),
        .O(mem_la_addr[12]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[15]_INST_0 
       (.I0(pcpi_rs1[15]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[13]),
        .O(mem_la_addr[13]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[16]_INST_0 
       (.I0(pcpi_rs1[16]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[14]),
        .O(mem_la_addr[14]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[17]_INST_0 
       (.I0(pcpi_rs1[17]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[15]),
        .O(mem_la_addr[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_la_addr[17]_INST_0_i_1 
       (.CI(\mem_la_addr[13]_INST_0_i_1_n_0 ),
        .CO({\mem_la_addr[17]_INST_0_i_1_n_0 ,\mem_la_addr[17]_INST_0_i_1_n_1 ,\mem_la_addr[17]_INST_0_i_1_n_2 ,\mem_la_addr[17]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mem_la_addr0[15:12]),
        .S(p_0_in[15:12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[17]_INST_0_i_2 
       (.I0(\reg_out_reg_n_0_[17] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[17] ),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[17]_INST_0_i_3 
       (.I0(\reg_out_reg_n_0_[16] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[16] ),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[17]_INST_0_i_4 
       (.I0(\reg_out_reg_n_0_[15] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[15] ),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[17]_INST_0_i_5 
       (.I0(\reg_out_reg_n_0_[14] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[14] ),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[18]_INST_0 
       (.I0(pcpi_rs1[18]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[16]),
        .O(mem_la_addr[16]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[19]_INST_0 
       (.I0(pcpi_rs1[19]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[17]),
        .O(mem_la_addr[17]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[20]_INST_0 
       (.I0(pcpi_rs1[20]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[18]),
        .O(mem_la_addr[18]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[21]_INST_0 
       (.I0(pcpi_rs1[21]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[19]),
        .O(mem_la_addr[19]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_la_addr[21]_INST_0_i_1 
       (.CI(\mem_la_addr[17]_INST_0_i_1_n_0 ),
        .CO({\mem_la_addr[21]_INST_0_i_1_n_0 ,\mem_la_addr[21]_INST_0_i_1_n_1 ,\mem_la_addr[21]_INST_0_i_1_n_2 ,\mem_la_addr[21]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mem_la_addr0[19:16]),
        .S(p_0_in[19:16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[21]_INST_0_i_2 
       (.I0(\reg_out_reg_n_0_[21] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[21] ),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[21]_INST_0_i_3 
       (.I0(\reg_out_reg_n_0_[20] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[20] ),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[21]_INST_0_i_4 
       (.I0(\reg_out_reg_n_0_[19] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[19] ),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[21]_INST_0_i_5 
       (.I0(\reg_out_reg_n_0_[18] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[18] ),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[22]_INST_0 
       (.I0(pcpi_rs1[22]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[20]),
        .O(mem_la_addr[20]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[23]_INST_0 
       (.I0(pcpi_rs1[23]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[21]),
        .O(mem_la_addr[21]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[24]_INST_0 
       (.I0(pcpi_rs1[24]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[22]),
        .O(mem_la_addr[22]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[25]_INST_0 
       (.I0(pcpi_rs1[25]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[23]),
        .O(mem_la_addr[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_la_addr[25]_INST_0_i_1 
       (.CI(\mem_la_addr[21]_INST_0_i_1_n_0 ),
        .CO({\mem_la_addr[25]_INST_0_i_1_n_0 ,\mem_la_addr[25]_INST_0_i_1_n_1 ,\mem_la_addr[25]_INST_0_i_1_n_2 ,\mem_la_addr[25]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mem_la_addr0[23:20]),
        .S(p_0_in[23:20]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[25]_INST_0_i_2 
       (.I0(\reg_out_reg_n_0_[25] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[25] ),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[25]_INST_0_i_3 
       (.I0(\reg_out_reg_n_0_[24] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[24] ),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[25]_INST_0_i_4 
       (.I0(\reg_out_reg_n_0_[23] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[23] ),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[25]_INST_0_i_5 
       (.I0(\reg_out_reg_n_0_[22] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[22] ),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[26]_INST_0 
       (.I0(pcpi_rs1[26]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[24]),
        .O(mem_la_addr[24]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[27]_INST_0 
       (.I0(pcpi_rs1[27]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[25]),
        .O(mem_la_addr[25]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[28]_INST_0 
       (.I0(pcpi_rs1[28]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[26]),
        .O(mem_la_addr[26]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[29]_INST_0 
       (.I0(pcpi_rs1[29]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[27]),
        .O(mem_la_addr[27]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_la_addr[29]_INST_0_i_1 
       (.CI(\mem_la_addr[25]_INST_0_i_1_n_0 ),
        .CO({\mem_la_addr[29]_INST_0_i_1_n_0 ,\mem_la_addr[29]_INST_0_i_1_n_1 ,\mem_la_addr[29]_INST_0_i_1_n_2 ,\mem_la_addr[29]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mem_la_addr0[27:24]),
        .S(p_0_in[27:24]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[29]_INST_0_i_2 
       (.I0(\reg_out_reg_n_0_[29] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[29] ),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[29]_INST_0_i_3 
       (.I0(\reg_out_reg_n_0_[28] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[28] ),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[29]_INST_0_i_4 
       (.I0(\reg_out_reg_n_0_[27] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[27] ),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[29]_INST_0_i_5 
       (.I0(\reg_out_reg_n_0_[26] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[26] ),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[2]_INST_0 
       (.I0(pcpi_rs1[2]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[0]),
        .O(mem_la_addr[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[30]_INST_0 
       (.I0(pcpi_rs1[30]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[28]),
        .O(mem_la_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[31]_INST_0 
       (.I0(pcpi_rs1[31]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[29]),
        .O(mem_la_addr[29]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_la_addr[31]_INST_0_i_1 
       (.CI(\mem_la_addr[29]_INST_0_i_1_n_0 ),
        .CO({\NLW_mem_la_addr[31]_INST_0_i_1_CO_UNCONNECTED [3:1],\mem_la_addr[31]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mem_la_addr[31]_INST_0_i_1_O_UNCONNECTED [3:2],mem_la_addr0[29:28]}),
        .S({1'b0,1'b0,p_0_in[29:28]}));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[31]_INST_0_i_2 
       (.I0(\reg_out_reg_n_0_[31] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[31] ),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[31]_INST_0_i_3 
       (.I0(\reg_out_reg_n_0_[30] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[30] ),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[3]_INST_0 
       (.I0(pcpi_rs1[3]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[1]),
        .O(mem_la_addr[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[4]_INST_0 
       (.I0(pcpi_rs1[4]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[2]),
        .O(mem_la_addr[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[5]_INST_0 
       (.I0(pcpi_rs1[5]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[3]),
        .O(mem_la_addr[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_la_addr[5]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\mem_la_addr[5]_INST_0_i_1_n_0 ,\mem_la_addr[5]_INST_0_i_1_n_1 ,\mem_la_addr[5]_INST_0_i_1_n_2 ,\mem_la_addr[5]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_89_in}),
        .O(mem_la_addr0[3:0]),
        .S({p_0_in[3:1],\mem_la_addr[5]_INST_0_i_5_n_0 }));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[5]_INST_0_i_2 
       (.I0(\reg_out_reg_n_0_[5] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[5] ),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[5]_INST_0_i_3 
       (.I0(\reg_out_reg_n_0_[4] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[4] ),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[5]_INST_0_i_4 
       (.I0(\reg_out_reg_n_0_[3] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[3] ),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h15D5EA2A)) 
    \mem_la_addr[5]_INST_0_i_5 
       (.I0(\reg_next_pc_reg_n_0_[2] ),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(\reg_out_reg_n_0_[2] ),
        .I4(p_89_in),
        .O(\mem_la_addr[5]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[6]_INST_0 
       (.I0(pcpi_rs1[6]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[4]),
        .O(mem_la_addr[4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[7]_INST_0 
       (.I0(pcpi_rs1[7]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[5]),
        .O(mem_la_addr[5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[8]_INST_0 
       (.I0(pcpi_rs1[8]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[6]),
        .O(mem_la_addr[6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_addr[9]_INST_0 
       (.I0(pcpi_rs1[9]),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_la_addr0[7]),
        .O(mem_la_addr[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_la_addr[9]_INST_0_i_1 
       (.CI(\mem_la_addr[5]_INST_0_i_1_n_0 ),
        .CO({\mem_la_addr[9]_INST_0_i_1_n_0 ,\mem_la_addr[9]_INST_0_i_1_n_1 ,\mem_la_addr[9]_INST_0_i_1_n_2 ,\mem_la_addr[9]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(mem_la_addr0[7:4]),
        .S(p_0_in[7:4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[9]_INST_0_i_2 
       (.I0(\reg_out_reg_n_0_[9] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[9] ),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[9]_INST_0_i_3 
       (.I0(\reg_out_reg_n_0_[8] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[8] ),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[9]_INST_0_i_4 
       (.I0(\reg_out_reg_n_0_[7] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[7] ),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_la_addr[9]_INST_0_i_5 
       (.I0(\reg_out_reg_n_0_[6] ),
        .I1(latched_branch_reg_n_0),
        .I2(latched_store_reg_n_0),
        .I3(\reg_next_pc_reg_n_0_[6] ),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_la_firstword_reg_i_1
       (.I0(mem_la_firstword_reg_reg_n_0),
        .I1(last_mem_valid),
        .I2(is_sb_sh_sw_i_3_n_0),
        .O(mem_la_firstword_reg));
  FDRE mem_la_firstword_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_la_firstword_reg),
        .Q(mem_la_firstword_reg_reg_n_0),
        .R(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_la_read_INST_0
       (.I0(resetn),
        .I1(mem_la_read_INST_0_i_1_n_0),
        .O(mem_la_read));
  LUT5 #(
    .INIT(32'hEEEEE0EE)) 
    mem_la_read_INST_0_i_1
       (.I0(mem_la_read_INST_0_i_2_n_0),
        .I1(mem_la_read_INST_0_i_3_n_0),
        .I2(compressed_instr_i_1_n_0),
        .I3(p_89_in),
        .I4(mem_la_secondword),
        .O(mem_la_read_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    mem_la_read_INST_0_i_2
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(mem_do_rdata),
        .I2(mem_do_rinst_reg_n_0),
        .I3(\mem_state_reg_n_0_[1] ),
        .I4(\mem_state_reg_n_0_[0] ),
        .O(mem_la_read_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    mem_la_read_INST_0_i_3
       (.I0(mem_la_secondword),
        .I1(mem_instr_i_2_n_0),
        .I2(\reg_out_reg_n_0_[1] ),
        .I3(\reg_pc[31]_i_2_n_0 ),
        .I4(\reg_next_pc_reg_n_0_[1] ),
        .I5(mem_la_read_INST_0_i_5_n_0),
        .O(mem_la_read_INST_0_i_3_n_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    mem_la_read_INST_0_i_4
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(last_mem_valid),
        .I2(mem_la_firstword_reg_reg_n_0),
        .I3(is_sb_sh_sw_i_5_n_0),
        .O(p_89_in));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    mem_la_read_INST_0_i_5
       (.I0(\irq_state_reg_n_0_[0] ),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(resetn),
        .I3(latched_branch_reg_n_0),
        .I4(clear_prefetched_high_word_q),
        .I5(prefetched_high_word_reg_n_0),
        .O(mem_la_read_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hAABAAA8A00000000)) 
    mem_la_secondword_i_1
       (.I0(mem_la_secondword),
        .I1(\mem_state_reg_n_0_[1] ),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(is_sb_sh_sw_i_5_n_0),
        .I4(mem_la_read),
        .I5(mem_instr_i_4_n_0),
        .O(mem_la_secondword_i_1_n_0));
  FDRE mem_la_secondword_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_la_secondword_i_1_n_0),
        .Q(mem_la_secondword),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata[10]_INST_0 
       (.I0(mem_la_wdata[2]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[2]),
        .O(\mem_la_wdata[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata[11]_INST_0 
       (.I0(mem_la_wdata[3]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[3]),
        .O(\mem_la_wdata[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata[12]_INST_0 
       (.I0(mem_la_wdata[4]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[4]),
        .O(\mem_la_wdata[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata[13]_INST_0 
       (.I0(mem_la_wdata[5]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[5]),
        .O(\mem_la_wdata[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata[14]_INST_0 
       (.I0(mem_la_wdata[6]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[6]),
        .O(\mem_la_wdata[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata[15]_INST_0 
       (.I0(mem_la_wdata[7]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[7]),
        .O(\mem_la_wdata[31] [7]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata[16]_INST_0 
       (.I0(pcpi_rs2[8]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(mem_la_wdata[0]),
        .O(\mem_la_wdata[31] [8]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata[17]_INST_0 
       (.I0(pcpi_rs2[9]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(mem_la_wdata[1]),
        .O(\mem_la_wdata[31] [9]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata[18]_INST_0 
       (.I0(pcpi_rs2[10]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(mem_la_wdata[2]),
        .O(\mem_la_wdata[31] [10]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata[19]_INST_0 
       (.I0(pcpi_rs2[11]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(mem_la_wdata[3]),
        .O(\mem_la_wdata[31] [11]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata[20]_INST_0 
       (.I0(pcpi_rs2[12]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(mem_la_wdata[4]),
        .O(\mem_la_wdata[31] [12]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata[21]_INST_0 
       (.I0(pcpi_rs2[13]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(mem_la_wdata[5]),
        .O(\mem_la_wdata[31] [13]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata[22]_INST_0 
       (.I0(pcpi_rs2[14]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(mem_la_wdata[6]),
        .O(\mem_la_wdata[31] [14]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata[23]_INST_0 
       (.I0(pcpi_rs2[15]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(mem_la_wdata[7]),
        .O(\mem_la_wdata[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata[24]_INST_0 
       (.I0(mem_la_wdata[0]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[0]),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(pcpi_rs2[16]),
        .O(\mem_la_wdata[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata[25]_INST_0 
       (.I0(mem_la_wdata[1]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[1]),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(pcpi_rs2[17]),
        .O(\mem_la_wdata[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata[26]_INST_0 
       (.I0(mem_la_wdata[2]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[2]),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(pcpi_rs2[18]),
        .O(\mem_la_wdata[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata[27]_INST_0 
       (.I0(mem_la_wdata[3]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[3]),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(pcpi_rs2[19]),
        .O(\mem_la_wdata[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata[28]_INST_0 
       (.I0(mem_la_wdata[4]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[4]),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(pcpi_rs2[20]),
        .O(\mem_la_wdata[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata[29]_INST_0 
       (.I0(mem_la_wdata[5]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[5]),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(pcpi_rs2[21]),
        .O(\mem_la_wdata[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata[30]_INST_0 
       (.I0(mem_la_wdata[6]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[6]),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(pcpi_rs2[22]),
        .O(\mem_la_wdata[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata[31]_INST_0 
       (.I0(mem_la_wdata[7]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[7]),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(pcpi_rs2[23]),
        .O(\mem_la_wdata[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata[8]_INST_0 
       (.I0(mem_la_wdata[0]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[0]),
        .O(\mem_la_wdata[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata[9]_INST_0 
       (.I0(mem_la_wdata[1]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs2[1]),
        .O(\mem_la_wdata[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    mem_la_write_INST_0
       (.I0(\mem_state_reg_n_0_[1] ),
        .I1(\mem_state_reg_n_0_[0] ),
        .I2(mem_do_wdata),
        .I3(resetn),
        .O(mem_la_write));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h03F7)) 
    \mem_la_wstrb[0]_INST_0 
       (.I0(pcpi_rs1[0]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(pcpi_rs1[1]),
        .O(mem_la_wstrb[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h03FB)) 
    \mem_la_wstrb[1]_INST_0 
       (.I0(pcpi_rs1[0]),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(pcpi_rs1[1]),
        .O(mem_la_wstrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hBF11)) 
    \mem_la_wstrb[2]_INST_0 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(pcpi_rs1[0]),
        .I3(pcpi_rs1[1]),
        .O(mem_la_wstrb[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hC8CF)) 
    \mem_la_wstrb[3]_INST_0 
       (.I0(pcpi_rs1[0]),
        .I1(pcpi_rs1[1]),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .O(mem_la_wstrb[3]));
  LUT5 #(
    .INIT(32'hFF001B1B)) 
    \mem_rdata_q[0]_i_1 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\mem_rdata_q[0]_i_2_n_0 ),
        .I2(\mem_rdata_q[0]_i_3_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[0] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[0]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[0] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[0]),
        .O(\mem_rdata_q[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[0]_i_3 
       (.I0(\mem_rdata_q_reg_n_0_[16] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[16]),
        .O(\mem_rdata_q[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF001B1B)) 
    \mem_rdata_q[10]_i_1 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\mem_rdata_q[10]_i_2_n_0 ),
        .I2(\mem_rdata_q[10]_i_3_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[10] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[10]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[10] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[10]),
        .O(\mem_rdata_q[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[10]_i_3 
       (.I0(\mem_rdata_q_reg_n_0_[26] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[26]),
        .O(\mem_rdata_q[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h08880080FFFFFFFF)) 
    \mem_rdata_q[11]_i_1 
       (.I0(is_sb_sh_sw_i_9_n_0),
        .I1(\mem_rdata_q[31]_i_7_n_0 ),
        .I2(\mem_rdata_q[0]_i_1_n_0 ),
        .I3(\mem_rdata_q[1]_i_1_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(is_sb_sh_sw_i_5_n_0),
        .O(\mem_rdata_q[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B1B1)) 
    \mem_rdata_q[11]_i_2 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\mem_rdata_q[11]_i_3_n_0 ),
        .I2(\mem_rdata_q[11]_i_4_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[11] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[11]_i_3 
       (.I0(\mem_rdata_q_reg_n_0_[11] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[11]),
        .O(\mem_rdata_q[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[11]_i_4 
       (.I0(\mem_rdata_q_reg_n_0_[27] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[27]),
        .O(\mem_rdata_q[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005404)) 
    \mem_rdata_q[11]_i_5 
       (.I0(mem_la_read_INST_0_i_5_n_0),
        .I1(\reg_next_pc_reg_n_0_[1] ),
        .I2(\reg_pc[31]_i_2_n_0 ),
        .I3(\reg_out_reg_n_0_[1] ),
        .I4(mem_instr_i_2_n_0),
        .I5(mem_la_secondword),
        .O(\mem_rdata_q[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \mem_rdata_q[12]_i_1 
       (.I0(\mem_rdata_q[12]_i_2_n_0 ),
        .I1(\mem_rdata_q[12]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_7_n_0 ),
        .I3(\mem_rdata_q[12]_i_4_n_0 ),
        .I4(p_22_in),
        .O(\mem_rdata_q[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33BFFFFF)) 
    \mem_rdata_q[12]_i_2 
       (.I0(\mem_rdata_q[19]_i_4_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[2]_i_1_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(instr_jal_i_4_n_0),
        .I5(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000FFFFD000D000)) 
    \mem_rdata_q[12]_i_3 
       (.I0(is_alu_reg_reg_i_2_n_0),
        .I1(instr_jal_i_2_n_0),
        .I2(\mem_rdata_q[26]_i_7_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(\mem_rdata_q[12]_i_5_n_0 ),
        .I5(\mem_rdata_q[31]_i_17_n_0 ),
        .O(\mem_rdata_q[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FB0000)) 
    \mem_rdata_q[12]_i_4 
       (.I0(instr_jalr_i_3_n_0),
        .I1(instr_jalr_i_4_n_0),
        .I2(is_alu_reg_reg_i_4_n_0),
        .I3(instr_jal_i_3_n_0),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_19_n_0 ),
        .O(\mem_rdata_q[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hE0EF)) 
    \mem_rdata_q[12]_i_5 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(p_22_in),
        .O(\mem_rdata_q[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h37040000F7F7FFFF)) 
    \mem_rdata_q[13]_i_1 
       (.I0(\mem_rdata_q[13]_i_2_n_0 ),
        .I1(\mem_rdata_q[0]_i_1_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_12_n_0 ),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFDCC00CCCC)) 
    \mem_rdata_q[13]_i_2 
       (.I0(\mem_rdata_q[3]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[19]_i_4_n_0 ),
        .I3(\mem_rdata_q[13]_i_3_n_0 ),
        .I4(\mem_rdata_q[19]_i_3_n_0 ),
        .I5(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\mem_rdata_q[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hDF0F1F0F)) 
    \mem_rdata_q[13]_i_3 
       (.I0(\mem_rdata_q[6]_i_2_n_0 ),
        .I1(p_22_in),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mem_rdata_q[14]_i_1 
       (.I0(\mem_rdata_q[14]_i_2_n_0 ),
        .I1(\mem_rdata_q[28]_i_4_n_0 ),
        .I2(\mem_rdata_q[31]_i_7_n_0 ),
        .I3(\mem_rdata_q[14]_i_3_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(\mem_rdata_q[14]_i_4_n_0 ),
        .O(\mem_rdata_q[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \mem_rdata_q[14]_i_2 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[4]_i_1_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(\mem_rdata_q[19]_i_4_n_0 ),
        .O(\mem_rdata_q[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F777F7F7F777F77)) 
    \mem_rdata_q[14]_i_3 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[26]_i_7_n_0 ),
        .I2(\mem_rdata_q[31]_i_16_n_0 ),
        .I3(p_22_in),
        .I4(\mem_rdata_q[6]_i_2_n_0 ),
        .I5(\mem_rdata_q[15]_i_2_n_0 ),
        .O(\mem_rdata_q[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h2A08)) 
    \mem_rdata_q[14]_i_4 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q[0]_i_1_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \mem_rdata_q[15]_i_1 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[15]_i_2_n_0 ),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .I3(\mem_rdata_q[19]_i_4_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(\mem_rdata_q[28]_i_4_n_0 ),
        .O(\mem_rdata_q[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h55FC5530)) 
    \mem_rdata_q[15]_i_2 
       (.I0(\mem_16bit_buffer_reg_n_0_[5] ),
        .I1(is_sb_sh_sw_i_3_n_0),
        .I2(\mem_rdata_q[15]_i_3_n_0 ),
        .I3(\mem_rdata_q[11]_i_5_n_0 ),
        .I4(\mem_rdata_q[21]_i_8_n_0 ),
        .O(\mem_rdata_q[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[15]_i_3 
       (.I0(\mem_rdata_q_reg_n_0_[5] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[5]),
        .O(\mem_rdata_q[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000008FFFFFFFB)) 
    \mem_rdata_q[16]_i_1 
       (.I0(\mem_rdata_q[6]_i_2_n_0 ),
        .I1(\mem_rdata_q[28]_i_4_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[19]_i_4_n_0 ),
        .I4(\mem_rdata_q[19]_i_5_n_0 ),
        .I5(\mem_rdata_q[16]_i_2_n_0 ),
        .O(\mem_rdata_q[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    \mem_rdata_q[16]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[0] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[0]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[0]_i_3_n_0 ),
        .O(\mem_rdata_q[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000008FFFFFFFB)) 
    \mem_rdata_q[17]_i_1 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[28]_i_4_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[19]_i_4_n_0 ),
        .I4(\mem_rdata_q[19]_i_5_n_0 ),
        .I5(\mem_rdata_q[17]_i_2_n_0 ),
        .O(\mem_rdata_q[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    \mem_rdata_q[17]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[1] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[1]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[1]_i_3_n_0 ),
        .O(\mem_rdata_q[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000008FFFFFFFB)) 
    \mem_rdata_q[18]_i_1 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[28]_i_4_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[19]_i_4_n_0 ),
        .I4(\mem_rdata_q[19]_i_5_n_0 ),
        .I5(\mem_rdata_q[18]_i_2_n_0 ),
        .O(\mem_rdata_q[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    \mem_rdata_q[18]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[2] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[2]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[2]_i_3_n_0 ),
        .O(\mem_rdata_q[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFF)) 
    \mem_rdata_q[19]_i_1 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[19]_i_4_n_0 ),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .I4(\mem_rdata_q[28]_i_4_n_0 ),
        .I5(is_sb_sh_sw_i_5_n_0),
        .O(\mem_rdata_q[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000008FFFFFFFB)) 
    \mem_rdata_q[19]_i_2 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[28]_i_4_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[19]_i_4_n_0 ),
        .I4(\mem_rdata_q[19]_i_5_n_0 ),
        .I5(\mem_rdata_q[19]_i_6_n_0 ),
        .O(\mem_rdata_q[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF001B1B)) 
    \mem_rdata_q[19]_i_3 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\mem_rdata_q[19]_i_7_n_0 ),
        .I2(\mem_rdata_q[31]_i_25_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[15] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \mem_rdata_q[19]_i_4 
       (.I0(\mem_rdata_q[8]_i_3_n_0 ),
        .I1(\mem_rdata_q[11]_i_2_n_0 ),
        .I2(\mem_rdata_q[7]_i_2_n_0 ),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .I4(\mem_rdata_q[9]_i_4_n_0 ),
        .O(\mem_rdata_q[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[19]_i_5 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\mem_rdata_q[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    \mem_rdata_q[19]_i_6 
       (.I0(\mem_rdata_q_reg_n_0_[3] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[3]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[3]_i_3_n_0 ),
        .O(\mem_rdata_q[19]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \mem_rdata_q[19]_i_7 
       (.I0(mem_rdata[15]),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(\mem_rdata_q_reg_n_0_[15] ),
        .O(\mem_rdata_q[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFF001B1B)) 
    \mem_rdata_q[1]_i_1 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\mem_rdata_q[1]_i_2_n_0 ),
        .I2(\mem_rdata_q[1]_i_3_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[1] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[1]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[1] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[1]),
        .O(\mem_rdata_q[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[1]_i_3 
       (.I0(\mem_rdata_q_reg_n_0_[17] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[17]),
        .O(\mem_rdata_q[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44444444FF4F4F4F)) 
    \mem_rdata_q[20]_i_1 
       (.I0(\mem_rdata_q[20]_i_2_n_0 ),
        .I1(\mem_rdata_q[28]_i_4_n_0 ),
        .I2(\mem_rdata_q[21]_i_5_n_0 ),
        .I3(\mem_rdata_q[20]_i_3_n_0 ),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[20]_i_4_n_0 ),
        .O(\mem_rdata_q[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F7F557F)) 
    \mem_rdata_q[20]_i_2 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[22]_i_7_n_0 ),
        .I2(\mem_rdata_q[2]_i_1_n_0 ),
        .I3(p_22_in),
        .I4(instr_lui_i_3_n_0),
        .I5(\mem_rdata_q[20]_i_5_n_0 ),
        .O(\mem_rdata_q[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    \mem_rdata_q[20]_i_3 
       (.I0(\mem_rdata_q[1]_i_1_n_0 ),
        .I1(\mem_rdata_q[0]_i_1_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    \mem_rdata_q[20]_i_4 
       (.I0(\mem_rdata_q_reg_n_0_[4] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[4]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[4]_i_2_n_0 ),
        .O(\mem_rdata_q[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FF80B00000A0A0)) 
    \mem_rdata_q[20]_i_5 
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[24]_i_16_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[20]_i_4_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\mem_rdata_q[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FD00FD00FFFF)) 
    \mem_rdata_q[21]_i_1 
       (.I0(\mem_rdata_q[21]_i_2_n_0 ),
        .I1(\mem_rdata_q[21]_i_3_n_0 ),
        .I2(\mem_rdata_q[21]_i_4_n_0 ),
        .I3(\mem_rdata_q[31]_i_7_n_0 ),
        .I4(\mem_rdata_q[21]_i_5_n_0 ),
        .I5(\mem_rdata_q[21]_i_6_n_0 ),
        .O(\mem_rdata_q[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFFFFF0)) 
    \mem_rdata_q[21]_i_10 
       (.I0(\mem_rdata_q[21]_i_13_n_0 ),
        .I1(\mem_rdata_q[21]_i_14_n_0 ),
        .I2(\mem_rdata_q[11]_i_5_n_0 ),
        .I3(\mem_rdata_q[21]_i_15_n_0 ),
        .I4(\mem_rdata_q[21]_i_16_n_0 ),
        .I5(is_sb_sh_sw_i_3_n_0),
        .O(\mem_rdata_q[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFFFFF0)) 
    \mem_rdata_q[21]_i_11 
       (.I0(\mem_rdata_q[21]_i_17_n_0 ),
        .I1(\mem_rdata_q[21]_i_18_n_0 ),
        .I2(\mem_rdata_q[11]_i_5_n_0 ),
        .I3(\mem_rdata_q[21]_i_19_n_0 ),
        .I4(\mem_rdata_q[21]_i_20_n_0 ),
        .I5(is_sb_sh_sw_i_3_n_0),
        .O(\mem_rdata_q[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFF0000)) 
    \mem_rdata_q[21]_i_12 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(mem_do_rinst_reg_n_0),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(\mem_state_reg_n_0_[1] ),
        .I4(is_sb_sh_sw_i_5_n_0),
        .I5(is_sb_sh_sw_i_6_n_0),
        .O(\mem_rdata_q[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00200000)) 
    \mem_rdata_q[21]_i_13 
       (.I0(mem_rdata[16]),
        .I1(mem_la_read_INST_0_i_5_n_0),
        .I2(is_sb_sh_sw_i_12_n_0),
        .I3(is_sb_sh_sw_i_11_n_0),
        .I4(mem_do_rinst_reg_n_0),
        .I5(\mem_rdata_q[21]_i_21_n_0 ),
        .O(\mem_rdata_q[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA8AAAAA)) 
    \mem_rdata_q[21]_i_14 
       (.I0(\mem_rdata_q_reg_n_0_[16] ),
        .I1(mem_la_read_INST_0_i_5_n_0),
        .I2(is_sb_sh_sw_i_12_n_0),
        .I3(is_sb_sh_sw_i_11_n_0),
        .I4(mem_do_rinst_reg_n_0),
        .I5(\mem_rdata_q[21]_i_21_n_0 ),
        .O(\mem_rdata_q[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA8AAAAA)) 
    \mem_rdata_q[21]_i_15 
       (.I0(\mem_rdata_q_reg_n_0_[0] ),
        .I1(mem_la_read_INST_0_i_5_n_0),
        .I2(is_sb_sh_sw_i_12_n_0),
        .I3(is_sb_sh_sw_i_11_n_0),
        .I4(mem_do_rinst_reg_n_0),
        .I5(\mem_rdata_q[21]_i_21_n_0 ),
        .O(\mem_rdata_q[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00200000)) 
    \mem_rdata_q[21]_i_16 
       (.I0(mem_rdata[0]),
        .I1(mem_la_read_INST_0_i_5_n_0),
        .I2(is_sb_sh_sw_i_12_n_0),
        .I3(is_sb_sh_sw_i_11_n_0),
        .I4(mem_do_rinst_reg_n_0),
        .I5(\mem_rdata_q[21]_i_21_n_0 ),
        .O(\mem_rdata_q[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00200000)) 
    \mem_rdata_q[21]_i_17 
       (.I0(mem_rdata[17]),
        .I1(mem_la_read_INST_0_i_5_n_0),
        .I2(is_sb_sh_sw_i_12_n_0),
        .I3(is_sb_sh_sw_i_11_n_0),
        .I4(mem_do_rinst_reg_n_0),
        .I5(\mem_rdata_q[21]_i_21_n_0 ),
        .O(\mem_rdata_q[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA8AAAAA)) 
    \mem_rdata_q[21]_i_18 
       (.I0(\mem_rdata_q_reg_n_0_[17] ),
        .I1(mem_la_read_INST_0_i_5_n_0),
        .I2(is_sb_sh_sw_i_12_n_0),
        .I3(is_sb_sh_sw_i_11_n_0),
        .I4(mem_do_rinst_reg_n_0),
        .I5(\mem_rdata_q[21]_i_21_n_0 ),
        .O(\mem_rdata_q[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA8AAAAA)) 
    \mem_rdata_q[21]_i_19 
       (.I0(\mem_rdata_q_reg_n_0_[1] ),
        .I1(mem_la_read_INST_0_i_5_n_0),
        .I2(is_sb_sh_sw_i_12_n_0),
        .I3(is_sb_sh_sw_i_11_n_0),
        .I4(mem_do_rinst_reg_n_0),
        .I5(\mem_rdata_q[21]_i_21_n_0 ),
        .O(\mem_rdata_q[21]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \mem_rdata_q[21]_i_2 
       (.I0(\mem_rdata_q[24]_i_7_n_0 ),
        .I1(p_22_in),
        .I2(\mem_rdata_q[19]_i_4_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00200000)) 
    \mem_rdata_q[21]_i_20 
       (.I0(mem_rdata[1]),
        .I1(mem_la_read_INST_0_i_5_n_0),
        .I2(is_sb_sh_sw_i_12_n_0),
        .I3(is_sb_sh_sw_i_11_n_0),
        .I4(mem_do_rinst_reg_n_0),
        .I5(\mem_rdata_q[21]_i_21_n_0 ),
        .O(\mem_rdata_q[21]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[21]_i_21 
       (.I0(mem_ready),
        .I1(mem_valid),
        .O(\mem_rdata_q[21]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h05FF05050D0D0D0D)) 
    \mem_rdata_q[21]_i_3 
       (.I0(is_beq_bne_blt_bge_bltu_bgeu_i_3_n_0),
        .I1(\mem_rdata_q[31]_i_15_n_0 ),
        .I2(\mem_rdata_q[21]_i_6_n_0 ),
        .I3(\mem_rdata_q[24]_i_7_n_0 ),
        .I4(\mem_rdata_q[3]_i_1_n_0 ),
        .I5(\mem_rdata_q[22]_i_7_n_0 ),
        .O(\mem_rdata_q[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \mem_rdata_q[21]_i_4 
       (.I0(\mem_rdata_q[26]_i_7_n_0 ),
        .I1(\mem_rdata_q[21]_i_6_n_0 ),
        .I2(\mem_rdata_q[22]_i_8_n_0 ),
        .I3(\mem_rdata_q[3]_i_1_n_0 ),
        .O(\mem_rdata_q[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002AA00AAAAAAAA)) 
    \mem_rdata_q[21]_i_5 
       (.I0(\mem_rdata_q[21]_i_7_n_0 ),
        .I1(\mem_rdata_q[31]_i_14_n_0 ),
        .I2(instr_jalr_i_3_n_0),
        .I3(\mem_rdata_q[31]_i_12_n_0 ),
        .I4(\mem_rdata_q[19]_i_3_n_0 ),
        .I5(\mem_rdata_q[31]_i_17_n_0 ),
        .O(\mem_rdata_q[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    \mem_rdata_q[21]_i_6 
       (.I0(\mem_rdata_q_reg_n_0_[5] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[5]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[21]_i_8_n_0 ),
        .O(\mem_rdata_q[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0111011101010001)) 
    \mem_rdata_q[21]_i_7 
       (.I0(mem_instr_i_2_n_0),
        .I1(\mem_rdata_q[21]_i_9_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\mem_rdata_q[0]_i_1_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[21]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[21]_i_8 
       (.I0(\mem_rdata_q_reg_n_0_[21] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[21]),
        .O(\mem_rdata_q[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \mem_rdata_q[21]_i_9 
       (.I0(compressed_instr_i_2_n_0),
        .I1(\mem_rdata_q[21]_i_10_n_0 ),
        .I2(compressed_instr_i_5_n_0),
        .I3(\mem_rdata_q[21]_i_11_n_0 ),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[21]_i_12_n_0 ),
        .O(\mem_rdata_q[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FD00FD00FFFF)) 
    \mem_rdata_q[22]_i_1 
       (.I0(\mem_rdata_q[22]_i_2_n_0 ),
        .I1(\mem_rdata_q[22]_i_3_n_0 ),
        .I2(\mem_rdata_q[22]_i_4_n_0 ),
        .I3(\mem_rdata_q[31]_i_7_n_0 ),
        .I4(\mem_rdata_q[24]_i_9_n_0 ),
        .I5(\mem_rdata_q[22]_i_5_n_0 ),
        .O(\mem_rdata_q[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAABFBFAAAAAAAA)) 
    \mem_rdata_q[22]_i_2 
       (.I0(\mem_rdata_q[24]_i_7_n_0 ),
        .I1(\mem_rdata_q[4]_i_1_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[22]_i_5_n_0 ),
        .I4(\mem_rdata_q[19]_i_3_n_0 ),
        .I5(\mem_rdata_q[25]_i_8_n_0 ),
        .O(\mem_rdata_q[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF800F8FF88008800)) 
    \mem_rdata_q[22]_i_3 
       (.I0(\mem_rdata_q[31]_i_17_n_0 ),
        .I1(\mem_rdata_q[22]_i_6_n_0 ),
        .I2(\mem_rdata_q[6]_i_2_n_0 ),
        .I3(\mem_rdata_q[22]_i_7_n_0 ),
        .I4(\mem_rdata_q[22]_i_5_n_0 ),
        .I5(\mem_rdata_q[31]_i_15_n_0 ),
        .O(\mem_rdata_q[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \mem_rdata_q[22]_i_4 
       (.I0(\mem_rdata_q[26]_i_7_n_0 ),
        .I1(\mem_rdata_q[22]_i_5_n_0 ),
        .I2(\mem_rdata_q[22]_i_8_n_0 ),
        .I3(\mem_rdata_q[4]_i_1_n_0 ),
        .O(\mem_rdata_q[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    \mem_rdata_q[22]_i_5 
       (.I0(\mem_rdata_q_reg_n_0_[6] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[6]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[6]_i_3_n_0 ),
        .O(\mem_rdata_q[22]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \mem_rdata_q[22]_i_6 
       (.I0(\mem_rdata_q[4]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[22]_i_5_n_0 ),
        .O(\mem_rdata_q[22]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[22]_i_7 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\mem_rdata_q[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h44444FFF)) 
    \mem_rdata_q[22]_i_8 
       (.I0(\mem_rdata_q[10]_i_1_n_0 ),
        .I1(\mem_rdata_q[11]_i_2_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\mem_rdata_q[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D0FFFFDFFF)) 
    \mem_rdata_q[23]_i_1 
       (.I0(\mem_rdata_q[23]_i_2_n_0 ),
        .I1(\mem_rdata_q[23]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_7_n_0 ),
        .I3(compressed_instr_i_1_n_0),
        .I4(\mem_rdata_q[23]_i_4_n_0 ),
        .I5(\mem_rdata_q[23]_i_5_n_0 ),
        .O(\mem_rdata_q[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h000011F3)) 
    \mem_rdata_q[23]_i_10 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[0]_i_1_n_0 ),
        .I4(\mem_rdata_q[1]_i_1_n_0 ),
        .O(\mem_rdata_q[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[23]_i_11 
       (.I0(\mem_rdata_q_reg_n_0_[23] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[23]),
        .O(\mem_rdata_q[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h45454500FFFFFFFF)) 
    \mem_rdata_q[23]_i_2 
       (.I0(\mem_rdata_q[23]_i_6_n_0 ),
        .I1(\mem_rdata_q[23]_i_7_n_0 ),
        .I2(\mem_rdata_q[31]_i_15_n_0 ),
        .I3(\mem_rdata_q[23]_i_8_n_0 ),
        .I4(\mem_rdata_q[23]_i_9_n_0 ),
        .I5(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0E0E0C0C0C0C)) 
    \mem_rdata_q[23]_i_3 
       (.I0(\mem_rdata_q[23]_i_8_n_0 ),
        .I1(\mem_rdata_q[23]_i_10_n_0 ),
        .I2(\mem_rdata_q[23]_i_5_n_0 ),
        .I3(\mem_rdata_q[25]_i_8_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(instr_jal_i_4_n_0),
        .O(\mem_rdata_q[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FF000000FF00)) 
    \mem_rdata_q[23]_i_4 
       (.I0(instr_jalr_i_3_n_0),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[31]_i_14_n_0 ),
        .I3(\mem_rdata_q[31]_i_17_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\mem_rdata_q[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    \mem_rdata_q[23]_i_5 
       (.I0(\mem_rdata_q_reg_n_0_[7] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[7]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[23]_i_11_n_0 ),
        .O(\mem_rdata_q[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000404040004)) 
    \mem_rdata_q[23]_i_6 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[1]_i_1_n_0 ),
        .I2(\mem_rdata_q[0]_i_1_n_0 ),
        .I3(\mem_rdata_q[23]_i_5_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(\mem_rdata_q[15]_i_2_n_0 ),
        .O(\mem_rdata_q[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hF7F4)) 
    \mem_rdata_q[23]_i_7 
       (.I0(\mem_rdata_q[10]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[15]_i_2_n_0 ),
        .O(\mem_rdata_q[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \mem_rdata_q[23]_i_8 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .O(\mem_rdata_q[23]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[23]_i_9 
       (.I0(\mem_rdata_q[15]_i_2_n_0 ),
        .I1(instr_jal_i_4_n_0),
        .O(\mem_rdata_q[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF8F0000FFFFFFFF)) 
    \mem_rdata_q[24]_i_1 
       (.I0(\mem_rdata_q[24]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\mem_rdata_q[24]_i_4_n_0 ),
        .I3(\mem_rdata_q[24]_i_5_n_0 ),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(is_sb_sh_sw_i_5_n_0),
        .O(\mem_rdata_q[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    \mem_rdata_q[24]_i_10 
       (.I0(\mem_rdata_q_reg_n_0_[8] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[8]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[24]_i_15_n_0 ),
        .O(\mem_rdata_q[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7777755544444555)) 
    \mem_rdata_q[24]_i_11 
       (.I0(\mem_rdata_q[6]_i_2_n_0 ),
        .I1(\mem_rdata_q[24]_i_16_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(\mem_rdata_q[24]_i_10_n_0 ),
        .O(\mem_rdata_q[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \mem_rdata_q[24]_i_12 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[1]_i_1_n_0 ),
        .I2(\mem_rdata_q[0]_i_1_n_0 ),
        .I3(\mem_rdata_q[6]_i_2_n_0 ),
        .I4(\mem_rdata_q[19]_i_3_n_0 ),
        .I5(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\mem_rdata_q[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0004001400050005)) 
    \mem_rdata_q[24]_i_13 
       (.I0(\mem_rdata_q[24]_i_10_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .I3(\mem_rdata_q[0]_i_1_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[24]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \mem_rdata_q[24]_i_14 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[0]_i_1_n_0 ),
        .I3(\mem_rdata_q[1]_i_1_n_0 ),
        .O(\mem_rdata_q[24]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[24]_i_15 
       (.I0(\mem_rdata_q_reg_n_0_[24] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[24]),
        .O(\mem_rdata_q[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4500454545004500)) 
    \mem_rdata_q[24]_i_16 
       (.I0(\mem_rdata_q[24]_i_17_n_0 ),
        .I1(\mem_rdata_q[24]_i_18_n_0 ),
        .I2(\mem_rdata_q[24]_i_19_n_0 ),
        .I3(\mem_rdata_q[25]_i_15_n_0 ),
        .I4(\mem_rdata_q[25]_i_16_n_0 ),
        .I5(\mem_rdata_q[25]_i_17_n_0 ),
        .O(\mem_rdata_q[24]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[24]_i_17 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[11] ),
        .O(\mem_rdata_q[24]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \mem_rdata_q[24]_i_18 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(is_sb_sh_sw_i_3_n_0),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(is_sb_sh_sw_i_5_n_0),
        .I4(mem_rdata[27]),
        .O(\mem_rdata_q[24]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \mem_rdata_q[24]_i_19 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(mem_rdata[11]),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(\mem_rdata_q_reg_n_0_[11] ),
        .O(\mem_rdata_q[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF100F100F100FFFF)) 
    \mem_rdata_q[24]_i_2 
       (.I0(\mem_rdata_q[24]_i_6_n_0 ),
        .I1(\mem_rdata_q[24]_i_7_n_0 ),
        .I2(\mem_rdata_q[24]_i_8_n_0 ),
        .I3(\mem_rdata_q[31]_i_7_n_0 ),
        .I4(\mem_rdata_q[24]_i_9_n_0 ),
        .I5(\mem_rdata_q[24]_i_10_n_0 ),
        .O(\mem_rdata_q[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h01F0)) 
    \mem_rdata_q[24]_i_3 
       (.I0(\mem_rdata_q[31]_i_14_n_0 ),
        .I1(instr_jalr_i_3_n_0),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\mem_rdata_q[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \mem_rdata_q[24]_i_4 
       (.I0(\mem_rdata_q[1]_i_1_n_0 ),
        .I1(\mem_rdata_q[0]_i_1_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000800CCCC8888)) 
    \mem_rdata_q[24]_i_5 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(instr_jal_i_4_n_0),
        .I2(\mem_rdata_q[10]_i_1_n_0 ),
        .I3(\mem_rdata_q[11]_i_2_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\mem_rdata_q[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F1D00000F1D)) 
    \mem_rdata_q[24]_i_6 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[19]_i_4_n_0 ),
        .I2(\mem_rdata_q[6]_i_2_n_0 ),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .I4(\mem_rdata_q[19]_i_3_n_0 ),
        .I5(\mem_rdata_q[24]_i_10_n_0 ),
        .O(\mem_rdata_q[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem_rdata_q[24]_i_7 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(instr_jal_i_4_n_0),
        .O(\mem_rdata_q[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \mem_rdata_q[24]_i_8 
       (.I0(\mem_rdata_q[24]_i_11_n_0 ),
        .I1(\mem_rdata_q[26]_i_7_n_0 ),
        .I2(\mem_rdata_q[24]_i_12_n_0 ),
        .I3(\mem_rdata_q[24]_i_4_n_0 ),
        .I4(\mem_rdata_q[11]_i_2_n_0 ),
        .I5(\mem_rdata_q[24]_i_13_n_0 ),
        .O(\mem_rdata_q[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010111010)) 
    \mem_rdata_q[24]_i_9 
       (.I0(\mem_rdata_q[28]_i_8_n_0 ),
        .I1(instr_jal_i_3_n_0),
        .I2(\mem_rdata_q[24]_i_14_n_0 ),
        .I3(\mem_rdata_q[31]_i_14_n_0 ),
        .I4(\decoded_rs1[4]_i_3_n_0 ),
        .I5(instr_jalr_i_3_n_0),
        .O(\mem_rdata_q[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF40000FFF4FFFF)) 
    \mem_rdata_q[25]_i_1 
       (.I0(\mem_rdata_q[25]_i_2_n_0 ),
        .I1(\mem_rdata_q[25]_i_3_n_0 ),
        .I2(\mem_rdata_q[25]_i_4_n_0 ),
        .I3(\mem_rdata_q[25]_i_5_n_0 ),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[25]_i_6_n_0 ),
        .O(\mem_rdata_q[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h23)) 
    \mem_rdata_q[25]_i_10 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[25]_i_6_n_0 ),
        .O(\mem_rdata_q[25]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \mem_rdata_q[25]_i_11 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[1]_i_1_n_0 ),
        .I2(\mem_rdata_q[0]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_12_n_0 ),
        .I4(p_22_in),
        .O(\mem_rdata_q[25]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[25]_i_12 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\mem_rdata_q[25]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[25]_i_13 
       (.I0(\mem_rdata_q_reg_n_0_[25] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[25]),
        .O(\mem_rdata_q[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h45454545FFFF45FF)) 
    \mem_rdata_q[25]_i_14 
       (.I0(\mem_rdata_q[25]_i_15_n_0 ),
        .I1(\mem_rdata_q[25]_i_16_n_0 ),
        .I2(\mem_rdata_q[25]_i_17_n_0 ),
        .I3(\mem_rdata_q[25]_i_18_n_0 ),
        .I4(\mem_rdata_q[25]_i_19_n_0 ),
        .I5(\mem_rdata_q[25]_i_20_n_0 ),
        .O(\mem_rdata_q[25]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[25]_i_15 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[10] ),
        .O(\mem_rdata_q[25]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \mem_rdata_q[25]_i_16 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[26] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[26]),
        .I4(is_sb_sh_sw_i_3_n_0),
        .O(\mem_rdata_q[25]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \mem_rdata_q[25]_i_17 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(mem_rdata[10]),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(\mem_rdata_q_reg_n_0_[10] ),
        .O(\mem_rdata_q[25]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    \mem_rdata_q[25]_i_18 
       (.I0(mem_rdata[25]),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(\mem_rdata_q_reg_n_0_[25] ),
        .I3(is_sb_sh_sw_i_3_n_0),
        .O(\mem_rdata_q[25]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hAAAAEFEA)) 
    \mem_rdata_q[25]_i_19 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[9] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[9]),
        .I4(is_sb_sh_sw_i_3_n_0),
        .O(\mem_rdata_q[25]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hD500FFFF)) 
    \mem_rdata_q[25]_i_2 
       (.I0(\mem_rdata_q[31]_i_20_n_0 ),
        .I1(\mem_rdata_q[25]_i_6_n_0 ),
        .I2(\mem_rdata_q[10]_i_1_n_0 ),
        .I3(\mem_rdata_q[30]_i_5_n_0 ),
        .I4(instr_jal_i_4_n_0),
        .O(\mem_rdata_q[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[25]_i_20 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[9] ),
        .O(\mem_rdata_q[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF2F0000)) 
    \mem_rdata_q[25]_i_3 
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[25]_i_7_n_0 ),
        .I2(\mem_rdata_q[25]_i_8_n_0 ),
        .I3(\mem_rdata_q[25]_i_9_n_0 ),
        .I4(\mem_rdata_q[30]_i_6_n_0 ),
        .I5(\mem_rdata_q[25]_i_10_n_0 ),
        .O(\mem_rdata_q[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08C808FF)) 
    \mem_rdata_q[25]_i_4 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[31]_i_15_n_0 ),
        .I2(\mem_rdata_q[28]_i_11_n_0 ),
        .I3(\mem_rdata_q[25]_i_6_n_0 ),
        .I4(compressed_instr_i_1_n_0),
        .I5(\mem_rdata_q[25]_i_11_n_0 ),
        .O(\mem_rdata_q[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222A222)) 
    \mem_rdata_q[25]_i_5 
       (.I0(\mem_rdata_q[31]_i_17_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[31]_i_14_n_0 ),
        .I3(\mem_rdata_q[25]_i_12_n_0 ),
        .I4(instr_jalr_i_3_n_0),
        .I5(\mem_rdata_q[25]_i_6_n_0 ),
        .O(\mem_rdata_q[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    \mem_rdata_q[25]_i_6 
       (.I0(\mem_rdata_q_reg_n_0_[9] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[9]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[25]_i_13_n_0 ),
        .O(\mem_rdata_q[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55545555)) 
    \mem_rdata_q[25]_i_7 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[25]_i_14_n_0 ),
        .I2(\mem_rdata_q[7]_i_2_n_0 ),
        .I3(\mem_rdata_q[11]_i_2_n_0 ),
        .I4(\mem_rdata_q[8]_i_3_n_0 ),
        .I5(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEFFFFFFFF)) 
    \mem_rdata_q[25]_i_8 
       (.I0(\mem_rdata_q[27]_i_7_n_0 ),
        .I1(\mem_rdata_q[8]_i_3_n_0 ),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .I3(\mem_rdata_q[7]_i_2_n_0 ),
        .I4(\mem_rdata_q[25]_i_14_n_0 ),
        .I5(p_22_in),
        .O(\mem_rdata_q[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hC0A0)) 
    \mem_rdata_q[25]_i_9 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[2]_i_1_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\mem_rdata_q[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDFD0000)) 
    \mem_rdata_q[26]_i_1 
       (.I0(\mem_rdata_q[26]_i_2_n_0 ),
        .I1(\mem_rdata_q[26]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_4_n_0 ),
        .I3(\mem_rdata_q[26]_i_4_n_0 ),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[26]_i_5_n_0 ),
        .O(\mem_rdata_q[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \mem_rdata_q[26]_i_10 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[15]_i_2_n_0 ),
        .I3(\mem_rdata_q[1]_i_1_n_0 ),
        .I4(\mem_rdata_q[0]_i_1_n_0 ),
        .O(\mem_rdata_q[26]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \mem_rdata_q[26]_i_11 
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[7]_i_2_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\mem_rdata_q[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFFFBFFBBAAAB)) 
    \mem_rdata_q[26]_i_2 
       (.I0(\mem_rdata_q[24]_i_7_n_0 ),
        .I1(p_22_in),
        .I2(\mem_rdata_q[19]_i_4_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(\mem_rdata_q[15]_i_2_n_0 ),
        .O(\mem_rdata_q[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFD0FFD0FFFFFFD0)) 
    \mem_rdata_q[26]_i_3 
       (.I0(\mem_rdata_q[28]_i_9_n_0 ),
        .I1(\mem_rdata_q[26]_i_6_n_0 ),
        .I2(\mem_rdata_q[26]_i_7_n_0 ),
        .I3(\mem_rdata_q[26]_i_8_n_0 ),
        .I4(\mem_rdata_q[26]_i_9_n_0 ),
        .I5(\mem_rdata_q[26]_i_10_n_0 ),
        .O(\mem_rdata_q[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFCFFAAAAFFFF)) 
    \mem_rdata_q[26]_i_4 
       (.I0(\mem_rdata_q[26]_i_11_n_0 ),
        .I1(instr_retirq_i_3_n_0),
        .I2(instr_jalr_i_3_n_0),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(\mem_rdata_q[31]_i_14_n_0 ),
        .O(\mem_rdata_q[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5511010055555555)) 
    \mem_rdata_q[26]_i_5 
       (.I0(instr_retirq_i_3_n_0),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .I3(\mem_rdata_q[0]_i_1_n_0 ),
        .I4(\mem_rdata_q[1]_i_1_n_0 ),
        .I5(\mem_rdata_q[31]_i_7_n_0 ),
        .O(\mem_rdata_q[26]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mem_rdata_q[26]_i_6 
       (.I0(\mem_rdata_q[11]_i_2_n_0 ),
        .I1(p_22_in),
        .I2(instr_retirq_i_3_n_0),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .O(\mem_rdata_q[26]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_rdata_q[26]_i_7 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(instr_jal_i_4_n_0),
        .O(\mem_rdata_q[26]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mem_rdata_q[26]_i_8 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(instr_jal_i_4_n_0),
        .I4(\mem_rdata_q[15]_i_2_n_0 ),
        .O(\mem_rdata_q[26]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h8C88FFFB)) 
    \mem_rdata_q[26]_i_9 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[7]_i_2_n_0 ),
        .I4(instr_retirq_i_3_n_0),
        .O(\mem_rdata_q[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFF)) 
    \mem_rdata_q[27]_i_1 
       (.I0(\mem_rdata_q[27]_i_2_n_0 ),
        .I1(\mem_rdata_q[27]_i_3_n_0 ),
        .I2(\mem_rdata_q[27]_i_4_n_0 ),
        .I3(\mem_rdata_q[27]_i_5_n_0 ),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(instr_retirq_i_4_n_0),
        .O(\mem_rdata_q[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[27]_i_10 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\mem_rdata_q[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mem_rdata_q[27]_i_11 
       (.I0(\mem_rdata_q[11]_i_2_n_0 ),
        .I1(p_22_in),
        .I2(instr_retirq_i_4_n_0),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .O(\mem_rdata_q[27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00C05555)) 
    \mem_rdata_q[27]_i_12 
       (.I0(instr_retirq_i_4_n_0),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[3]_i_1_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem_rdata_q[27]_i_13 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[8]_i_3_n_0 ),
        .O(\mem_rdata_q[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \mem_rdata_q[27]_i_14 
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(\mem_rdata_q[4]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_26_n_0 ),
        .I4(instr_retirq_i_4_n_0),
        .I5(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\mem_rdata_q[27]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[27]_i_15 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[15] ),
        .O(\mem_rdata_q[27]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \mem_rdata_q[27]_i_16 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[31]),
        .I4(is_sb_sh_sw_i_3_n_0),
        .O(\mem_rdata_q[27]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hBABF)) 
    \mem_rdata_q[27]_i_17 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\mem_rdata_q_reg_n_0_[15] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[15]),
        .O(\mem_rdata_q[27]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h1F11)) 
    \mem_rdata_q[27]_i_2 
       (.I0(compressed_instr_i_1_n_0),
        .I1(instr_retirq_i_4_n_0),
        .I2(\mem_rdata_q[27]_i_6_n_0 ),
        .I3(\mem_rdata_q[31]_i_15_n_0 ),
        .O(\mem_rdata_q[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4540)) 
    \mem_rdata_q[27]_i_3 
       (.I0(\mem_rdata_q[27]_i_7_n_0 ),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(\mem_rdata_q[19]_i_4_n_0 ),
        .I3(p_22_in),
        .I4(\mem_rdata_q[27]_i_8_n_0 ),
        .I5(\mem_rdata_q[24]_i_7_n_0 ),
        .O(\mem_rdata_q[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA020002AA02AA02)) 
    \mem_rdata_q[27]_i_4 
       (.I0(instr_jal_i_4_n_0),
        .I1(\mem_rdata_q[27]_i_9_n_0 ),
        .I2(\mem_rdata_q[27]_i_10_n_0 ),
        .I3(\decoded_rs1[4]_i_3_n_0 ),
        .I4(\mem_rdata_q[27]_i_11_n_0 ),
        .I5(\mem_rdata_q[28]_i_9_n_0 ),
        .O(\mem_rdata_q[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88A888A8A8A888A8)) 
    \mem_rdata_q[27]_i_5 
       (.I0(\mem_rdata_q[31]_i_17_n_0 ),
        .I1(\mem_rdata_q[27]_i_12_n_0 ),
        .I2(\mem_rdata_q[27]_i_10_n_0 ),
        .I3(\mem_rdata_q[27]_i_13_n_0 ),
        .I4(\mem_rdata_q[31]_i_14_n_0 ),
        .I5(\mem_rdata_q[27]_i_14_n_0 ),
        .O(\mem_rdata_q[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFAA8BAA)) 
    \mem_rdata_q[27]_i_6 
       (.I0(instr_retirq_i_4_n_0),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[8]_i_3_n_0 ),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\mem_rdata_q[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F4F4FFF4FF)) 
    \mem_rdata_q[27]_i_7 
       (.I0(\decoded_rs1[4]_i_6_n_0 ),
        .I1(\decoded_rs1[4]_i_7_n_0 ),
        .I2(\decoded_rs1[4]_i_8_n_0 ),
        .I3(\mem_rdata_q[27]_i_15_n_0 ),
        .I4(\mem_rdata_q[27]_i_16_n_0 ),
        .I5(\mem_rdata_q[27]_i_17_n_0 ),
        .O(\mem_rdata_q[27]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \mem_rdata_q[27]_i_8 
       (.I0(\mem_rdata_q[6]_i_2_n_0 ),
        .I1(p_22_in),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\mem_rdata_q[27]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_rdata_q[27]_i_9 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(instr_retirq_i_4_n_0),
        .O(\mem_rdata_q[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \mem_rdata_q[28]_i_1 
       (.I0(\mem_rdata_q[28]_i_2_n_0 ),
        .I1(\mem_rdata_q[28]_i_3_n_0 ),
        .I2(\mem_rdata_q[28]_i_4_n_0 ),
        .I3(\mem_rdata_q[28]_i_5_n_0 ),
        .I4(\mem_rdata_q[28]_i_6_n_0 ),
        .I5(\mem_rdata_q[28]_i_7_n_0 ),
        .O(\mem_rdata_q[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[28]_i_10 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[9]_i_4_n_0 ),
        .O(\mem_rdata_q[28]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \mem_rdata_q[28]_i_11 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005DDD)) 
    \mem_rdata_q[28]_i_2 
       (.I0(\mem_rdata_q[31]_i_17_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[31]_i_14_n_0 ),
        .I3(\mem_rdata_q[31]_i_18_n_0 ),
        .I4(\mem_rdata_q[28]_i_8_n_0 ),
        .I5(instr_jal_i_3_n_0),
        .O(\mem_rdata_q[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \mem_rdata_q[28]_i_3 
       (.I0(\mem_rdata_q_reg_n_0_[12] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[12]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\decoded_imm_uj[12]_i_3_n_0 ),
        .O(\mem_rdata_q[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mem_rdata_q[28]_i_4 
       (.I0(\mem_rdata_q[0]_i_1_n_0 ),
        .I1(\mem_rdata_q[31]_i_7_n_0 ),
        .I2(\mem_rdata_q[1]_i_1_n_0 ),
        .O(\mem_rdata_q[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AA02000000)) 
    \mem_rdata_q[28]_i_5 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[19]_i_4_n_0 ),
        .I4(\mem_rdata_q[4]_i_1_n_0 ),
        .I5(p_22_in),
        .O(\mem_rdata_q[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7500FFFFFFFF)) 
    \mem_rdata_q[28]_i_6 
       (.I0(\mem_rdata_q[31]_i_20_n_0 ),
        .I1(\mem_rdata_q[28]_i_3_n_0 ),
        .I2(\mem_rdata_q[10]_i_1_n_0 ),
        .I3(\mem_rdata_q[28]_i_9_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888008000800080)) 
    \mem_rdata_q[28]_i_7 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q[31]_i_15_n_0 ),
        .I2(\decoded_rs1[4]_i_3_n_0 ),
        .I3(\mem_rdata_q[28]_i_10_n_0 ),
        .I4(\mem_rdata_q[28]_i_11_n_0 ),
        .I5(\mem_rdata_q[28]_i_3_n_0 ),
        .O(\mem_rdata_q[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFDFDDD)) 
    \mem_rdata_q[28]_i_8 
       (.I0(compressed_instr_i_1_n_0),
        .I1(is_sb_sh_sw_i_6_n_0),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(is_sb_sh_sw_i_4_n_0),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(mem_instr_i_2_n_0),
        .O(\mem_rdata_q[28]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    \mem_rdata_q[28]_i_9 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .I3(p_22_in),
        .O(\mem_rdata_q[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D0FFFFD0FF)) 
    \mem_rdata_q[29]_i_1 
       (.I0(\mem_rdata_q[29]_i_2_n_0 ),
        .I1(\mem_rdata_q[29]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_7_n_0 ),
        .I3(\mem_rdata_q[29]_i_4_n_0 ),
        .I4(\mem_rdata_q[29]_i_5_n_0 ),
        .I5(\mem_rdata_q[29]_i_6_n_0 ),
        .O(\mem_rdata_q[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBFBFBFBFB)) 
    \mem_rdata_q[29]_i_2 
       (.I0(\mem_rdata_q[29]_i_7_n_0 ),
        .I1(instr_jal_i_4_n_0),
        .I2(\mem_rdata_q[30]_i_5_n_0 ),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .I4(\mem_rdata_q[29]_i_6_n_0 ),
        .I5(\mem_rdata_q[31]_i_20_n_0 ),
        .O(\mem_rdata_q[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004440400)) 
    \mem_rdata_q[29]_i_3 
       (.I0(\mem_rdata_q[1]_i_1_n_0 ),
        .I1(is_sb_sh_sw_i_10_n_0),
        .I2(\mem_rdata_q[29]_i_6_n_0 ),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .I4(\mem_rdata_q[10]_i_1_n_0 ),
        .I5(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\mem_rdata_q[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFF0000FFFFFFFF)) 
    \mem_rdata_q[29]_i_4 
       (.I0(instr_jalr_i_3_n_0),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .I3(\mem_rdata_q[31]_i_14_n_0 ),
        .I4(\mem_rdata_q[31]_i_11_n_0 ),
        .I5(\mem_rdata_q[31]_i_17_n_0 ),
        .O(\mem_rdata_q[29]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \mem_rdata_q[29]_i_5 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(compressed_instr_i_1_n_0),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[31]_i_15_n_0 ),
        .O(\mem_rdata_q[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h47FF47FF47FF4700)) 
    \mem_rdata_q[29]_i_6 
       (.I0(\mem_rdata_q_reg_n_0_[13] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[13]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[31]_i_22_n_0 ),
        .O(\mem_rdata_q[29]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h04F4)) 
    \mem_rdata_q[29]_i_7 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[29]_i_6_n_0 ),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .I3(p_22_in),
        .O(\mem_rdata_q[29]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFF001B1B)) 
    \mem_rdata_q[2]_i_1 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\mem_rdata_q[2]_i_2_n_0 ),
        .I2(\mem_rdata_q[2]_i_3_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[2] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[2]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[2] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[2]),
        .O(\mem_rdata_q[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[2]_i_3 
       (.I0(\mem_rdata_q_reg_n_0_[18] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[18]),
        .O(\mem_rdata_q[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F4444444F444F44)) 
    \mem_rdata_q[30]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q[30]_i_2_n_0 ),
        .I2(\mem_rdata_q[30]_i_3_n_0 ),
        .I3(\mem_rdata_q[31]_i_7_n_0 ),
        .I4(\mem_rdata_q[30]_i_4_n_0 ),
        .I5(\mem_rdata_q[30]_i_5_n_0 ),
        .O(\mem_rdata_q[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \mem_rdata_q[30]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[14]),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[31]_i_24_n_0 ),
        .O(\mem_rdata_q[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h01CDFFFF)) 
    \mem_rdata_q[30]_i_3 
       (.I0(\mem_rdata_q[31]_i_11_n_0 ),
        .I1(\mem_rdata_q[31]_i_12_n_0 ),
        .I2(\mem_rdata_q[30]_i_2_n_0 ),
        .I3(p_22_in),
        .I4(instr_jal_i_4_n_0),
        .O(\mem_rdata_q[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFC00000)) 
    \mem_rdata_q[30]_i_4 
       (.I0(\mem_rdata_q[30]_i_2_n_0 ),
        .I1(p_22_in),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .I3(\mem_rdata_q[10]_i_1_n_0 ),
        .I4(\mem_rdata_q[30]_i_6_n_0 ),
        .I5(\mem_rdata_q[30]_i_7_n_0 ),
        .O(\mem_rdata_q[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \mem_rdata_q[30]_i_5 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(p_22_in),
        .I3(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\mem_rdata_q[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \mem_rdata_q[30]_i_6 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h08000808)) 
    \mem_rdata_q[30]_i_7 
       (.I0(\mem_rdata_q[10]_i_1_n_0 ),
        .I1(\mem_rdata_q[11]_i_2_n_0 ),
        .I2(p_22_in),
        .I3(\mem_rdata_q[6]_i_2_n_0 ),
        .I4(\mem_rdata_q[15]_i_2_n_0 ),
        .O(\mem_rdata_q[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF40000FFFFFFFF)) 
    \mem_rdata_q[31]_i_1 
       (.I0(\mem_rdata_q[31]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q[31]_i_6_n_0 ),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(is_sb_sh_sw_i_5_n_0),
        .O(\mem_rdata_q[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h557F)) 
    \mem_rdata_q[31]_i_10 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\mem_rdata_q[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h55FC5530)) 
    \mem_rdata_q[31]_i_11 
       (.I0(\mem_16bit_buffer_reg_n_0_[13] ),
        .I1(is_sb_sh_sw_i_3_n_0),
        .I2(\mem_rdata_q[31]_i_21_n_0 ),
        .I3(\mem_rdata_q[11]_i_5_n_0 ),
        .I4(\mem_rdata_q[31]_i_22_n_0 ),
        .O(\mem_rdata_q[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF001B1B)) 
    \mem_rdata_q[31]_i_12 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\mem_rdata_q[31]_i_23_n_0 ),
        .I2(\mem_rdata_q[31]_i_24_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[14] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h1DFF1DFF1DFF1D00)) 
    \mem_rdata_q[31]_i_13 
       (.I0(mem_rdata[15]),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(\mem_rdata_q_reg_n_0_[15] ),
        .I3(mem_la_secondword),
        .I4(is_sb_sh_sw_i_3_n_0),
        .I5(\mem_rdata_q[31]_i_25_n_0 ),
        .O(\mem_rdata_q[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mem_rdata_q[31]_i_14 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[8]_i_3_n_0 ),
        .I2(\mem_rdata_q[11]_i_2_n_0 ),
        .I3(\mem_rdata_q[7]_i_2_n_0 ),
        .I4(\mem_rdata_q[10]_i_1_n_0 ),
        .I5(\mem_rdata_q[9]_i_4_n_0 ),
        .O(\mem_rdata_q[31]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mem_rdata_q[31]_i_15 
       (.I0(\mem_rdata_q[0]_i_1_n_0 ),
        .I1(\mem_rdata_q[1]_i_1_n_0 ),
        .O(\mem_rdata_q[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem_rdata_q[31]_i_16 
       (.I0(\mem_rdata_q[10]_i_1_n_0 ),
        .I1(\mem_rdata_q[11]_i_2_n_0 ),
        .O(\mem_rdata_q[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[31]_i_17 
       (.I0(\mem_rdata_q[1]_i_1_n_0 ),
        .I1(\mem_rdata_q[0]_i_1_n_0 ),
        .O(\mem_rdata_q[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \mem_rdata_q[31]_i_18 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[2]_i_1_n_0 ),
        .I3(\mem_rdata_q[3]_i_1_n_0 ),
        .I4(\mem_rdata_q[4]_i_1_n_0 ),
        .I5(\mem_rdata_q[31]_i_26_n_0 ),
        .O(\mem_rdata_q[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFF00003B)) 
    \mem_rdata_q[31]_i_19 
       (.I0(\mem_rdata_q[19]_i_3_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .I3(\mem_rdata_q[1]_i_1_n_0 ),
        .I4(\mem_rdata_q[0]_i_1_n_0 ),
        .O(\mem_rdata_q[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0303330357577777)) 
    \mem_rdata_q[31]_i_2 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q[31]_i_9_n_0 ),
        .I2(\mem_rdata_q[31]_i_10_n_0 ),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(\mem_rdata_q[31]_i_13_n_0 ),
        .O(\mem_rdata_q[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[31]_i_20 
       (.I0(p_22_in),
        .I1(\mem_rdata_q[11]_i_2_n_0 ),
        .O(\mem_rdata_q[31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[31]_i_21 
       (.I0(\mem_rdata_q_reg_n_0_[13] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[13]),
        .O(\mem_rdata_q[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[31]_i_22 
       (.I0(\mem_rdata_q_reg_n_0_[29] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[29]),
        .O(\mem_rdata_q[31]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[31]_i_23 
       (.I0(\mem_rdata_q_reg_n_0_[14] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[14]),
        .O(\mem_rdata_q[31]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[31]_i_24 
       (.I0(\mem_rdata_q_reg_n_0_[30] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[30]),
        .O(\mem_rdata_q[31]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[31]_i_25 
       (.I0(\mem_rdata_q_reg_n_0_[31] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[31]),
        .O(\mem_rdata_q[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF400F400F400F4F4)) 
    \mem_rdata_q[31]_i_26 
       (.I0(\mem_rdata_q[31]_i_27_n_0 ),
        .I1(\mem_rdata_q[31]_i_28_n_0 ),
        .I2(\mem_rdata_q[31]_i_29_n_0 ),
        .I3(\mem_rdata_q[31]_i_30_n_0 ),
        .I4(\mem_rdata_q[31]_i_31_n_0 ),
        .I5(\mem_rdata_q[31]_i_32_n_0 ),
        .O(\mem_rdata_q[31]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \mem_rdata_q[31]_i_27 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[21] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[21]),
        .I4(is_sb_sh_sw_i_3_n_0),
        .O(\mem_rdata_q[31]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \mem_rdata_q[31]_i_28 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(mem_rdata[5]),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(\mem_rdata_q_reg_n_0_[5] ),
        .O(\mem_rdata_q[31]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[31]_i_29 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[5] ),
        .O(\mem_rdata_q[31]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mem_rdata_q[31]_i_3 
       (.I0(instr_jalr_i_3_n_0),
        .I1(\mem_rdata_q[19]_i_3_n_0 ),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .I3(\mem_rdata_q[31]_i_14_n_0 ),
        .O(\mem_rdata_q[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[31]_i_30 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_16bit_buffer_reg_n_0_[6] ),
        .O(\mem_rdata_q[31]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h5404)) 
    \mem_rdata_q[31]_i_31 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(mem_rdata[6]),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(\mem_rdata_q_reg_n_0_[6] ),
        .O(\mem_rdata_q[31]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \mem_rdata_q[31]_i_32 
       (.I0(\mem_rdata_q[11]_i_5_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[22] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(mem_rdata[22]),
        .I4(is_sb_sh_sw_i_3_n_0),
        .O(\mem_rdata_q[31]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_rdata_q[31]_i_4 
       (.I0(\mem_rdata_q[0]_i_1_n_0 ),
        .I1(\mem_rdata_q[1]_i_1_n_0 ),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \mem_rdata_q[31]_i_5 
       (.I0(\mem_rdata_q[31]_i_15_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[19]_i_3_n_0 ),
        .I3(\mem_rdata_q[31]_i_12_n_0 ),
        .O(\mem_rdata_q[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A0AAA0AAA0AAA0)) 
    \mem_rdata_q[31]_i_6 
       (.I0(instr_jal_i_4_n_0),
        .I1(\mem_rdata_q[31]_i_16_n_0 ),
        .I2(\mem_rdata_q[31]_i_12_n_0 ),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .I4(p_22_in),
        .I5(\mem_rdata_q[19]_i_3_n_0 ),
        .O(\mem_rdata_q[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000015500000111)) 
    \mem_rdata_q[31]_i_7 
       (.I0(mem_instr_i_2_n_0),
        .I1(is_sb_sh_sw_i_3_n_0),
        .I2(is_sb_sh_sw_i_4_n_0),
        .I3(is_sb_sh_sw_i_5_n_0),
        .I4(is_sb_sh_sw_i_6_n_0),
        .I5(compressed_instr_i_1_n_0),
        .O(\mem_rdata_q[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000005DDD0000)) 
    \mem_rdata_q[31]_i_8 
       (.I0(\mem_rdata_q[31]_i_17_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .I2(\mem_rdata_q[31]_i_14_n_0 ),
        .I3(\mem_rdata_q[31]_i_18_n_0 ),
        .I4(\mem_rdata_q[31]_i_7_n_0 ),
        .I5(\mem_rdata_q[31]_i_19_n_0 ),
        .O(\mem_rdata_q[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD555DDDDFFFFFFFF)) 
    \mem_rdata_q[31]_i_9 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(\mem_rdata_q[30]_i_5_n_0 ),
        .I2(\mem_rdata_q[10]_i_1_n_0 ),
        .I3(\mem_rdata_q[31]_i_13_n_0 ),
        .I4(\mem_rdata_q[31]_i_20_n_0 ),
        .I5(instr_jal_i_4_n_0),
        .O(\mem_rdata_q[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFF001B1B)) 
    \mem_rdata_q[3]_i_1 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\mem_rdata_q[3]_i_2_n_0 ),
        .I2(\mem_rdata_q[3]_i_3_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[3] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[3]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[3] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[3]),
        .O(\mem_rdata_q[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[3]_i_3 
       (.I0(\mem_rdata_q_reg_n_0_[19] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[19]),
        .O(\mem_rdata_q[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFF004747)) 
    \mem_rdata_q[4]_i_1 
       (.I0(\mem_rdata_q[4]_i_2_n_0 ),
        .I1(is_sb_sh_sw_i_3_n_0),
        .I2(\mem_rdata_q[4]_i_3_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[4] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[4]_i_2 
       (.I0(\mem_rdata_q_reg_n_0_[20] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[20]),
        .O(\mem_rdata_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[4]_i_3 
       (.I0(\mem_rdata_q_reg_n_0_[4] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[4]),
        .O(\mem_rdata_q[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_rdata_q[5]_i_1 
       (.I0(\mem_rdata_q[15]_i_2_n_0 ),
        .O(\mem_rdata_q[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_rdata_q[6]_i_1 
       (.I0(is_sb_sh_sw_i_5_n_0),
        .O(\mem_rdata_q[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFF004747)) 
    \mem_rdata_q[6]_i_2 
       (.I0(\mem_rdata_q[6]_i_3_n_0 ),
        .I1(is_sb_sh_sw_i_3_n_0),
        .I2(\mem_rdata_q[6]_i_4_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[6] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[6]_i_3 
       (.I0(\mem_rdata_q_reg_n_0_[22] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[22]),
        .O(\mem_rdata_q[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[6]_i_4 
       (.I0(\mem_rdata_q_reg_n_0_[6] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[6]),
        .O(\mem_rdata_q[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF557F0000)) 
    \mem_rdata_q[7]_i_1 
       (.I0(\mem_rdata_q[31]_i_7_n_0 ),
        .I1(is_sb_sh_sw_i_9_n_0),
        .I2(\mem_rdata_q[31]_i_11_n_0 ),
        .I3(\mem_rdata_q[0]_i_1_n_0 ),
        .I4(\mem_rdata_q[7]_i_2_n_0 ),
        .I5(\mem_rdata_q[7]_i_3_n_0 ),
        .O(\mem_rdata_q[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF001B1B)) 
    \mem_rdata_q[7]_i_2 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\mem_rdata_q[7]_i_4_n_0 ),
        .I2(\mem_rdata_q[23]_i_11_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[7] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB0A080A000200020)) 
    \mem_rdata_q[7]_i_3 
       (.I0(\mem_rdata_q[7]_i_2_n_0 ),
        .I1(\mem_rdata_q[1]_i_1_n_0 ),
        .I2(\mem_rdata_q[0]_i_1_n_0 ),
        .I3(is_sb_sh_sw_i_9_n_0),
        .I4(p_22_in),
        .I5(\mem_rdata_q[31]_i_7_n_0 ),
        .O(\mem_rdata_q[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[7]_i_4 
       (.I0(\mem_rdata_q_reg_n_0_[7] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[7]),
        .O(\mem_rdata_q[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h77777FFF44444444)) 
    \mem_rdata_q[8]_i_1 
       (.I0(\mem_rdata_q[8]_i_2_n_0 ),
        .I1(\mem_rdata_q[31]_i_7_n_0 ),
        .I2(is_sb_sh_sw_i_9_n_0),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .I4(\mem_rdata_q[0]_i_1_n_0 ),
        .I5(\mem_rdata_q[8]_i_3_n_0 ),
        .O(\mem_rdata_q[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h0F2FFF7F)) 
    \mem_rdata_q[8]_i_2 
       (.I0(is_sb_sh_sw_i_9_n_0),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(\mem_rdata_q[0]_i_1_n_0 ),
        .I3(\mem_rdata_q[1]_i_1_n_0 ),
        .I4(\mem_rdata_q[8]_i_3_n_0 ),
        .O(\mem_rdata_q[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF001B1B)) 
    \mem_rdata_q[8]_i_3 
       (.I0(is_sb_sh_sw_i_3_n_0),
        .I1(\mem_rdata_q[8]_i_4_n_0 ),
        .I2(\mem_rdata_q[24]_i_15_n_0 ),
        .I3(\mem_16bit_buffer_reg_n_0_[8] ),
        .I4(\mem_rdata_q[11]_i_5_n_0 ),
        .O(\mem_rdata_q[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[8]_i_4 
       (.I0(\mem_rdata_q_reg_n_0_[8] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[8]),
        .O(\mem_rdata_q[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FF55005500)) 
    \mem_rdata_q[9]_i_1 
       (.I0(\mem_rdata_q[9]_i_2_n_0 ),
        .I1(is_sb_sh_sw_i_9_n_0),
        .I2(\mem_rdata_q[9]_i_3_n_0 ),
        .I3(\mem_rdata_q[31]_i_7_n_0 ),
        .I4(\mem_rdata_q[1]_i_1_n_0 ),
        .I5(\mem_rdata_q[9]_i_4_n_0 ),
        .O(\mem_rdata_q[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDDDDDDDDD)) 
    \mem_rdata_q[9]_i_2 
       (.I0(\mem_rdata_q[4]_i_1_n_0 ),
        .I1(is_beq_bne_blt_bge_bltu_bgeu_i_3_n_0),
        .I2(\decoded_rs1[0]_i_3_n_0 ),
        .I3(\mem_rdata_q[31]_i_15_n_0 ),
        .I4(\mem_rdata_q[19]_i_3_n_0 ),
        .I5(\mem_rdata_q[6]_i_2_n_0 ),
        .O(\mem_rdata_q[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[9]_i_3 
       (.I0(\mem_rdata_q[31]_i_15_n_0 ),
        .I1(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h888BBB8B)) 
    \mem_rdata_q[9]_i_4 
       (.I0(\mem_16bit_buffer_reg_n_0_[9] ),
        .I1(\mem_rdata_q[11]_i_5_n_0 ),
        .I2(\mem_rdata_q[9]_i_5_n_0 ),
        .I3(is_sb_sh_sw_i_3_n_0),
        .I4(\mem_rdata_q[25]_i_13_n_0 ),
        .O(\mem_rdata_q[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \mem_rdata_q[9]_i_5 
       (.I0(\mem_rdata_q_reg_n_0_[9] ),
        .I1(is_sb_sh_sw_i_5_n_0),
        .I2(mem_rdata[9]),
        .O(\mem_rdata_q[9]_i_5_n_0 ));
  FDRE \mem_rdata_q_reg[0] 
       (.C(clk),
        .CE(\mem_rdata_q[6]_i_1_n_0 ),
        .D(\mem_rdata_q[0]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[10] 
       (.C(clk),
        .CE(\mem_rdata_q[11]_i_1_n_0 ),
        .D(\mem_rdata_q[10]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[11] 
       (.C(clk),
        .CE(\mem_rdata_q[11]_i_1_n_0 ),
        .D(\mem_rdata_q[11]_i_2_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[12] 
       (.C(clk),
        .CE(\mem_rdata_q[31]_i_1_n_0 ),
        .D(\mem_rdata_q[12]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[13] 
       (.C(clk),
        .CE(\mem_rdata_q[31]_i_1_n_0 ),
        .D(\mem_rdata_q[13]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[14] 
       (.C(clk),
        .CE(\mem_rdata_q[31]_i_1_n_0 ),
        .D(\mem_rdata_q[14]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[15] 
       (.C(clk),
        .CE(\mem_rdata_q[19]_i_1_n_0 ),
        .D(\mem_rdata_q[15]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[16] 
       (.C(clk),
        .CE(\mem_rdata_q[19]_i_1_n_0 ),
        .D(\mem_rdata_q[16]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[17] 
       (.C(clk),
        .CE(\mem_rdata_q[19]_i_1_n_0 ),
        .D(\mem_rdata_q[17]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[18] 
       (.C(clk),
        .CE(\mem_rdata_q[19]_i_1_n_0 ),
        .D(\mem_rdata_q[18]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[19] 
       (.C(clk),
        .CE(\mem_rdata_q[19]_i_1_n_0 ),
        .D(\mem_rdata_q[19]_i_2_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[1] 
       (.C(clk),
        .CE(\mem_rdata_q[6]_i_1_n_0 ),
        .D(\mem_rdata_q[1]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[20] 
       (.C(clk),
        .CE(\mem_rdata_q[24]_i_1_n_0 ),
        .D(\mem_rdata_q[20]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[21] 
       (.C(clk),
        .CE(\mem_rdata_q[24]_i_1_n_0 ),
        .D(\mem_rdata_q[21]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[22] 
       (.C(clk),
        .CE(\mem_rdata_q[24]_i_1_n_0 ),
        .D(\mem_rdata_q[22]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[23] 
       (.C(clk),
        .CE(\mem_rdata_q[24]_i_1_n_0 ),
        .D(\mem_rdata_q[23]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[24] 
       (.C(clk),
        .CE(\mem_rdata_q[24]_i_1_n_0 ),
        .D(\mem_rdata_q[24]_i_2_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[25] 
       (.C(clk),
        .CE(\mem_rdata_q[31]_i_1_n_0 ),
        .D(\mem_rdata_q[25]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[26] 
       (.C(clk),
        .CE(\mem_rdata_q[31]_i_1_n_0 ),
        .D(\mem_rdata_q[26]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[27] 
       (.C(clk),
        .CE(\mem_rdata_q[31]_i_1_n_0 ),
        .D(\mem_rdata_q[27]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[28] 
       (.C(clk),
        .CE(\mem_rdata_q[31]_i_1_n_0 ),
        .D(\mem_rdata_q[28]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[29] 
       (.C(clk),
        .CE(\mem_rdata_q[31]_i_1_n_0 ),
        .D(\mem_rdata_q[29]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[2] 
       (.C(clk),
        .CE(\mem_rdata_q[6]_i_1_n_0 ),
        .D(\mem_rdata_q[2]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[30] 
       (.C(clk),
        .CE(\mem_rdata_q[31]_i_1_n_0 ),
        .D(\mem_rdata_q[30]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[31] 
       (.C(clk),
        .CE(\mem_rdata_q[31]_i_1_n_0 ),
        .D(\mem_rdata_q[31]_i_2_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[3] 
       (.C(clk),
        .CE(\mem_rdata_q[6]_i_1_n_0 ),
        .D(\mem_rdata_q[3]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[4] 
       (.C(clk),
        .CE(\mem_rdata_q[6]_i_1_n_0 ),
        .D(\mem_rdata_q[4]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[5] 
       (.C(clk),
        .CE(\mem_rdata_q[6]_i_1_n_0 ),
        .D(\mem_rdata_q[5]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[6] 
       (.C(clk),
        .CE(\mem_rdata_q[6]_i_1_n_0 ),
        .D(\mem_rdata_q[6]_i_2_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[7] 
       (.C(clk),
        .CE(\mem_rdata_q[11]_i_1_n_0 ),
        .D(\mem_rdata_q[7]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[8] 
       (.C(clk),
        .CE(\mem_rdata_q[11]_i_1_n_0 ),
        .D(\mem_rdata_q[8]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[9] 
       (.C(clk),
        .CE(\mem_rdata_q[11]_i_1_n_0 ),
        .D(\mem_rdata_q[9]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3F333F3F10111010)) 
    \mem_state[0]_i_1 
       (.I0(mem_do_wdata),
        .I1(\mem_state[0]_i_2_n_0 ),
        .I2(\mem_state[1]_i_3_n_0 ),
        .I3(mem_la_read),
        .I4(\mem_state[0]_i_3_n_0 ),
        .I5(\mem_state_reg_n_0_[0] ),
        .O(\mem_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \mem_state[0]_i_2 
       (.I0(\mem_state_reg_n_0_[1] ),
        .I1(mem_do_rdata),
        .I2(mem_do_rinst_reg_n_0),
        .I3(\mem_state_reg_n_0_[0] ),
        .O(\mem_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \mem_state[0]_i_3 
       (.I0(\mem_state_reg_n_0_[1] ),
        .I1(\mem_state_reg_n_0_[0] ),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(trap),
        .I4(resetn),
        .O(\mem_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    \mem_state[1]_i_1 
       (.I0(mem_state),
        .I1(\mem_state[1]_i_3_n_0 ),
        .I2(mem_la_read),
        .I3(\mem_16bit_buffer[15]_i_2_n_0 ),
        .I4(mem_instr_i_4_n_0),
        .I5(\mem_state_reg_n_0_[1] ),
        .O(\mem_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h0000222E)) 
    \mem_state[1]_i_2 
       (.I0(mem_do_wdata),
        .I1(\mem_state_reg_n_0_[0] ),
        .I2(mem_do_rinst_reg_n_0),
        .I3(mem_do_rdata),
        .I4(\mem_state_reg_n_0_[1] ),
        .O(mem_state));
  LUT6 #(
    .INIT(64'h4404040404040404)) 
    \mem_state[1]_i_3 
       (.I0(trap),
        .I1(resetn),
        .I2(\mem_state[1]_i_4_n_0 ),
        .I3(\mem_state_reg_n_0_[1] ),
        .I4(\mem_state_reg_n_0_[0] ),
        .I5(mem_do_rinst_reg_n_0),
        .O(\mem_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFF000C)) 
    \mem_state[1]_i_4 
       (.I0(is_sb_sh_sw_i_5_n_0),
        .I1(mem_instr_i_2_n_0),
        .I2(mem_do_wdata),
        .I3(mem_do_rdata),
        .I4(\mem_state_reg_n_0_[0] ),
        .I5(\mem_state_reg_n_0_[1] ),
        .O(\mem_state[1]_i_4_n_0 ));
  FDRE \mem_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_state[0]_i_1_n_0 ),
        .Q(\mem_state_reg_n_0_[0] ),
        .R(clear_prefetched_high_word2));
  FDRE \mem_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_state[1]_i_1_n_0 ),
        .Q(\mem_state_reg_n_0_[1] ),
        .R(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'hA8AAA80000000000)) 
    mem_valid_i_1
       (.I0(mem_valid_i_2_n_0),
        .I1(mem_valid_i_3_n_0),
        .I2(mem_valid_i_4_n_0),
        .I3(mem_valid12_out),
        .I4(mem_valid),
        .I5(resetn),
        .O(mem_valid_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    mem_valid_i_2
       (.I0(trap),
        .I1(mem_ready),
        .O(mem_valid_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    mem_valid_i_3
       (.I0(mem_la_read_INST_0_i_1_n_0),
        .I1(resetn),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(\mem_state_reg_n_0_[1] ),
        .O(mem_valid_i_3_n_0));
  LUT6 #(
    .INIT(64'h1111111110111111)) 
    mem_valid_i_4
       (.I0(\mem_state_reg_n_0_[1] ),
        .I1(\mem_state_reg_n_0_[0] ),
        .I2(mem_do_wdata),
        .I3(is_sb_sh_sw_i_3_n_0),
        .I4(prefetched_high_word_reg_n_0),
        .I5(clear_prefetched_high_word),
        .O(mem_valid_i_4_n_0));
  LUT6 #(
    .INIT(64'h4444444400040400)) 
    mem_valid_i_5
       (.I0(trap),
        .I1(resetn),
        .I2(is_sb_sh_sw_i_5_n_0),
        .I3(\mem_state_reg_n_0_[0] ),
        .I4(\mem_state_reg_n_0_[1] ),
        .I5(mem_valid_i_6_n_0),
        .O(mem_valid12_out));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    mem_valid_i_6
       (.I0(\mem_state_reg_n_0_[1] ),
        .I1(\mem_state_reg_n_0_[0] ),
        .I2(mem_do_rdata),
        .I3(mem_do_wdata),
        .I4(mem_do_rinst_reg_n_0),
        .I5(mem_do_prefetch_reg_n_0),
        .O(mem_valid_i_6_n_0));
  FDRE mem_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_valid_i_1_n_0),
        .Q(mem_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \mem_wdata[31]_i_1 
       (.I0(resetn),
        .I1(mem_do_wdata),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(\mem_state_reg_n_0_[1] ),
        .I4(trap),
        .O(\mem_wdata[31]_i_1_n_0 ));
  FDRE \mem_wdata_reg[0] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(mem_la_wdata[0]),
        .Q(mem_wdata[0]),
        .R(1'b0));
  FDRE \mem_wdata_reg[10] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [2]),
        .Q(mem_wdata[10]),
        .R(1'b0));
  FDRE \mem_wdata_reg[11] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [3]),
        .Q(mem_wdata[11]),
        .R(1'b0));
  FDRE \mem_wdata_reg[12] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [4]),
        .Q(mem_wdata[12]),
        .R(1'b0));
  FDRE \mem_wdata_reg[13] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [5]),
        .Q(mem_wdata[13]),
        .R(1'b0));
  FDRE \mem_wdata_reg[14] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [6]),
        .Q(mem_wdata[14]),
        .R(1'b0));
  FDRE \mem_wdata_reg[15] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [7]),
        .Q(mem_wdata[15]),
        .R(1'b0));
  FDRE \mem_wdata_reg[16] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [8]),
        .Q(mem_wdata[16]),
        .R(1'b0));
  FDRE \mem_wdata_reg[17] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [9]),
        .Q(mem_wdata[17]),
        .R(1'b0));
  FDRE \mem_wdata_reg[18] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [10]),
        .Q(mem_wdata[18]),
        .R(1'b0));
  FDRE \mem_wdata_reg[19] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [11]),
        .Q(mem_wdata[19]),
        .R(1'b0));
  FDRE \mem_wdata_reg[1] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(mem_la_wdata[1]),
        .Q(mem_wdata[1]),
        .R(1'b0));
  FDRE \mem_wdata_reg[20] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [12]),
        .Q(mem_wdata[20]),
        .R(1'b0));
  FDRE \mem_wdata_reg[21] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [13]),
        .Q(mem_wdata[21]),
        .R(1'b0));
  FDRE \mem_wdata_reg[22] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [14]),
        .Q(mem_wdata[22]),
        .R(1'b0));
  FDRE \mem_wdata_reg[23] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [15]),
        .Q(mem_wdata[23]),
        .R(1'b0));
  FDRE \mem_wdata_reg[24] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [16]),
        .Q(mem_wdata[24]),
        .R(1'b0));
  FDRE \mem_wdata_reg[25] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [17]),
        .Q(mem_wdata[25]),
        .R(1'b0));
  FDRE \mem_wdata_reg[26] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [18]),
        .Q(mem_wdata[26]),
        .R(1'b0));
  FDRE \mem_wdata_reg[27] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [19]),
        .Q(mem_wdata[27]),
        .R(1'b0));
  FDRE \mem_wdata_reg[28] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [20]),
        .Q(mem_wdata[28]),
        .R(1'b0));
  FDRE \mem_wdata_reg[29] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [21]),
        .Q(mem_wdata[29]),
        .R(1'b0));
  FDRE \mem_wdata_reg[2] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(mem_la_wdata[2]),
        .Q(mem_wdata[2]),
        .R(1'b0));
  FDRE \mem_wdata_reg[30] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [22]),
        .Q(mem_wdata[30]),
        .R(1'b0));
  FDRE \mem_wdata_reg[31] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [23]),
        .Q(mem_wdata[31]),
        .R(1'b0));
  FDRE \mem_wdata_reg[3] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(mem_la_wdata[3]),
        .Q(mem_wdata[3]),
        .R(1'b0));
  FDRE \mem_wdata_reg[4] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(mem_la_wdata[4]),
        .Q(mem_wdata[4]),
        .R(1'b0));
  FDRE \mem_wdata_reg[5] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(mem_la_wdata[5]),
        .Q(mem_wdata[5]),
        .R(1'b0));
  FDRE \mem_wdata_reg[6] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(mem_la_wdata[6]),
        .Q(mem_wdata[6]),
        .R(1'b0));
  FDRE \mem_wdata_reg[7] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(mem_la_wdata[7]),
        .Q(mem_wdata[7]),
        .R(1'b0));
  FDRE \mem_wdata_reg[8] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [0]),
        .Q(mem_wdata[8]),
        .R(1'b0));
  FDRE \mem_wdata_reg[9] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata[31] [1]),
        .Q(mem_wdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAEFFFFAAA20000)) 
    \mem_wordsize[0]_i_1 
       (.I0(mem_wordsize[0]),
        .I1(\reg_op1[31]_i_3_n_0 ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\mem_wordsize[1]_i_3_n_0 ),
        .I4(resetn),
        .I5(\mem_wordsize_reg_n_0_[0] ),
        .O(\mem_wordsize[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0EFE0)) 
    \mem_wordsize[0]_i_2 
       (.I0(instr_lh),
        .I1(instr_lhu),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(instr_sh),
        .I4(\cpu_state_reg_n_0_[6] ),
        .O(mem_wordsize[0]));
  LUT6 #(
    .INIT(64'hAAAEFFFFAAA20000)) 
    \mem_wordsize[1]_i_1 
       (.I0(mem_wordsize[1]),
        .I1(\reg_op1[31]_i_3_n_0 ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\mem_wordsize[1]_i_3_n_0 ),
        .I4(resetn),
        .I5(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_wordsize[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0EFE0)) 
    \mem_wordsize[1]_i_2 
       (.I0(instr_lb),
        .I1(instr_lbu),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(instr_sb),
        .I4(\cpu_state_reg_n_0_[6] ),
        .O(mem_wordsize[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mem_wordsize[1]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\reg_op1[31]_i_8_n_0 ),
        .I2(mem_do_rdata),
        .O(\mem_wordsize[1]_i_3_n_0 ));
  FDRE \mem_wordsize_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_wordsize[0]_i_1_n_0 ),
        .Q(\mem_wordsize_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mem_wordsize_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_wordsize[1]_i_1_n_0 ),
        .Q(\mem_wordsize_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5FFFFFFF00003000)) 
    \mem_wstrb[3]_i_1 
       (.I0(mem_do_wdata),
        .I1(trap),
        .I2(resetn),
        .I3(mem_instr_i_3_n_0),
        .I4(\mem_wstrb[3]_i_3_n_0 ),
        .I5(\mem_addr[31]_i_1_n_0 ),
        .O(\mem_wstrb[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAAAAAAAAA)) 
    \mem_wstrb[3]_i_2 
       (.I0(\mem_addr[31]_i_1_n_0 ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rdata),
        .I3(mem_do_rinst_reg_n_0),
        .I4(mem_instr_i_3_n_0),
        .I5(mem_instr_i_4_n_0),
        .O(\mem_wstrb[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mem_wstrb[3]_i_3 
       (.I0(mem_do_rinst_reg_n_0),
        .I1(mem_do_rdata),
        .I2(mem_do_prefetch_reg_n_0),
        .O(\mem_wstrb[3]_i_3_n_0 ));
  FDRE \mem_wstrb_reg[0] 
       (.C(clk),
        .CE(\mem_wstrb[3]_i_2_n_0 ),
        .D(mem_la_wstrb[0]),
        .Q(mem_wstrb[0]),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  FDRE \mem_wstrb_reg[1] 
       (.C(clk),
        .CE(\mem_wstrb[3]_i_2_n_0 ),
        .D(mem_la_wstrb[1]),
        .Q(mem_wstrb[1]),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  FDRE \mem_wstrb_reg[2] 
       (.C(clk),
        .CE(\mem_wstrb[3]_i_2_n_0 ),
        .D(mem_la_wstrb[2]),
        .Q(mem_wstrb[2]),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  FDRE \mem_wstrb_reg[3] 
       (.C(clk),
        .CE(\mem_wstrb[3]_i_2_n_0 ),
        .D(mem_la_wstrb[3]),
        .Q(mem_wstrb[3]),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEFFAAAA0200)) 
    prefetched_high_word_i_1
       (.I0(prefetched_high_word),
        .I1(mem_do_rdata),
        .I2(mem_la_read),
        .I3(\mem_16bit_buffer[15]_i_2_n_0 ),
        .I4(prefetched_high_word_i_3_n_0),
        .I5(prefetched_high_word_reg_n_0),
        .O(prefetched_high_word_i_1_n_0));
  LUT6 #(
    .INIT(64'h0400040404040404)) 
    prefetched_high_word_i_2
       (.I0(clear_prefetched_high_word),
        .I1(resetn),
        .I2(trap),
        .I3(mem_la_secondword),
        .I4(mem_rdata[1]),
        .I5(mem_rdata[0]),
        .O(prefetched_high_word));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hE)) 
    prefetched_high_word_i_3
       (.I0(trap),
        .I1(clear_prefetched_high_word),
        .O(prefetched_high_word_i_3_n_0));
  FDRE prefetched_high_word_reg
       (.C(clk),
        .CE(1'b1),
        .D(prefetched_high_word_i_1_n_0),
        .Q(prefetched_high_word_reg_n_0),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[0]),
        .Q(q_ascii_instr[0]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[10]),
        .Q(q_ascii_instr[10]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[11]),
        .Q(q_ascii_instr[11]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[12]),
        .Q(q_ascii_instr[12]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[13]),
        .Q(q_ascii_instr[13]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[14]),
        .Q(q_ascii_instr[14]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[15]),
        .Q(q_ascii_instr[15]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[16]),
        .Q(q_ascii_instr[16]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[17]),
        .Q(q_ascii_instr[17]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[18]),
        .Q(q_ascii_instr[18]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[19]),
        .Q(q_ascii_instr[19]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[1]),
        .Q(q_ascii_instr[1]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[20]),
        .Q(q_ascii_instr[20]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[21]),
        .Q(q_ascii_instr[21]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[22]),
        .Q(q_ascii_instr[22]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[23]),
        .Q(q_ascii_instr[23]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[24]),
        .Q(q_ascii_instr[24]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[25]),
        .Q(q_ascii_instr[25]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[26]),
        .Q(q_ascii_instr[26]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[27]),
        .Q(q_ascii_instr[27]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[28]),
        .Q(q_ascii_instr[28]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[29]),
        .Q(q_ascii_instr[29]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[2]),
        .Q(q_ascii_instr[2]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[30]),
        .Q(q_ascii_instr[30]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[31]),
        .Q(q_ascii_instr[31]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[32]),
        .Q(q_ascii_instr[32]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[33]),
        .Q(q_ascii_instr[33]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[34]),
        .Q(q_ascii_instr[34]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[35]),
        .Q(q_ascii_instr[35]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[36]),
        .Q(q_ascii_instr[36]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[37]),
        .Q(q_ascii_instr[37]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[38]),
        .Q(q_ascii_instr[38]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[39]),
        .Q(q_ascii_instr[39]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[3]),
        .Q(q_ascii_instr[3]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[40]),
        .Q(q_ascii_instr[40]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[41]),
        .Q(q_ascii_instr[41]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[42]),
        .Q(q_ascii_instr[42]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[43]),
        .Q(q_ascii_instr[43]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[44]),
        .Q(q_ascii_instr[44]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[45]),
        .Q(q_ascii_instr[45]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[46]),
        .Q(q_ascii_instr[46]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[47]),
        .Q(q_ascii_instr[47]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[48]),
        .Q(q_ascii_instr[48]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[49]),
        .Q(q_ascii_instr[49]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[4]),
        .Q(q_ascii_instr[4]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[50]),
        .Q(q_ascii_instr[50]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[51]),
        .Q(q_ascii_instr[51]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[52]),
        .Q(q_ascii_instr[52]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[53]),
        .Q(q_ascii_instr[53]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[54]),
        .Q(q_ascii_instr[54]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[55]),
        .Q(q_ascii_instr[55]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[56]),
        .Q(q_ascii_instr[56]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[57]),
        .Q(q_ascii_instr[57]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[58]),
        .Q(q_ascii_instr[58]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[59]),
        .Q(q_ascii_instr[59]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[5]),
        .Q(q_ascii_instr[5]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[60]),
        .Q(q_ascii_instr[60]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[61]),
        .Q(q_ascii_instr[61]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[62]),
        .Q(q_ascii_instr[62]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[63]),
        .Q(q_ascii_instr[63]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[6]),
        .Q(q_ascii_instr[6]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[7]),
        .Q(q_ascii_instr[7]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[8]),
        .Q(q_ascii_instr[8]),
        .R(1'b0));
  FDRE \q_ascii_instr_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_ascii_instr[9]),
        .Q(q_ascii_instr[9]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[0]),
        .Q(q_insn_imm[0]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[10]),
        .Q(q_insn_imm[10]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[11]),
        .Q(q_insn_imm[11]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[12]),
        .Q(q_insn_imm[12]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[13]),
        .Q(q_insn_imm[13]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[14]),
        .Q(q_insn_imm[14]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[15]),
        .Q(q_insn_imm[15]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[16]),
        .Q(q_insn_imm[16]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[17]),
        .Q(q_insn_imm[17]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[18]),
        .Q(q_insn_imm[18]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[19]),
        .Q(q_insn_imm[19]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[1]),
        .Q(q_insn_imm[1]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[20]),
        .Q(q_insn_imm[20]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[21]),
        .Q(q_insn_imm[21]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[22]),
        .Q(q_insn_imm[22]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[23]),
        .Q(q_insn_imm[23]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[24]),
        .Q(q_insn_imm[24]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[25]),
        .Q(q_insn_imm[25]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[26]),
        .Q(q_insn_imm[26]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[27]),
        .Q(q_insn_imm[27]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[28]),
        .Q(q_insn_imm[28]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[29]),
        .Q(q_insn_imm[29]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[2]),
        .Q(q_insn_imm[2]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[30]),
        .Q(q_insn_imm[30]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[31]),
        .Q(q_insn_imm[31]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[3]),
        .Q(q_insn_imm[3]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[4]),
        .Q(q_insn_imm[4]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[5]),
        .Q(q_insn_imm[5]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[6]),
        .Q(q_insn_imm[6]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[7]),
        .Q(q_insn_imm[7]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[8]),
        .Q(q_insn_imm[8]),
        .R(1'b0));
  FDRE \q_insn_imm_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_imm[9]),
        .Q(q_insn_imm[9]),
        .R(1'b0));
  FDRE \q_insn_rd_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rd[0]),
        .Q(q_insn_rd[0]),
        .R(1'b0));
  FDRE \q_insn_rd_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rd[1]),
        .Q(q_insn_rd[1]),
        .R(1'b0));
  FDRE \q_insn_rd_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rd[2]),
        .Q(q_insn_rd[2]),
        .R(1'b0));
  FDRE \q_insn_rd_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rd[3]),
        .Q(q_insn_rd[3]),
        .R(1'b0));
  FDRE \q_insn_rd_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rd[4]),
        .Q(q_insn_rd[4]),
        .R(1'b0));
  FDRE \q_insn_rs1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rs1[0]),
        .Q(q_insn_rs1[0]),
        .R(1'b0));
  FDRE \q_insn_rs1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rs1[1]),
        .Q(q_insn_rs1[1]),
        .R(1'b0));
  FDRE \q_insn_rs1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rs1[2]),
        .Q(q_insn_rs1[2]),
        .R(1'b0));
  FDRE \q_insn_rs1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rs1[3]),
        .Q(q_insn_rs1[3]),
        .R(1'b0));
  FDRE \q_insn_rs1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rs1[4]),
        .Q(q_insn_rs1[4]),
        .R(1'b0));
  FDRE \q_insn_rs2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rs2[0]),
        .Q(q_insn_rs2[0]),
        .R(1'b0));
  FDRE \q_insn_rs2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rs2[1]),
        .Q(q_insn_rs2[1]),
        .R(1'b0));
  FDRE \q_insn_rs2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rs2[2]),
        .Q(q_insn_rs2[2]),
        .R(1'b0));
  FDRE \q_insn_rs2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rs2[3]),
        .Q(q_insn_rs2[3]),
        .R(1'b0));
  FDRE \q_insn_rs2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dbg_insn_rs2[4]),
        .Q(q_insn_rs2[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \reg_next_pc[0]_i_1 
       (.I0(reg_next_pc0[0]),
        .I1(\reg_next_pc[0]_i_2_n_0 ),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .I4(\reg_next_pc[0]_i_3_n_0 ),
        .I5(current_pc[0]),
        .O(\reg_next_pc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFF1F0000)) 
    \reg_next_pc[0]_i_2 
       (.I0(decoder_trigger_reg_n_0),
        .I1(do_waitirq_reg_n_0),
        .I2(instr_waitirq),
        .I3(do_waitirq_i_2_n_0),
        .I4(\irq_state[1]_i_2_n_0 ),
        .O(\reg_next_pc[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \reg_next_pc[0]_i_3 
       (.I0(instr_waitirq),
        .I1(do_waitirq_reg_n_0),
        .I2(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \reg_next_pc[10]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[10]),
        .I2(\reg_next_pc[10]_i_2_n_0 ),
        .O(\reg_next_pc[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE0A0E0A0A0A0A0)) 
    \reg_next_pc[10]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(decoder_trigger_reg_n_0),
        .I2(reg_next_pc0[10]),
        .I3(instr_jal),
        .I4(reg_next_pc00_in[10]),
        .I5(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \reg_next_pc[11]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[11]),
        .I2(\reg_next_pc[11]_i_2_n_0 ),
        .O(\reg_next_pc[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE0A0E0A0A0A0A0)) 
    \reg_next_pc[11]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(decoder_trigger_reg_n_0),
        .I2(reg_next_pc0[11]),
        .I3(instr_jal),
        .I4(reg_next_pc00_in[11]),
        .I5(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[11]_i_4 
       (.I0(\reg_next_pc_reg_n_0_[11] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[11] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[11]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[11]_i_5 
       (.I0(\reg_next_pc_reg_n_0_[10] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[10] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[10]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[11]_i_6 
       (.I0(\reg_next_pc_reg_n_0_[9] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[9] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[9]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[11]_i_7 
       (.I0(\reg_next_pc_reg_n_0_[8] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[8] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[8]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \reg_next_pc[12]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[12]),
        .I2(\reg_next_pc[12]_i_2_n_0 ),
        .O(\reg_next_pc[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE0A0E0A0A0A0A0)) 
    \reg_next_pc[12]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(decoder_trigger_reg_n_0),
        .I2(reg_next_pc0[12]),
        .I3(instr_jal),
        .I4(reg_next_pc00_in[12]),
        .I5(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \reg_next_pc[13]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[13]),
        .I2(\reg_next_pc[13]_i_2_n_0 ),
        .O(\reg_next_pc[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE0A0E0A0A0A0A0)) 
    \reg_next_pc[13]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(decoder_trigger_reg_n_0),
        .I2(reg_next_pc0[13]),
        .I3(instr_jal),
        .I4(reg_next_pc00_in[13]),
        .I5(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[14]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[14]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[14]_i_2_n_0 ),
        .I4(current_pc[14]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[14]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[14]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[15]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[15]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[15]_i_2_n_0 ),
        .I4(current_pc[15]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[15]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[15]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[15]_i_4 
       (.I0(\reg_next_pc_reg_n_0_[15] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[15] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[15]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[15]_i_5 
       (.I0(\reg_next_pc_reg_n_0_[14] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[14] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[14]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[15]_i_6 
       (.I0(\reg_next_pc_reg_n_0_[13] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[13] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[13]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[15]_i_7 
       (.I0(\reg_next_pc_reg_n_0_[12] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[12] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[12]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[16]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[16]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[16]_i_3_n_0 ),
        .I4(current_pc[16]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[16]_i_10 
       (.I0(current_pc[11]),
        .I1(decoded_imm_uj[11]),
        .O(\reg_next_pc[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[16]_i_11 
       (.I0(current_pc[10]),
        .I1(decoded_imm_uj[10]),
        .O(\reg_next_pc[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[16]_i_12 
       (.I0(current_pc[9]),
        .I1(decoded_imm_uj[9]),
        .O(\reg_next_pc[16]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[16]_i_3 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[16]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[16]_i_5 
       (.I0(current_pc[16]),
        .I1(decoded_imm_uj[16]),
        .O(\reg_next_pc[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[16]_i_6 
       (.I0(current_pc[15]),
        .I1(decoded_imm_uj[15]),
        .O(\reg_next_pc[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[16]_i_7 
       (.I0(current_pc[14]),
        .I1(decoded_imm_uj[14]),
        .O(\reg_next_pc[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[16]_i_8 
       (.I0(current_pc[13]),
        .I1(decoded_imm_uj[13]),
        .O(\reg_next_pc[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[16]_i_9 
       (.I0(current_pc[12]),
        .I1(decoded_imm_uj[12]),
        .O(\reg_next_pc[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[17]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[17]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[17]_i_2_n_0 ),
        .I4(current_pc[17]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[17]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[17]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[18]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[18]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[18]_i_2_n_0 ),
        .I4(current_pc[18]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[18]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[18]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[19]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[19]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[19]_i_2_n_0 ),
        .I4(current_pc[19]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[19]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[19]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[19]_i_4 
       (.I0(\reg_next_pc_reg_n_0_[19] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[19] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[19]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[19]_i_5 
       (.I0(\reg_next_pc_reg_n_0_[18] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[18] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[18]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[19]_i_6 
       (.I0(\reg_next_pc_reg_n_0_[17] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[17] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[17]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[19]_i_7 
       (.I0(\reg_next_pc_reg_n_0_[16] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[16] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[16]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    \reg_next_pc[1]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[1]),
        .I2(\reg_next_pc[1]_i_2_n_0 ),
        .I3(reg_next_pc0[1]),
        .I4(\reg_next_pc[1]_i_4_n_0 ),
        .O(\reg_next_pc[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h28AA280000000000)) 
    \reg_next_pc[1]_i_2 
       (.I0(\count_instr[0]_i_3_n_0 ),
        .I1(current_pc[1]),
        .I2(decoded_imm_uj[1]),
        .I3(instr_jal),
        .I4(reg_next_pc0[1]),
        .I5(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000000D)) 
    \reg_next_pc[1]_i_4 
       (.I0(decoder_trigger_reg_n_0),
        .I1(dbg_next_i_2_n_0),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(\irq_state_reg_n_0_[1] ),
        .I4(\reg_next_pc[5]_i_3_n_0 ),
        .O(\reg_next_pc[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[1]_i_5 
       (.I0(\reg_next_pc_reg_n_0_[3] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[3] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[3]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \reg_next_pc[1]_i_6 
       (.I0(current_pc[2]),
        .I1(compressed_instr),
        .O(\reg_next_pc[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[1]_i_7 
       (.I0(current_pc[1]),
        .I1(compressed_instr),
        .O(\reg_next_pc[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0AA2)) 
    \reg_next_pc[1]_i_8 
       (.I0(\reg_next_pc_reg_n_0_[0] ),
        .I1(\irq_state_reg_n_0_[0] ),
        .I2(latched_branch_reg_n_0),
        .I3(latched_store_reg_n_0),
        .O(\reg_next_pc[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[20]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[20]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[20]_i_3_n_0 ),
        .I4(current_pc[20]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[20]_i_3 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[20]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[20]_i_4 
       (.I0(current_pc[20]),
        .I1(decoded_imm_uj[31]),
        .O(\reg_next_pc[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[20]_i_5 
       (.I0(current_pc[19]),
        .I1(decoded_imm_uj[19]),
        .O(\reg_next_pc[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[20]_i_6 
       (.I0(current_pc[18]),
        .I1(decoded_imm_uj[18]),
        .O(\reg_next_pc[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[20]_i_7 
       (.I0(current_pc[17]),
        .I1(decoded_imm_uj[17]),
        .O(\reg_next_pc[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[21]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[21]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[21]_i_2_n_0 ),
        .I4(current_pc[21]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[21]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[21]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[22]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[22]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[22]_i_2_n_0 ),
        .I4(current_pc[22]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[22]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[22]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[23]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[23]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[23]_i_2_n_0 ),
        .I4(current_pc[23]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[23]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[23]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[23]_i_4 
       (.I0(\reg_next_pc_reg_n_0_[23] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[23] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[23]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[23]_i_5 
       (.I0(\reg_next_pc_reg_n_0_[22] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[22] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[22]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[23]_i_6 
       (.I0(\reg_next_pc_reg_n_0_[21] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[21] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[21]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[23]_i_7 
       (.I0(\reg_next_pc_reg_n_0_[20] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[20] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[20]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[24]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[24]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[24]_i_3_n_0 ),
        .I4(current_pc[24]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[24]_i_3 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[24]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[24]_i_4 
       (.I0(current_pc[24]),
        .I1(decoded_imm_uj[31]),
        .O(\reg_next_pc[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[24]_i_5 
       (.I0(current_pc[23]),
        .I1(decoded_imm_uj[31]),
        .O(\reg_next_pc[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[24]_i_6 
       (.I0(current_pc[22]),
        .I1(decoded_imm_uj[31]),
        .O(\reg_next_pc[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[24]_i_7 
       (.I0(current_pc[21]),
        .I1(decoded_imm_uj[31]),
        .O(\reg_next_pc[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[25]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[25]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[25]_i_2_n_0 ),
        .I4(current_pc[25]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[25]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[25]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[26]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[26]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[26]_i_2_n_0 ),
        .I4(current_pc[26]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[26]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[26]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[27]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[27]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[27]_i_2_n_0 ),
        .I4(current_pc[27]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[27]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[27]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[27]_i_4 
       (.I0(\reg_next_pc_reg_n_0_[27] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[27] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[27]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[27]_i_5 
       (.I0(\reg_next_pc_reg_n_0_[26] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[26] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[26]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[27]_i_6 
       (.I0(\reg_next_pc_reg_n_0_[25] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[25] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[25]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[27]_i_7 
       (.I0(\reg_next_pc_reg_n_0_[24] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[24] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[24]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[28]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[28]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[28]_i_3_n_0 ),
        .I4(current_pc[28]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[28]_i_3 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[28]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[28]_i_4 
       (.I0(current_pc[28]),
        .I1(decoded_imm_uj[31]),
        .O(\reg_next_pc[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[28]_i_5 
       (.I0(current_pc[27]),
        .I1(decoded_imm_uj[31]),
        .O(\reg_next_pc[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[28]_i_6 
       (.I0(current_pc[26]),
        .I1(decoded_imm_uj[31]),
        .O(\reg_next_pc[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[28]_i_7 
       (.I0(current_pc[25]),
        .I1(decoded_imm_uj[31]),
        .O(\reg_next_pc[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[29]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[29]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[29]_i_2_n_0 ),
        .I4(current_pc[29]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[29]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[29]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \reg_next_pc[2]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[2]),
        .I2(\reg_next_pc[2]_i_2_n_0 ),
        .O(\reg_next_pc[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE0A0E0A0A0A0A0)) 
    \reg_next_pc[2]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(decoder_trigger_reg_n_0),
        .I2(reg_next_pc0[2]),
        .I3(instr_jal),
        .I4(reg_next_pc00_in[2]),
        .I5(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[30]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[30]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[30]_i_2_n_0 ),
        .I4(current_pc[30]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0E0A0A0)) 
    \reg_next_pc[30]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(\count_instr[0]_i_3_n_0 ),
        .I2(reg_next_pc0[30]),
        .I3(instr_jal),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \reg_next_pc[31]_i_1 
       (.I0(instr_jal),
        .I1(reg_next_pc00_in[31]),
        .I2(\reg_next_pc[31]_i_3_n_0 ),
        .I3(\reg_next_pc[31]_i_4_n_0 ),
        .I4(current_pc[31]),
        .I5(\reg_next_pc[31]_i_5_n_0 ),
        .O(\reg_next_pc[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[31]_i_10 
       (.I0(\reg_next_pc_reg_n_0_[31] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[31] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[31]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[31]_i_11 
       (.I0(\reg_next_pc_reg_n_0_[30] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[30] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[30]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[31]_i_12 
       (.I0(\reg_next_pc_reg_n_0_[29] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[29] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[29]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[31]_i_13 
       (.I0(\reg_next_pc_reg_n_0_[28] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[28] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[28]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \reg_next_pc[31]_i_3 
       (.I0(instr_waitirq),
        .I1(\irq_state_reg_n_0_[1] ),
        .I2(\irq_state_reg_n_0_[0] ),
        .I3(dbg_next_i_2_n_0),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8C888888)) 
    \reg_next_pc[31]_i_4 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(reg_next_pc0[31]),
        .I2(instr_jal),
        .I3(decoder_trigger_reg_n_0),
        .I4(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA0A0000)) 
    \reg_next_pc[31]_i_5 
       (.I0(decoder_trigger_reg_n_0),
        .I1(do_waitirq_reg_n_0),
        .I2(instr_waitirq),
        .I3(do_waitirq_i_2_n_0),
        .I4(\irq_state[1]_i_2_n_0 ),
        .O(\reg_next_pc[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[31]_i_6 
       (.I0(decoded_imm_uj[31]),
        .I1(current_pc[31]),
        .O(\reg_next_pc[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[31]_i_7 
       (.I0(current_pc[30]),
        .I1(decoded_imm_uj[31]),
        .O(\reg_next_pc[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[31]_i_8 
       (.I0(current_pc[29]),
        .I1(decoded_imm_uj[31]),
        .O(\reg_next_pc[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \reg_next_pc[3]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[3]),
        .I2(\reg_next_pc[3]_i_2_n_0 ),
        .O(\reg_next_pc[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE0A0E0A0A0A0A0)) 
    \reg_next_pc[3]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(decoder_trigger_reg_n_0),
        .I2(reg_next_pc0[3]),
        .I3(instr_jal),
        .I4(reg_next_pc00_in[3]),
        .I5(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \reg_next_pc[4]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[4]),
        .I2(\reg_next_pc[4]_i_2_n_0 ),
        .O(\reg_next_pc[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE0A0E0A0A0A0A0)) 
    \reg_next_pc[4]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(decoder_trigger_reg_n_0),
        .I2(reg_next_pc0[4]),
        .I3(instr_jal),
        .I4(reg_next_pc00_in[4]),
        .I5(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[4]_i_4 
       (.I0(current_pc[4]),
        .I1(decoded_imm_uj[4]),
        .O(\reg_next_pc[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[4]_i_5 
       (.I0(current_pc[3]),
        .I1(decoded_imm_uj[3]),
        .O(\reg_next_pc[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[4]_i_6 
       (.I0(current_pc[2]),
        .I1(decoded_imm_uj[2]),
        .O(\reg_next_pc[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[4]_i_7 
       (.I0(current_pc[1]),
        .I1(decoded_imm_uj[1]),
        .O(reg_next_pc00_in[1]));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \reg_next_pc[5]_i_1 
       (.I0(\reg_next_pc[5]_i_2_n_0 ),
        .I1(\reg_next_pc[5]_i_3_n_0 ),
        .I2(reg_next_pc0[5]),
        .I3(\irq_state[1]_i_2_n_0 ),
        .I4(\reg_next_pc[31]_i_5_n_0 ),
        .I5(current_pc[5]),
        .O(\reg_next_pc[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \reg_next_pc[5]_i_2 
       (.I0(instr_waitirq),
        .I1(reg_next_pc00_in[5]),
        .I2(instr_jal),
        .I3(reg_next_pc0[5]),
        .I4(decoder_trigger_reg_n_0),
        .O(\reg_next_pc[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \reg_next_pc[5]_i_3 
       (.I0(decoder_trigger_reg_n_0),
        .I1(do_waitirq_reg_n_0),
        .I2(instr_waitirq),
        .I3(do_waitirq_i_2_n_0),
        .O(\reg_next_pc[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[5]_i_5 
       (.I0(\reg_next_pc_reg_n_0_[7] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[7] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[7]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[5]_i_6 
       (.I0(\reg_next_pc_reg_n_0_[6] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[6] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[6]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_next_pc[5]_i_7 
       (.I0(\reg_next_pc_reg_n_0_[5] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[5] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[5]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(\reg_next_pc[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8F3B8F0)) 
    \reg_next_pc[5]_i_8 
       (.I0(\reg_pc[4]_i_2_n_0 ),
        .I1(latched_branch_reg_n_0),
        .I2(\reg_next_pc_reg_n_0_[4] ),
        .I3(latched_store_reg_n_0),
        .I4(\irq_state_reg_n_0_[0] ),
        .O(\reg_next_pc[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \reg_next_pc[6]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[6]),
        .I2(\reg_next_pc[6]_i_2_n_0 ),
        .O(\reg_next_pc[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE0A0E0A0A0A0A0)) 
    \reg_next_pc[6]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(decoder_trigger_reg_n_0),
        .I2(reg_next_pc0[6]),
        .I3(instr_jal),
        .I4(reg_next_pc00_in[6]),
        .I5(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \reg_next_pc[7]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[7]),
        .I2(\reg_next_pc[7]_i_2_n_0 ),
        .O(\reg_next_pc[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE0A0E0A0A0A0A0)) 
    \reg_next_pc[7]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(decoder_trigger_reg_n_0),
        .I2(reg_next_pc0[7]),
        .I3(instr_jal),
        .I4(reg_next_pc00_in[7]),
        .I5(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \reg_next_pc[8]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[8]),
        .I2(\reg_next_pc[8]_i_2_n_0 ),
        .O(\reg_next_pc[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE0A0E0A0A0A0A0)) 
    \reg_next_pc[8]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(decoder_trigger_reg_n_0),
        .I2(reg_next_pc0[8]),
        .I3(instr_jal),
        .I4(reg_next_pc00_in[8]),
        .I5(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[8]_i_4 
       (.I0(current_pc[8]),
        .I1(decoded_imm_uj[8]),
        .O(\reg_next_pc[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[8]_i_5 
       (.I0(current_pc[7]),
        .I1(decoded_imm_uj[7]),
        .O(\reg_next_pc[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[8]_i_6 
       (.I0(current_pc[6]),
        .I1(decoded_imm_uj[6]),
        .O(\reg_next_pc[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_next_pc[8]_i_7 
       (.I0(current_pc[5]),
        .I1(decoded_imm_uj[5]),
        .O(\reg_next_pc[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \reg_next_pc[9]_i_1 
       (.I0(\reg_next_pc[31]_i_5_n_0 ),
        .I1(current_pc[9]),
        .I2(\reg_next_pc[9]_i_2_n_0 ),
        .O(\reg_next_pc[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECE0A0E0A0A0A0A0)) 
    \reg_next_pc[9]_i_2 
       (.I0(\reg_next_pc[1]_i_4_n_0 ),
        .I1(decoder_trigger_reg_n_0),
        .I2(reg_next_pc0[9]),
        .I3(instr_jal),
        .I4(reg_next_pc00_in[9]),
        .I5(\count_instr[0]_i_3_n_0 ),
        .O(\reg_next_pc[9]_i_2_n_0 ));
  FDRE \reg_next_pc_reg[0] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[0]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[0] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[10] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[10]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[10] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[11] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[11]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[11] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[11]_i_3 
       (.CI(\reg_next_pc_reg[5]_i_4_n_0 ),
        .CO({\reg_next_pc_reg[11]_i_3_n_0 ,\reg_next_pc_reg[11]_i_3_n_1 ,\reg_next_pc_reg[11]_i_3_n_2 ,\reg_next_pc_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(reg_next_pc0[11:8]),
        .S({\reg_next_pc[11]_i_4_n_0 ,\reg_next_pc[11]_i_5_n_0 ,\reg_next_pc[11]_i_6_n_0 ,\reg_next_pc[11]_i_7_n_0 }));
  FDSE \reg_next_pc_reg[12] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[12]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[12] ),
        .S(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[13] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[13]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[13] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[14] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[14]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[14] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[15] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[15]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[15] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[15]_i_3 
       (.CI(\reg_next_pc_reg[11]_i_3_n_0 ),
        .CO({\reg_next_pc_reg[15]_i_3_n_0 ,\reg_next_pc_reg[15]_i_3_n_1 ,\reg_next_pc_reg[15]_i_3_n_2 ,\reg_next_pc_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(reg_next_pc0[15:12]),
        .S({\reg_next_pc[15]_i_4_n_0 ,\reg_next_pc[15]_i_5_n_0 ,\reg_next_pc[15]_i_6_n_0 ,\reg_next_pc[15]_i_7_n_0 }));
  FDRE \reg_next_pc_reg[16] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[16]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[16] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[16]_i_2 
       (.CI(\reg_next_pc_reg[16]_i_4_n_0 ),
        .CO({\reg_next_pc_reg[16]_i_2_n_0 ,\reg_next_pc_reg[16]_i_2_n_1 ,\reg_next_pc_reg[16]_i_2_n_2 ,\reg_next_pc_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(current_pc[16:13]),
        .O(reg_next_pc00_in[16:13]),
        .S({\reg_next_pc[16]_i_5_n_0 ,\reg_next_pc[16]_i_6_n_0 ,\reg_next_pc[16]_i_7_n_0 ,\reg_next_pc[16]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[16]_i_4 
       (.CI(\reg_next_pc_reg[8]_i_3_n_0 ),
        .CO({\reg_next_pc_reg[16]_i_4_n_0 ,\reg_next_pc_reg[16]_i_4_n_1 ,\reg_next_pc_reg[16]_i_4_n_2 ,\reg_next_pc_reg[16]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(current_pc[12:9]),
        .O(reg_next_pc00_in[12:9]),
        .S({\reg_next_pc[16]_i_9_n_0 ,\reg_next_pc[16]_i_10_n_0 ,\reg_next_pc[16]_i_11_n_0 ,\reg_next_pc[16]_i_12_n_0 }));
  FDRE \reg_next_pc_reg[17] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[17]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[17] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[18] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[18]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[18] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[19] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[19]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[19] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[19]_i_3 
       (.CI(\reg_next_pc_reg[15]_i_3_n_0 ),
        .CO({\reg_next_pc_reg[19]_i_3_n_0 ,\reg_next_pc_reg[19]_i_3_n_1 ,\reg_next_pc_reg[19]_i_3_n_2 ,\reg_next_pc_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(reg_next_pc0[19:16]),
        .S({\reg_next_pc[19]_i_4_n_0 ,\reg_next_pc[19]_i_5_n_0 ,\reg_next_pc[19]_i_6_n_0 ,\reg_next_pc[19]_i_7_n_0 }));
  FDRE \reg_next_pc_reg[1] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[1]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[1] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\reg_next_pc_reg[1]_i_3_n_0 ,\reg_next_pc_reg[1]_i_3_n_1 ,\reg_next_pc_reg[1]_i_3_n_2 ,\reg_next_pc_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,current_pc[2:1],1'b0}),
        .O(reg_next_pc0[3:0]),
        .S({\reg_next_pc[1]_i_5_n_0 ,\reg_next_pc[1]_i_6_n_0 ,\reg_next_pc[1]_i_7_n_0 ,\reg_next_pc[1]_i_8_n_0 }));
  FDRE \reg_next_pc_reg[20] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[20]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[20] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[20]_i_2 
       (.CI(\reg_next_pc_reg[16]_i_2_n_0 ),
        .CO({\reg_next_pc_reg[20]_i_2_n_0 ,\reg_next_pc_reg[20]_i_2_n_1 ,\reg_next_pc_reg[20]_i_2_n_2 ,\reg_next_pc_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(current_pc[20:17]),
        .O(reg_next_pc00_in[20:17]),
        .S({\reg_next_pc[20]_i_4_n_0 ,\reg_next_pc[20]_i_5_n_0 ,\reg_next_pc[20]_i_6_n_0 ,\reg_next_pc[20]_i_7_n_0 }));
  FDRE \reg_next_pc_reg[21] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[21]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[21] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[22] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[22]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[22] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[23] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[23]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[23] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[23]_i_3 
       (.CI(\reg_next_pc_reg[19]_i_3_n_0 ),
        .CO({\reg_next_pc_reg[23]_i_3_n_0 ,\reg_next_pc_reg[23]_i_3_n_1 ,\reg_next_pc_reg[23]_i_3_n_2 ,\reg_next_pc_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(reg_next_pc0[23:20]),
        .S({\reg_next_pc[23]_i_4_n_0 ,\reg_next_pc[23]_i_5_n_0 ,\reg_next_pc[23]_i_6_n_0 ,\reg_next_pc[23]_i_7_n_0 }));
  FDRE \reg_next_pc_reg[24] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[24]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[24] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[24]_i_2 
       (.CI(\reg_next_pc_reg[20]_i_2_n_0 ),
        .CO({\reg_next_pc_reg[24]_i_2_n_0 ,\reg_next_pc_reg[24]_i_2_n_1 ,\reg_next_pc_reg[24]_i_2_n_2 ,\reg_next_pc_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(current_pc[24:21]),
        .O(reg_next_pc00_in[24:21]),
        .S({\reg_next_pc[24]_i_4_n_0 ,\reg_next_pc[24]_i_5_n_0 ,\reg_next_pc[24]_i_6_n_0 ,\reg_next_pc[24]_i_7_n_0 }));
  FDRE \reg_next_pc_reg[25] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[25]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[25] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[26] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[26]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[26] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[27] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[27]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[27] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[27]_i_3 
       (.CI(\reg_next_pc_reg[23]_i_3_n_0 ),
        .CO({\reg_next_pc_reg[27]_i_3_n_0 ,\reg_next_pc_reg[27]_i_3_n_1 ,\reg_next_pc_reg[27]_i_3_n_2 ,\reg_next_pc_reg[27]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(reg_next_pc0[27:24]),
        .S({\reg_next_pc[27]_i_4_n_0 ,\reg_next_pc[27]_i_5_n_0 ,\reg_next_pc[27]_i_6_n_0 ,\reg_next_pc[27]_i_7_n_0 }));
  FDRE \reg_next_pc_reg[28] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[28]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[28] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[28]_i_2 
       (.CI(\reg_next_pc_reg[24]_i_2_n_0 ),
        .CO({\reg_next_pc_reg[28]_i_2_n_0 ,\reg_next_pc_reg[28]_i_2_n_1 ,\reg_next_pc_reg[28]_i_2_n_2 ,\reg_next_pc_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(current_pc[28:25]),
        .O(reg_next_pc00_in[28:25]),
        .S({\reg_next_pc[28]_i_4_n_0 ,\reg_next_pc[28]_i_5_n_0 ,\reg_next_pc[28]_i_6_n_0 ,\reg_next_pc[28]_i_7_n_0 }));
  FDRE \reg_next_pc_reg[29] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[29]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[29] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[2] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[2]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[2] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[30] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[30]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[30] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[31] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[31]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[31] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[31]_i_2 
       (.CI(\reg_next_pc_reg[28]_i_2_n_0 ),
        .CO({\NLW_reg_next_pc_reg[31]_i_2_CO_UNCONNECTED [3:2],\reg_next_pc_reg[31]_i_2_n_2 ,\reg_next_pc_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,current_pc[30:29]}),
        .O({\NLW_reg_next_pc_reg[31]_i_2_O_UNCONNECTED [3],reg_next_pc00_in[31:29]}),
        .S({1'b0,\reg_next_pc[31]_i_6_n_0 ,\reg_next_pc[31]_i_7_n_0 ,\reg_next_pc[31]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[31]_i_9 
       (.CI(\reg_next_pc_reg[27]_i_3_n_0 ),
        .CO({\NLW_reg_next_pc_reg[31]_i_9_CO_UNCONNECTED [3],\reg_next_pc_reg[31]_i_9_n_1 ,\reg_next_pc_reg[31]_i_9_n_2 ,\reg_next_pc_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(reg_next_pc0[31:28]),
        .S({\reg_next_pc[31]_i_10_n_0 ,\reg_next_pc[31]_i_11_n_0 ,\reg_next_pc[31]_i_12_n_0 ,\reg_next_pc[31]_i_13_n_0 }));
  FDRE \reg_next_pc_reg[3] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[3]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[3] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[4] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[4]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[4] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\reg_next_pc_reg[4]_i_3_n_0 ,\reg_next_pc_reg[4]_i_3_n_1 ,\reg_next_pc_reg[4]_i_3_n_2 ,\reg_next_pc_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(current_pc[4:1]),
        .O({reg_next_pc00_in[4:2],\NLW_reg_next_pc_reg[4]_i_3_O_UNCONNECTED [0]}),
        .S({\reg_next_pc[4]_i_4_n_0 ,\reg_next_pc[4]_i_5_n_0 ,\reg_next_pc[4]_i_6_n_0 ,reg_next_pc00_in[1]}));
  FDRE \reg_next_pc_reg[5] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[5]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[5] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[5]_i_4 
       (.CI(\reg_next_pc_reg[1]_i_3_n_0 ),
        .CO({\reg_next_pc_reg[5]_i_4_n_0 ,\reg_next_pc_reg[5]_i_4_n_1 ,\reg_next_pc_reg[5]_i_4_n_2 ,\reg_next_pc_reg[5]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(reg_next_pc0[7:4]),
        .S({\reg_next_pc[5]_i_5_n_0 ,\reg_next_pc[5]_i_6_n_0 ,\reg_next_pc[5]_i_7_n_0 ,\reg_next_pc[5]_i_8_n_0 }));
  FDRE \reg_next_pc_reg[6] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[6]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[6] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[7] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[7]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[7] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_next_pc_reg[8] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[8]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[8] ),
        .R(clear_prefetched_high_word2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \reg_next_pc_reg[8]_i_3 
       (.CI(\reg_next_pc_reg[4]_i_3_n_0 ),
        .CO({\reg_next_pc_reg[8]_i_3_n_0 ,\reg_next_pc_reg[8]_i_3_n_1 ,\reg_next_pc_reg[8]_i_3_n_2 ,\reg_next_pc_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(current_pc[8:5]),
        .O(reg_next_pc00_in[8:5]),
        .S({\reg_next_pc[8]_i_4_n_0 ,\reg_next_pc[8]_i_5_n_0 ,\reg_next_pc[8]_i_6_n_0 ,\reg_next_pc[8]_i_7_n_0 }));
  FDRE \reg_next_pc_reg[9] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(\reg_next_pc[9]_i_1_n_0 ),
        .Q(\reg_next_pc_reg_n_0_[9] ),
        .R(clear_prefetched_high_word2));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[0]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[0] ),
        .I2(\irq_mask[0]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[3]_i_2_n_7 ),
        .O(reg_op1[0]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[10]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[10] ),
        .I2(\irq_mask[10]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[11]_i_2_n_5 ),
        .O(reg_op1[10]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[11]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[11] ),
        .I2(\irq_mask[11]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[11]_i_2_n_4 ),
        .O(reg_op1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[11]_i_3 
       (.I0(pcpi_rs1[11]),
        .I1(\decoded_imm_reg_n_0_[11] ),
        .O(\reg_op1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[11]_i_4 
       (.I0(pcpi_rs1[10]),
        .I1(\decoded_imm_reg_n_0_[10] ),
        .O(\reg_op1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[11]_i_5 
       (.I0(pcpi_rs1[9]),
        .I1(\decoded_imm_reg_n_0_[9] ),
        .O(\reg_op1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[11]_i_6 
       (.I0(pcpi_rs1[8]),
        .I1(\decoded_imm_reg_n_0_[8] ),
        .O(\reg_op1[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[12]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[12] ),
        .I2(\irq_mask[12]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[15]_i_2_n_7 ),
        .O(reg_op1[12]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[13]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[13] ),
        .I2(\irq_mask[13]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[15]_i_2_n_6 ),
        .O(reg_op1[13]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[14]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[14] ),
        .I2(\irq_mask[14]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[15]_i_2_n_5 ),
        .O(reg_op1[14]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[15]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[15] ),
        .I2(\irq_mask[15]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[15]_i_2_n_4 ),
        .O(reg_op1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_3 
       (.I0(pcpi_rs1[15]),
        .I1(\decoded_imm_reg_n_0_[15] ),
        .O(\reg_op1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_4 
       (.I0(pcpi_rs1[14]),
        .I1(\decoded_imm_reg_n_0_[14] ),
        .O(\reg_op1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_5 
       (.I0(pcpi_rs1[13]),
        .I1(\decoded_imm_reg_n_0_[13] ),
        .O(\reg_op1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_6 
       (.I0(pcpi_rs1[12]),
        .I1(\decoded_imm_reg_n_0_[12] ),
        .O(\reg_op1[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[16]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[16] ),
        .I2(\irq_mask[16]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[19]_i_2_n_7 ),
        .O(reg_op1[16]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[17]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[17] ),
        .I2(\irq_mask[17]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[19]_i_2_n_6 ),
        .O(reg_op1[17]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[18]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[18] ),
        .I2(\irq_mask[18]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[19]_i_2_n_5 ),
        .O(reg_op1[18]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[19]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[19] ),
        .I2(\irq_mask[19]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[19]_i_2_n_4 ),
        .O(reg_op1[19]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[19]_i_3 
       (.I0(pcpi_rs1[19]),
        .I1(\decoded_imm_reg_n_0_[19] ),
        .O(\reg_op1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[19]_i_4 
       (.I0(pcpi_rs1[18]),
        .I1(\decoded_imm_reg_n_0_[18] ),
        .O(\reg_op1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[19]_i_5 
       (.I0(pcpi_rs1[17]),
        .I1(\decoded_imm_reg_n_0_[17] ),
        .O(\reg_op1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[19]_i_6 
       (.I0(pcpi_rs1[16]),
        .I1(\decoded_imm_reg_n_0_[16] ),
        .O(\reg_op1[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[1]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[1] ),
        .I2(\irq_mask[1]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[3]_i_2_n_6 ),
        .O(reg_op1[1]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[20]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[20] ),
        .I2(\irq_mask[20]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[23]_i_2_n_7 ),
        .O(reg_op1[20]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[21]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[21] ),
        .I2(\irq_mask[21]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[23]_i_2_n_6 ),
        .O(reg_op1[21]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[22]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[22] ),
        .I2(\irq_mask[22]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[23]_i_2_n_5 ),
        .O(reg_op1[22]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[23]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[23] ),
        .I2(\irq_mask[23]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[23]_i_2_n_4 ),
        .O(reg_op1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_3 
       (.I0(pcpi_rs1[23]),
        .I1(\decoded_imm_reg_n_0_[23] ),
        .O(\reg_op1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_4 
       (.I0(pcpi_rs1[22]),
        .I1(\decoded_imm_reg_n_0_[22] ),
        .O(\reg_op1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_5 
       (.I0(pcpi_rs1[21]),
        .I1(\decoded_imm_reg_n_0_[21] ),
        .O(\reg_op1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_6 
       (.I0(pcpi_rs1[20]),
        .I1(\decoded_imm_reg_n_0_[20] ),
        .O(\reg_op1[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[24]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[24] ),
        .I2(\irq_mask[24]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[27]_i_2_n_7 ),
        .O(reg_op1[24]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[25]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[25] ),
        .I2(\irq_mask[25]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[27]_i_2_n_6 ),
        .O(reg_op1[25]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[26]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[26] ),
        .I2(\irq_mask[26]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[27]_i_2_n_5 ),
        .O(reg_op1[26]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[27]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[27] ),
        .I2(\irq_mask[27]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[27]_i_2_n_4 ),
        .O(reg_op1[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_3 
       (.I0(pcpi_rs1[27]),
        .I1(\decoded_imm_reg_n_0_[27] ),
        .O(\reg_op1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_4 
       (.I0(pcpi_rs1[26]),
        .I1(\decoded_imm_reg_n_0_[26] ),
        .O(\reg_op1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_5 
       (.I0(pcpi_rs1[25]),
        .I1(\decoded_imm_reg_n_0_[25] ),
        .O(\reg_op1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_6 
       (.I0(pcpi_rs1[24]),
        .I1(\decoded_imm_reg_n_0_[24] ),
        .O(\reg_op1[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[28]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[28] ),
        .I2(\irq_mask[28]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[31]_i_7_n_7 ),
        .O(reg_op1[28]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[29]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[29] ),
        .I2(\irq_mask[29]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[31]_i_7_n_6 ),
        .O(reg_op1[29]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[2]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[2] ),
        .I2(\irq_mask[2]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[3]_i_2_n_5 ),
        .O(reg_op1[2]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[30]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[30] ),
        .I2(\irq_mask[30]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[31]_i_7_n_5 ),
        .O(reg_op1[30]));
  LUT6 #(
    .INIT(64'h000008AAAAAA08AA)) 
    \reg_op1[31]_i_1 
       (.I0(resetn),
        .I1(\cpu_state_reg[5]_rep_n_0 ),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(\reg_op1[31]_i_3_n_0 ),
        .I4(\cpu_state_reg_n_0_[0] ),
        .I5(\reg_op1[31]_i_4_n_0 ),
        .O(\reg_op1[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_10 
       (.I0(pcpi_rs1[30]),
        .I1(\decoded_imm_reg_n_0_[30] ),
        .O(\reg_op1[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_11 
       (.I0(pcpi_rs1[29]),
        .I1(\decoded_imm_reg_n_0_[29] ),
        .O(\reg_op1[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_12 
       (.I0(pcpi_rs1[28]),
        .I1(\decoded_imm_reg_n_0_[28] ),
        .O(\reg_op1[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[31]_i_2 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[31] ),
        .I2(\irq_mask[31]_i_2_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[31]_i_7_n_4 ),
        .O(reg_op1[31]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \reg_op1[31]_i_3 
       (.I0(\reg_op1[31]_i_8_n_0 ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(mem_do_wdata),
        .O(\reg_op1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_op1[31]_i_4 
       (.I0(mem_do_rdata),
        .I1(\reg_op1[31]_i_8_n_0 ),
        .O(\reg_op1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \reg_op1[31]_i_5 
       (.I0(instr_lui),
        .I1(is_lui_auipc_jal),
        .O(\reg_op1[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \reg_op1[31]_i_6 
       (.I0(is_slli_srli_srai),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(\cpu_state[0]_i_2_n_0 ),
        .I3(is_lui_auipc_jal),
        .O(\reg_op1[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA800AAAAA888)) 
    \reg_op1[31]_i_8 
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(is_sb_sh_sw_i_3_n_0),
        .I2(is_sb_sh_sw_i_4_n_0),
        .I3(is_sb_sh_sw_i_5_n_0),
        .I4(is_sb_sh_sw_i_6_n_0),
        .I5(compressed_instr_i_1_n_0),
        .O(\reg_op1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_9 
       (.I0(pcpi_rs1[31]),
        .I1(\decoded_imm_reg_n_0_[31] ),
        .O(\reg_op1[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[3]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[3] ),
        .I2(\irq_mask[3]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[3]_i_2_n_4 ),
        .O(reg_op1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[3]_i_3 
       (.I0(pcpi_rs1[3]),
        .I1(\decoded_imm_reg_n_0_[3] ),
        .O(\reg_op1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[3]_i_4 
       (.I0(pcpi_rs1[2]),
        .I1(\decoded_imm_reg_n_0_[2] ),
        .O(\reg_op1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[3]_i_5 
       (.I0(pcpi_rs1[1]),
        .I1(\decoded_imm_reg_n_0_[1] ),
        .O(\reg_op1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[3]_i_6 
       (.I0(pcpi_rs1[0]),
        .I1(\decoded_imm_reg_n_0_[0] ),
        .O(\reg_op1[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[4]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[4] ),
        .I2(\irq_mask[4]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[7]_i_2_n_7 ),
        .O(reg_op1[4]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[5]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[5] ),
        .I2(\irq_mask[5]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[7]_i_2_n_6 ),
        .O(reg_op1[5]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[6]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[6] ),
        .I2(\irq_mask[6]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[7]_i_2_n_5 ),
        .O(reg_op1[6]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[7]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[7] ),
        .I2(\irq_mask[7]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[7]_i_2_n_4 ),
        .O(reg_op1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_3 
       (.I0(pcpi_rs1[7]),
        .I1(\decoded_imm_reg_n_0_[7] ),
        .O(\reg_op1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_4 
       (.I0(pcpi_rs1[6]),
        .I1(\decoded_imm_reg_n_0_[6] ),
        .O(\reg_op1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_5 
       (.I0(pcpi_rs1[5]),
        .I1(\decoded_imm_reg_n_0_[5] ),
        .O(\reg_op1[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_6 
       (.I0(pcpi_rs1[4]),
        .I1(\decoded_imm_reg_n_0_[4] ),
        .O(\reg_op1[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[8]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[8] ),
        .I2(\irq_mask[8]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[11]_i_2_n_7 ),
        .O(reg_op1[8]));
  LUT6 #(
    .INIT(64'h44F4FFFF44F40000)) 
    \reg_op1[9]_i_1 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_pc_reg_n_0_[9] ),
        .I2(\irq_mask[9]_i_1_n_0 ),
        .I3(\reg_op1[31]_i_6_n_0 ),
        .I4(\cpu_state_reg[5]_rep_n_0 ),
        .I5(\reg_op1_reg[11]_i_2_n_6 ),
        .O(reg_op1[9]));
  FDRE \reg_op1_reg[0] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[0]),
        .Q(pcpi_rs1[0]),
        .R(1'b0));
  FDRE \reg_op1_reg[10] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[10]),
        .Q(pcpi_rs1[10]),
        .R(1'b0));
  FDRE \reg_op1_reg[11] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[11]),
        .Q(pcpi_rs1[11]),
        .R(1'b0));
  CARRY4 \reg_op1_reg[11]_i_2 
       (.CI(\reg_op1_reg[7]_i_2_n_0 ),
        .CO({\reg_op1_reg[11]_i_2_n_0 ,\reg_op1_reg[11]_i_2_n_1 ,\reg_op1_reg[11]_i_2_n_2 ,\reg_op1_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[11:8]),
        .O({\reg_op1_reg[11]_i_2_n_4 ,\reg_op1_reg[11]_i_2_n_5 ,\reg_op1_reg[11]_i_2_n_6 ,\reg_op1_reg[11]_i_2_n_7 }),
        .S({\reg_op1[11]_i_3_n_0 ,\reg_op1[11]_i_4_n_0 ,\reg_op1[11]_i_5_n_0 ,\reg_op1[11]_i_6_n_0 }));
  FDRE \reg_op1_reg[12] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[12]),
        .Q(pcpi_rs1[12]),
        .R(1'b0));
  FDRE \reg_op1_reg[13] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[13]),
        .Q(pcpi_rs1[13]),
        .R(1'b0));
  FDRE \reg_op1_reg[14] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[14]),
        .Q(pcpi_rs1[14]),
        .R(1'b0));
  FDRE \reg_op1_reg[15] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[15]),
        .Q(pcpi_rs1[15]),
        .R(1'b0));
  CARRY4 \reg_op1_reg[15]_i_2 
       (.CI(\reg_op1_reg[11]_i_2_n_0 ),
        .CO({\reg_op1_reg[15]_i_2_n_0 ,\reg_op1_reg[15]_i_2_n_1 ,\reg_op1_reg[15]_i_2_n_2 ,\reg_op1_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[15:12]),
        .O({\reg_op1_reg[15]_i_2_n_4 ,\reg_op1_reg[15]_i_2_n_5 ,\reg_op1_reg[15]_i_2_n_6 ,\reg_op1_reg[15]_i_2_n_7 }),
        .S({\reg_op1[15]_i_3_n_0 ,\reg_op1[15]_i_4_n_0 ,\reg_op1[15]_i_5_n_0 ,\reg_op1[15]_i_6_n_0 }));
  FDRE \reg_op1_reg[16] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[16]),
        .Q(pcpi_rs1[16]),
        .R(1'b0));
  FDRE \reg_op1_reg[17] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[17]),
        .Q(pcpi_rs1[17]),
        .R(1'b0));
  FDRE \reg_op1_reg[18] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[18]),
        .Q(pcpi_rs1[18]),
        .R(1'b0));
  FDRE \reg_op1_reg[19] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[19]),
        .Q(pcpi_rs1[19]),
        .R(1'b0));
  CARRY4 \reg_op1_reg[19]_i_2 
       (.CI(\reg_op1_reg[15]_i_2_n_0 ),
        .CO({\reg_op1_reg[19]_i_2_n_0 ,\reg_op1_reg[19]_i_2_n_1 ,\reg_op1_reg[19]_i_2_n_2 ,\reg_op1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[19:16]),
        .O({\reg_op1_reg[19]_i_2_n_4 ,\reg_op1_reg[19]_i_2_n_5 ,\reg_op1_reg[19]_i_2_n_6 ,\reg_op1_reg[19]_i_2_n_7 }),
        .S({\reg_op1[19]_i_3_n_0 ,\reg_op1[19]_i_4_n_0 ,\reg_op1[19]_i_5_n_0 ,\reg_op1[19]_i_6_n_0 }));
  FDRE \reg_op1_reg[1] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[1]),
        .Q(pcpi_rs1[1]),
        .R(1'b0));
  FDRE \reg_op1_reg[20] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[20]),
        .Q(pcpi_rs1[20]),
        .R(1'b0));
  FDRE \reg_op1_reg[21] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[21]),
        .Q(pcpi_rs1[21]),
        .R(1'b0));
  FDRE \reg_op1_reg[22] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[22]),
        .Q(pcpi_rs1[22]),
        .R(1'b0));
  FDRE \reg_op1_reg[23] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[23]),
        .Q(pcpi_rs1[23]),
        .R(1'b0));
  CARRY4 \reg_op1_reg[23]_i_2 
       (.CI(\reg_op1_reg[19]_i_2_n_0 ),
        .CO({\reg_op1_reg[23]_i_2_n_0 ,\reg_op1_reg[23]_i_2_n_1 ,\reg_op1_reg[23]_i_2_n_2 ,\reg_op1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[23:20]),
        .O({\reg_op1_reg[23]_i_2_n_4 ,\reg_op1_reg[23]_i_2_n_5 ,\reg_op1_reg[23]_i_2_n_6 ,\reg_op1_reg[23]_i_2_n_7 }),
        .S({\reg_op1[23]_i_3_n_0 ,\reg_op1[23]_i_4_n_0 ,\reg_op1[23]_i_5_n_0 ,\reg_op1[23]_i_6_n_0 }));
  FDRE \reg_op1_reg[24] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[24]),
        .Q(pcpi_rs1[24]),
        .R(1'b0));
  FDRE \reg_op1_reg[25] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[25]),
        .Q(pcpi_rs1[25]),
        .R(1'b0));
  FDRE \reg_op1_reg[26] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[26]),
        .Q(pcpi_rs1[26]),
        .R(1'b0));
  FDRE \reg_op1_reg[27] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[27]),
        .Q(pcpi_rs1[27]),
        .R(1'b0));
  CARRY4 \reg_op1_reg[27]_i_2 
       (.CI(\reg_op1_reg[23]_i_2_n_0 ),
        .CO({\reg_op1_reg[27]_i_2_n_0 ,\reg_op1_reg[27]_i_2_n_1 ,\reg_op1_reg[27]_i_2_n_2 ,\reg_op1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[27:24]),
        .O({\reg_op1_reg[27]_i_2_n_4 ,\reg_op1_reg[27]_i_2_n_5 ,\reg_op1_reg[27]_i_2_n_6 ,\reg_op1_reg[27]_i_2_n_7 }),
        .S({\reg_op1[27]_i_3_n_0 ,\reg_op1[27]_i_4_n_0 ,\reg_op1[27]_i_5_n_0 ,\reg_op1[27]_i_6_n_0 }));
  FDRE \reg_op1_reg[28] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[28]),
        .Q(pcpi_rs1[28]),
        .R(1'b0));
  FDRE \reg_op1_reg[29] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[29]),
        .Q(pcpi_rs1[29]),
        .R(1'b0));
  FDRE \reg_op1_reg[2] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[2]),
        .Q(pcpi_rs1[2]),
        .R(1'b0));
  FDRE \reg_op1_reg[30] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[30]),
        .Q(pcpi_rs1[30]),
        .R(1'b0));
  FDRE \reg_op1_reg[31] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[31]),
        .Q(pcpi_rs1[31]),
        .R(1'b0));
  CARRY4 \reg_op1_reg[31]_i_7 
       (.CI(\reg_op1_reg[27]_i_2_n_0 ),
        .CO({\NLW_reg_op1_reg[31]_i_7_CO_UNCONNECTED [3],\reg_op1_reg[31]_i_7_n_1 ,\reg_op1_reg[31]_i_7_n_2 ,\reg_op1_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,pcpi_rs1[30:28]}),
        .O({\reg_op1_reg[31]_i_7_n_4 ,\reg_op1_reg[31]_i_7_n_5 ,\reg_op1_reg[31]_i_7_n_6 ,\reg_op1_reg[31]_i_7_n_7 }),
        .S({\reg_op1[31]_i_9_n_0 ,\reg_op1[31]_i_10_n_0 ,\reg_op1[31]_i_11_n_0 ,\reg_op1[31]_i_12_n_0 }));
  FDRE \reg_op1_reg[3] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[3]),
        .Q(pcpi_rs1[3]),
        .R(1'b0));
  CARRY4 \reg_op1_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\reg_op1_reg[3]_i_2_n_0 ,\reg_op1_reg[3]_i_2_n_1 ,\reg_op1_reg[3]_i_2_n_2 ,\reg_op1_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[3:0]),
        .O({\reg_op1_reg[3]_i_2_n_4 ,\reg_op1_reg[3]_i_2_n_5 ,\reg_op1_reg[3]_i_2_n_6 ,\reg_op1_reg[3]_i_2_n_7 }),
        .S({\reg_op1[3]_i_3_n_0 ,\reg_op1[3]_i_4_n_0 ,\reg_op1[3]_i_5_n_0 ,\reg_op1[3]_i_6_n_0 }));
  FDRE \reg_op1_reg[4] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[4]),
        .Q(pcpi_rs1[4]),
        .R(1'b0));
  FDRE \reg_op1_reg[5] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[5]),
        .Q(pcpi_rs1[5]),
        .R(1'b0));
  FDRE \reg_op1_reg[6] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[6]),
        .Q(pcpi_rs1[6]),
        .R(1'b0));
  FDRE \reg_op1_reg[7] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[7]),
        .Q(pcpi_rs1[7]),
        .R(1'b0));
  CARRY4 \reg_op1_reg[7]_i_2 
       (.CI(\reg_op1_reg[3]_i_2_n_0 ),
        .CO({\reg_op1_reg[7]_i_2_n_0 ,\reg_op1_reg[7]_i_2_n_1 ,\reg_op1_reg[7]_i_2_n_2 ,\reg_op1_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(pcpi_rs1[7:4]),
        .O({\reg_op1_reg[7]_i_2_n_4 ,\reg_op1_reg[7]_i_2_n_5 ,\reg_op1_reg[7]_i_2_n_6 ,\reg_op1_reg[7]_i_2_n_7 }),
        .S({\reg_op1[7]_i_3_n_0 ,\reg_op1[7]_i_4_n_0 ,\reg_op1[7]_i_5_n_0 ,\reg_op1[7]_i_6_n_0 }));
  FDRE \reg_op1_reg[8] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[8]),
        .Q(pcpi_rs1[8]),
        .R(1'b0));
  FDRE \reg_op1_reg[9] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(reg_op1[9]),
        .Q(pcpi_rs1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFC0FFC0F3C0E2E2)) 
    \reg_op2[0]_i_1 
       (.I0(\reg_op2[0]_i_2_n_0 ),
        .I1(is_slli_srli_srai),
        .I2(\decoded_rs2_reg_n_0_[0] ),
        .I3(\decoded_imm_reg_n_0_[0] ),
        .I4(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I5(is_lui_auipc_jal),
        .O(\reg_op2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[0]_i_10 
       (.I0(\cpuregs_reg[27]_26 [0]),
        .I1(\cpuregs_reg[26]_25 [0]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[25]_24 [0]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[24]_23 [0]),
        .O(\reg_op2[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[0]_i_11 
       (.I0(\cpuregs_reg[31]_30 [0]),
        .I1(\cpuregs_reg[30]_29 [0]),
        .I2(\decoded_rs2_reg_n_0_[1] ),
        .I3(\cpuregs_reg[29]_28 [0]),
        .I4(\decoded_rs2_reg_n_0_[0] ),
        .I5(\cpuregs_reg[28]_27 [0]),
        .O(\reg_op2[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[0]_i_12 
       (.I0(\cpuregs_reg[3]_2 [0]),
        .I1(\cpuregs_reg[2]_1 [0]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I4(\cpuregs_reg[1]_0 [0]),
        .O(\reg_op2[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[0]_i_13 
       (.I0(\cpuregs_reg[7]_6 [0]),
        .I1(\cpuregs_reg[6]_5 [0]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[5]_4 [0]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[4]_3 [0]),
        .O(\reg_op2[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[0]_i_14 
       (.I0(\cpuregs_reg[11]_10 [0]),
        .I1(\cpuregs_reg[10]_9 [0]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[9]_8 [0]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[8]_7 [0]),
        .O(\reg_op2[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[0]_i_15 
       (.I0(\cpuregs_reg[15]_14 [0]),
        .I1(\cpuregs_reg[14]_13 [0]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[13]_12 [0]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[12]_11 [0]),
        .O(\reg_op2[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[0]_i_2 
       (.I0(\reg_op2_reg[0]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[0]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[0]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[0]_i_8 
       (.I0(\cpuregs_reg[19]_18 [0]),
        .I1(\cpuregs_reg[18]_17 [0]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[17]_16 [0]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[16]_15 [0]),
        .O(\reg_op2[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[0]_i_9 
       (.I0(\cpuregs_reg[23]_22 [0]),
        .I1(\cpuregs_reg[22]_21 [0]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[21]_20 [0]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[20]_19 [0]),
        .O(\reg_op2[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[10]_i_1 
       (.I0(\reg_op2[10]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[10] ),
        .O(\reg_op2[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[10]_i_10 
       (.I0(\cpuregs_reg[27]_26 [10]),
        .I1(\cpuregs_reg[26]_25 [10]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[25]_24 [10]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[24]_23 [10]),
        .O(\reg_op2[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[10]_i_11 
       (.I0(\cpuregs_reg[31]_30 [10]),
        .I1(\cpuregs_reg[30]_29 [10]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[29]_28 [10]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[28]_27 [10]),
        .O(\reg_op2[10]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[10]_i_12 
       (.I0(\cpuregs_reg[3]_2 [10]),
        .I1(\cpuregs_reg[2]_1 [10]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [10]),
        .O(\reg_op2[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[10]_i_13 
       (.I0(\cpuregs_reg[7]_6 [10]),
        .I1(\cpuregs_reg[6]_5 [10]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [10]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [10]),
        .O(\reg_op2[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[10]_i_14 
       (.I0(\cpuregs_reg[11]_10 [10]),
        .I1(\cpuregs_reg[10]_9 [10]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[9]_8 [10]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[8]_7 [10]),
        .O(\reg_op2[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[10]_i_15 
       (.I0(\cpuregs_reg[15]_14 [10]),
        .I1(\cpuregs_reg[14]_13 [10]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[13]_12 [10]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[12]_11 [10]),
        .O(\reg_op2[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[10]_i_2 
       (.I0(\reg_op2_reg[10]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[10]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[10]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[10]_i_8 
       (.I0(\cpuregs_reg[19]_18 [10]),
        .I1(\cpuregs_reg[18]_17 [10]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[17]_16 [10]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[16]_15 [10]),
        .O(\reg_op2[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[10]_i_9 
       (.I0(\cpuregs_reg[23]_22 [10]),
        .I1(\cpuregs_reg[22]_21 [10]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[21]_20 [10]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[20]_19 [10]),
        .O(\reg_op2[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[11]_i_1 
       (.I0(\reg_op2[11]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[11] ),
        .O(\reg_op2[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[11]_i_10 
       (.I0(\cpuregs_reg[27]_26 [11]),
        .I1(\cpuregs_reg[26]_25 [11]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [11]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [11]),
        .O(\reg_op2[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[11]_i_11 
       (.I0(\cpuregs_reg[31]_30 [11]),
        .I1(\cpuregs_reg[30]_29 [11]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [11]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [11]),
        .O(\reg_op2[11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[11]_i_12 
       (.I0(\cpuregs_reg[3]_2 [11]),
        .I1(\cpuregs_reg[2]_1 [11]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [11]),
        .O(\reg_op2[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[11]_i_13 
       (.I0(\cpuregs_reg[7]_6 [11]),
        .I1(\cpuregs_reg[6]_5 [11]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [11]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [11]),
        .O(\reg_op2[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[11]_i_14 
       (.I0(\cpuregs_reg[11]_10 [11]),
        .I1(\cpuregs_reg[10]_9 [11]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [11]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [11]),
        .O(\reg_op2[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[11]_i_15 
       (.I0(\cpuregs_reg[15]_14 [11]),
        .I1(\cpuregs_reg[14]_13 [11]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [11]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [11]),
        .O(\reg_op2[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[11]_i_2 
       (.I0(\reg_op2_reg[11]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[11]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[11]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[11]_i_8 
       (.I0(\cpuregs_reg[19]_18 [11]),
        .I1(\cpuregs_reg[18]_17 [11]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [11]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [11]),
        .O(\reg_op2[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[11]_i_9 
       (.I0(\cpuregs_reg[23]_22 [11]),
        .I1(\cpuregs_reg[22]_21 [11]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [11]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [11]),
        .O(\reg_op2[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[12]_i_1 
       (.I0(\reg_op2[12]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[12] ),
        .O(\reg_op2[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[12]_i_10 
       (.I0(\cpuregs_reg[27]_26 [12]),
        .I1(\cpuregs_reg[26]_25 [12]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [12]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [12]),
        .O(\reg_op2[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[12]_i_11 
       (.I0(\cpuregs_reg[31]_30 [12]),
        .I1(\cpuregs_reg[30]_29 [12]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [12]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [12]),
        .O(\reg_op2[12]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[12]_i_12 
       (.I0(\cpuregs_reg[3]_2 [12]),
        .I1(\cpuregs_reg[2]_1 [12]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [12]),
        .O(\reg_op2[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[12]_i_13 
       (.I0(\cpuregs_reg[7]_6 [12]),
        .I1(\cpuregs_reg[6]_5 [12]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [12]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [12]),
        .O(\reg_op2[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[12]_i_14 
       (.I0(\cpuregs_reg[11]_10 [12]),
        .I1(\cpuregs_reg[10]_9 [12]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [12]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [12]),
        .O(\reg_op2[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[12]_i_15 
       (.I0(\cpuregs_reg[15]_14 [12]),
        .I1(\cpuregs_reg[14]_13 [12]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [12]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [12]),
        .O(\reg_op2[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[12]_i_2 
       (.I0(\reg_op2_reg[12]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[12]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[12]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[12]_i_8 
       (.I0(\cpuregs_reg[19]_18 [12]),
        .I1(\cpuregs_reg[18]_17 [12]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [12]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [12]),
        .O(\reg_op2[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[12]_i_9 
       (.I0(\cpuregs_reg[23]_22 [12]),
        .I1(\cpuregs_reg[22]_21 [12]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [12]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [12]),
        .O(\reg_op2[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[13]_i_1 
       (.I0(\reg_op2[13]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[13] ),
        .O(\reg_op2[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[13]_i_10 
       (.I0(\cpuregs_reg[11]_10 [13]),
        .I1(\cpuregs_reg[10]_9 [13]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [13]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [13]),
        .O(\reg_op2[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[13]_i_11 
       (.I0(\cpuregs_reg[15]_14 [13]),
        .I1(\cpuregs_reg[14]_13 [13]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [13]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [13]),
        .O(\reg_op2[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[13]_i_12 
       (.I0(\cpuregs_reg[19]_18 [13]),
        .I1(\cpuregs_reg[18]_17 [13]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [13]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [13]),
        .O(\reg_op2[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[13]_i_13 
       (.I0(\cpuregs_reg[23]_22 [13]),
        .I1(\cpuregs_reg[22]_21 [13]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [13]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [13]),
        .O(\reg_op2[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[13]_i_14 
       (.I0(\cpuregs_reg[27]_26 [13]),
        .I1(\cpuregs_reg[26]_25 [13]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [13]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [13]),
        .O(\reg_op2[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[13]_i_15 
       (.I0(\cpuregs_reg[31]_30 [13]),
        .I1(\cpuregs_reg[30]_29 [13]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [13]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [13]),
        .O(\reg_op2[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4545454040404540)) 
    \reg_op2[13]_i_2 
       (.I0(\reg_op2[7]_i_7_n_0 ),
        .I1(\reg_op2_reg[13]_i_3_n_0 ),
        .I2(\decoded_rs2_reg_n_0_[4] ),
        .I3(\reg_op2_reg[13]_i_4_n_0 ),
        .I4(\decoded_rs2_reg_n_0_[3] ),
        .I5(\reg_op2_reg[13]_i_5_n_0 ),
        .O(\reg_op2[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[13]_i_8 
       (.I0(\cpuregs_reg[3]_2 [13]),
        .I1(\cpuregs_reg[2]_1 [13]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [13]),
        .O(\reg_op2[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[13]_i_9 
       (.I0(\cpuregs_reg[7]_6 [13]),
        .I1(\cpuregs_reg[6]_5 [13]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [13]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [13]),
        .O(\reg_op2[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[14]_i_1 
       (.I0(\reg_op2[14]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[14] ),
        .O(\reg_op2[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[14]_i_10 
       (.I0(\cpuregs_reg[27]_26 [14]),
        .I1(\cpuregs_reg[26]_25 [14]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [14]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [14]),
        .O(\reg_op2[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[14]_i_11 
       (.I0(\cpuregs_reg[31]_30 [14]),
        .I1(\cpuregs_reg[30]_29 [14]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [14]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [14]),
        .O(\reg_op2[14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[14]_i_12 
       (.I0(\cpuregs_reg[3]_2 [14]),
        .I1(\cpuregs_reg[2]_1 [14]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [14]),
        .O(\reg_op2[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[14]_i_13 
       (.I0(\cpuregs_reg[7]_6 [14]),
        .I1(\cpuregs_reg[6]_5 [14]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [14]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [14]),
        .O(\reg_op2[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[14]_i_14 
       (.I0(\cpuregs_reg[11]_10 [14]),
        .I1(\cpuregs_reg[10]_9 [14]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [14]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [14]),
        .O(\reg_op2[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[14]_i_15 
       (.I0(\cpuregs_reg[15]_14 [14]),
        .I1(\cpuregs_reg[14]_13 [14]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [14]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [14]),
        .O(\reg_op2[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[14]_i_2 
       (.I0(\reg_op2_reg[14]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[14]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[14]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[14]_i_8 
       (.I0(\cpuregs_reg[19]_18 [14]),
        .I1(\cpuregs_reg[18]_17 [14]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [14]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [14]),
        .O(\reg_op2[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[14]_i_9 
       (.I0(\cpuregs_reg[23]_22 [14]),
        .I1(\cpuregs_reg[22]_21 [14]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [14]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [14]),
        .O(\reg_op2[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[15]_i_1 
       (.I0(\reg_op2[15]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[15] ),
        .O(\reg_op2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[15]_i_10 
       (.I0(\cpuregs_reg[27]_26 [15]),
        .I1(\cpuregs_reg[26]_25 [15]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [15]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [15]),
        .O(\reg_op2[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[15]_i_11 
       (.I0(\cpuregs_reg[31]_30 [15]),
        .I1(\cpuregs_reg[30]_29 [15]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [15]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [15]),
        .O(\reg_op2[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[15]_i_12 
       (.I0(\cpuregs_reg[3]_2 [15]),
        .I1(\cpuregs_reg[2]_1 [15]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [15]),
        .O(\reg_op2[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[15]_i_13 
       (.I0(\cpuregs_reg[7]_6 [15]),
        .I1(\cpuregs_reg[6]_5 [15]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [15]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [15]),
        .O(\reg_op2[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[15]_i_14 
       (.I0(\cpuregs_reg[11]_10 [15]),
        .I1(\cpuregs_reg[10]_9 [15]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [15]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [15]),
        .O(\reg_op2[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[15]_i_15 
       (.I0(\cpuregs_reg[15]_14 [15]),
        .I1(\cpuregs_reg[14]_13 [15]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [15]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [15]),
        .O(\reg_op2[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[15]_i_2 
       (.I0(\reg_op2_reg[15]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[15]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[15]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[15]_i_8 
       (.I0(\cpuregs_reg[19]_18 [15]),
        .I1(\cpuregs_reg[18]_17 [15]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [15]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [15]),
        .O(\reg_op2[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[15]_i_9 
       (.I0(\cpuregs_reg[23]_22 [15]),
        .I1(\cpuregs_reg[22]_21 [15]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [15]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [15]),
        .O(\reg_op2[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[16]_i_1 
       (.I0(\reg_op2[16]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[16] ),
        .O(\reg_op2[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[16]_i_10 
       (.I0(\cpuregs_reg[27]_26 [16]),
        .I1(\cpuregs_reg[26]_25 [16]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [16]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [16]),
        .O(\reg_op2[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[16]_i_11 
       (.I0(\cpuregs_reg[31]_30 [16]),
        .I1(\cpuregs_reg[30]_29 [16]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [16]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [16]),
        .O(\reg_op2[16]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[16]_i_12 
       (.I0(\cpuregs_reg[3]_2 [16]),
        .I1(\cpuregs_reg[2]_1 [16]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [16]),
        .O(\reg_op2[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[16]_i_13 
       (.I0(\cpuregs_reg[7]_6 [16]),
        .I1(\cpuregs_reg[6]_5 [16]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [16]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [16]),
        .O(\reg_op2[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[16]_i_14 
       (.I0(\cpuregs_reg[11]_10 [16]),
        .I1(\cpuregs_reg[10]_9 [16]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [16]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [16]),
        .O(\reg_op2[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[16]_i_15 
       (.I0(\cpuregs_reg[15]_14 [16]),
        .I1(\cpuregs_reg[14]_13 [16]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [16]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [16]),
        .O(\reg_op2[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[16]_i_2 
       (.I0(\reg_op2_reg[16]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[16]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[16]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[16]_i_8 
       (.I0(\cpuregs_reg[19]_18 [16]),
        .I1(\cpuregs_reg[18]_17 [16]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [16]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [16]),
        .O(\reg_op2[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[16]_i_9 
       (.I0(\cpuregs_reg[23]_22 [16]),
        .I1(\cpuregs_reg[22]_21 [16]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [16]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [16]),
        .O(\reg_op2[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[17]_i_1 
       (.I0(\reg_op2[17]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[17] ),
        .O(\reg_op2[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[17]_i_10 
       (.I0(\cpuregs_reg[27]_26 [17]),
        .I1(\cpuregs_reg[26]_25 [17]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [17]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [17]),
        .O(\reg_op2[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[17]_i_11 
       (.I0(\cpuregs_reg[31]_30 [17]),
        .I1(\cpuregs_reg[30]_29 [17]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [17]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [17]),
        .O(\reg_op2[17]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[17]_i_12 
       (.I0(\cpuregs_reg[3]_2 [17]),
        .I1(\cpuregs_reg[2]_1 [17]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [17]),
        .O(\reg_op2[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[17]_i_13 
       (.I0(\cpuregs_reg[7]_6 [17]),
        .I1(\cpuregs_reg[6]_5 [17]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [17]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [17]),
        .O(\reg_op2[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[17]_i_14 
       (.I0(\cpuregs_reg[11]_10 [17]),
        .I1(\cpuregs_reg[10]_9 [17]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [17]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [17]),
        .O(\reg_op2[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[17]_i_15 
       (.I0(\cpuregs_reg[15]_14 [17]),
        .I1(\cpuregs_reg[14]_13 [17]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [17]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [17]),
        .O(\reg_op2[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[17]_i_2 
       (.I0(\reg_op2_reg[17]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[17]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[17]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[17]_i_8 
       (.I0(\cpuregs_reg[19]_18 [17]),
        .I1(\cpuregs_reg[18]_17 [17]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [17]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [17]),
        .O(\reg_op2[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[17]_i_9 
       (.I0(\cpuregs_reg[23]_22 [17]),
        .I1(\cpuregs_reg[22]_21 [17]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [17]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [17]),
        .O(\reg_op2[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[18]_i_1 
       (.I0(\reg_op2[18]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[18] ),
        .O(\reg_op2[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[18]_i_10 
       (.I0(\cpuregs_reg[27]_26 [18]),
        .I1(\cpuregs_reg[26]_25 [18]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [18]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [18]),
        .O(\reg_op2[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[18]_i_11 
       (.I0(\cpuregs_reg[31]_30 [18]),
        .I1(\cpuregs_reg[30]_29 [18]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [18]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [18]),
        .O(\reg_op2[18]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[18]_i_12 
       (.I0(\cpuregs_reg[3]_2 [18]),
        .I1(\cpuregs_reg[2]_1 [18]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [18]),
        .O(\reg_op2[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[18]_i_13 
       (.I0(\cpuregs_reg[7]_6 [18]),
        .I1(\cpuregs_reg[6]_5 [18]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [18]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [18]),
        .O(\reg_op2[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[18]_i_14 
       (.I0(\cpuregs_reg[11]_10 [18]),
        .I1(\cpuregs_reg[10]_9 [18]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [18]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [18]),
        .O(\reg_op2[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[18]_i_15 
       (.I0(\cpuregs_reg[15]_14 [18]),
        .I1(\cpuregs_reg[14]_13 [18]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [18]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [18]),
        .O(\reg_op2[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[18]_i_2 
       (.I0(\reg_op2_reg[18]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[18]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[18]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[18]_i_8 
       (.I0(\cpuregs_reg[19]_18 [18]),
        .I1(\cpuregs_reg[18]_17 [18]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [18]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [18]),
        .O(\reg_op2[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[18]_i_9 
       (.I0(\cpuregs_reg[23]_22 [18]),
        .I1(\cpuregs_reg[22]_21 [18]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [18]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [18]),
        .O(\reg_op2[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[19]_i_1 
       (.I0(\reg_op2[19]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[19] ),
        .O(\reg_op2[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[19]_i_10 
       (.I0(\cpuregs_reg[27]_26 [19]),
        .I1(\cpuregs_reg[26]_25 [19]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [19]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [19]),
        .O(\reg_op2[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[19]_i_11 
       (.I0(\cpuregs_reg[31]_30 [19]),
        .I1(\cpuregs_reg[30]_29 [19]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [19]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [19]),
        .O(\reg_op2[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[19]_i_12 
       (.I0(\cpuregs_reg[3]_2 [19]),
        .I1(\cpuregs_reg[2]_1 [19]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [19]),
        .O(\reg_op2[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[19]_i_13 
       (.I0(\cpuregs_reg[7]_6 [19]),
        .I1(\cpuregs_reg[6]_5 [19]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [19]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [19]),
        .O(\reg_op2[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[19]_i_14 
       (.I0(\cpuregs_reg[11]_10 [19]),
        .I1(\cpuregs_reg[10]_9 [19]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [19]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [19]),
        .O(\reg_op2[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[19]_i_15 
       (.I0(\cpuregs_reg[15]_14 [19]),
        .I1(\cpuregs_reg[14]_13 [19]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [19]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [19]),
        .O(\reg_op2[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[19]_i_2 
       (.I0(\reg_op2_reg[19]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[19]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[19]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[19]_i_8 
       (.I0(\cpuregs_reg[19]_18 [19]),
        .I1(\cpuregs_reg[18]_17 [19]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [19]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [19]),
        .O(\reg_op2[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[19]_i_9 
       (.I0(\cpuregs_reg[23]_22 [19]),
        .I1(\cpuregs_reg[22]_21 [19]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [19]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [19]),
        .O(\reg_op2[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0FFC0F3C0E2E2)) 
    \reg_op2[1]_i_1 
       (.I0(\reg_op2[1]_i_2_n_0 ),
        .I1(is_slli_srli_srai),
        .I2(\decoded_rs2_reg_n_0_[1] ),
        .I3(\decoded_imm_reg_n_0_[1] ),
        .I4(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I5(is_lui_auipc_jal),
        .O(\reg_op2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[1]_i_10 
       (.I0(\cpuregs_reg[27]_26 [1]),
        .I1(\cpuregs_reg[26]_25 [1]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[25]_24 [1]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[24]_23 [1]),
        .O(\reg_op2[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[1]_i_11 
       (.I0(\cpuregs_reg[31]_30 [1]),
        .I1(\cpuregs_reg[30]_29 [1]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[29]_28 [1]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[28]_27 [1]),
        .O(\reg_op2[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[1]_i_12 
       (.I0(\cpuregs_reg[3]_2 [1]),
        .I1(\cpuregs_reg[2]_1 [1]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I4(\cpuregs_reg[1]_0 [1]),
        .O(\reg_op2[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[1]_i_13 
       (.I0(\cpuregs_reg[7]_6 [1]),
        .I1(\cpuregs_reg[6]_5 [1]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[5]_4 [1]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[4]_3 [1]),
        .O(\reg_op2[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[1]_i_14 
       (.I0(\cpuregs_reg[11]_10 [1]),
        .I1(\cpuregs_reg[10]_9 [1]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[9]_8 [1]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[8]_7 [1]),
        .O(\reg_op2[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[1]_i_15 
       (.I0(\cpuregs_reg[15]_14 [1]),
        .I1(\cpuregs_reg[14]_13 [1]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[13]_12 [1]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[12]_11 [1]),
        .O(\reg_op2[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[1]_i_2 
       (.I0(\reg_op2_reg[1]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[1]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[1]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[1]_i_8 
       (.I0(\cpuregs_reg[19]_18 [1]),
        .I1(\cpuregs_reg[18]_17 [1]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[17]_16 [1]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[16]_15 [1]),
        .O(\reg_op2[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[1]_i_9 
       (.I0(\cpuregs_reg[23]_22 [1]),
        .I1(\cpuregs_reg[22]_21 [1]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[21]_20 [1]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[20]_19 [1]),
        .O(\reg_op2[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[20]_i_1 
       (.I0(\reg_op2[20]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[20] ),
        .O(\reg_op2[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[20]_i_10 
       (.I0(\cpuregs_reg[11]_10 [20]),
        .I1(\cpuregs_reg[10]_9 [20]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[9]_8 [20]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[8]_7 [20]),
        .O(\reg_op2[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[20]_i_11 
       (.I0(\cpuregs_reg[15]_14 [20]),
        .I1(\cpuregs_reg[14]_13 [20]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[13]_12 [20]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[12]_11 [20]),
        .O(\reg_op2[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[20]_i_12 
       (.I0(\cpuregs_reg[19]_18 [20]),
        .I1(\cpuregs_reg[18]_17 [20]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[17]_16 [20]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[16]_15 [20]),
        .O(\reg_op2[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[20]_i_13 
       (.I0(\cpuregs_reg[23]_22 [20]),
        .I1(\cpuregs_reg[22]_21 [20]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [20]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [20]),
        .O(\reg_op2[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[20]_i_14 
       (.I0(\cpuregs_reg[27]_26 [20]),
        .I1(\cpuregs_reg[26]_25 [20]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [20]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [20]),
        .O(\reg_op2[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[20]_i_15 
       (.I0(\cpuregs_reg[31]_30 [20]),
        .I1(\cpuregs_reg[30]_29 [20]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [20]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [20]),
        .O(\reg_op2[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4545454040404540)) 
    \reg_op2[20]_i_2 
       (.I0(\reg_op2[7]_i_7_n_0 ),
        .I1(\reg_op2_reg[20]_i_3_n_0 ),
        .I2(\decoded_rs2_reg_n_0_[4] ),
        .I3(\reg_op2_reg[20]_i_4_n_0 ),
        .I4(\decoded_rs2_reg_n_0_[3] ),
        .I5(\reg_op2_reg[20]_i_5_n_0 ),
        .O(\reg_op2[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[20]_i_8 
       (.I0(\cpuregs_reg[3]_2 [20]),
        .I1(\cpuregs_reg[2]_1 [20]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I4(\cpuregs_reg[1]_0 [20]),
        .O(\reg_op2[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[20]_i_9 
       (.I0(\cpuregs_reg[7]_6 [20]),
        .I1(\cpuregs_reg[6]_5 [20]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[5]_4 [20]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[4]_3 [20]),
        .O(\reg_op2[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[21]_i_1 
       (.I0(\reg_op2[21]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[21] ),
        .O(\reg_op2[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[21]_i_10 
       (.I0(\cpuregs_reg[27]_26 [21]),
        .I1(\cpuregs_reg[26]_25 [21]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[25]_24 [21]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[24]_23 [21]),
        .O(\reg_op2[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[21]_i_11 
       (.I0(\cpuregs_reg[31]_30 [21]),
        .I1(\cpuregs_reg[30]_29 [21]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[29]_28 [21]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[28]_27 [21]),
        .O(\reg_op2[21]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[21]_i_12 
       (.I0(\cpuregs_reg[3]_2 [21]),
        .I1(\cpuregs_reg[2]_1 [21]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [21]),
        .O(\reg_op2[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[21]_i_13 
       (.I0(\cpuregs_reg[7]_6 [21]),
        .I1(\cpuregs_reg[6]_5 [21]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [21]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [21]),
        .O(\reg_op2[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[21]_i_14 
       (.I0(\cpuregs_reg[11]_10 [21]),
        .I1(\cpuregs_reg[10]_9 [21]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [21]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [21]),
        .O(\reg_op2[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[21]_i_15 
       (.I0(\cpuregs_reg[15]_14 [21]),
        .I1(\cpuregs_reg[14]_13 [21]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [21]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [21]),
        .O(\reg_op2[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[21]_i_2 
       (.I0(\reg_op2_reg[21]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[21]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[21]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[21]_i_8 
       (.I0(\cpuregs_reg[19]_18 [21]),
        .I1(\cpuregs_reg[18]_17 [21]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [21]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [21]),
        .O(\reg_op2[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[21]_i_9 
       (.I0(\cpuregs_reg[23]_22 [21]),
        .I1(\cpuregs_reg[22]_21 [21]),
        .I2(\decoded_rs2_reg[1]_rep__0_n_0 ),
        .I3(\cpuregs_reg[21]_20 [21]),
        .I4(\decoded_rs2_reg[0]_rep__0_n_0 ),
        .I5(\cpuregs_reg[20]_19 [21]),
        .O(\reg_op2[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[22]_i_1 
       (.I0(\reg_op2[22]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[22] ),
        .O(\reg_op2[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[22]_i_10 
       (.I0(\cpuregs_reg[27]_26 [22]),
        .I1(\cpuregs_reg[26]_25 [22]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [22]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [22]),
        .O(\reg_op2[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[22]_i_11 
       (.I0(\cpuregs_reg[31]_30 [22]),
        .I1(\cpuregs_reg[30]_29 [22]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [22]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [22]),
        .O(\reg_op2[22]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[22]_i_12 
       (.I0(\cpuregs_reg[3]_2 [22]),
        .I1(\cpuregs_reg[2]_1 [22]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [22]),
        .O(\reg_op2[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[22]_i_13 
       (.I0(\cpuregs_reg[7]_6 [22]),
        .I1(\cpuregs_reg[6]_5 [22]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [22]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [22]),
        .O(\reg_op2[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[22]_i_14 
       (.I0(\cpuregs_reg[11]_10 [22]),
        .I1(\cpuregs_reg[10]_9 [22]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [22]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [22]),
        .O(\reg_op2[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[22]_i_15 
       (.I0(\cpuregs_reg[15]_14 [22]),
        .I1(\cpuregs_reg[14]_13 [22]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [22]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [22]),
        .O(\reg_op2[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[22]_i_2 
       (.I0(\reg_op2_reg[22]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[22]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[22]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[22]_i_8 
       (.I0(\cpuregs_reg[19]_18 [22]),
        .I1(\cpuregs_reg[18]_17 [22]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [22]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [22]),
        .O(\reg_op2[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[22]_i_9 
       (.I0(\cpuregs_reg[23]_22 [22]),
        .I1(\cpuregs_reg[22]_21 [22]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [22]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [22]),
        .O(\reg_op2[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[23]_i_1 
       (.I0(\reg_op2[23]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[23] ),
        .O(\reg_op2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[23]_i_10 
       (.I0(\cpuregs_reg[27]_26 [23]),
        .I1(\cpuregs_reg[26]_25 [23]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [23]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [23]),
        .O(\reg_op2[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[23]_i_11 
       (.I0(\cpuregs_reg[31]_30 [23]),
        .I1(\cpuregs_reg[30]_29 [23]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [23]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [23]),
        .O(\reg_op2[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[23]_i_12 
       (.I0(\cpuregs_reg[3]_2 [23]),
        .I1(\cpuregs_reg[2]_1 [23]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [23]),
        .O(\reg_op2[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[23]_i_13 
       (.I0(\cpuregs_reg[7]_6 [23]),
        .I1(\cpuregs_reg[6]_5 [23]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [23]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [23]),
        .O(\reg_op2[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[23]_i_14 
       (.I0(\cpuregs_reg[11]_10 [23]),
        .I1(\cpuregs_reg[10]_9 [23]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [23]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [23]),
        .O(\reg_op2[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[23]_i_15 
       (.I0(\cpuregs_reg[15]_14 [23]),
        .I1(\cpuregs_reg[14]_13 [23]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [23]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [23]),
        .O(\reg_op2[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[23]_i_2 
       (.I0(\reg_op2_reg[23]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[23]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[23]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[23]_i_8 
       (.I0(\cpuregs_reg[19]_18 [23]),
        .I1(\cpuregs_reg[18]_17 [23]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [23]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [23]),
        .O(\reg_op2[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[23]_i_9 
       (.I0(\cpuregs_reg[23]_22 [23]),
        .I1(\cpuregs_reg[22]_21 [23]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [23]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [23]),
        .O(\reg_op2[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[24]_i_1 
       (.I0(\reg_op2[24]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[24] ),
        .O(\reg_op2[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[24]_i_10 
       (.I0(\cpuregs_reg[27]_26 [24]),
        .I1(\cpuregs_reg[26]_25 [24]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [24]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [24]),
        .O(\reg_op2[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[24]_i_11 
       (.I0(\cpuregs_reg[31]_30 [24]),
        .I1(\cpuregs_reg[30]_29 [24]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [24]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [24]),
        .O(\reg_op2[24]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[24]_i_12 
       (.I0(\cpuregs_reg[3]_2 [24]),
        .I1(\cpuregs_reg[2]_1 [24]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [24]),
        .O(\reg_op2[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[24]_i_13 
       (.I0(\cpuregs_reg[7]_6 [24]),
        .I1(\cpuregs_reg[6]_5 [24]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [24]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [24]),
        .O(\reg_op2[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[24]_i_14 
       (.I0(\cpuregs_reg[11]_10 [24]),
        .I1(\cpuregs_reg[10]_9 [24]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [24]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [24]),
        .O(\reg_op2[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[24]_i_15 
       (.I0(\cpuregs_reg[15]_14 [24]),
        .I1(\cpuregs_reg[14]_13 [24]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [24]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [24]),
        .O(\reg_op2[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[24]_i_2 
       (.I0(\reg_op2_reg[24]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[24]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[24]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[24]_i_8 
       (.I0(\cpuregs_reg[19]_18 [24]),
        .I1(\cpuregs_reg[18]_17 [24]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [24]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [24]),
        .O(\reg_op2[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[24]_i_9 
       (.I0(\cpuregs_reg[23]_22 [24]),
        .I1(\cpuregs_reg[22]_21 [24]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [24]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [24]),
        .O(\reg_op2[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[25]_i_1 
       (.I0(\reg_op2[25]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[25] ),
        .O(\reg_op2[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[25]_i_10 
       (.I0(\cpuregs_reg[27]_26 [25]),
        .I1(\cpuregs_reg[26]_25 [25]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [25]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [25]),
        .O(\reg_op2[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[25]_i_11 
       (.I0(\cpuregs_reg[31]_30 [25]),
        .I1(\cpuregs_reg[30]_29 [25]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [25]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [25]),
        .O(\reg_op2[25]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[25]_i_12 
       (.I0(\cpuregs_reg[3]_2 [25]),
        .I1(\cpuregs_reg[2]_1 [25]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [25]),
        .O(\reg_op2[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[25]_i_13 
       (.I0(\cpuregs_reg[7]_6 [25]),
        .I1(\cpuregs_reg[6]_5 [25]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [25]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [25]),
        .O(\reg_op2[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[25]_i_14 
       (.I0(\cpuregs_reg[11]_10 [25]),
        .I1(\cpuregs_reg[10]_9 [25]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [25]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [25]),
        .O(\reg_op2[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[25]_i_15 
       (.I0(\cpuregs_reg[15]_14 [25]),
        .I1(\cpuregs_reg[14]_13 [25]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [25]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [25]),
        .O(\reg_op2[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[25]_i_2 
       (.I0(\reg_op2_reg[25]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[25]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[25]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[25]_i_8 
       (.I0(\cpuregs_reg[19]_18 [25]),
        .I1(\cpuregs_reg[18]_17 [25]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [25]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [25]),
        .O(\reg_op2[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[25]_i_9 
       (.I0(\cpuregs_reg[23]_22 [25]),
        .I1(\cpuregs_reg[22]_21 [25]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [25]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [25]),
        .O(\reg_op2[25]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[26]_i_1 
       (.I0(\reg_op2[26]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[26] ),
        .O(\reg_op2[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[26]_i_10 
       (.I0(\cpuregs_reg[27]_26 [26]),
        .I1(\cpuregs_reg[26]_25 [26]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [26]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [26]),
        .O(\reg_op2[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[26]_i_11 
       (.I0(\cpuregs_reg[31]_30 [26]),
        .I1(\cpuregs_reg[30]_29 [26]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [26]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [26]),
        .O(\reg_op2[26]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[26]_i_12 
       (.I0(\cpuregs_reg[3]_2 [26]),
        .I1(\cpuregs_reg[2]_1 [26]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [26]),
        .O(\reg_op2[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[26]_i_13 
       (.I0(\cpuregs_reg[7]_6 [26]),
        .I1(\cpuregs_reg[6]_5 [26]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [26]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [26]),
        .O(\reg_op2[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[26]_i_14 
       (.I0(\cpuregs_reg[11]_10 [26]),
        .I1(\cpuregs_reg[10]_9 [26]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [26]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [26]),
        .O(\reg_op2[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[26]_i_15 
       (.I0(\cpuregs_reg[15]_14 [26]),
        .I1(\cpuregs_reg[14]_13 [26]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [26]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [26]),
        .O(\reg_op2[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[26]_i_2 
       (.I0(\reg_op2_reg[26]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[26]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[26]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[26]_i_8 
       (.I0(\cpuregs_reg[19]_18 [26]),
        .I1(\cpuregs_reg[18]_17 [26]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [26]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [26]),
        .O(\reg_op2[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[26]_i_9 
       (.I0(\cpuregs_reg[23]_22 [26]),
        .I1(\cpuregs_reg[22]_21 [26]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [26]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [26]),
        .O(\reg_op2[26]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[27]_i_1 
       (.I0(\reg_op2[27]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[27] ),
        .O(\reg_op2[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[27]_i_10 
       (.I0(\cpuregs_reg[27]_26 [27]),
        .I1(\cpuregs_reg[26]_25 [27]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [27]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [27]),
        .O(\reg_op2[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[27]_i_11 
       (.I0(\cpuregs_reg[31]_30 [27]),
        .I1(\cpuregs_reg[30]_29 [27]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [27]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [27]),
        .O(\reg_op2[27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[27]_i_12 
       (.I0(\cpuregs_reg[3]_2 [27]),
        .I1(\cpuregs_reg[2]_1 [27]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [27]),
        .O(\reg_op2[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[27]_i_13 
       (.I0(\cpuregs_reg[7]_6 [27]),
        .I1(\cpuregs_reg[6]_5 [27]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [27]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [27]),
        .O(\reg_op2[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[27]_i_14 
       (.I0(\cpuregs_reg[11]_10 [27]),
        .I1(\cpuregs_reg[10]_9 [27]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [27]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [27]),
        .O(\reg_op2[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[27]_i_15 
       (.I0(\cpuregs_reg[15]_14 [27]),
        .I1(\cpuregs_reg[14]_13 [27]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [27]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [27]),
        .O(\reg_op2[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[27]_i_2 
       (.I0(\reg_op2_reg[27]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[27]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[27]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[27]_i_8 
       (.I0(\cpuregs_reg[19]_18 [27]),
        .I1(\cpuregs_reg[18]_17 [27]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [27]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [27]),
        .O(\reg_op2[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[27]_i_9 
       (.I0(\cpuregs_reg[23]_22 [27]),
        .I1(\cpuregs_reg[22]_21 [27]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [27]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [27]),
        .O(\reg_op2[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[28]_i_1 
       (.I0(\reg_op2[28]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[28] ),
        .O(\reg_op2[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[28]_i_10 
       (.I0(\cpuregs_reg[27]_26 [28]),
        .I1(\cpuregs_reg[26]_25 [28]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [28]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [28]),
        .O(\reg_op2[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[28]_i_11 
       (.I0(\cpuregs_reg[31]_30 [28]),
        .I1(\cpuregs_reg[30]_29 [28]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [28]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [28]),
        .O(\reg_op2[28]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[28]_i_12 
       (.I0(\cpuregs_reg[3]_2 [28]),
        .I1(\cpuregs_reg[2]_1 [28]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [28]),
        .O(\reg_op2[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[28]_i_13 
       (.I0(\cpuregs_reg[7]_6 [28]),
        .I1(\cpuregs_reg[6]_5 [28]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [28]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [28]),
        .O(\reg_op2[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[28]_i_14 
       (.I0(\cpuregs_reg[11]_10 [28]),
        .I1(\cpuregs_reg[10]_9 [28]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [28]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [28]),
        .O(\reg_op2[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[28]_i_15 
       (.I0(\cpuregs_reg[15]_14 [28]),
        .I1(\cpuregs_reg[14]_13 [28]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [28]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [28]),
        .O(\reg_op2[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[28]_i_2 
       (.I0(\reg_op2_reg[28]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[28]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[28]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[28]_i_8 
       (.I0(\cpuregs_reg[19]_18 [28]),
        .I1(\cpuregs_reg[18]_17 [28]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [28]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [28]),
        .O(\reg_op2[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[28]_i_9 
       (.I0(\cpuregs_reg[23]_22 [28]),
        .I1(\cpuregs_reg[22]_21 [28]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [28]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [28]),
        .O(\reg_op2[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[29]_i_1 
       (.I0(\reg_op2[29]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[29] ),
        .O(\reg_op2[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[29]_i_10 
       (.I0(\cpuregs_reg[27]_26 [29]),
        .I1(\cpuregs_reg[26]_25 [29]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [29]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [29]),
        .O(\reg_op2[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[29]_i_11 
       (.I0(\cpuregs_reg[31]_30 [29]),
        .I1(\cpuregs_reg[30]_29 [29]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [29]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [29]),
        .O(\reg_op2[29]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[29]_i_12 
       (.I0(\cpuregs_reg[3]_2 [29]),
        .I1(\cpuregs_reg[2]_1 [29]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [29]),
        .O(\reg_op2[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[29]_i_13 
       (.I0(\cpuregs_reg[7]_6 [29]),
        .I1(\cpuregs_reg[6]_5 [29]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [29]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [29]),
        .O(\reg_op2[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[29]_i_14 
       (.I0(\cpuregs_reg[11]_10 [29]),
        .I1(\cpuregs_reg[10]_9 [29]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [29]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [29]),
        .O(\reg_op2[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[29]_i_15 
       (.I0(\cpuregs_reg[15]_14 [29]),
        .I1(\cpuregs_reg[14]_13 [29]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [29]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [29]),
        .O(\reg_op2[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[29]_i_2 
       (.I0(\reg_op2_reg[29]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[29]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[29]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[29]_i_8 
       (.I0(\cpuregs_reg[19]_18 [29]),
        .I1(\cpuregs_reg[18]_17 [29]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [29]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [29]),
        .O(\reg_op2[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[29]_i_9 
       (.I0(\cpuregs_reg[23]_22 [29]),
        .I1(\cpuregs_reg[22]_21 [29]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [29]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [29]),
        .O(\reg_op2[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0FFC0F3C0E2E2)) 
    \reg_op2[2]_i_1 
       (.I0(\reg_op2[2]_i_2_n_0 ),
        .I1(is_slli_srli_srai),
        .I2(\decoded_rs2_reg_n_0_[2] ),
        .I3(\decoded_imm_reg_n_0_[2] ),
        .I4(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I5(is_lui_auipc_jal),
        .O(\reg_op2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[2]_i_10 
       (.I0(\cpuregs_reg[27]_26 [2]),
        .I1(\cpuregs_reg[26]_25 [2]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[25]_24 [2]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[24]_23 [2]),
        .O(\reg_op2[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[2]_i_11 
       (.I0(\cpuregs_reg[31]_30 [2]),
        .I1(\cpuregs_reg[30]_29 [2]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[29]_28 [2]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[28]_27 [2]),
        .O(\reg_op2[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[2]_i_12 
       (.I0(\cpuregs_reg[3]_2 [2]),
        .I1(\cpuregs_reg[2]_1 [2]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I4(\cpuregs_reg[1]_0 [2]),
        .O(\reg_op2[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[2]_i_13 
       (.I0(\cpuregs_reg[7]_6 [2]),
        .I1(\cpuregs_reg[6]_5 [2]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[5]_4 [2]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[4]_3 [2]),
        .O(\reg_op2[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[2]_i_14 
       (.I0(\cpuregs_reg[11]_10 [2]),
        .I1(\cpuregs_reg[10]_9 [2]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[9]_8 [2]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[8]_7 [2]),
        .O(\reg_op2[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[2]_i_15 
       (.I0(\cpuregs_reg[15]_14 [2]),
        .I1(\cpuregs_reg[14]_13 [2]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[13]_12 [2]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[12]_11 [2]),
        .O(\reg_op2[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[2]_i_2 
       (.I0(\reg_op2_reg[2]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[2]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[2]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[2]_i_8 
       (.I0(\cpuregs_reg[19]_18 [2]),
        .I1(\cpuregs_reg[18]_17 [2]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[17]_16 [2]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[16]_15 [2]),
        .O(\reg_op2[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[2]_i_9 
       (.I0(\cpuregs_reg[23]_22 [2]),
        .I1(\cpuregs_reg[22]_21 [2]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[21]_20 [2]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[20]_19 [2]),
        .O(\reg_op2[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[30]_i_1 
       (.I0(\reg_op2[30]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[30] ),
        .O(\reg_op2[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[30]_i_10 
       (.I0(\cpuregs_reg[27]_26 [30]),
        .I1(\cpuregs_reg[26]_25 [30]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [30]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [30]),
        .O(\reg_op2[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[30]_i_11 
       (.I0(\cpuregs_reg[31]_30 [30]),
        .I1(\cpuregs_reg[30]_29 [30]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [30]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [30]),
        .O(\reg_op2[30]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[30]_i_12 
       (.I0(\cpuregs_reg[3]_2 [30]),
        .I1(\cpuregs_reg[2]_1 [30]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [30]),
        .O(\reg_op2[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[30]_i_13 
       (.I0(\cpuregs_reg[7]_6 [30]),
        .I1(\cpuregs_reg[6]_5 [30]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [30]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [30]),
        .O(\reg_op2[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[30]_i_14 
       (.I0(\cpuregs_reg[11]_10 [30]),
        .I1(\cpuregs_reg[10]_9 [30]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [30]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [30]),
        .O(\reg_op2[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[30]_i_15 
       (.I0(\cpuregs_reg[15]_14 [30]),
        .I1(\cpuregs_reg[14]_13 [30]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [30]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [30]),
        .O(\reg_op2[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[30]_i_2 
       (.I0(\reg_op2_reg[30]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[30]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[30]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[30]_i_8 
       (.I0(\cpuregs_reg[19]_18 [30]),
        .I1(\cpuregs_reg[18]_17 [30]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [30]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [30]),
        .O(\reg_op2[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[30]_i_9 
       (.I0(\cpuregs_reg[23]_22 [30]),
        .I1(\cpuregs_reg[22]_21 [30]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [30]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [30]),
        .O(\reg_op2[30]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[31]_i_1 
       (.I0(\reg_op2[31]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[31] ),
        .O(\reg_op2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[31]_i_10 
       (.I0(\cpuregs_reg[27]_26 [31]),
        .I1(\cpuregs_reg[26]_25 [31]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[25]_24 [31]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[24]_23 [31]),
        .O(\reg_op2[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[31]_i_11 
       (.I0(\cpuregs_reg[31]_30 [31]),
        .I1(\cpuregs_reg[30]_29 [31]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[29]_28 [31]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[28]_27 [31]),
        .O(\reg_op2[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[31]_i_12 
       (.I0(\cpuregs_reg[3]_2 [31]),
        .I1(\cpuregs_reg[2]_1 [31]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep_n_0 ),
        .I4(\cpuregs_reg[1]_0 [31]),
        .O(\reg_op2[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[31]_i_13 
       (.I0(\cpuregs_reg[7]_6 [31]),
        .I1(\cpuregs_reg[6]_5 [31]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[5]_4 [31]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[4]_3 [31]),
        .O(\reg_op2[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[31]_i_14 
       (.I0(\cpuregs_reg[11]_10 [31]),
        .I1(\cpuregs_reg[10]_9 [31]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[9]_8 [31]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[8]_7 [31]),
        .O(\reg_op2[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[31]_i_15 
       (.I0(\cpuregs_reg[15]_14 [31]),
        .I1(\cpuregs_reg[14]_13 [31]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[13]_12 [31]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[12]_11 [31]),
        .O(\reg_op2[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[31]_i_2 
       (.I0(\reg_op2_reg[31]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[31]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[31]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[31]_i_8 
       (.I0(\cpuregs_reg[19]_18 [31]),
        .I1(\cpuregs_reg[18]_17 [31]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[17]_16 [31]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[16]_15 [31]),
        .O(\reg_op2[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[31]_i_9 
       (.I0(\cpuregs_reg[23]_22 [31]),
        .I1(\cpuregs_reg[22]_21 [31]),
        .I2(\decoded_rs2_reg[1]_rep_n_0 ),
        .I3(\cpuregs_reg[21]_20 [31]),
        .I4(\decoded_rs2_reg[0]_rep_n_0 ),
        .I5(\cpuregs_reg[20]_19 [31]),
        .O(\reg_op2[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0FFC0F3C0E2E2)) 
    \reg_op2[3]_i_1 
       (.I0(\reg_op2[3]_i_2_n_0 ),
        .I1(is_slli_srli_srai),
        .I2(\decoded_rs2_reg_n_0_[3] ),
        .I3(\decoded_imm_reg_n_0_[3] ),
        .I4(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I5(is_lui_auipc_jal),
        .O(\reg_op2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[3]_i_10 
       (.I0(\cpuregs_reg[27]_26 [3]),
        .I1(\cpuregs_reg[26]_25 [3]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[25]_24 [3]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[24]_23 [3]),
        .O(\reg_op2[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[3]_i_11 
       (.I0(\cpuregs_reg[31]_30 [3]),
        .I1(\cpuregs_reg[30]_29 [3]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[29]_28 [3]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[28]_27 [3]),
        .O(\reg_op2[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[3]_i_12 
       (.I0(\cpuregs_reg[3]_2 [3]),
        .I1(\cpuregs_reg[2]_1 [3]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I4(\cpuregs_reg[1]_0 [3]),
        .O(\reg_op2[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[3]_i_13 
       (.I0(\cpuregs_reg[7]_6 [3]),
        .I1(\cpuregs_reg[6]_5 [3]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[5]_4 [3]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[4]_3 [3]),
        .O(\reg_op2[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[3]_i_14 
       (.I0(\cpuregs_reg[11]_10 [3]),
        .I1(\cpuregs_reg[10]_9 [3]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[9]_8 [3]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[8]_7 [3]),
        .O(\reg_op2[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[3]_i_15 
       (.I0(\cpuregs_reg[15]_14 [3]),
        .I1(\cpuregs_reg[14]_13 [3]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[13]_12 [3]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[12]_11 [3]),
        .O(\reg_op2[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[3]_i_2 
       (.I0(\reg_op2_reg[3]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[3]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[3]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[3]_i_8 
       (.I0(\cpuregs_reg[19]_18 [3]),
        .I1(\cpuregs_reg[18]_17 [3]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[17]_16 [3]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[16]_15 [3]),
        .O(\reg_op2[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[3]_i_9 
       (.I0(\cpuregs_reg[23]_22 [3]),
        .I1(\cpuregs_reg[22]_21 [3]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[21]_20 [3]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[20]_19 [3]),
        .O(\reg_op2[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0FFC0F3C0E2E2)) 
    \reg_op2[4]_i_1 
       (.I0(\reg_op2[4]_i_2_n_0 ),
        .I1(is_slli_srli_srai),
        .I2(\decoded_rs2_reg_n_0_[4] ),
        .I3(\decoded_imm_reg_n_0_[4] ),
        .I4(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I5(is_lui_auipc_jal),
        .O(\reg_op2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[4]_i_10 
       (.I0(\cpuregs_reg[27]_26 [4]),
        .I1(\cpuregs_reg[26]_25 [4]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[25]_24 [4]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[24]_23 [4]),
        .O(\reg_op2[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[4]_i_11 
       (.I0(\cpuregs_reg[31]_30 [4]),
        .I1(\cpuregs_reg[30]_29 [4]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[29]_28 [4]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[28]_27 [4]),
        .O(\reg_op2[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[4]_i_12 
       (.I0(\cpuregs_reg[3]_2 [4]),
        .I1(\cpuregs_reg[2]_1 [4]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I4(\cpuregs_reg[1]_0 [4]),
        .O(\reg_op2[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[4]_i_13 
       (.I0(\cpuregs_reg[7]_6 [4]),
        .I1(\cpuregs_reg[6]_5 [4]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[5]_4 [4]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[4]_3 [4]),
        .O(\reg_op2[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[4]_i_14 
       (.I0(\cpuregs_reg[11]_10 [4]),
        .I1(\cpuregs_reg[10]_9 [4]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[9]_8 [4]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[8]_7 [4]),
        .O(\reg_op2[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[4]_i_15 
       (.I0(\cpuregs_reg[15]_14 [4]),
        .I1(\cpuregs_reg[14]_13 [4]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[13]_12 [4]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[12]_11 [4]),
        .O(\reg_op2[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[4]_i_2 
       (.I0(\reg_op2_reg[4]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[4]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[4]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[4]_i_8 
       (.I0(\cpuregs_reg[19]_18 [4]),
        .I1(\cpuregs_reg[18]_17 [4]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[17]_16 [4]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[16]_15 [4]),
        .O(\reg_op2[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[4]_i_9 
       (.I0(\cpuregs_reg[23]_22 [4]),
        .I1(\cpuregs_reg[22]_21 [4]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[21]_20 [4]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[20]_19 [4]),
        .O(\reg_op2[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[5]_i_1 
       (.I0(\reg_op2[5]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[5] ),
        .O(\reg_op2[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[5]_i_10 
       (.I0(\cpuregs_reg[27]_26 [5]),
        .I1(\cpuregs_reg[26]_25 [5]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[25]_24 [5]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[24]_23 [5]),
        .O(\reg_op2[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[5]_i_11 
       (.I0(\cpuregs_reg[31]_30 [5]),
        .I1(\cpuregs_reg[30]_29 [5]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[29]_28 [5]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[28]_27 [5]),
        .O(\reg_op2[5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[5]_i_12 
       (.I0(\cpuregs_reg[3]_2 [5]),
        .I1(\cpuregs_reg[2]_1 [5]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I4(\cpuregs_reg[1]_0 [5]),
        .O(\reg_op2[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[5]_i_13 
       (.I0(\cpuregs_reg[7]_6 [5]),
        .I1(\cpuregs_reg[6]_5 [5]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[5]_4 [5]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[4]_3 [5]),
        .O(\reg_op2[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[5]_i_14 
       (.I0(\cpuregs_reg[11]_10 [5]),
        .I1(\cpuregs_reg[10]_9 [5]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[9]_8 [5]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[8]_7 [5]),
        .O(\reg_op2[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[5]_i_15 
       (.I0(\cpuregs_reg[15]_14 [5]),
        .I1(\cpuregs_reg[14]_13 [5]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[13]_12 [5]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[12]_11 [5]),
        .O(\reg_op2[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[5]_i_2 
       (.I0(\reg_op2_reg[5]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[5]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[5]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[5]_i_8 
       (.I0(\cpuregs_reg[19]_18 [5]),
        .I1(\cpuregs_reg[18]_17 [5]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[17]_16 [5]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[16]_15 [5]),
        .O(\reg_op2[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[5]_i_9 
       (.I0(\cpuregs_reg[23]_22 [5]),
        .I1(\cpuregs_reg[22]_21 [5]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[21]_20 [5]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[20]_19 [5]),
        .O(\reg_op2[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[6]_i_1 
       (.I0(\reg_op2[6]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[6] ),
        .O(\reg_op2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[6]_i_10 
       (.I0(\cpuregs_reg[27]_26 [6]),
        .I1(\cpuregs_reg[26]_25 [6]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[25]_24 [6]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[24]_23 [6]),
        .O(\reg_op2[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[6]_i_11 
       (.I0(\cpuregs_reg[31]_30 [6]),
        .I1(\cpuregs_reg[30]_29 [6]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[29]_28 [6]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[28]_27 [6]),
        .O(\reg_op2[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[6]_i_12 
       (.I0(\cpuregs_reg[3]_2 [6]),
        .I1(\cpuregs_reg[2]_1 [6]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I4(\cpuregs_reg[1]_0 [6]),
        .O(\reg_op2[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[6]_i_13 
       (.I0(\cpuregs_reg[7]_6 [6]),
        .I1(\cpuregs_reg[6]_5 [6]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[5]_4 [6]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[4]_3 [6]),
        .O(\reg_op2[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[6]_i_14 
       (.I0(\cpuregs_reg[11]_10 [6]),
        .I1(\cpuregs_reg[10]_9 [6]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[9]_8 [6]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[8]_7 [6]),
        .O(\reg_op2[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[6]_i_15 
       (.I0(\cpuregs_reg[15]_14 [6]),
        .I1(\cpuregs_reg[14]_13 [6]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[13]_12 [6]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[12]_11 [6]),
        .O(\reg_op2[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[6]_i_2 
       (.I0(\reg_op2_reg[6]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[6]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[6]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[6]_i_8 
       (.I0(\cpuregs_reg[19]_18 [6]),
        .I1(\cpuregs_reg[18]_17 [6]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[17]_16 [6]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[16]_15 [6]),
        .O(\reg_op2[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[6]_i_9 
       (.I0(\cpuregs_reg[23]_22 [6]),
        .I1(\cpuregs_reg[22]_21 [6]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[21]_20 [6]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[20]_19 [6]),
        .O(\reg_op2[6]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_op2[7]_i_1 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(resetn),
        .O(\reg_op2[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[7]_i_10 
       (.I0(\cpuregs_reg[19]_18 [7]),
        .I1(\cpuregs_reg[18]_17 [7]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[17]_16 [7]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[16]_15 [7]),
        .O(\reg_op2[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[7]_i_11 
       (.I0(\cpuregs_reg[23]_22 [7]),
        .I1(\cpuregs_reg[22]_21 [7]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[21]_20 [7]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[20]_19 [7]),
        .O(\reg_op2[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[7]_i_12 
       (.I0(\cpuregs_reg[27]_26 [7]),
        .I1(\cpuregs_reg[26]_25 [7]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[25]_24 [7]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[24]_23 [7]),
        .O(\reg_op2[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[7]_i_13 
       (.I0(\cpuregs_reg[31]_30 [7]),
        .I1(\cpuregs_reg[30]_29 [7]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[29]_28 [7]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[28]_27 [7]),
        .O(\reg_op2[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[7]_i_14 
       (.I0(\cpuregs_reg[3]_2 [7]),
        .I1(\cpuregs_reg[2]_1 [7]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I4(\cpuregs_reg[1]_0 [7]),
        .O(\reg_op2[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[7]_i_15 
       (.I0(\cpuregs_reg[7]_6 [7]),
        .I1(\cpuregs_reg[6]_5 [7]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[5]_4 [7]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[4]_3 [7]),
        .O(\reg_op2[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[7]_i_16 
       (.I0(\cpuregs_reg[11]_10 [7]),
        .I1(\cpuregs_reg[10]_9 [7]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[9]_8 [7]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[8]_7 [7]),
        .O(\reg_op2[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[7]_i_17 
       (.I0(\cpuregs_reg[15]_14 [7]),
        .I1(\cpuregs_reg[14]_13 [7]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[13]_12 [7]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[12]_11 [7]),
        .O(\reg_op2[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[7]_i_2 
       (.I0(\reg_op2[7]_i_3_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[7] ),
        .O(\reg_op2[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[7]_i_3 
       (.I0(\reg_op2_reg[7]_i_4_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[7]_i_5_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[7]_i_6_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \reg_op2[7]_i_7 
       (.I0(\decoded_rs2_reg_n_0_[3] ),
        .I1(\decoded_rs2_reg_n_0_[2] ),
        .I2(\decoded_rs2_reg_n_0_[4] ),
        .I3(\decoded_rs2_reg_n_0_[1] ),
        .I4(\decoded_rs2_reg_n_0_[0] ),
        .O(\reg_op2[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[8]_i_1 
       (.I0(\reg_op2[8]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[8] ),
        .O(\reg_op2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[8]_i_10 
       (.I0(\cpuregs_reg[27]_26 [8]),
        .I1(\cpuregs_reg[26]_25 [8]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[25]_24 [8]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[24]_23 [8]),
        .O(\reg_op2[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[8]_i_11 
       (.I0(\cpuregs_reg[31]_30 [8]),
        .I1(\cpuregs_reg[30]_29 [8]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[29]_28 [8]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[28]_27 [8]),
        .O(\reg_op2[8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[8]_i_12 
       (.I0(\cpuregs_reg[3]_2 [8]),
        .I1(\cpuregs_reg[2]_1 [8]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I4(\cpuregs_reg[1]_0 [8]),
        .O(\reg_op2[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[8]_i_13 
       (.I0(\cpuregs_reg[7]_6 [8]),
        .I1(\cpuregs_reg[6]_5 [8]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[5]_4 [8]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[4]_3 [8]),
        .O(\reg_op2[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[8]_i_14 
       (.I0(\cpuregs_reg[11]_10 [8]),
        .I1(\cpuregs_reg[10]_9 [8]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[9]_8 [8]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[8]_7 [8]),
        .O(\reg_op2[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[8]_i_15 
       (.I0(\cpuregs_reg[15]_14 [8]),
        .I1(\cpuregs_reg[14]_13 [8]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[13]_12 [8]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[12]_11 [8]),
        .O(\reg_op2[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[8]_i_2 
       (.I0(\reg_op2_reg[8]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[8]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[8]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[8]_i_8 
       (.I0(\cpuregs_reg[19]_18 [8]),
        .I1(\cpuregs_reg[18]_17 [8]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[17]_16 [8]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[16]_15 [8]),
        .O(\reg_op2[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[8]_i_9 
       (.I0(\cpuregs_reg[23]_22 [8]),
        .I1(\cpuregs_reg[22]_21 [8]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[21]_20 [8]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[20]_19 [8]),
        .O(\reg_op2[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hCFCE0002)) 
    \reg_op2[9]_i_1 
       (.I0(\reg_op2[9]_i_2_n_0 ),
        .I1(is_lui_auipc_jal),
        .I2(is_slli_srli_srai),
        .I3(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I4(\decoded_imm_reg_n_0_[9] ),
        .O(\reg_op2[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[9]_i_10 
       (.I0(\cpuregs_reg[27]_26 [9]),
        .I1(\cpuregs_reg[26]_25 [9]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[25]_24 [9]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[24]_23 [9]),
        .O(\reg_op2[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[9]_i_11 
       (.I0(\cpuregs_reg[31]_30 [9]),
        .I1(\cpuregs_reg[30]_29 [9]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[29]_28 [9]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[28]_27 [9]),
        .O(\reg_op2[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_op2[9]_i_12 
       (.I0(\cpuregs_reg[3]_2 [9]),
        .I1(\cpuregs_reg[2]_1 [9]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I4(\cpuregs_reg[1]_0 [9]),
        .O(\reg_op2[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[9]_i_13 
       (.I0(\cpuregs_reg[7]_6 [9]),
        .I1(\cpuregs_reg[6]_5 [9]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[5]_4 [9]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[4]_3 [9]),
        .O(\reg_op2[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[9]_i_14 
       (.I0(\cpuregs_reg[11]_10 [9]),
        .I1(\cpuregs_reg[10]_9 [9]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[9]_8 [9]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[8]_7 [9]),
        .O(\reg_op2[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[9]_i_15 
       (.I0(\cpuregs_reg[15]_14 [9]),
        .I1(\cpuregs_reg[14]_13 [9]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[13]_12 [9]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[12]_11 [9]),
        .O(\reg_op2[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_op2[9]_i_2 
       (.I0(\reg_op2_reg[9]_i_3_n_0 ),
        .I1(\decoded_rs2_reg_n_0_[4] ),
        .I2(\reg_op2_reg[9]_i_4_n_0 ),
        .I3(\decoded_rs2_reg_n_0_[3] ),
        .I4(\reg_op2_reg[9]_i_5_n_0 ),
        .I5(\reg_op2[7]_i_7_n_0 ),
        .O(\reg_op2[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[9]_i_8 
       (.I0(\cpuregs_reg[19]_18 [9]),
        .I1(\cpuregs_reg[18]_17 [9]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[17]_16 [9]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[16]_15 [9]),
        .O(\reg_op2[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_op2[9]_i_9 
       (.I0(\cpuregs_reg[23]_22 [9]),
        .I1(\cpuregs_reg[22]_21 [9]),
        .I2(\decoded_rs2_reg[1]_rep__1_n_0 ),
        .I3(\cpuregs_reg[21]_20 [9]),
        .I4(\decoded_rs2_reg[0]_rep__1_n_0 ),
        .I5(\cpuregs_reg[20]_19 [9]),
        .O(\reg_op2[9]_i_9_n_0 ));
  FDRE \reg_op2_reg[0] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[0]_i_1_n_0 ),
        .Q(mem_la_wdata[0]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[0]_i_3 
       (.I0(\reg_op2_reg[0]_i_6_n_0 ),
        .I1(\reg_op2_reg[0]_i_7_n_0 ),
        .O(\reg_op2_reg[0]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[0]_i_4 
       (.I0(\reg_op2[0]_i_8_n_0 ),
        .I1(\reg_op2[0]_i_9_n_0 ),
        .O(\reg_op2_reg[0]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[0]_i_5 
       (.I0(\reg_op2[0]_i_10_n_0 ),
        .I1(\reg_op2[0]_i_11_n_0 ),
        .O(\reg_op2_reg[0]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[0]_i_6 
       (.I0(\reg_op2[0]_i_12_n_0 ),
        .I1(\reg_op2[0]_i_13_n_0 ),
        .O(\reg_op2_reg[0]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[0]_i_7 
       (.I0(\reg_op2[0]_i_14_n_0 ),
        .I1(\reg_op2[0]_i_15_n_0 ),
        .O(\reg_op2_reg[0]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[10] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[10]_i_1_n_0 ),
        .Q(pcpi_rs2[2]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[10]_i_3 
       (.I0(\reg_op2_reg[10]_i_6_n_0 ),
        .I1(\reg_op2_reg[10]_i_7_n_0 ),
        .O(\reg_op2_reg[10]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[10]_i_4 
       (.I0(\reg_op2[10]_i_8_n_0 ),
        .I1(\reg_op2[10]_i_9_n_0 ),
        .O(\reg_op2_reg[10]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[10]_i_5 
       (.I0(\reg_op2[10]_i_10_n_0 ),
        .I1(\reg_op2[10]_i_11_n_0 ),
        .O(\reg_op2_reg[10]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[10]_i_6 
       (.I0(\reg_op2[10]_i_12_n_0 ),
        .I1(\reg_op2[10]_i_13_n_0 ),
        .O(\reg_op2_reg[10]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[10]_i_7 
       (.I0(\reg_op2[10]_i_14_n_0 ),
        .I1(\reg_op2[10]_i_15_n_0 ),
        .O(\reg_op2_reg[10]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[11] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[11]_i_1_n_0 ),
        .Q(pcpi_rs2[3]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[11]_i_3 
       (.I0(\reg_op2_reg[11]_i_6_n_0 ),
        .I1(\reg_op2_reg[11]_i_7_n_0 ),
        .O(\reg_op2_reg[11]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[11]_i_4 
       (.I0(\reg_op2[11]_i_8_n_0 ),
        .I1(\reg_op2[11]_i_9_n_0 ),
        .O(\reg_op2_reg[11]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[11]_i_5 
       (.I0(\reg_op2[11]_i_10_n_0 ),
        .I1(\reg_op2[11]_i_11_n_0 ),
        .O(\reg_op2_reg[11]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[11]_i_6 
       (.I0(\reg_op2[11]_i_12_n_0 ),
        .I1(\reg_op2[11]_i_13_n_0 ),
        .O(\reg_op2_reg[11]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[11]_i_7 
       (.I0(\reg_op2[11]_i_14_n_0 ),
        .I1(\reg_op2[11]_i_15_n_0 ),
        .O(\reg_op2_reg[11]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[12] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[12]_i_1_n_0 ),
        .Q(pcpi_rs2[4]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[12]_i_3 
       (.I0(\reg_op2_reg[12]_i_6_n_0 ),
        .I1(\reg_op2_reg[12]_i_7_n_0 ),
        .O(\reg_op2_reg[12]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[12]_i_4 
       (.I0(\reg_op2[12]_i_8_n_0 ),
        .I1(\reg_op2[12]_i_9_n_0 ),
        .O(\reg_op2_reg[12]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[12]_i_5 
       (.I0(\reg_op2[12]_i_10_n_0 ),
        .I1(\reg_op2[12]_i_11_n_0 ),
        .O(\reg_op2_reg[12]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[12]_i_6 
       (.I0(\reg_op2[12]_i_12_n_0 ),
        .I1(\reg_op2[12]_i_13_n_0 ),
        .O(\reg_op2_reg[12]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[12]_i_7 
       (.I0(\reg_op2[12]_i_14_n_0 ),
        .I1(\reg_op2[12]_i_15_n_0 ),
        .O(\reg_op2_reg[12]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[13] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[13]_i_1_n_0 ),
        .Q(pcpi_rs2[5]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[13]_i_3 
       (.I0(\reg_op2_reg[13]_i_6_n_0 ),
        .I1(\reg_op2_reg[13]_i_7_n_0 ),
        .O(\reg_op2_reg[13]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[13]_i_4 
       (.I0(\reg_op2[13]_i_8_n_0 ),
        .I1(\reg_op2[13]_i_9_n_0 ),
        .O(\reg_op2_reg[13]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[13]_i_5 
       (.I0(\reg_op2[13]_i_10_n_0 ),
        .I1(\reg_op2[13]_i_11_n_0 ),
        .O(\reg_op2_reg[13]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[13]_i_6 
       (.I0(\reg_op2[13]_i_12_n_0 ),
        .I1(\reg_op2[13]_i_13_n_0 ),
        .O(\reg_op2_reg[13]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[13]_i_7 
       (.I0(\reg_op2[13]_i_14_n_0 ),
        .I1(\reg_op2[13]_i_15_n_0 ),
        .O(\reg_op2_reg[13]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[14] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[14]_i_1_n_0 ),
        .Q(pcpi_rs2[6]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[14]_i_3 
       (.I0(\reg_op2_reg[14]_i_6_n_0 ),
        .I1(\reg_op2_reg[14]_i_7_n_0 ),
        .O(\reg_op2_reg[14]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[14]_i_4 
       (.I0(\reg_op2[14]_i_8_n_0 ),
        .I1(\reg_op2[14]_i_9_n_0 ),
        .O(\reg_op2_reg[14]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[14]_i_5 
       (.I0(\reg_op2[14]_i_10_n_0 ),
        .I1(\reg_op2[14]_i_11_n_0 ),
        .O(\reg_op2_reg[14]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[14]_i_6 
       (.I0(\reg_op2[14]_i_12_n_0 ),
        .I1(\reg_op2[14]_i_13_n_0 ),
        .O(\reg_op2_reg[14]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[14]_i_7 
       (.I0(\reg_op2[14]_i_14_n_0 ),
        .I1(\reg_op2[14]_i_15_n_0 ),
        .O(\reg_op2_reg[14]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[15] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[15]_i_1_n_0 ),
        .Q(pcpi_rs2[7]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[15]_i_3 
       (.I0(\reg_op2_reg[15]_i_6_n_0 ),
        .I1(\reg_op2_reg[15]_i_7_n_0 ),
        .O(\reg_op2_reg[15]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[15]_i_4 
       (.I0(\reg_op2[15]_i_8_n_0 ),
        .I1(\reg_op2[15]_i_9_n_0 ),
        .O(\reg_op2_reg[15]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[15]_i_5 
       (.I0(\reg_op2[15]_i_10_n_0 ),
        .I1(\reg_op2[15]_i_11_n_0 ),
        .O(\reg_op2_reg[15]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[15]_i_6 
       (.I0(\reg_op2[15]_i_12_n_0 ),
        .I1(\reg_op2[15]_i_13_n_0 ),
        .O(\reg_op2_reg[15]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[15]_i_7 
       (.I0(\reg_op2[15]_i_14_n_0 ),
        .I1(\reg_op2[15]_i_15_n_0 ),
        .O(\reg_op2_reg[15]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[16] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[16]_i_1_n_0 ),
        .Q(pcpi_rs2[8]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[16]_i_3 
       (.I0(\reg_op2_reg[16]_i_6_n_0 ),
        .I1(\reg_op2_reg[16]_i_7_n_0 ),
        .O(\reg_op2_reg[16]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[16]_i_4 
       (.I0(\reg_op2[16]_i_8_n_0 ),
        .I1(\reg_op2[16]_i_9_n_0 ),
        .O(\reg_op2_reg[16]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[16]_i_5 
       (.I0(\reg_op2[16]_i_10_n_0 ),
        .I1(\reg_op2[16]_i_11_n_0 ),
        .O(\reg_op2_reg[16]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[16]_i_6 
       (.I0(\reg_op2[16]_i_12_n_0 ),
        .I1(\reg_op2[16]_i_13_n_0 ),
        .O(\reg_op2_reg[16]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[16]_i_7 
       (.I0(\reg_op2[16]_i_14_n_0 ),
        .I1(\reg_op2[16]_i_15_n_0 ),
        .O(\reg_op2_reg[16]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[17] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[17]_i_1_n_0 ),
        .Q(pcpi_rs2[9]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[17]_i_3 
       (.I0(\reg_op2_reg[17]_i_6_n_0 ),
        .I1(\reg_op2_reg[17]_i_7_n_0 ),
        .O(\reg_op2_reg[17]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[17]_i_4 
       (.I0(\reg_op2[17]_i_8_n_0 ),
        .I1(\reg_op2[17]_i_9_n_0 ),
        .O(\reg_op2_reg[17]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[17]_i_5 
       (.I0(\reg_op2[17]_i_10_n_0 ),
        .I1(\reg_op2[17]_i_11_n_0 ),
        .O(\reg_op2_reg[17]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[17]_i_6 
       (.I0(\reg_op2[17]_i_12_n_0 ),
        .I1(\reg_op2[17]_i_13_n_0 ),
        .O(\reg_op2_reg[17]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[17]_i_7 
       (.I0(\reg_op2[17]_i_14_n_0 ),
        .I1(\reg_op2[17]_i_15_n_0 ),
        .O(\reg_op2_reg[17]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[18] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[18]_i_1_n_0 ),
        .Q(pcpi_rs2[10]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[18]_i_3 
       (.I0(\reg_op2_reg[18]_i_6_n_0 ),
        .I1(\reg_op2_reg[18]_i_7_n_0 ),
        .O(\reg_op2_reg[18]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[18]_i_4 
       (.I0(\reg_op2[18]_i_8_n_0 ),
        .I1(\reg_op2[18]_i_9_n_0 ),
        .O(\reg_op2_reg[18]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[18]_i_5 
       (.I0(\reg_op2[18]_i_10_n_0 ),
        .I1(\reg_op2[18]_i_11_n_0 ),
        .O(\reg_op2_reg[18]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[18]_i_6 
       (.I0(\reg_op2[18]_i_12_n_0 ),
        .I1(\reg_op2[18]_i_13_n_0 ),
        .O(\reg_op2_reg[18]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[18]_i_7 
       (.I0(\reg_op2[18]_i_14_n_0 ),
        .I1(\reg_op2[18]_i_15_n_0 ),
        .O(\reg_op2_reg[18]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[19] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[19]_i_1_n_0 ),
        .Q(pcpi_rs2[11]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[19]_i_3 
       (.I0(\reg_op2_reg[19]_i_6_n_0 ),
        .I1(\reg_op2_reg[19]_i_7_n_0 ),
        .O(\reg_op2_reg[19]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[19]_i_4 
       (.I0(\reg_op2[19]_i_8_n_0 ),
        .I1(\reg_op2[19]_i_9_n_0 ),
        .O(\reg_op2_reg[19]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[19]_i_5 
       (.I0(\reg_op2[19]_i_10_n_0 ),
        .I1(\reg_op2[19]_i_11_n_0 ),
        .O(\reg_op2_reg[19]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[19]_i_6 
       (.I0(\reg_op2[19]_i_12_n_0 ),
        .I1(\reg_op2[19]_i_13_n_0 ),
        .O(\reg_op2_reg[19]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[19]_i_7 
       (.I0(\reg_op2[19]_i_14_n_0 ),
        .I1(\reg_op2[19]_i_15_n_0 ),
        .O(\reg_op2_reg[19]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[1] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[1]_i_1_n_0 ),
        .Q(mem_la_wdata[1]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[1]_i_3 
       (.I0(\reg_op2_reg[1]_i_6_n_0 ),
        .I1(\reg_op2_reg[1]_i_7_n_0 ),
        .O(\reg_op2_reg[1]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[1]_i_4 
       (.I0(\reg_op2[1]_i_8_n_0 ),
        .I1(\reg_op2[1]_i_9_n_0 ),
        .O(\reg_op2_reg[1]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[1]_i_5 
       (.I0(\reg_op2[1]_i_10_n_0 ),
        .I1(\reg_op2[1]_i_11_n_0 ),
        .O(\reg_op2_reg[1]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[1]_i_6 
       (.I0(\reg_op2[1]_i_12_n_0 ),
        .I1(\reg_op2[1]_i_13_n_0 ),
        .O(\reg_op2_reg[1]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[1]_i_7 
       (.I0(\reg_op2[1]_i_14_n_0 ),
        .I1(\reg_op2[1]_i_15_n_0 ),
        .O(\reg_op2_reg[1]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[20] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[20]_i_1_n_0 ),
        .Q(pcpi_rs2[12]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[20]_i_3 
       (.I0(\reg_op2_reg[20]_i_6_n_0 ),
        .I1(\reg_op2_reg[20]_i_7_n_0 ),
        .O(\reg_op2_reg[20]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[20]_i_4 
       (.I0(\reg_op2[20]_i_8_n_0 ),
        .I1(\reg_op2[20]_i_9_n_0 ),
        .O(\reg_op2_reg[20]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[20]_i_5 
       (.I0(\reg_op2[20]_i_10_n_0 ),
        .I1(\reg_op2[20]_i_11_n_0 ),
        .O(\reg_op2_reg[20]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[20]_i_6 
       (.I0(\reg_op2[20]_i_12_n_0 ),
        .I1(\reg_op2[20]_i_13_n_0 ),
        .O(\reg_op2_reg[20]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[20]_i_7 
       (.I0(\reg_op2[20]_i_14_n_0 ),
        .I1(\reg_op2[20]_i_15_n_0 ),
        .O(\reg_op2_reg[20]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[21] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[21]_i_1_n_0 ),
        .Q(pcpi_rs2[13]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[21]_i_3 
       (.I0(\reg_op2_reg[21]_i_6_n_0 ),
        .I1(\reg_op2_reg[21]_i_7_n_0 ),
        .O(\reg_op2_reg[21]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[21]_i_4 
       (.I0(\reg_op2[21]_i_8_n_0 ),
        .I1(\reg_op2[21]_i_9_n_0 ),
        .O(\reg_op2_reg[21]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[21]_i_5 
       (.I0(\reg_op2[21]_i_10_n_0 ),
        .I1(\reg_op2[21]_i_11_n_0 ),
        .O(\reg_op2_reg[21]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[21]_i_6 
       (.I0(\reg_op2[21]_i_12_n_0 ),
        .I1(\reg_op2[21]_i_13_n_0 ),
        .O(\reg_op2_reg[21]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[21]_i_7 
       (.I0(\reg_op2[21]_i_14_n_0 ),
        .I1(\reg_op2[21]_i_15_n_0 ),
        .O(\reg_op2_reg[21]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[22] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[22]_i_1_n_0 ),
        .Q(pcpi_rs2[14]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[22]_i_3 
       (.I0(\reg_op2_reg[22]_i_6_n_0 ),
        .I1(\reg_op2_reg[22]_i_7_n_0 ),
        .O(\reg_op2_reg[22]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[22]_i_4 
       (.I0(\reg_op2[22]_i_8_n_0 ),
        .I1(\reg_op2[22]_i_9_n_0 ),
        .O(\reg_op2_reg[22]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[22]_i_5 
       (.I0(\reg_op2[22]_i_10_n_0 ),
        .I1(\reg_op2[22]_i_11_n_0 ),
        .O(\reg_op2_reg[22]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[22]_i_6 
       (.I0(\reg_op2[22]_i_12_n_0 ),
        .I1(\reg_op2[22]_i_13_n_0 ),
        .O(\reg_op2_reg[22]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[22]_i_7 
       (.I0(\reg_op2[22]_i_14_n_0 ),
        .I1(\reg_op2[22]_i_15_n_0 ),
        .O(\reg_op2_reg[22]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[23] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[23]_i_1_n_0 ),
        .Q(pcpi_rs2[15]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[23]_i_3 
       (.I0(\reg_op2_reg[23]_i_6_n_0 ),
        .I1(\reg_op2_reg[23]_i_7_n_0 ),
        .O(\reg_op2_reg[23]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[23]_i_4 
       (.I0(\reg_op2[23]_i_8_n_0 ),
        .I1(\reg_op2[23]_i_9_n_0 ),
        .O(\reg_op2_reg[23]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[23]_i_5 
       (.I0(\reg_op2[23]_i_10_n_0 ),
        .I1(\reg_op2[23]_i_11_n_0 ),
        .O(\reg_op2_reg[23]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[23]_i_6 
       (.I0(\reg_op2[23]_i_12_n_0 ),
        .I1(\reg_op2[23]_i_13_n_0 ),
        .O(\reg_op2_reg[23]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[23]_i_7 
       (.I0(\reg_op2[23]_i_14_n_0 ),
        .I1(\reg_op2[23]_i_15_n_0 ),
        .O(\reg_op2_reg[23]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[24] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[24]_i_1_n_0 ),
        .Q(pcpi_rs2[16]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[24]_i_3 
       (.I0(\reg_op2_reg[24]_i_6_n_0 ),
        .I1(\reg_op2_reg[24]_i_7_n_0 ),
        .O(\reg_op2_reg[24]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[24]_i_4 
       (.I0(\reg_op2[24]_i_8_n_0 ),
        .I1(\reg_op2[24]_i_9_n_0 ),
        .O(\reg_op2_reg[24]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[24]_i_5 
       (.I0(\reg_op2[24]_i_10_n_0 ),
        .I1(\reg_op2[24]_i_11_n_0 ),
        .O(\reg_op2_reg[24]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[24]_i_6 
       (.I0(\reg_op2[24]_i_12_n_0 ),
        .I1(\reg_op2[24]_i_13_n_0 ),
        .O(\reg_op2_reg[24]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[24]_i_7 
       (.I0(\reg_op2[24]_i_14_n_0 ),
        .I1(\reg_op2[24]_i_15_n_0 ),
        .O(\reg_op2_reg[24]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[25] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[25]_i_1_n_0 ),
        .Q(pcpi_rs2[17]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[25]_i_3 
       (.I0(\reg_op2_reg[25]_i_6_n_0 ),
        .I1(\reg_op2_reg[25]_i_7_n_0 ),
        .O(\reg_op2_reg[25]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[25]_i_4 
       (.I0(\reg_op2[25]_i_8_n_0 ),
        .I1(\reg_op2[25]_i_9_n_0 ),
        .O(\reg_op2_reg[25]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[25]_i_5 
       (.I0(\reg_op2[25]_i_10_n_0 ),
        .I1(\reg_op2[25]_i_11_n_0 ),
        .O(\reg_op2_reg[25]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[25]_i_6 
       (.I0(\reg_op2[25]_i_12_n_0 ),
        .I1(\reg_op2[25]_i_13_n_0 ),
        .O(\reg_op2_reg[25]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[25]_i_7 
       (.I0(\reg_op2[25]_i_14_n_0 ),
        .I1(\reg_op2[25]_i_15_n_0 ),
        .O(\reg_op2_reg[25]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[26] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[26]_i_1_n_0 ),
        .Q(pcpi_rs2[18]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[26]_i_3 
       (.I0(\reg_op2_reg[26]_i_6_n_0 ),
        .I1(\reg_op2_reg[26]_i_7_n_0 ),
        .O(\reg_op2_reg[26]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[26]_i_4 
       (.I0(\reg_op2[26]_i_8_n_0 ),
        .I1(\reg_op2[26]_i_9_n_0 ),
        .O(\reg_op2_reg[26]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[26]_i_5 
       (.I0(\reg_op2[26]_i_10_n_0 ),
        .I1(\reg_op2[26]_i_11_n_0 ),
        .O(\reg_op2_reg[26]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[26]_i_6 
       (.I0(\reg_op2[26]_i_12_n_0 ),
        .I1(\reg_op2[26]_i_13_n_0 ),
        .O(\reg_op2_reg[26]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[26]_i_7 
       (.I0(\reg_op2[26]_i_14_n_0 ),
        .I1(\reg_op2[26]_i_15_n_0 ),
        .O(\reg_op2_reg[26]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[27] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[27]_i_1_n_0 ),
        .Q(pcpi_rs2[19]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[27]_i_3 
       (.I0(\reg_op2_reg[27]_i_6_n_0 ),
        .I1(\reg_op2_reg[27]_i_7_n_0 ),
        .O(\reg_op2_reg[27]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[27]_i_4 
       (.I0(\reg_op2[27]_i_8_n_0 ),
        .I1(\reg_op2[27]_i_9_n_0 ),
        .O(\reg_op2_reg[27]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[27]_i_5 
       (.I0(\reg_op2[27]_i_10_n_0 ),
        .I1(\reg_op2[27]_i_11_n_0 ),
        .O(\reg_op2_reg[27]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[27]_i_6 
       (.I0(\reg_op2[27]_i_12_n_0 ),
        .I1(\reg_op2[27]_i_13_n_0 ),
        .O(\reg_op2_reg[27]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[27]_i_7 
       (.I0(\reg_op2[27]_i_14_n_0 ),
        .I1(\reg_op2[27]_i_15_n_0 ),
        .O(\reg_op2_reg[27]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[28] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[28]_i_1_n_0 ),
        .Q(pcpi_rs2[20]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[28]_i_3 
       (.I0(\reg_op2_reg[28]_i_6_n_0 ),
        .I1(\reg_op2_reg[28]_i_7_n_0 ),
        .O(\reg_op2_reg[28]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[28]_i_4 
       (.I0(\reg_op2[28]_i_8_n_0 ),
        .I1(\reg_op2[28]_i_9_n_0 ),
        .O(\reg_op2_reg[28]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[28]_i_5 
       (.I0(\reg_op2[28]_i_10_n_0 ),
        .I1(\reg_op2[28]_i_11_n_0 ),
        .O(\reg_op2_reg[28]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[28]_i_6 
       (.I0(\reg_op2[28]_i_12_n_0 ),
        .I1(\reg_op2[28]_i_13_n_0 ),
        .O(\reg_op2_reg[28]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[28]_i_7 
       (.I0(\reg_op2[28]_i_14_n_0 ),
        .I1(\reg_op2[28]_i_15_n_0 ),
        .O(\reg_op2_reg[28]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[29] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[29]_i_1_n_0 ),
        .Q(pcpi_rs2[21]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[29]_i_3 
       (.I0(\reg_op2_reg[29]_i_6_n_0 ),
        .I1(\reg_op2_reg[29]_i_7_n_0 ),
        .O(\reg_op2_reg[29]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[29]_i_4 
       (.I0(\reg_op2[29]_i_8_n_0 ),
        .I1(\reg_op2[29]_i_9_n_0 ),
        .O(\reg_op2_reg[29]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[29]_i_5 
       (.I0(\reg_op2[29]_i_10_n_0 ),
        .I1(\reg_op2[29]_i_11_n_0 ),
        .O(\reg_op2_reg[29]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[29]_i_6 
       (.I0(\reg_op2[29]_i_12_n_0 ),
        .I1(\reg_op2[29]_i_13_n_0 ),
        .O(\reg_op2_reg[29]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[29]_i_7 
       (.I0(\reg_op2[29]_i_14_n_0 ),
        .I1(\reg_op2[29]_i_15_n_0 ),
        .O(\reg_op2_reg[29]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[2] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[2]_i_1_n_0 ),
        .Q(mem_la_wdata[2]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[2]_i_3 
       (.I0(\reg_op2_reg[2]_i_6_n_0 ),
        .I1(\reg_op2_reg[2]_i_7_n_0 ),
        .O(\reg_op2_reg[2]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[2]_i_4 
       (.I0(\reg_op2[2]_i_8_n_0 ),
        .I1(\reg_op2[2]_i_9_n_0 ),
        .O(\reg_op2_reg[2]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[2]_i_5 
       (.I0(\reg_op2[2]_i_10_n_0 ),
        .I1(\reg_op2[2]_i_11_n_0 ),
        .O(\reg_op2_reg[2]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[2]_i_6 
       (.I0(\reg_op2[2]_i_12_n_0 ),
        .I1(\reg_op2[2]_i_13_n_0 ),
        .O(\reg_op2_reg[2]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[2]_i_7 
       (.I0(\reg_op2[2]_i_14_n_0 ),
        .I1(\reg_op2[2]_i_15_n_0 ),
        .O(\reg_op2_reg[2]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[30] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[30]_i_1_n_0 ),
        .Q(pcpi_rs2[22]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[30]_i_3 
       (.I0(\reg_op2_reg[30]_i_6_n_0 ),
        .I1(\reg_op2_reg[30]_i_7_n_0 ),
        .O(\reg_op2_reg[30]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[30]_i_4 
       (.I0(\reg_op2[30]_i_8_n_0 ),
        .I1(\reg_op2[30]_i_9_n_0 ),
        .O(\reg_op2_reg[30]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[30]_i_5 
       (.I0(\reg_op2[30]_i_10_n_0 ),
        .I1(\reg_op2[30]_i_11_n_0 ),
        .O(\reg_op2_reg[30]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[30]_i_6 
       (.I0(\reg_op2[30]_i_12_n_0 ),
        .I1(\reg_op2[30]_i_13_n_0 ),
        .O(\reg_op2_reg[30]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[30]_i_7 
       (.I0(\reg_op2[30]_i_14_n_0 ),
        .I1(\reg_op2[30]_i_15_n_0 ),
        .O(\reg_op2_reg[30]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[31] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[31]_i_1_n_0 ),
        .Q(pcpi_rs2[23]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[31]_i_3 
       (.I0(\reg_op2_reg[31]_i_6_n_0 ),
        .I1(\reg_op2_reg[31]_i_7_n_0 ),
        .O(\reg_op2_reg[31]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[31]_i_4 
       (.I0(\reg_op2[31]_i_8_n_0 ),
        .I1(\reg_op2[31]_i_9_n_0 ),
        .O(\reg_op2_reg[31]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[31]_i_5 
       (.I0(\reg_op2[31]_i_10_n_0 ),
        .I1(\reg_op2[31]_i_11_n_0 ),
        .O(\reg_op2_reg[31]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[31]_i_6 
       (.I0(\reg_op2[31]_i_12_n_0 ),
        .I1(\reg_op2[31]_i_13_n_0 ),
        .O(\reg_op2_reg[31]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[31]_i_7 
       (.I0(\reg_op2[31]_i_14_n_0 ),
        .I1(\reg_op2[31]_i_15_n_0 ),
        .O(\reg_op2_reg[31]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[3] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[3]_i_1_n_0 ),
        .Q(mem_la_wdata[3]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[3]_i_3 
       (.I0(\reg_op2_reg[3]_i_6_n_0 ),
        .I1(\reg_op2_reg[3]_i_7_n_0 ),
        .O(\reg_op2_reg[3]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[3]_i_4 
       (.I0(\reg_op2[3]_i_8_n_0 ),
        .I1(\reg_op2[3]_i_9_n_0 ),
        .O(\reg_op2_reg[3]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[3]_i_5 
       (.I0(\reg_op2[3]_i_10_n_0 ),
        .I1(\reg_op2[3]_i_11_n_0 ),
        .O(\reg_op2_reg[3]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[3]_i_6 
       (.I0(\reg_op2[3]_i_12_n_0 ),
        .I1(\reg_op2[3]_i_13_n_0 ),
        .O(\reg_op2_reg[3]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[3]_i_7 
       (.I0(\reg_op2[3]_i_14_n_0 ),
        .I1(\reg_op2[3]_i_15_n_0 ),
        .O(\reg_op2_reg[3]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[4] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[4]_i_1_n_0 ),
        .Q(mem_la_wdata[4]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[4]_i_3 
       (.I0(\reg_op2_reg[4]_i_6_n_0 ),
        .I1(\reg_op2_reg[4]_i_7_n_0 ),
        .O(\reg_op2_reg[4]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[4]_i_4 
       (.I0(\reg_op2[4]_i_8_n_0 ),
        .I1(\reg_op2[4]_i_9_n_0 ),
        .O(\reg_op2_reg[4]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[4]_i_5 
       (.I0(\reg_op2[4]_i_10_n_0 ),
        .I1(\reg_op2[4]_i_11_n_0 ),
        .O(\reg_op2_reg[4]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[4]_i_6 
       (.I0(\reg_op2[4]_i_12_n_0 ),
        .I1(\reg_op2[4]_i_13_n_0 ),
        .O(\reg_op2_reg[4]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[4]_i_7 
       (.I0(\reg_op2[4]_i_14_n_0 ),
        .I1(\reg_op2[4]_i_15_n_0 ),
        .O(\reg_op2_reg[4]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[5] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[5]_i_1_n_0 ),
        .Q(mem_la_wdata[5]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[5]_i_3 
       (.I0(\reg_op2_reg[5]_i_6_n_0 ),
        .I1(\reg_op2_reg[5]_i_7_n_0 ),
        .O(\reg_op2_reg[5]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[5]_i_4 
       (.I0(\reg_op2[5]_i_8_n_0 ),
        .I1(\reg_op2[5]_i_9_n_0 ),
        .O(\reg_op2_reg[5]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[5]_i_5 
       (.I0(\reg_op2[5]_i_10_n_0 ),
        .I1(\reg_op2[5]_i_11_n_0 ),
        .O(\reg_op2_reg[5]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[5]_i_6 
       (.I0(\reg_op2[5]_i_12_n_0 ),
        .I1(\reg_op2[5]_i_13_n_0 ),
        .O(\reg_op2_reg[5]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[5]_i_7 
       (.I0(\reg_op2[5]_i_14_n_0 ),
        .I1(\reg_op2[5]_i_15_n_0 ),
        .O(\reg_op2_reg[5]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[6] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[6]_i_1_n_0 ),
        .Q(mem_la_wdata[6]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[6]_i_3 
       (.I0(\reg_op2_reg[6]_i_6_n_0 ),
        .I1(\reg_op2_reg[6]_i_7_n_0 ),
        .O(\reg_op2_reg[6]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[6]_i_4 
       (.I0(\reg_op2[6]_i_8_n_0 ),
        .I1(\reg_op2[6]_i_9_n_0 ),
        .O(\reg_op2_reg[6]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[6]_i_5 
       (.I0(\reg_op2[6]_i_10_n_0 ),
        .I1(\reg_op2[6]_i_11_n_0 ),
        .O(\reg_op2_reg[6]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[6]_i_6 
       (.I0(\reg_op2[6]_i_12_n_0 ),
        .I1(\reg_op2[6]_i_13_n_0 ),
        .O(\reg_op2_reg[6]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[6]_i_7 
       (.I0(\reg_op2[6]_i_14_n_0 ),
        .I1(\reg_op2[6]_i_15_n_0 ),
        .O(\reg_op2_reg[6]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[7] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[7]_i_2_n_0 ),
        .Q(mem_la_wdata[7]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[7]_i_4 
       (.I0(\reg_op2_reg[7]_i_8_n_0 ),
        .I1(\reg_op2_reg[7]_i_9_n_0 ),
        .O(\reg_op2_reg[7]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[7]_i_5 
       (.I0(\reg_op2[7]_i_10_n_0 ),
        .I1(\reg_op2[7]_i_11_n_0 ),
        .O(\reg_op2_reg[7]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[7]_i_6 
       (.I0(\reg_op2[7]_i_12_n_0 ),
        .I1(\reg_op2[7]_i_13_n_0 ),
        .O(\reg_op2_reg[7]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[7]_i_8 
       (.I0(\reg_op2[7]_i_14_n_0 ),
        .I1(\reg_op2[7]_i_15_n_0 ),
        .O(\reg_op2_reg[7]_i_8_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[7]_i_9 
       (.I0(\reg_op2[7]_i_16_n_0 ),
        .I1(\reg_op2[7]_i_17_n_0 ),
        .O(\reg_op2_reg[7]_i_9_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[8] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[8]_i_1_n_0 ),
        .Q(pcpi_rs2[0]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[8]_i_3 
       (.I0(\reg_op2_reg[8]_i_6_n_0 ),
        .I1(\reg_op2_reg[8]_i_7_n_0 ),
        .O(\reg_op2_reg[8]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[8]_i_4 
       (.I0(\reg_op2[8]_i_8_n_0 ),
        .I1(\reg_op2[8]_i_9_n_0 ),
        .O(\reg_op2_reg[8]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[8]_i_5 
       (.I0(\reg_op2[8]_i_10_n_0 ),
        .I1(\reg_op2[8]_i_11_n_0 ),
        .O(\reg_op2_reg[8]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[8]_i_6 
       (.I0(\reg_op2[8]_i_12_n_0 ),
        .I1(\reg_op2[8]_i_13_n_0 ),
        .O(\reg_op2_reg[8]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[8]_i_7 
       (.I0(\reg_op2[8]_i_14_n_0 ),
        .I1(\reg_op2[8]_i_15_n_0 ),
        .O(\reg_op2_reg[8]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  FDRE \reg_op2_reg[9] 
       (.C(clk),
        .CE(\reg_op2[7]_i_1_n_0 ),
        .D(\reg_op2[9]_i_1_n_0 ),
        .Q(pcpi_rs2[1]),
        .R(1'b0));
  MUXF8 \reg_op2_reg[9]_i_3 
       (.I0(\reg_op2_reg[9]_i_6_n_0 ),
        .I1(\reg_op2_reg[9]_i_7_n_0 ),
        .O(\reg_op2_reg[9]_i_3_n_0 ),
        .S(\decoded_rs2_reg_n_0_[3] ));
  MUXF7 \reg_op2_reg[9]_i_4 
       (.I0(\reg_op2[9]_i_8_n_0 ),
        .I1(\reg_op2[9]_i_9_n_0 ),
        .O(\reg_op2_reg[9]_i_4_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[9]_i_5 
       (.I0(\reg_op2[9]_i_10_n_0 ),
        .I1(\reg_op2[9]_i_11_n_0 ),
        .O(\reg_op2_reg[9]_i_5_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[9]_i_6 
       (.I0(\reg_op2[9]_i_12_n_0 ),
        .I1(\reg_op2[9]_i_13_n_0 ),
        .O(\reg_op2_reg[9]_i_6_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  MUXF7 \reg_op2_reg[9]_i_7 
       (.I0(\reg_op2[9]_i_14_n_0 ),
        .I1(\reg_op2[9]_i_15_n_0 ),
        .O(\reg_op2_reg[9]_i_7_n_0 ),
        .S(\decoded_rs2_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[0]_i_1 
       (.I0(\reg_out[0]_i_2_n_0 ),
        .I1(irq_pending[0]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[3]_i_3_n_7 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[0]_i_3_n_0 ),
        .O(\reg_out[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[0]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[0]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[0]_i_5_n_0 ),
        .I4(\cached_ascii_instr[54]_i_2_n_0 ),
        .I5(\irq_mask[0]_i_1_n_0 ),
        .O(\reg_out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \reg_out[0]_i_3 
       (.I0(\reg_out[0]_i_6_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(mem_rdata[0]),
        .I3(\reg_out[14]_i_7_n_0 ),
        .I4(mem_rdata[16]),
        .I5(\reg_out[7]_i_6_n_0 ),
        .O(\reg_out[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000007F7FFFF07F7)) 
    \reg_out[0]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[0]),
        .I2(instr_rdinstr),
        .I3(\count_instr_reg_n_0_[0] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[32]),
        .O(\reg_out[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[0]_i_5 
       (.I0(instr_rdcycle),
        .I1(count_cycle_reg[0]),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[0] ),
        .I4(instr_timer),
        .I5(\timer_reg_n_0_[0] ),
        .O(\reg_out[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCFFAAF0CC00AA)) 
    \reg_out[0]_i_6 
       (.I0(mem_rdata[0]),
        .I1(mem_rdata[8]),
        .I2(mem_rdata[24]),
        .I3(pcpi_rs1[1]),
        .I4(pcpi_rs1[0]),
        .I5(mem_rdata[16]),
        .O(\reg_out[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[10]_i_1 
       (.I0(\reg_out[10]_i_2_n_0 ),
        .I1(\reg_out_reg[11]_i_3_n_5 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[10]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[10]_i_3_n_0 ),
        .O(\reg_out[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[10]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[10]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[10]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[10]_i_1_n_0 ),
        .O(\reg_out[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88A8888888A8)) 
    \reg_out[10]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\reg_out[15]_i_11_n_0 ),
        .I2(mem_rdata[10]),
        .I3(\reg_out[14]_i_6_n_0 ),
        .I4(\reg_out[14]_i_7_n_0 ),
        .I5(mem_rdata[26]),
        .O(\reg_out[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[10]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[10]),
        .I2(\count_instr_reg_n_0_[10] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[42]),
        .O(\reg_out[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[10]_i_5 
       (.I0(\timer_reg_n_0_[10] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[10]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[10] ),
        .O(\reg_out[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[11]_i_1 
       (.I0(\reg_out[11]_i_2_n_0 ),
        .I1(irq_pending[11]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[11]_i_3_n_4 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[11]_i_4_n_0 ),
        .O(\reg_out[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_10 
       (.I0(\reg_pc_reg_n_0_[8] ),
        .I1(\decoded_imm_reg_n_0_[8] ),
        .O(\reg_out[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[11]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[11]_i_5_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[11]_i_6_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[11]_i_1_n_0 ),
        .O(\reg_out[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88A8888888A8)) 
    \reg_out[11]_i_4 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\reg_out[15]_i_11_n_0 ),
        .I2(mem_rdata[11]),
        .I3(\reg_out[14]_i_6_n_0 ),
        .I4(\reg_out[14]_i_7_n_0 ),
        .I5(mem_rdata[27]),
        .O(\reg_out[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[11]_i_5 
       (.I0(instr_rdinstrh),
        .I1(data3[11]),
        .I2(\count_instr_reg_n_0_[11] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[43]),
        .O(\reg_out[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[11]_i_6 
       (.I0(\timer_reg_n_0_[11] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[11]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[11] ),
        .O(\reg_out[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_7 
       (.I0(\reg_pc_reg_n_0_[11] ),
        .I1(\decoded_imm_reg_n_0_[11] ),
        .O(\reg_out[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_8 
       (.I0(\reg_pc_reg_n_0_[10] ),
        .I1(\decoded_imm_reg_n_0_[10] ),
        .O(\reg_out[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_9 
       (.I0(\reg_pc_reg_n_0_[9] ),
        .I1(\decoded_imm_reg_n_0_[9] ),
        .O(\reg_out[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[12]_i_1 
       (.I0(\reg_out[12]_i_2_n_0 ),
        .I1(\reg_out_reg[15]_i_3_n_7 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[12]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[12]_i_3_n_0 ),
        .O(\reg_out[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[12]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[12]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[12]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[12]_i_1_n_0 ),
        .O(\reg_out[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88A8888888A8)) 
    \reg_out[12]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\reg_out[15]_i_11_n_0 ),
        .I2(mem_rdata[12]),
        .I3(\reg_out[14]_i_6_n_0 ),
        .I4(\reg_out[14]_i_7_n_0 ),
        .I5(mem_rdata[28]),
        .O(\reg_out[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[12]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[12]),
        .I2(\count_instr_reg_n_0_[12] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[44]),
        .O(\reg_out[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[12]_i_5 
       (.I0(\timer_reg_n_0_[12] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[12] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[12]),
        .O(\reg_out[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[13]_i_1 
       (.I0(\reg_out[13]_i_2_n_0 ),
        .I1(\reg_out_reg[15]_i_3_n_6 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[13]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[13]_i_3_n_0 ),
        .O(\reg_out[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[13]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[13]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[13]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[13]_i_1_n_0 ),
        .O(\reg_out[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88A8888888A8)) 
    \reg_out[13]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\reg_out[15]_i_11_n_0 ),
        .I2(mem_rdata[13]),
        .I3(\reg_out[14]_i_6_n_0 ),
        .I4(\reg_out[14]_i_7_n_0 ),
        .I5(mem_rdata[29]),
        .O(\reg_out[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[13]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[13]),
        .I2(\count_instr_reg_n_0_[13] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[45]),
        .O(\reg_out[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[13]_i_5 
       (.I0(\timer_reg_n_0_[13] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[13] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[13]),
        .O(\reg_out[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[14]_i_1 
       (.I0(\reg_out[14]_i_2_n_0 ),
        .I1(\reg_out_reg[15]_i_3_n_5 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[14]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[14]_i_3_n_0 ),
        .O(\reg_out[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[14]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[14]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[14]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[14]_i_1_n_0 ),
        .O(\reg_out[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
    \reg_out[14]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\reg_out[15]_i_11_n_0 ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(mem_rdata[14]),
        .I4(\reg_out[14]_i_7_n_0 ),
        .I5(mem_rdata[30]),
        .O(\reg_out[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[14]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[14]),
        .I2(\count_instr_reg_n_0_[14] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[46]),
        .O(\reg_out[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[14]_i_5 
       (.I0(\timer_reg_n_0_[14] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[14] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[14]),
        .O(\reg_out[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \reg_out[14]_i_6 
       (.I0(\mem_wordsize_reg_n_0_[1] ),
        .I1(latched_is_lh_reg_n_0),
        .I2(latched_is_lu_reg_n_0),
        .O(\reg_out[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[14]_i_7 
       (.I0(pcpi_rs1[1]),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .O(\reg_out[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[15]_i_1 
       (.I0(\reg_out[15]_i_2_n_0 ),
        .I1(irq_pending[15]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[15]_i_3_n_4 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[15]_i_4_n_0 ),
        .O(\reg_out[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_10 
       (.I0(\reg_pc_reg_n_0_[12] ),
        .I1(\decoded_imm_reg_n_0_[12] ),
        .O(\reg_out[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_out[15]_i_11 
       (.I0(latched_is_lb_reg_n_0),
        .I1(\reg_out[7]_i_5_n_0 ),
        .O(\reg_out[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \reg_out[15]_i_12 
       (.I0(mem_rdata[15]),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(pcpi_rs1[1]),
        .I3(mem_rdata[31]),
        .I4(\mem_wordsize_reg_n_0_[1] ),
        .O(\reg_out[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[15]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[15]_i_5_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[15]_i_6_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[15]_i_1_n_0 ),
        .O(\reg_out[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAA88888)) 
    \reg_out[15]_i_4 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\reg_out[15]_i_11_n_0 ),
        .I2(latched_is_lh_reg_n_0),
        .I3(latched_is_lu_reg_n_0),
        .I4(\reg_out[15]_i_12_n_0 ),
        .O(\reg_out[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[15]_i_5 
       (.I0(instr_rdinstrh),
        .I1(data3[15]),
        .I2(\count_instr_reg_n_0_[15] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[47]),
        .O(\reg_out[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[15]_i_6 
       (.I0(count_cycle_reg[15]),
        .I1(instr_rdcycle),
        .I2(instr_timer),
        .I3(\timer_reg_n_0_[15] ),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[15] ),
        .O(\reg_out[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_7 
       (.I0(\reg_pc_reg_n_0_[15] ),
        .I1(\decoded_imm_reg_n_0_[15] ),
        .O(\reg_out[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_8 
       (.I0(\reg_pc_reg_n_0_[14] ),
        .I1(\decoded_imm_reg_n_0_[14] ),
        .O(\reg_out[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_9 
       (.I0(\reg_pc_reg_n_0_[13] ),
        .I1(\decoded_imm_reg_n_0_[13] ),
        .O(\reg_out[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[16]_i_1 
       (.I0(\reg_out[16]_i_2_n_0 ),
        .I1(\reg_out_reg[19]_i_3_n_7 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[16]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[16]_i_3_n_0 ),
        .O(\reg_out[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[16]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[16]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[16]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[16]_i_1_n_0 ),
        .O(\reg_out[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[16]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[16]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[16]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[16]),
        .I2(\count_instr_reg_n_0_[16] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[48]),
        .O(\reg_out[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[16]_i_5 
       (.I0(\timer_reg_n_0_[16] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[16] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[16]),
        .O(\reg_out[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[17]_i_1 
       (.I0(\reg_out[17]_i_2_n_0 ),
        .I1(\reg_out_reg[19]_i_3_n_6 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[17]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[17]_i_3_n_0 ),
        .O(\reg_out[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[17]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[17]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[17]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[17]_i_1_n_0 ),
        .O(\reg_out[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[17]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[17]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[17]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[17]),
        .I2(\count_instr_reg_n_0_[17] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[49]),
        .O(\reg_out[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[17]_i_5 
       (.I0(\timer_reg_n_0_[17] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[17] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[17]),
        .O(\reg_out[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[18]_i_1 
       (.I0(\reg_out[18]_i_2_n_0 ),
        .I1(\reg_out_reg[19]_i_3_n_5 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[18]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[18]_i_3_n_0 ),
        .O(\reg_out[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[18]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[18]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[18]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[18]_i_1_n_0 ),
        .O(\reg_out[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[18]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[18]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[18]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[18]),
        .I2(\count_instr_reg_n_0_[18] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[50]),
        .O(\reg_out[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[18]_i_5 
       (.I0(\timer_reg_n_0_[18] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[18]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[18] ),
        .O(\reg_out[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[19]_i_1 
       (.I0(\reg_out[19]_i_2_n_0 ),
        .I1(\reg_out_reg[19]_i_3_n_4 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[19]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[19]_i_4_n_0 ),
        .O(\reg_out[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_10 
       (.I0(\reg_pc_reg_n_0_[16] ),
        .I1(\decoded_imm_reg_n_0_[16] ),
        .O(\reg_out[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[19]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[19]_i_5_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[19]_i_6_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[19]_i_1_n_0 ),
        .O(\reg_out[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[19]_i_4 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[19]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[19]_i_5 
       (.I0(instr_rdinstrh),
        .I1(data3[19]),
        .I2(\count_instr_reg_n_0_[19] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[51]),
        .O(\reg_out[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[19]_i_6 
       (.I0(\timer_reg_n_0_[19] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[19]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[19] ),
        .O(\reg_out[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_7 
       (.I0(\reg_pc_reg_n_0_[19] ),
        .I1(\decoded_imm_reg_n_0_[19] ),
        .O(\reg_out[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_8 
       (.I0(\reg_pc_reg_n_0_[18] ),
        .I1(\decoded_imm_reg_n_0_[18] ),
        .O(\reg_out[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_9 
       (.I0(\reg_pc_reg_n_0_[17] ),
        .I1(\decoded_imm_reg_n_0_[17] ),
        .O(\reg_out[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[1]_i_1 
       (.I0(\reg_out[1]_i_2_n_0 ),
        .I1(irq_pending[1]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[3]_i_3_n_6 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[1]_i_3_n_0 ),
        .O(\reg_out[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[1]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[1]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[1]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[1]_i_1_n_0 ),
        .O(\reg_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \reg_out[1]_i_3 
       (.I0(\reg_out[1]_i_6_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(mem_rdata[1]),
        .I3(\reg_out[14]_i_7_n_0 ),
        .I4(mem_rdata[17]),
        .I5(\reg_out[7]_i_6_n_0 ),
        .O(\reg_out[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[1]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[1]),
        .I2(\count_instr_reg_n_0_[1] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[33]),
        .O(\reg_out[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[1]_i_5 
       (.I0(\timer_reg_n_0_[1] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[1]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[1] ),
        .O(\reg_out[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0CCAA00F0CCAA)) 
    \reg_out[1]_i_6 
       (.I0(mem_rdata[1]),
        .I1(mem_rdata[9]),
        .I2(mem_rdata[17]),
        .I3(pcpi_rs1[0]),
        .I4(pcpi_rs1[1]),
        .I5(mem_rdata[25]),
        .O(\reg_out[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[20]_i_1 
       (.I0(\reg_out[20]_i_2_n_0 ),
        .I1(\reg_out_reg[23]_i_3_n_7 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[20]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[20]_i_3_n_0 ),
        .O(\reg_out[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[20]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[20]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[20]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[20]_i_1_n_0 ),
        .O(\reg_out[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[20]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[20]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[20]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[20]),
        .I2(\count_instr_reg_n_0_[20] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[52]),
        .O(\reg_out[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[20]_i_5 
       (.I0(\timer_reg_n_0_[20] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[20]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[20] ),
        .O(\reg_out[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[21]_i_1 
       (.I0(\reg_out[21]_i_2_n_0 ),
        .I1(irq_pending[21]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[23]_i_3_n_6 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[21]_i_3_n_0 ),
        .O(\reg_out[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[21]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[21]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[21]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[21]_i_1_n_0 ),
        .O(\reg_out[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[21]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[21]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[21]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[21]),
        .I2(\count_instr_reg_n_0_[21] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[53]),
        .O(\reg_out[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[21]_i_5 
       (.I0(\timer_reg_n_0_[21] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[21]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[21] ),
        .O(\reg_out[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[22]_i_1 
       (.I0(\reg_out[22]_i_2_n_0 ),
        .I1(irq_pending[22]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[23]_i_3_n_5 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[22]_i_3_n_0 ),
        .O(\reg_out[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[22]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[22]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[22]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[22]_i_1_n_0 ),
        .O(\reg_out[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[22]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[22]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[22]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[22]),
        .I2(\count_instr_reg_n_0_[22] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[54]),
        .O(\reg_out[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[22]_i_5 
       (.I0(\timer_reg_n_0_[22] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[22] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[22]),
        .O(\reg_out[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[23]_i_1 
       (.I0(\reg_out[23]_i_2_n_0 ),
        .I1(irq_pending[23]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[23]_i_3_n_4 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[23]_i_4_n_0 ),
        .O(\reg_out[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_10 
       (.I0(\reg_pc_reg_n_0_[20] ),
        .I1(\decoded_imm_reg_n_0_[20] ),
        .O(\reg_out[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[23]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[23]_i_5_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[23]_i_6_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[23]_i_1_n_0 ),
        .O(\reg_out[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[23]_i_4 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[23]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[23]_i_5 
       (.I0(instr_rdinstrh),
        .I1(data3[23]),
        .I2(\count_instr_reg_n_0_[23] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[55]),
        .O(\reg_out[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[23]_i_6 
       (.I0(\timer_reg_n_0_[23] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[23]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[23] ),
        .O(\reg_out[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_7 
       (.I0(\reg_pc_reg_n_0_[23] ),
        .I1(\decoded_imm_reg_n_0_[23] ),
        .O(\reg_out[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_8 
       (.I0(\reg_pc_reg_n_0_[22] ),
        .I1(\decoded_imm_reg_n_0_[22] ),
        .O(\reg_out[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_9 
       (.I0(\reg_pc_reg_n_0_[21] ),
        .I1(\decoded_imm_reg_n_0_[21] ),
        .O(\reg_out[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[24]_i_1 
       (.I0(\reg_out[24]_i_2_n_0 ),
        .I1(irq_pending[24]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[27]_i_3_n_7 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[24]_i_3_n_0 ),
        .O(\reg_out[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[24]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[24]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[24]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[24]_i_1_n_0 ),
        .O(\reg_out[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[24]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[24]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[24]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[24]),
        .I2(\count_instr_reg_n_0_[24] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[56]),
        .O(\reg_out[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[24]_i_5 
       (.I0(\timer_reg_n_0_[24] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[24] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[24]),
        .O(\reg_out[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[25]_i_1 
       (.I0(\reg_out[25]_i_2_n_0 ),
        .I1(irq_pending[25]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[27]_i_3_n_6 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[25]_i_3_n_0 ),
        .O(\reg_out[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[25]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[25]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[25]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[25]_i_1_n_0 ),
        .O(\reg_out[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[25]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[25]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[25]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[25]),
        .I2(\count_instr_reg_n_0_[25] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[57]),
        .O(\reg_out[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[25]_i_5 
       (.I0(\timer_reg_n_0_[25] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[25] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[25]),
        .O(\reg_out[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[26]_i_1 
       (.I0(\reg_out[26]_i_2_n_0 ),
        .I1(\reg_out_reg[27]_i_3_n_5 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[26]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[26]_i_3_n_0 ),
        .O(\reg_out[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[26]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[26]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[26]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[26]_i_1_n_0 ),
        .O(\reg_out[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[26]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[26]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[26]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[26]),
        .I2(\count_instr_reg_n_0_[26] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[58]),
        .O(\reg_out[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[26]_i_5 
       (.I0(\timer_reg_n_0_[26] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[26]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[26] ),
        .O(\reg_out[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[27]_i_1 
       (.I0(\reg_out[27]_i_2_n_0 ),
        .I1(\reg_out_reg[27]_i_3_n_4 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[27]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[27]_i_4_n_0 ),
        .O(\reg_out[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_10 
       (.I0(\reg_pc_reg_n_0_[24] ),
        .I1(\decoded_imm_reg_n_0_[24] ),
        .O(\reg_out[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[27]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[27]_i_5_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[27]_i_6_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[27]_i_1_n_0 ),
        .O(\reg_out[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[27]_i_4 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[27]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[27]_i_5 
       (.I0(instr_rdinstrh),
        .I1(data3[27]),
        .I2(\count_instr_reg_n_0_[27] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[59]),
        .O(\reg_out[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[27]_i_6 
       (.I0(\timer_reg_n_0_[27] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[27] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[27]),
        .O(\reg_out[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_7 
       (.I0(\reg_pc_reg_n_0_[27] ),
        .I1(\decoded_imm_reg_n_0_[27] ),
        .O(\reg_out[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_8 
       (.I0(\reg_pc_reg_n_0_[26] ),
        .I1(\decoded_imm_reg_n_0_[26] ),
        .O(\reg_out[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_9 
       (.I0(\reg_pc_reg_n_0_[25] ),
        .I1(\decoded_imm_reg_n_0_[25] ),
        .O(\reg_out[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[28]_i_1 
       (.I0(\reg_out[28]_i_2_n_0 ),
        .I1(irq_pending[28]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[31]_i_3_n_7 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[28]_i_3_n_0 ),
        .O(\reg_out[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[28]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[28]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[28]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[28]_i_1_n_0 ),
        .O(\reg_out[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[28]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[28]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[28]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[28]),
        .I2(\count_instr_reg_n_0_[28] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[60]),
        .O(\reg_out[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[28]_i_5 
       (.I0(\timer_reg_n_0_[28] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[28]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[28] ),
        .O(\reg_out[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[29]_i_1 
       (.I0(\reg_out[29]_i_2_n_0 ),
        .I1(\reg_out_reg[31]_i_3_n_6 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[29]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[29]_i_3_n_0 ),
        .O(\reg_out[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[29]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[29]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[29]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[29]_i_1_n_0 ),
        .O(\reg_out[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[29]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[29]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[29]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[29]),
        .I2(\count_instr_reg_n_0_[29] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[61]),
        .O(\reg_out[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[29]_i_5 
       (.I0(\timer_reg_n_0_[29] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[29] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[29]),
        .O(\reg_out[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[2]_i_1 
       (.I0(\reg_out[2]_i_2_n_0 ),
        .I1(irq_pending[2]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[3]_i_3_n_5 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[2]_i_3_n_0 ),
        .O(\reg_out[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[2]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[2]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[2]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[2]_i_1_n_0 ),
        .O(\reg_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \reg_out[2]_i_3 
       (.I0(\reg_out[2]_i_6_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(mem_rdata[2]),
        .I3(\reg_out[14]_i_7_n_0 ),
        .I4(mem_rdata[18]),
        .I5(\reg_out[7]_i_6_n_0 ),
        .O(\reg_out[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[2]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[2]),
        .I2(\count_instr_reg_n_0_[2] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[34]),
        .O(\reg_out[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[2]_i_5 
       (.I0(\timer_reg_n_0_[2] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[2]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[2] ),
        .O(\reg_out[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \reg_out[2]_i_6 
       (.I0(mem_rdata[2]),
        .I1(mem_rdata[10]),
        .I2(pcpi_rs1[1]),
        .I3(pcpi_rs1[0]),
        .I4(mem_rdata[26]),
        .I5(mem_rdata[18]),
        .O(\reg_out[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[30]_i_1 
       (.I0(\reg_out[30]_i_2_n_0 ),
        .I1(irq_pending[30]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[31]_i_3_n_5 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[30]_i_3_n_0 ),
        .O(\reg_out[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[30]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[30]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[30]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[30]_i_1_n_0 ),
        .O(\reg_out[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[30]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[30]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[30]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[30]),
        .I2(\count_instr_reg_n_0_[30] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[62]),
        .O(\reg_out[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[30]_i_5 
       (.I0(\timer_reg_n_0_[30] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[30] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[30]),
        .O(\reg_out[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[31]_i_1 
       (.I0(\reg_out[31]_i_2_n_0 ),
        .I1(irq_pending[31]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[31]_i_3_n_4 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[31]_i_4_n_0 ),
        .O(\reg_out[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_10 
       (.I0(\reg_pc_reg_n_0_[28] ),
        .I1(\decoded_imm_reg_n_0_[28] ),
        .O(\reg_out[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5555015155555555)) 
    \reg_out[31]_i_11 
       (.I0(\reg_out[15]_i_11_n_0 ),
        .I1(mem_rdata[15]),
        .I2(\reg_out[14]_i_7_n_0 ),
        .I3(mem_rdata[31]),
        .I4(\mem_wordsize_reg_n_0_[1] ),
        .I5(latched_is_lh_reg_n_0),
        .O(\reg_out[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[31]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[31]_i_5_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[31]_i_6_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[31]_i_2_n_0 ),
        .O(\reg_out[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \reg_out[31]_i_4 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(mem_rdata[31]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(latched_is_lu_reg_n_0),
        .I5(\reg_out[31]_i_11_n_0 ),
        .O(\reg_out[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[31]_i_5 
       (.I0(instr_rdinstrh),
        .I1(data3[31]),
        .I2(\count_instr_reg_n_0_[31] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[63]),
        .O(\reg_out[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[31]_i_6 
       (.I0(\timer_reg_n_0_[31] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[31]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[31] ),
        .O(\reg_out[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_7 
       (.I0(\decoded_imm_reg_n_0_[31] ),
        .I1(\reg_pc_reg_n_0_[31] ),
        .O(\reg_out[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_8 
       (.I0(\reg_pc_reg_n_0_[30] ),
        .I1(\decoded_imm_reg_n_0_[30] ),
        .O(\reg_out[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_9 
       (.I0(\reg_pc_reg_n_0_[29] ),
        .I1(\decoded_imm_reg_n_0_[29] ),
        .O(\reg_out[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[3]_i_1 
       (.I0(\reg_out[3]_i_2_n_0 ),
        .I1(irq_pending[3]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[3]_i_3_n_4 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[3]_i_4_n_0 ),
        .O(\reg_out[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_10 
       (.I0(\reg_pc_reg_n_0_[0] ),
        .I1(\decoded_imm_reg_n_0_[0] ),
        .O(\reg_out[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \reg_out[3]_i_11 
       (.I0(mem_rdata[3]),
        .I1(mem_rdata[11]),
        .I2(pcpi_rs1[0]),
        .I3(pcpi_rs1[1]),
        .I4(mem_rdata[19]),
        .I5(mem_rdata[27]),
        .O(\reg_out[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[3]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[3]_i_5_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[3]_i_6_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[3]_i_1_n_0 ),
        .O(\reg_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \reg_out[3]_i_4 
       (.I0(\reg_out[3]_i_11_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(mem_rdata[3]),
        .I3(\reg_out[14]_i_7_n_0 ),
        .I4(mem_rdata[19]),
        .I5(\reg_out[7]_i_6_n_0 ),
        .O(\reg_out[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[3]_i_5 
       (.I0(instr_rdinstrh),
        .I1(data3[3]),
        .I2(\count_instr_reg_n_0_[3] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[35]),
        .O(\reg_out[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[3]_i_6 
       (.I0(\timer_reg_n_0_[3] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[3]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[3] ),
        .O(\reg_out[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_7 
       (.I0(\reg_pc_reg_n_0_[3] ),
        .I1(\decoded_imm_reg_n_0_[3] ),
        .O(\reg_out[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_8 
       (.I0(\reg_pc_reg_n_0_[2] ),
        .I1(\decoded_imm_reg_n_0_[2] ),
        .O(\reg_out[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_9 
       (.I0(\reg_pc_reg_n_0_[1] ),
        .I1(\decoded_imm_reg_n_0_[1] ),
        .O(\reg_out[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[4]_i_1 
       (.I0(\reg_out[4]_i_2_n_0 ),
        .I1(irq_pending[4]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[7]_i_3_n_7 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[4]_i_3_n_0 ),
        .O(\reg_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[4]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[4]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[4]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[4]_i_1_n_0 ),
        .O(\reg_out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \reg_out[4]_i_3 
       (.I0(\reg_out[4]_i_6_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(mem_rdata[4]),
        .I3(\reg_out[14]_i_7_n_0 ),
        .I4(mem_rdata[20]),
        .I5(\reg_out[7]_i_6_n_0 ),
        .O(\reg_out[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[4]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[4]),
        .I2(\count_instr_reg_n_0_[4] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[36]),
        .O(\reg_out[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[4]_i_5 
       (.I0(\timer_reg_n_0_[4] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[4] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[4]),
        .O(\reg_out[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \reg_out[4]_i_6 
       (.I0(mem_rdata[4]),
        .I1(mem_rdata[12]),
        .I2(pcpi_rs1[0]),
        .I3(pcpi_rs1[1]),
        .I4(mem_rdata[20]),
        .I5(mem_rdata[28]),
        .O(\reg_out[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[5]_i_1 
       (.I0(\reg_out[5]_i_2_n_0 ),
        .I1(\reg_out_reg[7]_i_3_n_6 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[5]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[5]_i_3_n_0 ),
        .O(\reg_out[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[5]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[5]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[5]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[5]_i_1_n_0 ),
        .O(\reg_out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \reg_out[5]_i_3 
       (.I0(\reg_out[5]_i_6_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(mem_rdata[5]),
        .I3(\reg_out[14]_i_7_n_0 ),
        .I4(mem_rdata[21]),
        .I5(\reg_out[7]_i_6_n_0 ),
        .O(\reg_out[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[5]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[5]),
        .I2(\count_instr_reg_n_0_[5] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[37]),
        .O(\reg_out[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[5]_i_5 
       (.I0(\timer_reg_n_0_[5] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[5] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[5]),
        .O(\reg_out[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0CCAA00F0CCAA)) 
    \reg_out[5]_i_6 
       (.I0(mem_rdata[5]),
        .I1(mem_rdata[13]),
        .I2(mem_rdata[21]),
        .I3(pcpi_rs1[0]),
        .I4(pcpi_rs1[1]),
        .I5(mem_rdata[29]),
        .O(\reg_out[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[6]_i_1 
       (.I0(\reg_out[6]_i_2_n_0 ),
        .I1(\reg_out_reg[7]_i_3_n_5 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[6]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[6]_i_3_n_0 ),
        .O(\reg_out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[6]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[6]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[6]_i_1_n_0 ),
        .O(\reg_out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \reg_out[6]_i_3 
       (.I0(\reg_out[6]_i_6_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(mem_rdata[6]),
        .I3(\reg_out[14]_i_7_n_0 ),
        .I4(mem_rdata[22]),
        .I5(\reg_out[7]_i_6_n_0 ),
        .O(\reg_out[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[6]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[6]),
        .I2(\count_instr_reg_n_0_[6] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[38]),
        .O(\reg_out[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[6]_i_5 
       (.I0(\timer_reg_n_0_[6] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[6] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[6]),
        .O(\reg_out[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0CCAA00F0CCAA)) 
    \reg_out[6]_i_6 
       (.I0(mem_rdata[6]),
        .I1(mem_rdata[14]),
        .I2(mem_rdata[22]),
        .I3(pcpi_rs1[0]),
        .I4(pcpi_rs1[1]),
        .I5(mem_rdata[30]),
        .O(\reg_out[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAFFFF)) 
    \reg_out[7]_i_1 
       (.I0(\reg_out[7]_i_2_n_0 ),
        .I1(\reg_out_reg[7]_i_3_n_4 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\reg_out[7]_i_4_n_0 ),
        .I4(\reg_out[7]_i_5_n_0 ),
        .I5(\reg_out[7]_i_6_n_0 ),
        .O(\reg_out[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_10 
       (.I0(\reg_pc_reg_n_0_[6] ),
        .I1(\decoded_imm_reg_n_0_[6] ),
        .O(\reg_out[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_11 
       (.I0(\reg_pc_reg_n_0_[5] ),
        .I1(\decoded_imm_reg_n_0_[5] ),
        .O(\reg_out[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_12 
       (.I0(\reg_pc_reg_n_0_[4] ),
        .I1(\decoded_imm_reg_n_0_[4] ),
        .O(\reg_out[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \reg_out[7]_i_13 
       (.I0(mem_rdata[23]),
        .I1(mem_rdata[31]),
        .I2(mem_rdata[7]),
        .I3(pcpi_rs1[1]),
        .I4(pcpi_rs1[0]),
        .I5(mem_rdata[15]),
        .O(\reg_out[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[7]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[7]_i_7_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[7]_i_8_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[7]_i_1_n_0 ),
        .O(\reg_out[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[7]_i_4 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(irq_pending[7]),
        .O(\reg_out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8B8888888BBBBBBB)) 
    \reg_out[7]_i_5 
       (.I0(\reg_out[7]_i_13_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(mem_rdata[23]),
        .I3(pcpi_rs1[1]),
        .I4(\mem_wordsize_reg_n_0_[0] ),
        .I5(mem_rdata[7]),
        .O(\reg_out[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \reg_out[7]_i_6 
       (.I0(latched_is_lb_reg_n_0),
        .I1(latched_is_lu_reg_n_0),
        .I2(latched_is_lh_reg_n_0),
        .I3(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[7]_i_7 
       (.I0(instr_rdinstrh),
        .I1(data3[7]),
        .I2(\count_instr_reg_n_0_[7] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[39]),
        .O(\reg_out[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[7]_i_8 
       (.I0(\timer_reg_n_0_[7] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[7]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[7] ),
        .O(\reg_out[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_9 
       (.I0(\reg_pc_reg_n_0_[7] ),
        .I1(\decoded_imm_reg_n_0_[7] ),
        .O(\reg_out[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[8]_i_1 
       (.I0(\reg_out[8]_i_2_n_0 ),
        .I1(irq_pending[8]),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\reg_out_reg[11]_i_3_n_7 ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(\reg_out[8]_i_3_n_0 ),
        .O(\reg_out[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[8]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[8]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[8]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[8]_i_1_n_0 ),
        .O(\reg_out[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88A8888888A8)) 
    \reg_out[8]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\reg_out[15]_i_11_n_0 ),
        .I2(mem_rdata[8]),
        .I3(\reg_out[14]_i_6_n_0 ),
        .I4(\reg_out[14]_i_7_n_0 ),
        .I5(mem_rdata[24]),
        .O(\reg_out[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[8]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[8]),
        .I2(\count_instr_reg_n_0_[8] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[40]),
        .O(\reg_out[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[8]_i_5 
       (.I0(\timer_reg_n_0_[8] ),
        .I1(instr_timer),
        .I2(instr_maskirq),
        .I3(\irq_mask_reg_n_0_[8] ),
        .I4(instr_rdcycle),
        .I5(count_cycle_reg[8]),
        .O(\reg_out[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_out[9]_i_1 
       (.I0(\reg_out[9]_i_2_n_0 ),
        .I1(\reg_out_reg[11]_i_3_n_6 ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(irq_pending[9]),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\reg_out[9]_i_3_n_0 ),
        .O(\reg_out[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA02AAAAAA02AA02)) 
    \reg_out[9]_i_2 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(\reg_out[9]_i_4_n_0 ),
        .I2(instr_rdcycle),
        .I3(\reg_out[9]_i_5_n_0 ),
        .I4(\cached_ascii_instr[50]_i_3_n_0 ),
        .I5(\irq_mask[9]_i_1_n_0 ),
        .O(\reg_out[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88AA88A8888888A8)) 
    \reg_out[9]_i_3 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\reg_out[15]_i_11_n_0 ),
        .I2(mem_rdata[9]),
        .I3(\reg_out[14]_i_6_n_0 ),
        .I4(\reg_out[14]_i_7_n_0 ),
        .I5(mem_rdata[25]),
        .O(\reg_out[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \reg_out[9]_i_4 
       (.I0(instr_rdinstrh),
        .I1(data3[9]),
        .I2(\count_instr_reg_n_0_[9] ),
        .I3(instr_rdinstr),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[41]),
        .O(\reg_out[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[9]_i_5 
       (.I0(\timer_reg_n_0_[9] ),
        .I1(instr_timer),
        .I2(instr_rdcycle),
        .I3(count_cycle_reg[9]),
        .I4(instr_maskirq),
        .I5(\irq_mask_reg_n_0_[9] ),
        .O(\reg_out[9]_i_5_n_0 ));
  FDRE \reg_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[0]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[0] ),
        .R(clear_prefetched_high_word2));
  FDSE \reg_out_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[10]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[10] ),
        .S(clear_prefetched_high_word2));
  FDSE \reg_out_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[11]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[11] ),
        .S(clear_prefetched_high_word2));
  CARRY4 \reg_out_reg[11]_i_3 
       (.CI(\reg_out_reg[7]_i_3_n_0 ),
        .CO({\reg_out_reg[11]_i_3_n_0 ,\reg_out_reg[11]_i_3_n_1 ,\reg_out_reg[11]_i_3_n_2 ,\reg_out_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] ,\reg_pc_reg_n_0_[8] }),
        .O({\reg_out_reg[11]_i_3_n_4 ,\reg_out_reg[11]_i_3_n_5 ,\reg_out_reg[11]_i_3_n_6 ,\reg_out_reg[11]_i_3_n_7 }),
        .S({\reg_out[11]_i_7_n_0 ,\reg_out[11]_i_8_n_0 ,\reg_out[11]_i_9_n_0 ,\reg_out[11]_i_10_n_0 }));
  FDRE \reg_out_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[12]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[12] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[13]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[13] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[14]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[14] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[15]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[15] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \reg_out_reg[15]_i_3 
       (.CI(\reg_out_reg[11]_i_3_n_0 ),
        .CO({\reg_out_reg[15]_i_3_n_0 ,\reg_out_reg[15]_i_3_n_1 ,\reg_out_reg[15]_i_3_n_2 ,\reg_out_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] ,\reg_pc_reg_n_0_[12] }),
        .O({\reg_out_reg[15]_i_3_n_4 ,\reg_out_reg[15]_i_3_n_5 ,\reg_out_reg[15]_i_3_n_6 ,\reg_out_reg[15]_i_3_n_7 }),
        .S({\reg_out[15]_i_7_n_0 ,\reg_out[15]_i_8_n_0 ,\reg_out[15]_i_9_n_0 ,\reg_out[15]_i_10_n_0 }));
  FDRE \reg_out_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[16]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[16] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[17]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[17] ),
        .R(clear_prefetched_high_word2));
  FDSE \reg_out_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[18]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[18] ),
        .S(clear_prefetched_high_word2));
  FDRE \reg_out_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[19]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[19] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \reg_out_reg[19]_i_3 
       (.CI(\reg_out_reg[15]_i_3_n_0 ),
        .CO({\reg_out_reg[19]_i_3_n_0 ,\reg_out_reg[19]_i_3_n_1 ,\reg_out_reg[19]_i_3_n_2 ,\reg_out_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_pc_reg_n_0_[19] ,\reg_pc_reg_n_0_[18] ,\reg_pc_reg_n_0_[17] ,\reg_pc_reg_n_0_[16] }),
        .O({\reg_out_reg[19]_i_3_n_4 ,\reg_out_reg[19]_i_3_n_5 ,\reg_out_reg[19]_i_3_n_6 ,\reg_out_reg[19]_i_3_n_7 }),
        .S({\reg_out[19]_i_7_n_0 ,\reg_out[19]_i_8_n_0 ,\reg_out[19]_i_9_n_0 ,\reg_out[19]_i_10_n_0 }));
  FDRE \reg_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[1]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[1] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[20]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[20] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[21]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[21] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[22]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[22] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[23]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[23] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \reg_out_reg[23]_i_3 
       (.CI(\reg_out_reg[19]_i_3_n_0 ),
        .CO({\reg_out_reg[23]_i_3_n_0 ,\reg_out_reg[23]_i_3_n_1 ,\reg_out_reg[23]_i_3_n_2 ,\reg_out_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_pc_reg_n_0_[23] ,\reg_pc_reg_n_0_[22] ,\reg_pc_reg_n_0_[21] ,\reg_pc_reg_n_0_[20] }),
        .O({\reg_out_reg[23]_i_3_n_4 ,\reg_out_reg[23]_i_3_n_5 ,\reg_out_reg[23]_i_3_n_6 ,\reg_out_reg[23]_i_3_n_7 }),
        .S({\reg_out[23]_i_7_n_0 ,\reg_out[23]_i_8_n_0 ,\reg_out[23]_i_9_n_0 ,\reg_out[23]_i_10_n_0 }));
  FDRE \reg_out_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[24]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[24] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[25]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[25] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[26]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[26] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[27]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[27] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \reg_out_reg[27]_i_3 
       (.CI(\reg_out_reg[23]_i_3_n_0 ),
        .CO({\reg_out_reg[27]_i_3_n_0 ,\reg_out_reg[27]_i_3_n_1 ,\reg_out_reg[27]_i_3_n_2 ,\reg_out_reg[27]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_pc_reg_n_0_[27] ,\reg_pc_reg_n_0_[26] ,\reg_pc_reg_n_0_[25] ,\reg_pc_reg_n_0_[24] }),
        .O({\reg_out_reg[27]_i_3_n_4 ,\reg_out_reg[27]_i_3_n_5 ,\reg_out_reg[27]_i_3_n_6 ,\reg_out_reg[27]_i_3_n_7 }),
        .S({\reg_out[27]_i_7_n_0 ,\reg_out[27]_i_8_n_0 ,\reg_out[27]_i_9_n_0 ,\reg_out[27]_i_10_n_0 }));
  FDRE \reg_out_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[28]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[28] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[29]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[29] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[2]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[2] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[30]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[30] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_out_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[31]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[31] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \reg_out_reg[31]_i_3 
       (.CI(\reg_out_reg[27]_i_3_n_0 ),
        .CO({\NLW_reg_out_reg[31]_i_3_CO_UNCONNECTED [3],\reg_out_reg[31]_i_3_n_1 ,\reg_out_reg[31]_i_3_n_2 ,\reg_out_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\reg_pc_reg_n_0_[30] ,\reg_pc_reg_n_0_[29] ,\reg_pc_reg_n_0_[28] }),
        .O({\reg_out_reg[31]_i_3_n_4 ,\reg_out_reg[31]_i_3_n_5 ,\reg_out_reg[31]_i_3_n_6 ,\reg_out_reg[31]_i_3_n_7 }),
        .S({\reg_out[31]_i_7_n_0 ,\reg_out[31]_i_8_n_0 ,\reg_out[31]_i_9_n_0 ,\reg_out[31]_i_10_n_0 }));
  FDRE \reg_out_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[3]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[3] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \reg_out_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\reg_out_reg[3]_i_3_n_0 ,\reg_out_reg[3]_i_3_n_1 ,\reg_out_reg[3]_i_3_n_2 ,\reg_out_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_pc_reg_n_0_[3] ,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] ,\reg_pc_reg_n_0_[0] }),
        .O({\reg_out_reg[3]_i_3_n_4 ,\reg_out_reg[3]_i_3_n_5 ,\reg_out_reg[3]_i_3_n_6 ,\reg_out_reg[3]_i_3_n_7 }),
        .S({\reg_out[3]_i_7_n_0 ,\reg_out[3]_i_8_n_0 ,\reg_out[3]_i_9_n_0 ,\reg_out[3]_i_10_n_0 }));
  FDSE \reg_out_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[4]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[4] ),
        .S(clear_prefetched_high_word2));
  FDSE \reg_out_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[5]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[5] ),
        .S(clear_prefetched_high_word2));
  FDSE \reg_out_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[6]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[6] ),
        .S(clear_prefetched_high_word2));
  FDSE \reg_out_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[7]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[7] ),
        .S(clear_prefetched_high_word2));
  CARRY4 \reg_out_reg[7]_i_3 
       (.CI(\reg_out_reg[3]_i_3_n_0 ),
        .CO({\reg_out_reg[7]_i_3_n_0 ,\reg_out_reg[7]_i_3_n_1 ,\reg_out_reg[7]_i_3_n_2 ,\reg_out_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] ,\reg_pc_reg_n_0_[4] }),
        .O({\reg_out_reg[7]_i_3_n_4 ,\reg_out_reg[7]_i_3_n_5 ,\reg_out_reg[7]_i_3_n_6 ,\reg_out_reg[7]_i_3_n_7 }),
        .S({\reg_out[7]_i_9_n_0 ,\reg_out[7]_i_10_n_0 ,\reg_out[7]_i_11_n_0 ,\reg_out[7]_i_12_n_0 }));
  FDSE \reg_out_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[8]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[8] ),
        .S(clear_prefetched_high_word2));
  FDSE \reg_out_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[9]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[9] ),
        .S(clear_prefetched_high_word2));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0AA2)) 
    \reg_pc[0]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[0] ),
        .I1(\irq_state_reg_n_0_[0] ),
        .I2(latched_branch_reg_n_0),
        .I3(latched_store_reg_n_0),
        .O(current_pc[0]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[10]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[10] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[10] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[10]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[10]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[11]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[11] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[11] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[11]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[11]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[12]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[12] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[12] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[12]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[12]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[13]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[13] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[13] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[13]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[13]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[14]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[14] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[14] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[14]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[14]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[15]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[15] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[15] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[15]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[15]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[16]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[16] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[16] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[16]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[16]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[17]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[17] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[17] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[17]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[17]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[18]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[18] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[18] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[18]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[18]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[19]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[19] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[19] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[19]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[19]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[1]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[1] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[1] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[1]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[1]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[20]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[20] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[20] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[20]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[20]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[21]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[21] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[21] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[21]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[21]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[22]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[22] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[22] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[22]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[22]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[23]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[23] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[23] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[23]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[23]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[24]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[24] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[24] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[24]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[24]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[25]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[25] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[25] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[25]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[25]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[26]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[26] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[26] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[26]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[26]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[27]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[27] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[27] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[27]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[27]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[28]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[28] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[28] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[28]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[28]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[29]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[29] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[29] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[29]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[29]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[2]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[2] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[2] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[2]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[2]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[30]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[30] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[30] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[30]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[30]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[31]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[31] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[31] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[31]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_pc[31]_i_2 
       (.I0(latched_branch_reg_n_0),
        .I1(latched_store_reg_n_0),
        .O(\reg_pc[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \reg_pc[31]_i_3 
       (.I0(latched_store_reg_n_0),
        .I1(latched_branch_reg_n_0),
        .I2(\irq_state_reg_n_0_[0] ),
        .O(\reg_pc[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[3]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[3] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[3] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[3]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[3]));
  LUT5 #(
    .INIT(32'hB8F3B8F0)) 
    \reg_pc[4]_i_1 
       (.I0(\reg_pc[4]_i_2_n_0 ),
        .I1(latched_branch_reg_n_0),
        .I2(\reg_next_pc_reg_n_0_[4] ),
        .I3(latched_store_reg_n_0),
        .I4(\irq_state_reg_n_0_[0] ),
        .O(current_pc[4]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_pc[4]_i_2 
       (.I0(alu_out_q[4]),
        .I1(latched_stalu_reg_n_0),
        .I2(\reg_out_reg_n_0_[4] ),
        .O(\reg_pc[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[5]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[5] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[5] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[5]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[5]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[6]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[6] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[6] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[6]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[6]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[7]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[7] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[7] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[7]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[7]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[8]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[8] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[8] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[8]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[8]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \reg_pc[9]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[9] ),
        .I1(\reg_pc[31]_i_2_n_0 ),
        .I2(\reg_out_reg_n_0_[9] ),
        .I3(latched_stalu_reg_n_0),
        .I4(alu_out_q[9]),
        .I5(\reg_pc[31]_i_3_n_0 ),
        .O(current_pc[9]));
  FDRE \reg_pc_reg[0] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[0]),
        .Q(\reg_pc_reg_n_0_[0] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[10] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[10]),
        .Q(\reg_pc_reg_n_0_[10] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[11] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[11]),
        .Q(\reg_pc_reg_n_0_[11] ),
        .R(clear_prefetched_high_word2));
  FDSE \reg_pc_reg[12] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[12]),
        .Q(\reg_pc_reg_n_0_[12] ),
        .S(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[13] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[13]),
        .Q(\reg_pc_reg_n_0_[13] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[14] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[14]),
        .Q(\reg_pc_reg_n_0_[14] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[15] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[15]),
        .Q(\reg_pc_reg_n_0_[15] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[16] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[16]),
        .Q(\reg_pc_reg_n_0_[16] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[17] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[17]),
        .Q(\reg_pc_reg_n_0_[17] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[18] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[18]),
        .Q(\reg_pc_reg_n_0_[18] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[19] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[19]),
        .Q(\reg_pc_reg_n_0_[19] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[1] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[1]),
        .Q(\reg_pc_reg_n_0_[1] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[20] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[20]),
        .Q(\reg_pc_reg_n_0_[20] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[21] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[21]),
        .Q(\reg_pc_reg_n_0_[21] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[22] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[22]),
        .Q(\reg_pc_reg_n_0_[22] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[23] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[23]),
        .Q(\reg_pc_reg_n_0_[23] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[24] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[24]),
        .Q(\reg_pc_reg_n_0_[24] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[25] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[25]),
        .Q(\reg_pc_reg_n_0_[25] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[26] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[26]),
        .Q(\reg_pc_reg_n_0_[26] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[27] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[27]),
        .Q(\reg_pc_reg_n_0_[27] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[28] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[28]),
        .Q(\reg_pc_reg_n_0_[28] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[29] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[29]),
        .Q(\reg_pc_reg_n_0_[29] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[2] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[2]),
        .Q(\reg_pc_reg_n_0_[2] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[30] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[30]),
        .Q(\reg_pc_reg_n_0_[30] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[31] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[31]),
        .Q(\reg_pc_reg_n_0_[31] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[3] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[3]),
        .Q(\reg_pc_reg_n_0_[3] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[4] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[4]),
        .Q(\reg_pc_reg_n_0_[4] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[5] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[5]),
        .Q(\reg_pc_reg_n_0_[5] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[6] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[6]),
        .Q(\reg_pc_reg_n_0_[6] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[7] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[7]),
        .Q(\reg_pc_reg_n_0_[7] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[8] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[8]),
        .Q(\reg_pc_reg_n_0_[8] ),
        .R(clear_prefetched_high_word2));
  FDRE \reg_pc_reg[9] 
       (.C(clk),
        .CE(\cpu_state_reg_n_0_[6] ),
        .D(current_pc[9]),
        .Q(\reg_pc_reg_n_0_[9] ),
        .R(clear_prefetched_high_word2));
  LUT5 #(
    .INIT(32'hF3331111)) 
    \timer[0]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg_n_0_[0] ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[0]_i_1_n_0 ),
        .O(\timer[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[10]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[12]_i_2_n_6 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[10]_i_1_n_0 ),
        .O(\timer[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[11]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[12]_i_2_n_5 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[11]_i_1_n_0 ),
        .O(\timer[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[12]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[12]_i_2_n_4 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[12]_i_1_n_0 ),
        .O(\timer[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_3 
       (.I0(\timer_reg_n_0_[12] ),
        .O(\timer[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_4 
       (.I0(\timer_reg_n_0_[11] ),
        .O(\timer[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_5 
       (.I0(\timer_reg_n_0_[10] ),
        .O(\timer[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_6 
       (.I0(\timer_reg_n_0_[9] ),
        .O(\timer[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[13]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[16]_i_2_n_7 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[13]_i_1_n_0 ),
        .O(\timer[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[14]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[16]_i_2_n_6 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[14]_i_1_n_0 ),
        .O(\timer[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[15]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[16]_i_2_n_5 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[15]_i_1_n_0 ),
        .O(\timer[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[16]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[16]_i_2_n_4 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[16]_i_1_n_0 ),
        .O(\timer[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_3 
       (.I0(\timer_reg_n_0_[16] ),
        .O(\timer[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_4 
       (.I0(\timer_reg_n_0_[15] ),
        .O(\timer[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_5 
       (.I0(\timer_reg_n_0_[14] ),
        .O(\timer[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_6 
       (.I0(\timer_reg_n_0_[13] ),
        .O(\timer[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[17]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[20]_i_2_n_7 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[17]_i_1_n_0 ),
        .O(\timer[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[18]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[20]_i_2_n_6 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[18]_i_1_n_0 ),
        .O(\timer[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[19]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[20]_i_2_n_5 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[19]_i_1_n_0 ),
        .O(\timer[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[1]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[4]_i_2_n_7 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[1]_i_1_n_0 ),
        .O(\timer[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[20]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[20]_i_2_n_4 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[20]_i_1_n_0 ),
        .O(\timer[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_3 
       (.I0(\timer_reg_n_0_[20] ),
        .O(\timer[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_4 
       (.I0(\timer_reg_n_0_[19] ),
        .O(\timer[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_5 
       (.I0(\timer_reg_n_0_[18] ),
        .O(\timer[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_6 
       (.I0(\timer_reg_n_0_[17] ),
        .O(\timer[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[21]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[24]_i_2_n_7 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[21]_i_1_n_0 ),
        .O(\timer[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[22]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[24]_i_2_n_6 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[22]_i_1_n_0 ),
        .O(\timer[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[23]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[24]_i_2_n_5 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[23]_i_1_n_0 ),
        .O(\timer[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[24]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[24]_i_2_n_4 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[24]_i_1_n_0 ),
        .O(\timer[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_3 
       (.I0(\timer_reg_n_0_[24] ),
        .O(\timer[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_4 
       (.I0(\timer_reg_n_0_[23] ),
        .O(\timer[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_5 
       (.I0(\timer_reg_n_0_[22] ),
        .O(\timer[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_6 
       (.I0(\timer_reg_n_0_[21] ),
        .O(\timer[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[25]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[28]_i_2_n_7 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[25]_i_1_n_0 ),
        .O(\timer[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[26]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[28]_i_2_n_6 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[26]_i_1_n_0 ),
        .O(\timer[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[27]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[28]_i_2_n_5 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[27]_i_1_n_0 ),
        .O(\timer[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[28]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[28]_i_2_n_4 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[28]_i_1_n_0 ),
        .O(\timer[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_3 
       (.I0(\timer_reg_n_0_[28] ),
        .O(\timer[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_4 
       (.I0(\timer_reg_n_0_[27] ),
        .O(\timer[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_5 
       (.I0(\timer_reg_n_0_[26] ),
        .O(\timer[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_6 
       (.I0(\timer_reg_n_0_[25] ),
        .O(\timer[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[29]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[31]_i_7_n_7 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[29]_i_1_n_0 ),
        .O(\timer[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[2]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[4]_i_2_n_6 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[2]_i_1_n_0 ),
        .O(\timer[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8F800F0)) 
    \timer[30]_i_1 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(instr_timer),
        .I2(\timer_reg[31]_i_7_n_6 ),
        .I3(\timer[31]_i_6_n_0 ),
        .I4(\irq_mask[30]_i_1_n_0 ),
        .O(\timer[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDDD)) 
    \timer[31]_i_1 
       (.I0(\timer[31]_i_3_n_0 ),
        .I1(\timer[31]_i_4_n_0 ),
        .I2(\cpu_state_reg[5]_rep_n_0 ),
        .I3(instr_timer),
        .I4(\timer_reg_n_0_[0] ),
        .I5(\timer[31]_i_5_n_0 ),
        .O(timer));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer[31]_i_10 
       (.I0(\timer_reg_n_0_[26] ),
        .I1(\timer_reg_n_0_[27] ),
        .I2(\timer_reg_n_0_[22] ),
        .I3(\timer_reg_n_0_[30] ),
        .O(\timer[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer[31]_i_11 
       (.I0(\timer_reg_n_0_[14] ),
        .I1(\timer_reg_n_0_[15] ),
        .I2(\timer_reg_n_0_[12] ),
        .I3(\timer_reg_n_0_[13] ),
        .O(\timer[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \timer[31]_i_12 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(instr_timer),
        .O(\timer[31]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_13 
       (.I0(\timer_reg_n_0_[31] ),
        .O(\timer[31]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_14 
       (.I0(\timer_reg_n_0_[30] ),
        .O(\timer[31]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_15 
       (.I0(\timer_reg_n_0_[29] ),
        .O(\timer[31]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[31]_i_2 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[31]_i_7_n_5 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[31]_i_2_n_0 ),
        .O(\timer[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \timer[31]_i_3 
       (.I0(\timer[31]_i_8_n_0 ),
        .I1(\timer[31]_i_9_n_0 ),
        .I2(\timer[31]_i_10_n_0 ),
        .I3(\timer_reg_n_0_[19] ),
        .I4(\timer_reg_n_0_[16] ),
        .I5(\timer_reg_n_0_[21] ),
        .O(\timer[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timer[31]_i_4 
       (.I0(\timer_reg_n_0_[9] ),
        .I1(\timer_reg_n_0_[8] ),
        .I2(\timer_reg_n_0_[11] ),
        .I3(\timer_reg_n_0_[10] ),
        .I4(\timer[31]_i_11_n_0 ),
        .O(\timer[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \timer[31]_i_5 
       (.I0(\timer_reg_n_0_[5] ),
        .I1(\timer_reg_n_0_[4] ),
        .I2(\timer_reg_n_0_[7] ),
        .I3(\timer_reg_n_0_[6] ),
        .I4(\timer_reg_n_0_[2] ),
        .I5(\timer_reg_n_0_[3] ),
        .O(\timer[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \timer[31]_i_6 
       (.I0(\cpu_state[1]_i_3_n_0 ),
        .I1(\timer[31]_i_12_n_0 ),
        .I2(\cached_ascii_instr[54]_i_2_n_0 ),
        .I3(instr_retirq),
        .I4(instr_maskirq),
        .I5(\dbg_rs1val[31]_i_2_n_0 ),
        .O(\timer[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[31]_i_8 
       (.I0(\timer_reg_n_0_[28] ),
        .I1(\timer_reg_n_0_[29] ),
        .I2(\timer_reg_n_0_[31] ),
        .I3(\timer_reg_n_0_[24] ),
        .I4(\timer_reg_n_0_[1] ),
        .I5(\timer_reg_n_0_[25] ),
        .O(\timer[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer[31]_i_9 
       (.I0(\timer_reg_n_0_[17] ),
        .I1(\timer_reg_n_0_[20] ),
        .I2(\timer_reg_n_0_[18] ),
        .I3(\timer_reg_n_0_[23] ),
        .O(\timer[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[3]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[4]_i_2_n_5 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[3]_i_1_n_0 ),
        .O(\timer[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[4]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[4]_i_2_n_4 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[4]_i_1_n_0 ),
        .O(\timer[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_3 
       (.I0(\timer_reg_n_0_[4] ),
        .O(\timer[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_4 
       (.I0(\timer_reg_n_0_[3] ),
        .O(\timer[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_5 
       (.I0(\timer_reg_n_0_[2] ),
        .O(\timer[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_6 
       (.I0(\timer_reg_n_0_[1] ),
        .O(\timer[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[5]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[8]_i_2_n_7 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[5]_i_1_n_0 ),
        .O(\timer[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8F800F0)) 
    \timer[6]_i_1 
       (.I0(\cpu_state_reg[5]_rep_n_0 ),
        .I1(instr_timer),
        .I2(\timer_reg[8]_i_2_n_6 ),
        .I3(\timer[31]_i_6_n_0 ),
        .I4(\irq_mask[6]_i_1_n_0 ),
        .O(\timer[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[7]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[8]_i_2_n_5 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[7]_i_1_n_0 ),
        .O(\timer[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[8]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[8]_i_2_n_4 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[8]_i_1_n_0 ),
        .O(\timer[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_3 
       (.I0(\timer_reg_n_0_[8] ),
        .O(\timer[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_4 
       (.I0(\timer_reg_n_0_[7] ),
        .O(\timer[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_5 
       (.I0(\timer_reg_n_0_[6] ),
        .O(\timer[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_6 
       (.I0(\timer_reg_n_0_[5] ),
        .O(\timer[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFCCC4444)) 
    \timer[9]_i_1 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer_reg[12]_i_2_n_7 ),
        .I2(instr_timer),
        .I3(\cpu_state_reg[5]_rep_n_0 ),
        .I4(\irq_mask[9]_i_1_n_0 ),
        .O(\timer[9]_i_1_n_0 ));
  FDRE \timer_reg[0] 
       (.C(clk),
        .CE(timer),
        .D(\timer[0]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[0] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[10] 
       (.C(clk),
        .CE(timer),
        .D(\timer[10]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[10] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[11] 
       (.C(clk),
        .CE(timer),
        .D(\timer[11]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[11] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[12] 
       (.C(clk),
        .CE(timer),
        .D(\timer[12]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[12] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \timer_reg[12]_i_2 
       (.CI(\timer_reg[8]_i_2_n_0 ),
        .CO({\timer_reg[12]_i_2_n_0 ,\timer_reg[12]_i_2_n_1 ,\timer_reg[12]_i_2_n_2 ,\timer_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\timer_reg_n_0_[12] ,\timer_reg_n_0_[11] ,\timer_reg_n_0_[10] ,\timer_reg_n_0_[9] }),
        .O({\timer_reg[12]_i_2_n_4 ,\timer_reg[12]_i_2_n_5 ,\timer_reg[12]_i_2_n_6 ,\timer_reg[12]_i_2_n_7 }),
        .S({\timer[12]_i_3_n_0 ,\timer[12]_i_4_n_0 ,\timer[12]_i_5_n_0 ,\timer[12]_i_6_n_0 }));
  FDRE \timer_reg[13] 
       (.C(clk),
        .CE(timer),
        .D(\timer[13]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[13] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[14] 
       (.C(clk),
        .CE(timer),
        .D(\timer[14]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[14] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[15] 
       (.C(clk),
        .CE(timer),
        .D(\timer[15]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[15] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[16] 
       (.C(clk),
        .CE(timer),
        .D(\timer[16]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[16] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \timer_reg[16]_i_2 
       (.CI(\timer_reg[12]_i_2_n_0 ),
        .CO({\timer_reg[16]_i_2_n_0 ,\timer_reg[16]_i_2_n_1 ,\timer_reg[16]_i_2_n_2 ,\timer_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\timer_reg_n_0_[16] ,\timer_reg_n_0_[15] ,\timer_reg_n_0_[14] ,\timer_reg_n_0_[13] }),
        .O({\timer_reg[16]_i_2_n_4 ,\timer_reg[16]_i_2_n_5 ,\timer_reg[16]_i_2_n_6 ,\timer_reg[16]_i_2_n_7 }),
        .S({\timer[16]_i_3_n_0 ,\timer[16]_i_4_n_0 ,\timer[16]_i_5_n_0 ,\timer[16]_i_6_n_0 }));
  FDRE \timer_reg[17] 
       (.C(clk),
        .CE(timer),
        .D(\timer[17]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[17] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[18] 
       (.C(clk),
        .CE(timer),
        .D(\timer[18]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[18] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[19] 
       (.C(clk),
        .CE(timer),
        .D(\timer[19]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[19] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[1] 
       (.C(clk),
        .CE(timer),
        .D(\timer[1]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[1] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[20] 
       (.C(clk),
        .CE(timer),
        .D(\timer[20]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[20] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \timer_reg[20]_i_2 
       (.CI(\timer_reg[16]_i_2_n_0 ),
        .CO({\timer_reg[20]_i_2_n_0 ,\timer_reg[20]_i_2_n_1 ,\timer_reg[20]_i_2_n_2 ,\timer_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\timer_reg_n_0_[20] ,\timer_reg_n_0_[19] ,\timer_reg_n_0_[18] ,\timer_reg_n_0_[17] }),
        .O({\timer_reg[20]_i_2_n_4 ,\timer_reg[20]_i_2_n_5 ,\timer_reg[20]_i_2_n_6 ,\timer_reg[20]_i_2_n_7 }),
        .S({\timer[20]_i_3_n_0 ,\timer[20]_i_4_n_0 ,\timer[20]_i_5_n_0 ,\timer[20]_i_6_n_0 }));
  FDRE \timer_reg[21] 
       (.C(clk),
        .CE(timer),
        .D(\timer[21]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[21] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[22] 
       (.C(clk),
        .CE(timer),
        .D(\timer[22]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[22] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[23] 
       (.C(clk),
        .CE(timer),
        .D(\timer[23]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[23] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[24] 
       (.C(clk),
        .CE(timer),
        .D(\timer[24]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[24] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \timer_reg[24]_i_2 
       (.CI(\timer_reg[20]_i_2_n_0 ),
        .CO({\timer_reg[24]_i_2_n_0 ,\timer_reg[24]_i_2_n_1 ,\timer_reg[24]_i_2_n_2 ,\timer_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\timer_reg_n_0_[24] ,\timer_reg_n_0_[23] ,\timer_reg_n_0_[22] ,\timer_reg_n_0_[21] }),
        .O({\timer_reg[24]_i_2_n_4 ,\timer_reg[24]_i_2_n_5 ,\timer_reg[24]_i_2_n_6 ,\timer_reg[24]_i_2_n_7 }),
        .S({\timer[24]_i_3_n_0 ,\timer[24]_i_4_n_0 ,\timer[24]_i_5_n_0 ,\timer[24]_i_6_n_0 }));
  FDRE \timer_reg[25] 
       (.C(clk),
        .CE(timer),
        .D(\timer[25]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[25] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[26] 
       (.C(clk),
        .CE(timer),
        .D(\timer[26]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[26] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[27] 
       (.C(clk),
        .CE(timer),
        .D(\timer[27]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[27] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[28] 
       (.C(clk),
        .CE(timer),
        .D(\timer[28]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[28] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \timer_reg[28]_i_2 
       (.CI(\timer_reg[24]_i_2_n_0 ),
        .CO({\timer_reg[28]_i_2_n_0 ,\timer_reg[28]_i_2_n_1 ,\timer_reg[28]_i_2_n_2 ,\timer_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\timer_reg_n_0_[28] ,\timer_reg_n_0_[27] ,\timer_reg_n_0_[26] ,\timer_reg_n_0_[25] }),
        .O({\timer_reg[28]_i_2_n_4 ,\timer_reg[28]_i_2_n_5 ,\timer_reg[28]_i_2_n_6 ,\timer_reg[28]_i_2_n_7 }),
        .S({\timer[28]_i_3_n_0 ,\timer[28]_i_4_n_0 ,\timer[28]_i_5_n_0 ,\timer[28]_i_6_n_0 }));
  FDRE \timer_reg[29] 
       (.C(clk),
        .CE(timer),
        .D(\timer[29]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[29] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[2] 
       (.C(clk),
        .CE(timer),
        .D(\timer[2]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[2] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[30] 
       (.C(clk),
        .CE(timer),
        .D(\timer[30]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[30] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[31] 
       (.C(clk),
        .CE(timer),
        .D(\timer[31]_i_2_n_0 ),
        .Q(\timer_reg_n_0_[31] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \timer_reg[31]_i_7 
       (.CI(\timer_reg[28]_i_2_n_0 ),
        .CO({\NLW_timer_reg[31]_i_7_CO_UNCONNECTED [3:2],\timer_reg[31]_i_7_n_2 ,\timer_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\timer_reg_n_0_[30] ,\timer_reg_n_0_[29] }),
        .O({\NLW_timer_reg[31]_i_7_O_UNCONNECTED [3],\timer_reg[31]_i_7_n_5 ,\timer_reg[31]_i_7_n_6 ,\timer_reg[31]_i_7_n_7 }),
        .S({1'b0,\timer[31]_i_13_n_0 ,\timer[31]_i_14_n_0 ,\timer[31]_i_15_n_0 }));
  FDRE \timer_reg[3] 
       (.C(clk),
        .CE(timer),
        .D(\timer[3]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[3] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[4] 
       (.C(clk),
        .CE(timer),
        .D(\timer[4]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[4] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \timer_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\timer_reg[4]_i_2_n_0 ,\timer_reg[4]_i_2_n_1 ,\timer_reg[4]_i_2_n_2 ,\timer_reg[4]_i_2_n_3 }),
        .CYINIT(\timer_reg_n_0_[0] ),
        .DI({\timer_reg_n_0_[4] ,\timer_reg_n_0_[3] ,\timer_reg_n_0_[2] ,\timer_reg_n_0_[1] }),
        .O({\timer_reg[4]_i_2_n_4 ,\timer_reg[4]_i_2_n_5 ,\timer_reg[4]_i_2_n_6 ,\timer_reg[4]_i_2_n_7 }),
        .S({\timer[4]_i_3_n_0 ,\timer[4]_i_4_n_0 ,\timer[4]_i_5_n_0 ,\timer[4]_i_6_n_0 }));
  FDRE \timer_reg[5] 
       (.C(clk),
        .CE(timer),
        .D(\timer[5]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[5] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[6] 
       (.C(clk),
        .CE(timer),
        .D(\timer[6]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[6] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[7] 
       (.C(clk),
        .CE(timer),
        .D(\timer[7]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[7] ),
        .R(clear_prefetched_high_word2));
  FDRE \timer_reg[8] 
       (.C(clk),
        .CE(timer),
        .D(\timer[8]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[8] ),
        .R(clear_prefetched_high_word2));
  CARRY4 \timer_reg[8]_i_2 
       (.CI(\timer_reg[4]_i_2_n_0 ),
        .CO({\timer_reg[8]_i_2_n_0 ,\timer_reg[8]_i_2_n_1 ,\timer_reg[8]_i_2_n_2 ,\timer_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\timer_reg_n_0_[8] ,\timer_reg_n_0_[7] ,\timer_reg_n_0_[6] ,\timer_reg_n_0_[5] }),
        .O({\timer_reg[8]_i_2_n_4 ,\timer_reg[8]_i_2_n_5 ,\timer_reg[8]_i_2_n_6 ,\timer_reg[8]_i_2_n_7 }),
        .S({\timer[8]_i_3_n_0 ,\timer[8]_i_4_n_0 ,\timer[8]_i_5_n_0 ,\timer[8]_i_6_n_0 }));
  FDRE \timer_reg[9] 
       (.C(clk),
        .CE(timer),
        .D(\timer[9]_i_1_n_0 ),
        .Q(\timer_reg_n_0_[9] ),
        .R(clear_prefetched_high_word2));
  LUT1 #(
    .INIT(2'h1)) 
    trap_i_1
       (.I0(resetn),
        .O(clear_prefetched_high_word2));
  FDRE trap_reg
       (.C(clk),
        .CE(1'b1),
        .D(\cpu_state_reg_n_0_[7] ),
        .Q(trap),
        .R(clear_prefetched_high_word2));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
