<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>MemCfg</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">MemCfg</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga57516d4b825e111820133a57e235a699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga57516d4b825e111820133a57e235a699">MEMCFG_SECT_TYPE_MASK</a>&#160;&#160;&#160;0xFF000000U</td></tr>
<tr class="separator:ga57516d4b825e111820133a57e235a699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69faeeb155b957ad139e3f11608bd2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga69faeeb155b957ad139e3f11608bd2f4">MEMCFG_SECT_TYPE_D</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga69faeeb155b957ad139e3f11608bd2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6192971eeea98b52e076528dc04db39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gac6192971eeea98b52e076528dc04db39">MEMCFG_SECT_TYPE_LS</a>&#160;&#160;&#160;0x01000000U</td></tr>
<tr class="separator:gac6192971eeea98b52e076528dc04db39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3572c6832b1ed76d76479a18e652df98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga3572c6832b1ed76d76479a18e652df98">MEMCFG_SECT_TYPE_GS</a>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="separator:ga3572c6832b1ed76d76479a18e652df98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b6b9bd10c8a91145524f4275a6d612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gaf6b6b9bd10c8a91145524f4275a6d612">MEMCFG_SECT_TYPE_MSG</a>&#160;&#160;&#160;0x03000000U</td></tr>
<tr class="separator:gaf6b6b9bd10c8a91145524f4275a6d612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf0eaad7546a507e379b3f06d3883b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga5bf0eaad7546a507e379b3f06d3883b7">MEMCFG_SECT_NUM_MASK</a>&#160;&#160;&#160;0x00FFFFFFU</td></tr>
<tr class="separator:ga5bf0eaad7546a507e379b3f06d3883b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986073aaa67e4f019d21fff75d0b128e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga986073aaa67e4f019d21fff75d0b128e">MEMCFG_XACCPROTX_M</a></td></tr>
<tr class="separator:ga986073aaa67e4f019d21fff75d0b128e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6069681be70b43c9aced0f5c7029d8b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga6069681be70b43c9aced0f5c7029d8b5">MEMCFG_XTEST_M</a>&#160;&#160;&#160;<a class="el" href="hw__memcfg_8h.html#a6da9930b3a78a65ea801a84ba315feec">MEMCFG_DXTEST_TEST_M0_M</a></td></tr>
<tr class="separator:ga6069681be70b43c9aced0f5c7029d8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae421e1777c39ff92af5896b3ff37aaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gae421e1777c39ff92af5896b3ff37aaf1">MEMCFG_NMVIOL_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="separator:gae421e1777c39ff92af5896b3ff37aaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68657b489302b169dab06c563241a4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga68657b489302b169dab06c563241a4d3">MEMCFG_MVIOL_MASK</a>&#160;&#160;&#160;0x0000F000U</td></tr>
<tr class="separator:ga68657b489302b169dab06c563241a4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3454e451fa65a25bcea608bc6ec87557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga3454e451fa65a25bcea608bc6ec87557">MEMCFG_MVIOL_SHIFT</a>&#160;&#160;&#160;12U</td></tr>
<tr class="separator:ga3454e451fa65a25bcea608bc6ec87557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00796be7d52702a2c66caaa9a5bb478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gaf00796be7d52702a2c66caaa9a5bb478">MEMCFG_SECT_M0</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaf00796be7d52702a2c66caaa9a5bb478"><td class="mdescLeft">&#160;</td><td class="mdescRight">M0 RAM.  <a href="#gaf00796be7d52702a2c66caaa9a5bb478">More...</a><br/></td></tr>
<tr class="separator:gaf00796be7d52702a2c66caaa9a5bb478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9c175e77727a6cf2eb7e9cfdc40ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga6f9c175e77727a6cf2eb7e9cfdc40ec7">MEMCFG_SECT_M1</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga6f9c175e77727a6cf2eb7e9cfdc40ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">M1 RAM.  <a href="#ga6f9c175e77727a6cf2eb7e9cfdc40ec7">More...</a><br/></td></tr>
<tr class="separator:ga6f9c175e77727a6cf2eb7e9cfdc40ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b293cd2ebc6df456f8e816135cac77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga58b293cd2ebc6df456f8e816135cac77">MEMCFG_SECT_D0</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga58b293cd2ebc6df456f8e816135cac77"><td class="mdescLeft">&#160;</td><td class="mdescRight">D0 RAM.  <a href="#ga58b293cd2ebc6df456f8e816135cac77">More...</a><br/></td></tr>
<tr class="separator:ga58b293cd2ebc6df456f8e816135cac77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43aa9e7d10e4e7b80641658932da22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gab43aa9e7d10e4e7b80641658932da22d">MEMCFG_SECT_D1</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gab43aa9e7d10e4e7b80641658932da22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">D1 RAM.  <a href="#gab43aa9e7d10e4e7b80641658932da22d">More...</a><br/></td></tr>
<tr class="separator:gab43aa9e7d10e4e7b80641658932da22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c476e3d90e342091cedfe5e3f152b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga2c476e3d90e342091cedfe5e3f152b50">MEMCFG_SECT_DX_ALL</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga2c476e3d90e342091cedfe5e3f152b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">All M and D RAM.  <a href="#ga2c476e3d90e342091cedfe5e3f152b50">More...</a><br/></td></tr>
<tr class="separator:ga2c476e3d90e342091cedfe5e3f152b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c40baef0e886aed27ff8a638b6b8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga56c40baef0e886aed27ff8a638b6b8eb">MEMCFG_SECT_LS0</a>&#160;&#160;&#160;0x01000001U</td></tr>
<tr class="memdesc:ga56c40baef0e886aed27ff8a638b6b8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">LS0 RAM.  <a href="#ga56c40baef0e886aed27ff8a638b6b8eb">More...</a><br/></td></tr>
<tr class="separator:ga56c40baef0e886aed27ff8a638b6b8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702d04dd63e81d73bebb34f38f05ed6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga702d04dd63e81d73bebb34f38f05ed6c">MEMCFG_SECT_LS1</a>&#160;&#160;&#160;0x01000002U</td></tr>
<tr class="memdesc:ga702d04dd63e81d73bebb34f38f05ed6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LS1 RAM.  <a href="#ga702d04dd63e81d73bebb34f38f05ed6c">More...</a><br/></td></tr>
<tr class="separator:ga702d04dd63e81d73bebb34f38f05ed6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910403ffd5d7baec01b4174c29a8b09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga910403ffd5d7baec01b4174c29a8b09b">MEMCFG_SECT_LS2</a>&#160;&#160;&#160;0x01000004U</td></tr>
<tr class="memdesc:ga910403ffd5d7baec01b4174c29a8b09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">LS2 RAM.  <a href="#ga910403ffd5d7baec01b4174c29a8b09b">More...</a><br/></td></tr>
<tr class="separator:ga910403ffd5d7baec01b4174c29a8b09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5432bb0972a307c7fde564f113b4d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gac5432bb0972a307c7fde564f113b4d33">MEMCFG_SECT_LS3</a>&#160;&#160;&#160;0x01000008U</td></tr>
<tr class="memdesc:gac5432bb0972a307c7fde564f113b4d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">LS3 RAM.  <a href="#gac5432bb0972a307c7fde564f113b4d33">More...</a><br/></td></tr>
<tr class="separator:gac5432bb0972a307c7fde564f113b4d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1aabf1dee1ddb63bf1ad33a2e42dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gaaf1aabf1dee1ddb63bf1ad33a2e42dbe">MEMCFG_SECT_LS4</a>&#160;&#160;&#160;0x01000010U</td></tr>
<tr class="memdesc:gaaf1aabf1dee1ddb63bf1ad33a2e42dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">LS4 RAM.  <a href="#gaaf1aabf1dee1ddb63bf1ad33a2e42dbe">More...</a><br/></td></tr>
<tr class="separator:gaaf1aabf1dee1ddb63bf1ad33a2e42dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e74b9b2bb8cdd8a428a402fd18abf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gab0e74b9b2bb8cdd8a428a402fd18abf7">MEMCFG_SECT_LS5</a>&#160;&#160;&#160;0x01000020U</td></tr>
<tr class="memdesc:gab0e74b9b2bb8cdd8a428a402fd18abf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">LS5 RAM.  <a href="#gab0e74b9b2bb8cdd8a428a402fd18abf7">More...</a><br/></td></tr>
<tr class="separator:gab0e74b9b2bb8cdd8a428a402fd18abf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15982f28fb784721f5acbdded80c427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gac15982f28fb784721f5acbdded80c427">MEMCFG_SECT_LSX_ALL</a>&#160;&#160;&#160;0x0100003FU</td></tr>
<tr class="memdesc:gac15982f28fb784721f5acbdded80c427"><td class="mdescLeft">&#160;</td><td class="mdescRight">All LS RAM.  <a href="#gac15982f28fb784721f5acbdded80c427">More...</a><br/></td></tr>
<tr class="separator:gac15982f28fb784721f5acbdded80c427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7110897de3bf5f933931cfd17cdfe944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga7110897de3bf5f933931cfd17cdfe944">MEMCFG_SECT_GS0</a>&#160;&#160;&#160;0x02000001U</td></tr>
<tr class="memdesc:ga7110897de3bf5f933931cfd17cdfe944"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS0 RAM.  <a href="#ga7110897de3bf5f933931cfd17cdfe944">More...</a><br/></td></tr>
<tr class="separator:ga7110897de3bf5f933931cfd17cdfe944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc88380fb82a87d8eabc197fbe4b7c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gaefc88380fb82a87d8eabc197fbe4b7c0">MEMCFG_SECT_GS1</a>&#160;&#160;&#160;0x02000002U</td></tr>
<tr class="memdesc:gaefc88380fb82a87d8eabc197fbe4b7c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS1 RAM.  <a href="#gaefc88380fb82a87d8eabc197fbe4b7c0">More...</a><br/></td></tr>
<tr class="separator:gaefc88380fb82a87d8eabc197fbe4b7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51da7c7d3d15df0d65de2c953538cf76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga51da7c7d3d15df0d65de2c953538cf76">MEMCFG_SECT_GS2</a>&#160;&#160;&#160;0x02000004U</td></tr>
<tr class="memdesc:ga51da7c7d3d15df0d65de2c953538cf76"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS2 RAM.  <a href="#ga51da7c7d3d15df0d65de2c953538cf76">More...</a><br/></td></tr>
<tr class="separator:ga51da7c7d3d15df0d65de2c953538cf76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9e04fb39ea9d46fd31bb75f5ef4e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga5f9e04fb39ea9d46fd31bb75f5ef4e30">MEMCFG_SECT_GS3</a>&#160;&#160;&#160;0x02000008U</td></tr>
<tr class="memdesc:ga5f9e04fb39ea9d46fd31bb75f5ef4e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS3 RAM.  <a href="#ga5f9e04fb39ea9d46fd31bb75f5ef4e30">More...</a><br/></td></tr>
<tr class="separator:ga5f9e04fb39ea9d46fd31bb75f5ef4e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b34f23a949d400b2a7ceb1c6f360b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga7b34f23a949d400b2a7ceb1c6f360b5d">MEMCFG_SECT_GS4</a>&#160;&#160;&#160;0x02000010U</td></tr>
<tr class="memdesc:ga7b34f23a949d400b2a7ceb1c6f360b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS4 RAM.  <a href="#ga7b34f23a949d400b2a7ceb1c6f360b5d">More...</a><br/></td></tr>
<tr class="separator:ga7b34f23a949d400b2a7ceb1c6f360b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2df5c1a089aee924ad9f017df18a8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gac2df5c1a089aee924ad9f017df18a8e1">MEMCFG_SECT_GS5</a>&#160;&#160;&#160;0x02000020U</td></tr>
<tr class="memdesc:gac2df5c1a089aee924ad9f017df18a8e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS5 RAM.  <a href="#gac2df5c1a089aee924ad9f017df18a8e1">More...</a><br/></td></tr>
<tr class="separator:gac2df5c1a089aee924ad9f017df18a8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2ceb58a001d60a19268743f5478357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga1b2ceb58a001d60a19268743f5478357">MEMCFG_SECT_GS6</a>&#160;&#160;&#160;0x02000040U</td></tr>
<tr class="memdesc:ga1b2ceb58a001d60a19268743f5478357"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS6 RAM.  <a href="#ga1b2ceb58a001d60a19268743f5478357">More...</a><br/></td></tr>
<tr class="separator:ga1b2ceb58a001d60a19268743f5478357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bbf5ad648758ebdc0062b4ec4f6ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gab3bbf5ad648758ebdc0062b4ec4f6ff6">MEMCFG_SECT_GS7</a>&#160;&#160;&#160;0x02000080U</td></tr>
<tr class="memdesc:gab3bbf5ad648758ebdc0062b4ec4f6ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS7 RAM.  <a href="#gab3bbf5ad648758ebdc0062b4ec4f6ff6">More...</a><br/></td></tr>
<tr class="separator:gab3bbf5ad648758ebdc0062b4ec4f6ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328d1d71da222ebaf18c36c543f995ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga328d1d71da222ebaf18c36c543f995ec">MEMCFG_SECT_GS8</a>&#160;&#160;&#160;0x02000100U</td></tr>
<tr class="memdesc:ga328d1d71da222ebaf18c36c543f995ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS8 RAM.  <a href="#ga328d1d71da222ebaf18c36c543f995ec">More...</a><br/></td></tr>
<tr class="separator:ga328d1d71da222ebaf18c36c543f995ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e1b5c74128e1f3ee805adae703886b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gac8e1b5c74128e1f3ee805adae703886b">MEMCFG_SECT_GS9</a>&#160;&#160;&#160;0x02000200U</td></tr>
<tr class="memdesc:gac8e1b5c74128e1f3ee805adae703886b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS9 RAM.  <a href="#gac8e1b5c74128e1f3ee805adae703886b">More...</a><br/></td></tr>
<tr class="separator:gac8e1b5c74128e1f3ee805adae703886b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e58c536378ddef2abef1576221094d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga61e58c536378ddef2abef1576221094d">MEMCFG_SECT_GS10</a>&#160;&#160;&#160;0x02000400U</td></tr>
<tr class="memdesc:ga61e58c536378ddef2abef1576221094d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS10 RAM.  <a href="#ga61e58c536378ddef2abef1576221094d">More...</a><br/></td></tr>
<tr class="separator:ga61e58c536378ddef2abef1576221094d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783da5c1b013c4eb73f407cc20497b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga783da5c1b013c4eb73f407cc20497b6b">MEMCFG_SECT_GS11</a>&#160;&#160;&#160;0x02000800U</td></tr>
<tr class="memdesc:ga783da5c1b013c4eb73f407cc20497b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS11 RAM.  <a href="#ga783da5c1b013c4eb73f407cc20497b6b">More...</a><br/></td></tr>
<tr class="separator:ga783da5c1b013c4eb73f407cc20497b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55200438bdb94d26856d0adad4a927e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gae55200438bdb94d26856d0adad4a927e">MEMCFG_SECT_GS12</a>&#160;&#160;&#160;0x02001000U</td></tr>
<tr class="memdesc:gae55200438bdb94d26856d0adad4a927e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS12 RAM.  <a href="#gae55200438bdb94d26856d0adad4a927e">More...</a><br/></td></tr>
<tr class="separator:gae55200438bdb94d26856d0adad4a927e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33aead27f3fb57c3d181c781c0c9d58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga33aead27f3fb57c3d181c781c0c9d58e">MEMCFG_SECT_GS13</a>&#160;&#160;&#160;0x02002000U</td></tr>
<tr class="memdesc:ga33aead27f3fb57c3d181c781c0c9d58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS13 RAM.  <a href="#ga33aead27f3fb57c3d181c781c0c9d58e">More...</a><br/></td></tr>
<tr class="separator:ga33aead27f3fb57c3d181c781c0c9d58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c5b0382908d47bcf31fd1bbf23ed7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga12c5b0382908d47bcf31fd1bbf23ed7f">MEMCFG_SECT_GS14</a>&#160;&#160;&#160;0x02004000U</td></tr>
<tr class="memdesc:ga12c5b0382908d47bcf31fd1bbf23ed7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS14 RAM.  <a href="#ga12c5b0382908d47bcf31fd1bbf23ed7f">More...</a><br/></td></tr>
<tr class="separator:ga12c5b0382908d47bcf31fd1bbf23ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cdb56879a5e2f569d3ca3b3360c935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga66cdb56879a5e2f569d3ca3b3360c935">MEMCFG_SECT_GS15</a>&#160;&#160;&#160;0x02008000U</td></tr>
<tr class="memdesc:ga66cdb56879a5e2f569d3ca3b3360c935"><td class="mdescLeft">&#160;</td><td class="mdescRight">GS15 RAM.  <a href="#ga66cdb56879a5e2f569d3ca3b3360c935">More...</a><br/></td></tr>
<tr class="separator:ga66cdb56879a5e2f569d3ca3b3360c935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04dfeecebd5f6230c6f910bc50852957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga04dfeecebd5f6230c6f910bc50852957">MEMCFG_SECT_GSX_ALL</a>&#160;&#160;&#160;0x0200FFFFU</td></tr>
<tr class="memdesc:ga04dfeecebd5f6230c6f910bc50852957"><td class="mdescLeft">&#160;</td><td class="mdescRight">All GS RAM.  <a href="#ga04dfeecebd5f6230c6f910bc50852957">More...</a><br/></td></tr>
<tr class="separator:ga04dfeecebd5f6230c6f910bc50852957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2a770f5bcd5b227b9763e1bbdf2ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gaad2a770f5bcd5b227b9763e1bbdf2ad7">MEMCFG_SECT_MSGCPUTOCPU</a>&#160;&#160;&#160;0x03000001U</td></tr>
<tr class="memdesc:gaad2a770f5bcd5b227b9763e1bbdf2ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-to-CPU message RAM.  <a href="#gaad2a770f5bcd5b227b9763e1bbdf2ad7">More...</a><br/></td></tr>
<tr class="separator:gaad2a770f5bcd5b227b9763e1bbdf2ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82378673e3aa4c88cea5286f8b5d9f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga82378673e3aa4c88cea5286f8b5d9f06">MEMCFG_SECT_MSGCPUTOCLA1</a>&#160;&#160;&#160;0x03000002U</td></tr>
<tr class="memdesc:ga82378673e3aa4c88cea5286f8b5d9f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-to-CLA1 message RAM.  <a href="#ga82378673e3aa4c88cea5286f8b5d9f06">More...</a><br/></td></tr>
<tr class="separator:ga82378673e3aa4c88cea5286f8b5d9f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96128287cb3d8d725320d40358a31d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga96128287cb3d8d725320d40358a31d4a">MEMCFG_SECT_MSGCLA1TOCPU</a>&#160;&#160;&#160;0x03000004U</td></tr>
<tr class="memdesc:ga96128287cb3d8d725320d40358a31d4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLA1-to-CPU message RAM.  <a href="#ga96128287cb3d8d725320d40358a31d4a">More...</a><br/></td></tr>
<tr class="separator:ga96128287cb3d8d725320d40358a31d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77248c38e2587b3d87dcaccfacf09be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga77248c38e2587b3d87dcaccfacf09be7">MEMCFG_SECT_MSGX_ALL</a>&#160;&#160;&#160;0x03000007U</td></tr>
<tr class="memdesc:ga77248c38e2587b3d87dcaccfacf09be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">All message RAM.  <a href="#ga77248c38e2587b3d87dcaccfacf09be7">More...</a><br/></td></tr>
<tr class="separator:ga77248c38e2587b3d87dcaccfacf09be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5705d05c74a6942e33ae3842b85f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga7d5705d05c74a6942e33ae3842b85f28">MEMCFG_SECT_ALL</a>&#160;&#160;&#160;0xFFFFFFFFU</td></tr>
<tr class="memdesc:ga7d5705d05c74a6942e33ae3842b85f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">All configurable RAM.  <a href="#ga7d5705d05c74a6942e33ae3842b85f28">More...</a><br/></td></tr>
<tr class="separator:ga7d5705d05c74a6942e33ae3842b85f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8ea08c6b1a8d97c786d93d12bf9d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga3d8ea08c6b1a8d97c786d93d12bf9d0b">MEMCFG_PROT_ALLOWCPUFETCH</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:ga3d8ea08c6b1a8d97c786d93d12bf9d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU fetch allowed.  <a href="#ga3d8ea08c6b1a8d97c786d93d12bf9d0b">More...</a><br/></td></tr>
<tr class="separator:ga3d8ea08c6b1a8d97c786d93d12bf9d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55f87f10675ed4b3c204039377784ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gab55f87f10675ed4b3c204039377784ce">MEMCFG_PROT_BLOCKCPUFETCH</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gab55f87f10675ed4b3c204039377784ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU fetch blocked.  <a href="#gab55f87f10675ed4b3c204039377784ce">More...</a><br/></td></tr>
<tr class="separator:gab55f87f10675ed4b3c204039377784ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3bc8f6fd1025f56151ef512298499f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga3f3bc8f6fd1025f56151ef512298499f">MEMCFG_PROT_ALLOWCPUWRITE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:ga3f3bc8f6fd1025f56151ef512298499f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU write allowed.  <a href="#ga3f3bc8f6fd1025f56151ef512298499f">More...</a><br/></td></tr>
<tr class="separator:ga3f3bc8f6fd1025f56151ef512298499f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad029e5f6be9b34ef40dd29704f1f9963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gad029e5f6be9b34ef40dd29704f1f9963">MEMCFG_PROT_BLOCKCPUWRITE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gad029e5f6be9b34ef40dd29704f1f9963"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU write blocked.  <a href="#gad029e5f6be9b34ef40dd29704f1f9963">More...</a><br/></td></tr>
<tr class="separator:gad029e5f6be9b34ef40dd29704f1f9963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a57f7635ded799b9b2c70f633f0b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga46a57f7635ded799b9b2c70f633f0b46">MEMCFG_PROT_ALLOWDMAWRITE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:ga46a57f7635ded799b9b2c70f633f0b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA write allowed (GSxRAM)  <a href="#ga46a57f7635ded799b9b2c70f633f0b46">More...</a><br/></td></tr>
<tr class="separator:ga46a57f7635ded799b9b2c70f633f0b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779015aeef76019107ffac991e267e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga779015aeef76019107ffac991e267e0b">MEMCFG_PROT_BLOCKDMAWRITE</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga779015aeef76019107ffac991e267e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA write blocked (GSxRAM)  <a href="#ga779015aeef76019107ffac991e267e0b">More...</a><br/></td></tr>
<tr class="separator:ga779015aeef76019107ffac991e267e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c2e65bb7d4d9cf1770f82e87abbf2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gae0c2e65bb7d4d9cf1770f82e87abbf2f">MEMCFG_NMVIOL_CPUREAD</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gae0c2e65bb7d4d9cf1770f82e87abbf2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-master CPU read access.  <a href="#gae0c2e65bb7d4d9cf1770f82e87abbf2f">More...</a><br/></td></tr>
<tr class="separator:gae0c2e65bb7d4d9cf1770f82e87abbf2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381fa11322fec3dde8b7ed6b20cd189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga4381fa11322fec3dde8b7ed6b20cd189">MEMCFG_NMVIOL_CPUWRITE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga4381fa11322fec3dde8b7ed6b20cd189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-master CPU write access.  <a href="#ga4381fa11322fec3dde8b7ed6b20cd189">More...</a><br/></td></tr>
<tr class="separator:ga4381fa11322fec3dde8b7ed6b20cd189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925245994527b9420bf0312bb161551d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga925245994527b9420bf0312bb161551d">MEMCFG_NMVIOL_CPUFETCH</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga925245994527b9420bf0312bb161551d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-master CPU fetch access.  <a href="#ga925245994527b9420bf0312bb161551d">More...</a><br/></td></tr>
<tr class="separator:ga925245994527b9420bf0312bb161551d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c6f9a69315703ee9195780a9c15a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga33c6f9a69315703ee9195780a9c15a64">MEMCFG_NMVIOL_DMAWRITE</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga33c6f9a69315703ee9195780a9c15a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-master DMA write access.  <a href="#ga33c6f9a69315703ee9195780a9c15a64">More...</a><br/></td></tr>
<tr class="separator:ga33c6f9a69315703ee9195780a9c15a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100d059b715e0682dffae83b2a556a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga100d059b715e0682dffae83b2a556a13">MEMCFG_NMVIOL_CLA1READ</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga100d059b715e0682dffae83b2a556a13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-master CLA1 read access.  <a href="#ga100d059b715e0682dffae83b2a556a13">More...</a><br/></td></tr>
<tr class="separator:ga100d059b715e0682dffae83b2a556a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8edf5abcc4124c0a34fd71f6aaf881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga8f8edf5abcc4124c0a34fd71f6aaf881">MEMCFG_NMVIOL_CLA1WRITE</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga8f8edf5abcc4124c0a34fd71f6aaf881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-master CLA1 write access.  <a href="#ga8f8edf5abcc4124c0a34fd71f6aaf881">More...</a><br/></td></tr>
<tr class="separator:ga8f8edf5abcc4124c0a34fd71f6aaf881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb3c1574c0b755817f4e0b66065b0d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga3bb3c1574c0b755817f4e0b66065b0d6">MEMCFG_NMVIOL_CLA1FETCH</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga3bb3c1574c0b755817f4e0b66065b0d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-master CLA1 fetch access.  <a href="#ga3bb3c1574c0b755817f4e0b66065b0d6">More...</a><br/></td></tr>
<tr class="separator:ga3bb3c1574c0b755817f4e0b66065b0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d218b1f86826f14d78677a55ac5bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga22d218b1f86826f14d78677a55ac5bbf">MEMCFG_MVIOL_CPUFETCH</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:ga22d218b1f86826f14d78677a55ac5bbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master CPU fetch access.  <a href="#ga22d218b1f86826f14d78677a55ac5bbf">More...</a><br/></td></tr>
<tr class="separator:ga22d218b1f86826f14d78677a55ac5bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb35f541cdedccdd7ab595d0635ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gadddb35f541cdedccdd7ab595d0635ee7">MEMCFG_MVIOL_CPUWRITE</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="memdesc:gadddb35f541cdedccdd7ab595d0635ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master CPU write access.  <a href="#gadddb35f541cdedccdd7ab595d0635ee7">More...</a><br/></td></tr>
<tr class="separator:gadddb35f541cdedccdd7ab595d0635ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5079bae2a10efff851c81f0133cf1727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga5079bae2a10efff851c81f0133cf1727">MEMCFG_MVIOL_DMAWRITE</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memdesc:ga5079bae2a10efff851c81f0133cf1727"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master DMA write access.  <a href="#ga5079bae2a10efff851c81f0133cf1727">More...</a><br/></td></tr>
<tr class="separator:ga5079bae2a10efff851c81f0133cf1727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89d92f5414c77aeae3dd1a8a8bdb58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gac89d92f5414c77aeae3dd1a8a8bdb58d">MEMCFG_CERR_CPUREAD</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memdesc:gac89d92f5414c77aeae3dd1a8a8bdb58d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Correctable CPU read error.  <a href="#gac89d92f5414c77aeae3dd1a8a8bdb58d">More...</a><br/></td></tr>
<tr class="separator:gac89d92f5414c77aeae3dd1a8a8bdb58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215937a7f7195b799bc8b8d9911b23ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga215937a7f7195b799bc8b8d9911b23ad">MEMCFG_CERR_DMAREAD</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="memdesc:ga215937a7f7195b799bc8b8d9911b23ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Correctable DMA read error.  <a href="#ga215937a7f7195b799bc8b8d9911b23ad">More...</a><br/></td></tr>
<tr class="separator:ga215937a7f7195b799bc8b8d9911b23ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0acb4df38af550984bfb1ed773fe6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gad0acb4df38af550984bfb1ed773fe6fe">MEMCFG_CERR_CLA1READ</a>&#160;&#160;&#160;0x0004U</td></tr>
<tr class="memdesc:gad0acb4df38af550984bfb1ed773fe6fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Correctable CLA1 read error.  <a href="#gad0acb4df38af550984bfb1ed773fe6fe">More...</a><br/></td></tr>
<tr class="separator:gad0acb4df38af550984bfb1ed773fe6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db35aad553ee59a5c51fd80b04df0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga2db35aad553ee59a5c51fd80b04df0dc">MEMCFG_UCERR_CPUREAD</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memdesc:ga2db35aad553ee59a5c51fd80b04df0dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uncorrectable CPU read error.  <a href="#ga2db35aad553ee59a5c51fd80b04df0dc">More...</a><br/></td></tr>
<tr class="separator:ga2db35aad553ee59a5c51fd80b04df0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992dd6471219cdfd4d28f251bb0aaf8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga992dd6471219cdfd4d28f251bb0aaf8b">MEMCFG_UCERR_DMAREAD</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="memdesc:ga992dd6471219cdfd4d28f251bb0aaf8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uncorrectable DMA read error.  <a href="#ga992dd6471219cdfd4d28f251bb0aaf8b">More...</a><br/></td></tr>
<tr class="separator:ga992dd6471219cdfd4d28f251bb0aaf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6766f1a46092fbf886b4c0c62b1940bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga6766f1a46092fbf886b4c0c62b1940bc">MEMCFG_UCERR_CLA1READ</a>&#160;&#160;&#160;0x0004U</td></tr>
<tr class="memdesc:ga6766f1a46092fbf886b4c0c62b1940bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uncorrectable CLA1 read error.  <a href="#ga6766f1a46092fbf886b4c0c62b1940bc">More...</a><br/></td></tr>
<tr class="separator:ga6766f1a46092fbf886b4c0c62b1940bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gabcebbfdb57ea69bdbf66ad3ac7517bed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gabcebbfdb57ea69bdbf66ad3ac7517bed">MemCfg_CLAMemoryType</a> { <br/>
&#160;&#160;<a class="el" href="group__memcfg__api.html#ggabcebbfdb57ea69bdbf66ad3ac7517beda0acade7835face18bf3577f222ada556">MEMCFG_CLA_MEM_DATA</a>, 
<br/>
&#160;&#160;<a class="el" href="group__memcfg__api.html#ggabcebbfdb57ea69bdbf66ad3ac7517beda89f1e78d37c0777246b722c9c89fdd9d">MEMCFG_CLA_MEM_PROGRAM</a>
<br/>
 }</td></tr>
<tr class="separator:gabcebbfdb57ea69bdbf66ad3ac7517bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41eb9f39d29780059551d5eba41eef8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gab41eb9f39d29780059551d5eba41eef8">MemCfg_LSRAMMasterSel</a> { <br/>
&#160;&#160;<a class="el" href="group__memcfg__api.html#ggab41eb9f39d29780059551d5eba41eef8a61b1f123eb644893fa7f09774f3711cf">MEMCFG_LSRAMMASTER_CPU_ONLY</a>, 
<br/>
&#160;&#160;<a class="el" href="group__memcfg__api.html#ggab41eb9f39d29780059551d5eba41eef8a5d1a08f759c0ee68eee5f7528249590b">MEMCFG_LSRAMMASTER_CPU_CLA1</a>
<br/>
 }</td></tr>
<tr class="separator:gab41eb9f39d29780059551d5eba41eef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932062485b3dd3ee9d5d97de9146b696"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga932062485b3dd3ee9d5d97de9146b696">MemCfg_GSRAMMasterSel</a> { <br/>
&#160;&#160;<a class="el" href="group__memcfg__api.html#gga932062485b3dd3ee9d5d97de9146b696a81debd96043de10dcecdfd8b531b9300">MEMCFG_GSRAMMASTER_CPU1</a>, 
<br/>
&#160;&#160;<a class="el" href="group__memcfg__api.html#gga932062485b3dd3ee9d5d97de9146b696ae7de53417d937219283b045389c89014">MEMCFG_GSRAMMASTER_CPU2</a>
<br/>
 }</td></tr>
<tr class="separator:ga932062485b3dd3ee9d5d97de9146b696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962a00b98ede70d1e8edf086694cd9bc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga962a00b98ede70d1e8edf086694cd9bc">MemCfg_TestMode</a> { <br/>
&#160;&#160;<a class="el" href="group__memcfg__api.html#gga962a00b98ede70d1e8edf086694cd9bca59d9b92bce37a364e0ba336e48ac113a">MEMCFG_TEST_FUNCTIONAL</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__memcfg__api.html#gga962a00b98ede70d1e8edf086694cd9bca703eb59f0c6bc3f6637292969a6ea31c">MEMCFG_TEST_WRITE_DATA</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="group__memcfg__api.html#gga962a00b98ede70d1e8edf086694cd9bca79ee067642ce8beff3ce5bf3a5eee635">MEMCFG_TEST_WRITE_ECC</a> = 2, 
<br/>
&#160;&#160;<a class="el" href="group__memcfg__api.html#gga962a00b98ede70d1e8edf086694cd9bcab2c446ffdc22ab474cdfc650c47cd050">MEMCFG_TEST_WRITE_PARITY</a> = 2
<br/>
 }</td></tr>
<tr class="separator:ga962a00b98ede70d1e8edf086694cd9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad2770cb83e903fe67541370fa8292e63"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gad2770cb83e903fe67541370fa8292e63">MemCfg_setCLAMemType</a> (uint32_t ramSections, <a class="el" href="group__memcfg__api.html#gabcebbfdb57ea69bdbf66ad3ac7517bed">MemCfg_CLAMemoryType</a> claMemType)</td></tr>
<tr class="separator:gad2770cb83e903fe67541370fa8292e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab053b39c323a34322719cf23c80bec06"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gab053b39c323a34322719cf23c80bec06">MemCfg_enableViolationInterrupt</a> (uint32_t intFlags)</td></tr>
<tr class="separator:gab053b39c323a34322719cf23c80bec06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5614727f2e479d32d5b1a47428339edc"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga5614727f2e479d32d5b1a47428339edc">MemCfg_disableViolationInterrupt</a> (uint32_t intFlags)</td></tr>
<tr class="separator:ga5614727f2e479d32d5b1a47428339edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44249a1c6c6602a308530ffdf5832284"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga44249a1c6c6602a308530ffdf5832284">MemCfg_getViolationInterruptStatus</a> (void)</td></tr>
<tr class="separator:ga44249a1c6c6602a308530ffdf5832284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0abb7f6bce7b04eef47cdd853bccb81"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gaa0abb7f6bce7b04eef47cdd853bccb81">MemCfg_forceViolationInterrupt</a> (uint32_t intFlags)</td></tr>
<tr class="separator:gaa0abb7f6bce7b04eef47cdd853bccb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf56b2355e5207a719624542752856a4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gadf56b2355e5207a719624542752856a4">MemCfg_clearViolationInterruptStatus</a> (uint32_t intFlags)</td></tr>
<tr class="separator:gadf56b2355e5207a719624542752856a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8496e659e6df1b5d8320b96726251ef0"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga8496e659e6df1b5d8320b96726251ef0">MemCfg_setCorrErrorThreshold</a> (uint32_t threshold)</td></tr>
<tr class="separator:ga8496e659e6df1b5d8320b96726251ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada23e496b1bc237b2e6acc24e7874149"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gada23e496b1bc237b2e6acc24e7874149">MemCfg_getCorrErrorCount</a> (void)</td></tr>
<tr class="separator:gada23e496b1bc237b2e6acc24e7874149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f95d42a0af192c5b5b207788748e75"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gad3f95d42a0af192c5b5b207788748e75">MemCfg_enableCorrErrorInterrupt</a> (uint32_t intFlags)</td></tr>
<tr class="separator:gad3f95d42a0af192c5b5b207788748e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga343ccaed79b3c6108111591e2f33a7f3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga343ccaed79b3c6108111591e2f33a7f3">MemCfg_disableCorrErrorInterrupt</a> (uint32_t intFlags)</td></tr>
<tr class="separator:ga343ccaed79b3c6108111591e2f33a7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba986b1428801f4a02dc47c588cf0fb"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga8ba986b1428801f4a02dc47c588cf0fb">MemCfg_getCorrErrorInterruptStatus</a> (void)</td></tr>
<tr class="separator:ga8ba986b1428801f4a02dc47c588cf0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441298d10f7dab155471f0433b06fcb4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga441298d10f7dab155471f0433b06fcb4">MemCfg_forceCorrErrorInterrupt</a> (uint32_t intFlags)</td></tr>
<tr class="separator:ga441298d10f7dab155471f0433b06fcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd72e2146424e8ef04679855b8bfd0b2"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gabd72e2146424e8ef04679855b8bfd0b2">MemCfg_clearCorrErrorInterruptStatus</a> (uint32_t intFlags)</td></tr>
<tr class="separator:gabd72e2146424e8ef04679855b8bfd0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3ea5c48e532a430104d3bdb975caf6"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga9f3ea5c48e532a430104d3bdb975caf6">MemCfg_getCorrErrorStatus</a> (void)</td></tr>
<tr class="separator:ga9f3ea5c48e532a430104d3bdb975caf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9728223107a0fd68e2e8c11f6969be"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga7a9728223107a0fd68e2e8c11f6969be">MemCfg_getUncorrErrorStatus</a> (void)</td></tr>
<tr class="separator:ga7a9728223107a0fd68e2e8c11f6969be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f5e7a8c9fa8045b3f1b70e8890fdcc"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gad1f5e7a8c9fa8045b3f1b70e8890fdcc">MemCfg_forceCorrErrorStatus</a> (uint32_t stsFlags)</td></tr>
<tr class="separator:gad1f5e7a8c9fa8045b3f1b70e8890fdcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632cd6426b4c9496a26aec3751c9b80a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga632cd6426b4c9496a26aec3751c9b80a">MemCfg_forceUncorrErrorStatus</a> (uint32_t stsFlags)</td></tr>
<tr class="separator:ga632cd6426b4c9496a26aec3751c9b80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d9bb807f3601ca5e9fd57c0ef719cf1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga4d9bb807f3601ca5e9fd57c0ef719cf1">MemCfg_clearCorrErrorStatus</a> (uint32_t stsFlags)</td></tr>
<tr class="separator:ga4d9bb807f3601ca5e9fd57c0ef719cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8333448d0a35332ecef988849b8b01f7"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga8333448d0a35332ecef988849b8b01f7">MemCfg_clearUncorrErrorStatus</a> (uint32_t stsFlags)</td></tr>
<tr class="separator:ga8333448d0a35332ecef988849b8b01f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d89a1f2cc5ae71a69c21eecb54e291e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga9d89a1f2cc5ae71a69c21eecb54e291e">MemCfg_enableROMWaitState</a> (void)</td></tr>
<tr class="separator:ga9d89a1f2cc5ae71a69c21eecb54e291e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c0cdfa37a61be2dfcd5119a114e80d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga45c0cdfa37a61be2dfcd5119a114e80d">MemCfg_disableROMWaitState</a> (void)</td></tr>
<tr class="separator:ga45c0cdfa37a61be2dfcd5119a114e80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4c29a48eb54218567515f0a89ecff1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga2b4c29a48eb54218567515f0a89ecff1">MemCfg_enableROMPrefetch</a> (void)</td></tr>
<tr class="separator:ga2b4c29a48eb54218567515f0a89ecff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d0bf61fdbb55196fbf58f22d3e7951"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga86d0bf61fdbb55196fbf58f22d3e7951">MemCfg_disableROMPrefetch</a> (void)</td></tr>
<tr class="separator:ga86d0bf61fdbb55196fbf58f22d3e7951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ea138f441954200c237299efe4a67a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig</a> (uint32_t ramSections)</td></tr>
<tr class="separator:ga17ea138f441954200c237299efe4a67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80041d9deae58f8ae28ea1f07edf74ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga80041d9deae58f8ae28ea1f07edf74ac">MemCfg_unlockConfig</a> (uint32_t ramSections)</td></tr>
<tr class="separator:ga80041d9deae58f8ae28ea1f07edf74ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2dbc77b67f047f80ed8d1a10e2e7eb5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig</a> (uint32_t ramSections)</td></tr>
<tr class="separator:gaa2dbc77b67f047f80ed8d1a10e2e7eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f6ea8931c14e020a2bdc97b2d9ef3d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gab3f6ea8931c14e020a2bdc97b2d9ef3d">MemCfg_setProtection</a> (uint32_t ramSection, uint32_t protectMode)</td></tr>
<tr class="separator:gab3f6ea8931c14e020a2bdc97b2d9ef3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3649aa9e2e152708fa2eee01b024d413"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga3649aa9e2e152708fa2eee01b024d413">MemCfg_setLSRAMMasterSel</a> (uint32_t ramSection, <a class="el" href="group__memcfg__api.html#gab41eb9f39d29780059551d5eba41eef8">MemCfg_LSRAMMasterSel</a> masterSel)</td></tr>
<tr class="separator:ga3649aa9e2e152708fa2eee01b024d413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9064ee182d5f422f07b78ffe755f72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga0d9064ee182d5f422f07b78ffe755f72">MemCfg_setGSRAMMasterSel</a> (uint32_t ramSections, <a class="el" href="group__memcfg__api.html#ga932062485b3dd3ee9d5d97de9146b696">MemCfg_GSRAMMasterSel</a> masterSel)</td></tr>
<tr class="separator:ga0d9064ee182d5f422f07b78ffe755f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67cd6534183f8320defd281a40f1a844"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga67cd6534183f8320defd281a40f1a844">MemCfg_setTestMode</a> (uint32_t ramSection, <a class="el" href="group__memcfg__api.html#ga962a00b98ede70d1e8edf086694cd9bc">MemCfg_TestMode</a> testMode)</td></tr>
<tr class="separator:ga67cd6534183f8320defd281a40f1a844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9bf75bdd02de7783ea1bb22995203a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections</a> (uint32_t ramSections)</td></tr>
<tr class="separator:gaea9bf75bdd02de7783ea1bb22995203a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15681f6f2648448cdf1d1c3c0669439d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus</a> (uint32_t ramSections)</td></tr>
<tr class="separator:ga15681f6f2648448cdf1d1c3c0669439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f0e947ea70319ac1f65ae780d4922ad"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga7f0e947ea70319ac1f65ae780d4922ad">MemCfg_getViolationAddress</a> (uint32_t intFlag)</td></tr>
<tr class="separator:ga7f0e947ea70319ac1f65ae780d4922ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c95e96bfc682c53446ead21b649ef1e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga1c95e96bfc682c53446ead21b649ef1e">MemCfg_getCorrErrorAddress</a> (uint32_t stsFlag)</td></tr>
<tr class="separator:ga1c95e96bfc682c53446ead21b649ef1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59361b035c46cc0c2847ff663806f95b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memcfg__api.html#ga59361b035c46cc0c2847ff663806f95b">MemCfg_getUncorrErrorAddress</a> (uint32_t stsFlag)</td></tr>
<tr class="separator:ga59361b035c46cc0c2847ff663806f95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga57516d4b825e111820133a57e235a699"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_TYPE_MASK&#160;&#160;&#160;0xFF000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a>, <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a>, <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a>, <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a>, <a class="el" href="group__memcfg__api.html#gad2770cb83e903fe67541370fa8292e63">MemCfg_setCLAMemType()</a>, <a class="el" href="group__memcfg__api.html#ga0d9064ee182d5f422f07b78ffe755f72">MemCfg_setGSRAMMasterSel()</a>, <a class="el" href="group__memcfg__api.html#ga3649aa9e2e152708fa2eee01b024d413">MemCfg_setLSRAMMasterSel()</a>, <a class="el" href="group__memcfg__api.html#gab3f6ea8931c14e020a2bdc97b2d9ef3d">MemCfg_setProtection()</a>, <a class="el" href="group__memcfg__api.html#ga67cd6534183f8320defd281a40f1a844">MemCfg_setTestMode()</a>, and <a class="el" href="group__memcfg__api.html#ga80041d9deae58f8ae28ea1f07edf74ac">MemCfg_unlockConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga69faeeb155b957ad139e3f11608bd2f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_TYPE_D&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a>, <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a>, <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a>, <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a>, <a class="el" href="group__memcfg__api.html#gab3f6ea8931c14e020a2bdc97b2d9ef3d">MemCfg_setProtection()</a>, <a class="el" href="group__memcfg__api.html#ga67cd6534183f8320defd281a40f1a844">MemCfg_setTestMode()</a>, and <a class="el" href="group__memcfg__api.html#ga80041d9deae58f8ae28ea1f07edf74ac">MemCfg_unlockConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="gac6192971eeea98b52e076528dc04db39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_TYPE_LS&#160;&#160;&#160;0x01000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a>, <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a>, <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a>, <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a>, <a class="el" href="group__memcfg__api.html#gad2770cb83e903fe67541370fa8292e63">MemCfg_setCLAMemType()</a>, <a class="el" href="group__memcfg__api.html#ga3649aa9e2e152708fa2eee01b024d413">MemCfg_setLSRAMMasterSel()</a>, <a class="el" href="group__memcfg__api.html#gab3f6ea8931c14e020a2bdc97b2d9ef3d">MemCfg_setProtection()</a>, <a class="el" href="group__memcfg__api.html#ga67cd6534183f8320defd281a40f1a844">MemCfg_setTestMode()</a>, and <a class="el" href="group__memcfg__api.html#ga80041d9deae58f8ae28ea1f07edf74ac">MemCfg_unlockConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3572c6832b1ed76d76479a18e652df98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_TYPE_GS&#160;&#160;&#160;0x02000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a>, <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a>, <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a>, <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a>, <a class="el" href="group__memcfg__api.html#ga0d9064ee182d5f422f07b78ffe755f72">MemCfg_setGSRAMMasterSel()</a>, <a class="el" href="group__memcfg__api.html#gab3f6ea8931c14e020a2bdc97b2d9ef3d">MemCfg_setProtection()</a>, <a class="el" href="group__memcfg__api.html#ga67cd6534183f8320defd281a40f1a844">MemCfg_setTestMode()</a>, and <a class="el" href="group__memcfg__api.html#ga80041d9deae58f8ae28ea1f07edf74ac">MemCfg_unlockConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6b6b9bd10c8a91145524f4275a6d612"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_TYPE_MSG&#160;&#160;&#160;0x03000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a>, <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a>, and <a class="el" href="group__memcfg__api.html#ga67cd6534183f8320defd281a40f1a844">MemCfg_setTestMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bf0eaad7546a507e379b3f06d3883b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_NUM_MASK&#160;&#160;&#160;0x00FFFFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a>, <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a>, <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a>, <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a>, <a class="el" href="group__memcfg__api.html#ga0d9064ee182d5f422f07b78ffe755f72">MemCfg_setGSRAMMasterSel()</a>, <a class="el" href="group__memcfg__api.html#ga3649aa9e2e152708fa2eee01b024d413">MemCfg_setLSRAMMasterSel()</a>, <a class="el" href="group__memcfg__api.html#gab3f6ea8931c14e020a2bdc97b2d9ef3d">MemCfg_setProtection()</a>, <a class="el" href="group__memcfg__api.html#ga67cd6534183f8320defd281a40f1a844">MemCfg_setTestMode()</a>, and <a class="el" href="group__memcfg__api.html#ga80041d9deae58f8ae28ea1f07edf74ac">MemCfg_unlockConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga986073aaa67e4f019d21fff75d0b128e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_XACCPROTX_M</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)<a class="code" href="hw__memcfg_8h.html#a34b6eefa57fcd4c76fe095556997c27e">MEMCFG_GSXACCPROT0_FETCHPROT_GS0</a> | \</div>
<div class="line">                                 (uint32_t)<a class="code" href="hw__memcfg_8h.html#a02552fabcb0cf4dfb15190655d5bcb53">MEMCFG_GSXACCPROT0_CPUWRPROT_GS0</a> | \</div>
<div class="line">                                 (uint32_t)<a class="code" href="hw__memcfg_8h.html#a3440c3b30b63433df7c5871500685aa2">MEMCFG_GSXACCPROT0_DMAWRPROT_GS0</a>)</div>
</div><!-- fragment -->
<p>Referenced by <a class="el" href="group__memcfg__api.html#gab3f6ea8931c14e020a2bdc97b2d9ef3d">MemCfg_setProtection()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6069681be70b43c9aced0f5c7029d8b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_XTEST_M&#160;&#160;&#160;<a class="el" href="hw__memcfg_8h.html#a6da9930b3a78a65ea801a84ba315feec">MEMCFG_DXTEST_TEST_M0_M</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__memcfg__api.html#ga67cd6534183f8320defd281a40f1a844">MemCfg_setTestMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gae421e1777c39ff92af5896b3ff37aaf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_NMVIOL_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__memcfg__api.html#gadf56b2355e5207a719624542752856a4">MemCfg_clearViolationInterruptStatus()</a>, <a class="el" href="group__memcfg__api.html#ga5614727f2e479d32d5b1a47428339edc">MemCfg_disableViolationInterrupt()</a>, <a class="el" href="group__memcfg__api.html#gab053b39c323a34322719cf23c80bec06">MemCfg_enableViolationInterrupt()</a>, and <a class="el" href="group__memcfg__api.html#gaa0abb7f6bce7b04eef47cdd853bccb81">MemCfg_forceViolationInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="ga68657b489302b169dab06c563241a4d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_MVIOL_MASK&#160;&#160;&#160;0x0000F000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__memcfg__api.html#gadf56b2355e5207a719624542752856a4">MemCfg_clearViolationInterruptStatus()</a>, <a class="el" href="group__memcfg__api.html#ga5614727f2e479d32d5b1a47428339edc">MemCfg_disableViolationInterrupt()</a>, <a class="el" href="group__memcfg__api.html#gab053b39c323a34322719cf23c80bec06">MemCfg_enableViolationInterrupt()</a>, <a class="el" href="group__memcfg__api.html#gaa0abb7f6bce7b04eef47cdd853bccb81">MemCfg_forceViolationInterrupt()</a>, and <a class="el" href="group__memcfg__api.html#ga7f0e947ea70319ac1f65ae780d4922ad">MemCfg_getViolationAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3454e451fa65a25bcea608bc6ec87557"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_MVIOL_SHIFT&#160;&#160;&#160;12U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__memcfg__api.html#gadf56b2355e5207a719624542752856a4">MemCfg_clearViolationInterruptStatus()</a>, <a class="el" href="group__memcfg__api.html#ga5614727f2e479d32d5b1a47428339edc">MemCfg_disableViolationInterrupt()</a>, <a class="el" href="group__memcfg__api.html#gab053b39c323a34322719cf23c80bec06">MemCfg_enableViolationInterrupt()</a>, <a class="el" href="group__memcfg__api.html#gaa0abb7f6bce7b04eef47cdd853bccb81">MemCfg_forceViolationInterrupt()</a>, <a class="el" href="group__memcfg__api.html#ga7f0e947ea70319ac1f65ae780d4922ad">MemCfg_getViolationAddress()</a>, and <a class="el" href="group__memcfg__api.html#ga44249a1c6c6602a308530ffdf5832284">MemCfg_getViolationInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf00796be7d52702a2c66caaa9a5bb478"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_M0&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>M0 RAM. </p>

</div>
</div>
<a class="anchor" id="ga6f9c175e77727a6cf2eb7e9cfdc40ec7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_M1&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>M1 RAM. </p>

</div>
</div>
<a class="anchor" id="ga58b293cd2ebc6df456f8e816135cac77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_D0&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D0 RAM. </p>

</div>
</div>
<a class="anchor" id="gab43aa9e7d10e4e7b80641658932da22d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_D1&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>D1 RAM. </p>

</div>
</div>
<a class="anchor" id="ga2c476e3d90e342091cedfe5e3f152b50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_DX_ALL&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All M and D RAM. </p>

<p>Referenced by <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a>, <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a>, <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a>, <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a>, and <a class="el" href="group__memcfg__api.html#ga80041d9deae58f8ae28ea1f07edf74ac">MemCfg_unlockConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga56c40baef0e886aed27ff8a638b6b8eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_LS0&#160;&#160;&#160;0x01000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LS0 RAM. </p>

</div>
</div>
<a class="anchor" id="ga702d04dd63e81d73bebb34f38f05ed6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_LS1&#160;&#160;&#160;0x01000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LS1 RAM. </p>

</div>
</div>
<a class="anchor" id="ga910403ffd5d7baec01b4174c29a8b09b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_LS2&#160;&#160;&#160;0x01000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LS2 RAM. </p>

</div>
</div>
<a class="anchor" id="gac5432bb0972a307c7fde564f113b4d33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_LS3&#160;&#160;&#160;0x01000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LS3 RAM. </p>

</div>
</div>
<a class="anchor" id="gaaf1aabf1dee1ddb63bf1ad33a2e42dbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_LS4&#160;&#160;&#160;0x01000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LS4 RAM. </p>

</div>
</div>
<a class="anchor" id="gab0e74b9b2bb8cdd8a428a402fd18abf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_LS5&#160;&#160;&#160;0x01000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LS5 RAM. </p>

</div>
</div>
<a class="anchor" id="gac15982f28fb784721f5acbdded80c427"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_LSX_ALL&#160;&#160;&#160;0x0100003FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All LS RAM. </p>

<p>Referenced by <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a>, <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a>, <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a>, <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a>, and <a class="el" href="group__memcfg__api.html#ga80041d9deae58f8ae28ea1f07edf74ac">MemCfg_unlockConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7110897de3bf5f933931cfd17cdfe944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS0&#160;&#160;&#160;0x02000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS0 RAM. </p>

</div>
</div>
<a class="anchor" id="gaefc88380fb82a87d8eabc197fbe4b7c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS1&#160;&#160;&#160;0x02000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS1 RAM. </p>

</div>
</div>
<a class="anchor" id="ga51da7c7d3d15df0d65de2c953538cf76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS2&#160;&#160;&#160;0x02000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS2 RAM. </p>

</div>
</div>
<a class="anchor" id="ga5f9e04fb39ea9d46fd31bb75f5ef4e30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS3&#160;&#160;&#160;0x02000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS3 RAM. </p>

</div>
</div>
<a class="anchor" id="ga7b34f23a949d400b2a7ceb1c6f360b5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS4&#160;&#160;&#160;0x02000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS4 RAM. </p>

</div>
</div>
<a class="anchor" id="gac2df5c1a089aee924ad9f017df18a8e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS5&#160;&#160;&#160;0x02000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS5 RAM. </p>

</div>
</div>
<a class="anchor" id="ga1b2ceb58a001d60a19268743f5478357"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS6&#160;&#160;&#160;0x02000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS6 RAM. </p>

</div>
</div>
<a class="anchor" id="gab3bbf5ad648758ebdc0062b4ec4f6ff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS7&#160;&#160;&#160;0x02000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS7 RAM. </p>

</div>
</div>
<a class="anchor" id="ga328d1d71da222ebaf18c36c543f995ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS8&#160;&#160;&#160;0x02000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS8 RAM. </p>

</div>
</div>
<a class="anchor" id="gac8e1b5c74128e1f3ee805adae703886b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS9&#160;&#160;&#160;0x02000200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS9 RAM. </p>

</div>
</div>
<a class="anchor" id="ga61e58c536378ddef2abef1576221094d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS10&#160;&#160;&#160;0x02000400U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS10 RAM. </p>

</div>
</div>
<a class="anchor" id="ga783da5c1b013c4eb73f407cc20497b6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS11&#160;&#160;&#160;0x02000800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS11 RAM. </p>

</div>
</div>
<a class="anchor" id="gae55200438bdb94d26856d0adad4a927e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS12&#160;&#160;&#160;0x02001000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS12 RAM. </p>

</div>
</div>
<a class="anchor" id="ga33aead27f3fb57c3d181c781c0c9d58e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS13&#160;&#160;&#160;0x02002000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS13 RAM. </p>

</div>
</div>
<a class="anchor" id="ga12c5b0382908d47bcf31fd1bbf23ed7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS14&#160;&#160;&#160;0x02004000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS14 RAM. </p>

</div>
</div>
<a class="anchor" id="ga66cdb56879a5e2f569d3ca3b3360c935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GS15&#160;&#160;&#160;0x02008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GS15 RAM. </p>

</div>
</div>
<a class="anchor" id="ga04dfeecebd5f6230c6f910bc50852957"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_GSX_ALL&#160;&#160;&#160;0x0200FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All GS RAM. </p>

<p>Referenced by <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a>, <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a>, <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a>, <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a>, and <a class="el" href="group__memcfg__api.html#ga80041d9deae58f8ae28ea1f07edf74ac">MemCfg_unlockConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="gaad2a770f5bcd5b227b9763e1bbdf2ad7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_MSGCPUTOCPU&#160;&#160;&#160;0x03000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU-to-CPU message RAM. </p>

</div>
</div>
<a class="anchor" id="ga82378673e3aa4c88cea5286f8b5d9f06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_MSGCPUTOCLA1&#160;&#160;&#160;0x03000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU-to-CLA1 message RAM. </p>

</div>
</div>
<a class="anchor" id="ga96128287cb3d8d725320d40358a31d4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_MSGCLA1TOCPU&#160;&#160;&#160;0x03000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CLA1-to-CPU message RAM. </p>

</div>
</div>
<a class="anchor" id="ga77248c38e2587b3d87dcaccfacf09be7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_MSGX_ALL&#160;&#160;&#160;0x03000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All message RAM. </p>

<p>Referenced by <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a>, and <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d5705d05c74a6942e33ae3842b85f28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_SECT_ALL&#160;&#160;&#160;0xFFFFFFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All configurable RAM. </p>

<p>Referenced by <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a>, <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a>, <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a>, <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a>, and <a class="el" href="group__memcfg__api.html#ga80041d9deae58f8ae28ea1f07edf74ac">MemCfg_unlockConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d8ea08c6b1a8d97c786d93d12bf9d0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_PROT_ALLOWCPUFETCH&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU fetch allowed. </p>

</div>
</div>
<a class="anchor" id="gab55f87f10675ed4b3c204039377784ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_PROT_BLOCKCPUFETCH&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU fetch blocked. </p>

</div>
</div>
<a class="anchor" id="ga3f3bc8f6fd1025f56151ef512298499f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_PROT_ALLOWCPUWRITE&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU write allowed. </p>

</div>
</div>
<a class="anchor" id="gad029e5f6be9b34ef40dd29704f1f9963"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_PROT_BLOCKCPUWRITE&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU write blocked. </p>

</div>
</div>
<a class="anchor" id="ga46a57f7635ded799b9b2c70f633f0b46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_PROT_ALLOWDMAWRITE&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA write allowed (GSxRAM) </p>

</div>
</div>
<a class="anchor" id="ga779015aeef76019107ffac991e267e0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_PROT_BLOCKDMAWRITE&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA write blocked (GSxRAM) </p>

</div>
</div>
<a class="anchor" id="gae0c2e65bb7d4d9cf1770f82e87abbf2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_NMVIOL_CPUREAD&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Non-master CPU read access. </p>

</div>
</div>
<a class="anchor" id="ga4381fa11322fec3dde8b7ed6b20cd189"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_NMVIOL_CPUWRITE&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Non-master CPU write access. </p>

</div>
</div>
<a class="anchor" id="ga925245994527b9420bf0312bb161551d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_NMVIOL_CPUFETCH&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Non-master CPU fetch access. </p>

</div>
</div>
<a class="anchor" id="ga33c6f9a69315703ee9195780a9c15a64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_NMVIOL_DMAWRITE&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Non-master DMA write access. </p>

</div>
</div>
<a class="anchor" id="ga100d059b715e0682dffae83b2a556a13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_NMVIOL_CLA1READ&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Non-master CLA1 read access. </p>

</div>
</div>
<a class="anchor" id="ga8f8edf5abcc4124c0a34fd71f6aaf881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_NMVIOL_CLA1WRITE&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Non-master CLA1 write access. </p>

</div>
</div>
<a class="anchor" id="ga3bb3c1574c0b755817f4e0b66065b0d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_NMVIOL_CLA1FETCH&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Non-master CLA1 fetch access. </p>

</div>
</div>
<a class="anchor" id="ga22d218b1f86826f14d78677a55ac5bbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_MVIOL_CPUFETCH&#160;&#160;&#160;0x00001000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master CPU fetch access. </p>

</div>
</div>
<a class="anchor" id="gadddb35f541cdedccdd7ab595d0635ee7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_MVIOL_CPUWRITE&#160;&#160;&#160;0x00002000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master CPU write access. </p>

</div>
</div>
<a class="anchor" id="ga5079bae2a10efff851c81f0133cf1727"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_MVIOL_DMAWRITE&#160;&#160;&#160;0x00004000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master DMA write access. </p>

</div>
</div>
<a class="anchor" id="gac89d92f5414c77aeae3dd1a8a8bdb58d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_CERR_CPUREAD&#160;&#160;&#160;0x0001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Correctable CPU read error. </p>

<p>Referenced by <a class="el" href="group__memcfg__api.html#ga1c95e96bfc682c53446ead21b649ef1e">MemCfg_getCorrErrorAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="ga215937a7f7195b799bc8b8d9911b23ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_CERR_DMAREAD&#160;&#160;&#160;0x0002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Correctable DMA read error. </p>

</div>
</div>
<a class="anchor" id="gad0acb4df38af550984bfb1ed773fe6fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_CERR_CLA1READ&#160;&#160;&#160;0x0004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Correctable CLA1 read error. </p>

</div>
</div>
<a class="anchor" id="ga2db35aad553ee59a5c51fd80b04df0dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_UCERR_CPUREAD&#160;&#160;&#160;0x0001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uncorrectable CPU read error. </p>

</div>
</div>
<a class="anchor" id="ga992dd6471219cdfd4d28f251bb0aaf8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_UCERR_DMAREAD&#160;&#160;&#160;0x0002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uncorrectable DMA read error. </p>

</div>
</div>
<a class="anchor" id="ga6766f1a46092fbf886b4c0c62b1940bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCFG_UCERR_CLA1READ&#160;&#160;&#160;0x0004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Uncorrectable CLA1 read error. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gabcebbfdb57ea69bdbf66ad3ac7517bed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__memcfg__api.html#gabcebbfdb57ea69bdbf66ad3ac7517bed">MemCfg_CLAMemoryType</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__memcfg__api.html#gad2770cb83e903fe67541370fa8292e63">MemCfg_setCLAMemType()</a> as the <em>claMemType</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggabcebbfdb57ea69bdbf66ad3ac7517beda0acade7835face18bf3577f222ada556"></a>MEMCFG_CLA_MEM_DATA</em>&nbsp;</td><td class="fielddoc">
<p>Section is CLA data memory. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggabcebbfdb57ea69bdbf66ad3ac7517beda89f1e78d37c0777246b722c9c89fdd9d"></a>MEMCFG_CLA_MEM_PROGRAM</em>&nbsp;</td><td class="fielddoc">
<p>Section is CLA program memory. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gab41eb9f39d29780059551d5eba41eef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__memcfg__api.html#gab41eb9f39d29780059551d5eba41eef8">MemCfg_LSRAMMasterSel</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__memcfg__api.html#ga3649aa9e2e152708fa2eee01b024d413">MemCfg_setLSRAMMasterSel()</a> as the <em>masterSel</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggab41eb9f39d29780059551d5eba41eef8a61b1f123eb644893fa7f09774f3711cf"></a>MEMCFG_LSRAMMASTER_CPU_ONLY</em>&nbsp;</td><td class="fielddoc">
<p>CPU is the master of the section. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab41eb9f39d29780059551d5eba41eef8a5d1a08f759c0ee68eee5f7528249590b"></a>MEMCFG_LSRAMMASTER_CPU_CLA1</em>&nbsp;</td><td class="fielddoc">
<p>CPU and CLA1 share this section. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga932062485b3dd3ee9d5d97de9146b696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__memcfg__api.html#ga932062485b3dd3ee9d5d97de9146b696">MemCfg_GSRAMMasterSel</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__memcfg__api.html#ga0d9064ee182d5f422f07b78ffe755f72">MemCfg_setGSRAMMasterSel()</a> as the <em>masterSel</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga932062485b3dd3ee9d5d97de9146b696a81debd96043de10dcecdfd8b531b9300"></a>MEMCFG_GSRAMMASTER_CPU1</em>&nbsp;</td><td class="fielddoc">
<p>CPU1 is master of the section. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga932062485b3dd3ee9d5d97de9146b696ae7de53417d937219283b045389c89014"></a>MEMCFG_GSRAMMASTER_CPU2</em>&nbsp;</td><td class="fielddoc">
<p>CPU2 is master of the section. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga962a00b98ede70d1e8edf086694cd9bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__memcfg__api.html#ga962a00b98ede70d1e8edf086694cd9bc">MemCfg_TestMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__memcfg__api.html#ga67cd6534183f8320defd281a40f1a844">MemCfg_setTestMode()</a> as the <em>testMode</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga962a00b98ede70d1e8edf086694cd9bca59d9b92bce37a364e0ba336e48ac113a"></a>MEMCFG_TEST_FUNCTIONAL</em>&nbsp;</td><td class="fielddoc">
<p>Functional mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga962a00b98ede70d1e8edf086694cd9bca703eb59f0c6bc3f6637292969a6ea31c"></a>MEMCFG_TEST_WRITE_DATA</em>&nbsp;</td><td class="fielddoc">
<p>Writes allowed to data only. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga962a00b98ede70d1e8edf086694cd9bca79ee067642ce8beff3ce5bf3a5eee635"></a>MEMCFG_TEST_WRITE_ECC</em>&nbsp;</td><td class="fielddoc">
<p>Writes allowed to ECC only (for DxRAM) </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga962a00b98ede70d1e8edf086694cd9bcab2c446ffdc22ab474cdfc650c47cd050"></a>MEMCFG_TEST_WRITE_PARITY</em>&nbsp;</td><td class="fielddoc">
<p>Writes allowed to parity only (for LSxRAM, GSxRAM, and MSGxRAM) </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gad2770cb83e903fe67541370fa8292e63"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_setCLAMemType </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ramSections</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__memcfg__api.html#gabcebbfdb57ea69bdbf66ad3ac7517bed">MemCfg_CLAMemoryType</a>&#160;</td>
          <td class="paramname"><em>claMemType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets the CLA memory type of the specified RAM section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ramSections</td><td>is the logical OR of the sections to be configured. </td></tr>
    <tr><td class="paramname">claMemType</td><td>indicates data memory or program memory.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the CLA memory type configuration of the RAM section. If the <em>claMemType</em> parameter is <b>MEMCFG_CLA_MEM_DATA</b>, the RAM section will be configured as CLA data memory. If <b>MEMCFG_CLA_MEM_PROGRAM</b>, the RAM section will be configured as CLA program memory.</p>
<p>The <em>ramSections</em> parameter is an OR of the following indicators: <b>MEMCFG_SECT_LS0</b> through <b>MEMCFG_SECT_LSx</b>.</p>
<dl class="section note"><dt>Note</dt><dd>This API only applies to LSx RAM and has no effect if the CLA isn't master of the memory section.</dd></dl>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="group__memcfg__api.html#ga3649aa9e2e152708fa2eee01b024d413">MemCfg_setLSRAMMasterSel()</a></dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memmap_8h.html#ab8e7493c04e5484361c4d01f84f19e1b">MEMCFG_BASE</a>, <a class="el" href="group__memcfg__api.html#ggabcebbfdb57ea69bdbf66ad3ac7517beda89f1e78d37c0777246b722c9c89fdd9d">MEMCFG_CLA_MEM_PROGRAM</a>, <a class="el" href="hw__memcfg_8h.html#abd5b30a8983d379488468ae129e68fa5">MEMCFG_O_LSXCLAPGM</a>, <a class="el" href="group__memcfg__api.html#gac6192971eeea98b52e076528dc04db39">MEMCFG_SECT_TYPE_LS</a>, and <a class="el" href="group__memcfg__api.html#ga57516d4b825e111820133a57e235a699">MEMCFG_SECT_TYPE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gab053b39c323a34322719cf23c80bec06"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_enableViolationInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables individual RAM access violation interrupt sources.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intFlags</td><td>is a bit mask of the interrupt sources to be enabled. Can be a logical OR any of the following values:<ul>
<li><b>MEMCFG_NMVIOL_CPUREAD</b> - Non-master CPU read access</li>
<li><b>MEMCFG_NMVIOL_CPUWRITE</b> - Non-master CPU write access</li>
<li><b>MEMCFG_NMVIOL_CPUFETCH</b> - Non-master CPU fetch access</li>
<li><b>MEMCFG_NMVIOL_DMAWRITE</b> - Non-master DMA write access</li>
<li><b>MEMCFG_NMVIOL_CLA1READ</b> - Non-master CLA1 read access</li>
<li><b>MEMCFG_NMVIOL_CLA1WRITE</b> - Non-master CLA1 write access</li>
<li><b>MEMCFG_NMVIOL_CLA1FETCH</b> - Non-master CLA1 fetch access</li>
<li><b>MEMCFG_MVIOL_CPUFETCH</b> - Master CPU fetch access</li>
<li><b>MEMCFG_MVIOL_CPUWRITE</b> - Master CPU write access</li>
<li><b>MEMCFG_MVIOL_DMAWRITE</b> - Master DMA write access</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the indicated RAM access violation interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__memmap_8h.html#a8104a30b987837417a23b557a0e93696">ACCESSPROTECTION_BASE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="group__memcfg__api.html#ga68657b489302b169dab06c563241a4d3">MEMCFG_MVIOL_MASK</a>, <a class="el" href="group__memcfg__api.html#ga3454e451fa65a25bcea608bc6ec87557">MEMCFG_MVIOL_SHIFT</a>, <a class="el" href="group__memcfg__api.html#gae421e1777c39ff92af5896b3ff37aaf1">MEMCFG_NMVIOL_MASK</a>, <a class="el" href="hw__memcfg_8h.html#a7769e2865f81127596176a9b20194ddd">MEMCFG_O_MAVINTEN</a>, and <a class="el" href="hw__memcfg_8h.html#aea967fa713d453c149c492047f0a4ffc">MEMCFG_O_NMAVINTEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga5614727f2e479d32d5b1a47428339edc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_disableViolationInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables individual RAM access violation interrupt sources.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intFlags</td><td>is a bit mask of the interrupt sources to be disabled. Can be a logical OR any of the following values:<ul>
<li><b>MEMCFG_NMVIOL_CPUREAD</b> </li>
<li><b>MEMCFG_NMVIOL_CPUWRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CPUFETCH</b> </li>
<li><b>MEMCFG_NMVIOL_DMAWRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1READ</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1WRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1FETCH</b> </li>
<li><b>MEMCFG_MVIOL_CPUFETCH</b> </li>
<li><b>MEMCFG_MVIOL_CPUWRITE</b> </li>
<li><b>MEMCFG_MVIOL_DMAWRITE</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the indicated RAM access violation interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<dl class="section note"><dt>Note</dt><dd>Note that only non-master violations may generate interrupts.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__memmap_8h.html#a8104a30b987837417a23b557a0e93696">ACCESSPROTECTION_BASE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="group__memcfg__api.html#ga68657b489302b169dab06c563241a4d3">MEMCFG_MVIOL_MASK</a>, <a class="el" href="group__memcfg__api.html#ga3454e451fa65a25bcea608bc6ec87557">MEMCFG_MVIOL_SHIFT</a>, <a class="el" href="group__memcfg__api.html#gae421e1777c39ff92af5896b3ff37aaf1">MEMCFG_NMVIOL_MASK</a>, <a class="el" href="hw__memcfg_8h.html#a7769e2865f81127596176a9b20194ddd">MEMCFG_O_MAVINTEN</a>, and <a class="el" href="hw__memcfg_8h.html#aea967fa713d453c149c492047f0a4ffc">MEMCFG_O_NMAVINTEN</a>.</p>

</div>
</div>
<a class="anchor" id="ga44249a1c6c6602a308530ffdf5832284"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t MemCfg_getViolationInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Gets the current RAM access violation status.</p>
<p>This function returns the RAM access violation status. This function will return flags for both master and non-master access violations although only the non-master flags have the ability to cause the generation of an interrupt.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the current violation status, enumerated as a bit field of the values:<ul>
<li><b>MEMCFG_NMVIOL_CPUREAD</b> - Non-master CPU read access</li>
<li><b>MEMCFG_NMVIOL_CPUWRITE</b> - Non-master CPU write access</li>
<li><b>MEMCFG_NMVIOL_CPUFETCH</b> - Non-master CPU fetch access</li>
<li><b>MEMCFG_NMVIOL_DMAWRITE</b> - Non-master DMA write access</li>
<li><b>MEMCFG_NMVIOL_CLA1READ</b> - Non-master CLA1 read access</li>
<li><b>MEMCFG_NMVIOL_CLA1WRITE</b> - Non-master CLA1 write access</li>
<li><b>MEMCFG_NMVIOL_CLA1FETCH</b> - Non-master CLA1 fetch access</li>
<li><b>MEMCFG_MVIOL_CPUFETCH</b> - Master CPU fetch access</li>
<li><b>MEMCFG_MVIOL_CPUWRITE</b> - Master CPU write access</li>
<li><b>MEMCFG_MVIOL_DMAWRITE</b> - Master DMA write access </li>
</ul>
</dd></dl>

<p>References <a class="el" href="hw__memmap_8h.html#a8104a30b987837417a23b557a0e93696">ACCESSPROTECTION_BASE</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="group__memcfg__api.html#ga3454e451fa65a25bcea608bc6ec87557">MEMCFG_MVIOL_SHIFT</a>, <a class="el" href="hw__memcfg_8h.html#acdfb1efdcd0bb32db58ea7e3bb80dafd">MEMCFG_O_MAVFLG</a>, and <a class="el" href="hw__memcfg_8h.html#aa9870873e3353c540c93c147b510c7ae">MEMCFG_O_NMAVFLG</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0abb7f6bce7b04eef47cdd853bccb81"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_forceViolationInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets the RAM access violation status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intFlags</td><td>is a bit mask of the access violation flags to be set. Can be a logical OR any of the following values:<ul>
<li><b>MEMCFG_NMVIOL_CPUREAD</b> </li>
<li><b>MEMCFG_NMVIOL_CPUWRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CPUFETCH</b> </li>
<li><b>MEMCFG_NMVIOL_DMAWRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1READ</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1WRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1FETCH</b> </li>
<li><b>MEMCFG_MVIOL_CPUFETCH</b> </li>
<li><b>MEMCFG_MVIOL_CPUWRITE</b> </li>
<li><b>MEMCFG_MVIOL_DMAWRITE</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the RAM access violation status. This function will set flags for both master and non-master access violations, and an interrupt will be generated if it is enabled.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__memmap_8h.html#a8104a30b987837417a23b557a0e93696">ACCESSPROTECTION_BASE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="group__memcfg__api.html#ga68657b489302b169dab06c563241a4d3">MEMCFG_MVIOL_MASK</a>, <a class="el" href="group__memcfg__api.html#ga3454e451fa65a25bcea608bc6ec87557">MEMCFG_MVIOL_SHIFT</a>, <a class="el" href="group__memcfg__api.html#gae421e1777c39ff92af5896b3ff37aaf1">MEMCFG_NMVIOL_MASK</a>, <a class="el" href="hw__memcfg_8h.html#ae35d917cb8326cce7492864209961748">MEMCFG_O_MAVSET</a>, and <a class="el" href="hw__memcfg_8h.html#a738a261d05e3abf4c64f50d0a7e95b2c">MEMCFG_O_NMAVSET</a>.</p>

</div>
</div>
<a class="anchor" id="gadf56b2355e5207a719624542752856a4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_clearViolationInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Clears RAM access violation flags.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intFlags</td><td>is a bit mask of the access violation flags to be cleared. Can be a logical OR any of the following values:<ul>
<li><b>MEMCFG_NMVIOL_CPUREAD</b> </li>
<li><b>MEMCFG_NMVIOL_CPUWRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CPUFETCH</b> </li>
<li><b>MEMCFG_NMVIOL_DMAWRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1READ</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1WRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1FETCH</b> </li>
<li><b>MEMCFG_MVIOL_CPUFETCH</b> </li>
<li><b>MEMCFG_MVIOL_CPUWRITE</b> </li>
<li><b>MEMCFG_MVIOL_DMAWRITE</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__memmap_8h.html#a8104a30b987837417a23b557a0e93696">ACCESSPROTECTION_BASE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="group__memcfg__api.html#ga68657b489302b169dab06c563241a4d3">MEMCFG_MVIOL_MASK</a>, <a class="el" href="group__memcfg__api.html#ga3454e451fa65a25bcea608bc6ec87557">MEMCFG_MVIOL_SHIFT</a>, <a class="el" href="group__memcfg__api.html#gae421e1777c39ff92af5896b3ff37aaf1">MEMCFG_NMVIOL_MASK</a>, <a class="el" href="hw__memcfg_8h.html#ace940401bf01f25cc5b0be1c1914527b">MEMCFG_O_MAVCLR</a>, and <a class="el" href="hw__memcfg_8h.html#acf70d731e4572e351e5f56f6e1a47db2">MEMCFG_O_NMAVCLR</a>.</p>

</div>
</div>
<a class="anchor" id="ga8496e659e6df1b5d8320b96726251ef0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_setCorrErrorThreshold </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>threshold</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets the correctable error threshold value.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">threshold</td><td>is the correctable error threshold.</td></tr>
  </table>
  </dd>
</dl>
<p>This value sets the error-count threshold at which a correctable error interrupt is generated. That is when the error count register reaches the value specified by the <em>threshold</em> parameter, an interrupt is generated if it is enabled.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#a9df6778601edeb93bcffbd8677b59c33">MEMCFG_O_CERRTHRES</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="gada23e496b1bc237b2e6acc24e7874149"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t MemCfg_getCorrErrorCount </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Gets the correctable error count.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the number of correctable error have occurred. </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#a8776b6a6eea6a2e498870e7fe0be1962">MEMCFG_O_CERRCNT</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="gad3f95d42a0af192c5b5b207788748e75"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_enableCorrErrorInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables individual RAM correctable error interrupt sources.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intFlags</td><td>is a bit mask of the interrupt sources to be enabled. Can take the value <b>MEMCFG_CERR_CPUREAD</b> only. Other values are reserved.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the indicated RAM correctable error interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<dl class="section note"><dt>Note</dt><dd>Note that only correctable errors may generate interrupts.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#ad889b3b6b7cb74504ac2d6fcc08f267e">MEMCFG_O_CEINTEN</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga343ccaed79b3c6108111591e2f33a7f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_disableCorrErrorInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables individual RAM correctable error interrupt sources.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intFlags</td><td>is a bit mask of the interrupt sources to be disabled. Can take the value <b>MEMCFG_CERR_CPUREAD</b> only. Other values are reserved.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the indicated RAM correctable error interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<dl class="section note"><dt>Note</dt><dd>Note that only correctable errors may generate interrupts.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#ad889b3b6b7cb74504ac2d6fcc08f267e">MEMCFG_O_CEINTEN</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ba986b1428801f4a02dc47c588cf0fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t MemCfg_getCorrErrorInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Gets the current RAM correctable error interrupt status.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the current error interrupt status. Will return a value of <b>MEMCFG_CERR_CPUREAD</b> if an interrupt has been generated. If not, the function will return 0. </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#a67d66744d826653db4e5a7d4a6a3ecfd">MEMCFG_O_CEINTFLG</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga441298d10f7dab155471f0433b06fcb4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_forceCorrErrorInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets the RAM correctable error interrupt status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intFlags</td><td>is a bit mask of the interrupt sources to be set. Can take the value <b>MEMCFG_CERR_CPUREAD</b> only. Other values are reserved.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the correctable error interrupt flag.</p>
<dl class="section note"><dt>Note</dt><dd>Note that only correctable errors may generate interrupts.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#aedadcf23a64f3005ecdd0c5f6d5874ad">MEMCFG_O_CEINTSET</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="gabd72e2146424e8ef04679855b8bfd0b2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_clearCorrErrorInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Clears the RAM correctable error interrupt status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intFlags</td><td>is a bit mask of the interrupt sources to be cleared. Can take the value <b>MEMCFG_CERR_CPUREAD</b> only. Other values are reserved.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears the correctable error interrupt flag.</p>
<dl class="section note"><dt>Note</dt><dd>Note that only correctable errors may generate interrupts.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#a66261c93ebc0a447e912b1c5b356f029">MEMCFG_O_CEINTCLR</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f3ea5c48e532a430104d3bdb975caf6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t MemCfg_getCorrErrorStatus </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Gets the current correctable RAM error status.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the current error status, enumerated as a bit field of <b>MEMCFG_CERR_CPUREAD</b>, <b>MEMCFG_CERR_DMAREAD</b>, or <b>MEMCFG_CERR_CLA1READ</b> </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#a2f8cd8963ba826450538243f55d89330">MEMCFG_O_CERRFLG</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a9728223107a0fd68e2e8c11f6969be"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t MemCfg_getUncorrErrorStatus </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Gets the current uncorrectable RAM error status.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the current error status, enumerated as a bit field of <b>MEMCFG_UCERR_CPUREAD</b>, <b>MEMCFG_UCERR_DMAREAD</b>, or <b>MEMCFG_UCERR_CLA1READ</b>. </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#ae17a44e6fcf191793ee847f9c5ad9fb4">MEMCFG_O_UCERRFLG</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="gad1f5e7a8c9fa8045b3f1b70e8890fdcc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_forceCorrErrorStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>stsFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets the specified correctable RAM error status flag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">stsFlags</td><td>is a bit mask of the error sources. This parameter can be any of the following values: <b>MEMCFG_CERR_CPUREAD</b>, <b>MEMCFG_CERR_DMAREAD</b>, or <b>MEMCFG_CERR_CLA1READ</b>.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the specified correctable RAM error status flag.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#a30eb1b4c479a091a4dbc6d14a333ab43">MEMCFG_O_CERRSET</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga632cd6426b4c9496a26aec3751c9b80a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_forceUncorrErrorStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>stsFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets the specified uncorrectable RAM error status flag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">stsFlags</td><td>is a bit mask of the error sources. This parameter can be any of the following values: <b>MEMCFG_UCERR_CPUREAD</b>, <b>MEMCFG_UCERR_DMAREAD</b>, or <b>MEMCFG_UCERR_CLA1READ</b>.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the specified uncorrectable RAM error status flag.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#ae72a1de0b2ff440ad542f420c7d8b5eb">MEMCFG_O_UCERRSET</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d9bb807f3601ca5e9fd57c0ef719cf1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_clearCorrErrorStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>stsFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Clears correctable RAM error flags.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">stsFlags</td><td>is a bit mask of the status flags to be cleared. This parameter can be any of the <b>MEMCFG_CERR_CPUREAD</b>, <b>MEMCFG_CERR_DMAREAD</b>, or <b>MEMCFG_CERR_CLA1READ</b> values.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears the specified correctable RAM error flags.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#a70a282c1203024c4576c44ecc68c1d47">MEMCFG_O_CERRCLR</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga8333448d0a35332ecef988849b8b01f7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_clearUncorrErrorStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>stsFlags</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Clears uncorrectable RAM error flags.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">stsFlags</td><td>is a bit mask of the status flags to be cleared. This parameter can be any of the <b>MEMCFG_UCERR_CPUREAD</b>, <b>MEMCFG_UCERR_DMAREAD</b>, or <b>MEMCFG_UCERR_CLA1READ</b> values.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears the specified uncorrectable RAM error flags.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#a1bf10b78d842d8c82a938d7a61f89357">MEMCFG_O_UCERRCLR</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d89a1f2cc5ae71a69c21eecb54e291e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_enableROMWaitState </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables ROM wait state.</p>
<p>This function enables the ROM wait state. This mean CPU accesses to ROM are 1-wait.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#aa1f28f525978b9f5480414bcf77607a8">MEMCFG_O_ROMWAITSTATE</a>, <a class="el" href="hw__memcfg_8h.html#a72d216922fe9702c5069a1a6f6578c66">MEMCFG_ROMWAITSTATE_WSDISABLE</a>, and <a class="el" href="hw__memmap_8h.html#ae3148d5f2fff297e9e4ecc56074f8562">ROMWAITSTATE_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga45c0cdfa37a61be2dfcd5119a114e80d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_disableROMWaitState </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables ROM wait state.</p>
<p>This function enables the ROM wait state. This mean CPU accesses to ROM are 0-wait.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#aa1f28f525978b9f5480414bcf77607a8">MEMCFG_O_ROMWAITSTATE</a>, <a class="el" href="hw__memcfg_8h.html#a72d216922fe9702c5069a1a6f6578c66">MEMCFG_ROMWAITSTATE_WSDISABLE</a>, and <a class="el" href="hw__memmap_8h.html#ae3148d5f2fff297e9e4ecc56074f8562">ROMWAITSTATE_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b4c29a48eb54218567515f0a89ecff1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_enableROMPrefetch </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables ROM prefetch.</p>
<p>This function enables the ROM prefetch for both secure ROM and boot ROM.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#aabfdac0415676bfc29333814bcaed147">MEMCFG_O_ROMPREFETCH</a>, <a class="el" href="hw__memcfg_8h.html#a125fb280e4eadd2f59e46de15a58a278">MEMCFG_ROMPREFETCH_PFENABLE</a>, and <a class="el" href="hw__memmap_8h.html#a542e037e5e1e47026902875bcc1b5f38">ROMPREFETCH_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga86d0bf61fdbb55196fbf58f22d3e7951"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MemCfg_disableROMPrefetch </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables ROM prefetch.</p>
<p>This function enables the ROM prefetch for both secure ROM and boot ROM.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#aabfdac0415676bfc29333814bcaed147">MEMCFG_O_ROMPREFETCH</a>, <a class="el" href="hw__memcfg_8h.html#a125fb280e4eadd2f59e46de15a58a278">MEMCFG_ROMPREFETCH_PFENABLE</a>, and <a class="el" href="hw__memmap_8h.html#a542e037e5e1e47026902875bcc1b5f38">ROMPREFETCH_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga17ea138f441954200c237299efe4a67a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MemCfg_lockConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ramSections</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Locks the writes to the configuration of specified RAM sections.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ramSections</td><td>is the logical OR of the sections to be configured.</td></tr>
  </table>
  </dd>
</dl>
<p>This function locks writes to the access protection and master select configuration of a RAM section. That means calling <a class="el" href="group__memcfg__api.html#gab3f6ea8931c14e020a2bdc97b2d9ef3d">MemCfg_setProtection()</a> or <a class="el" href="group__memcfg__api.html#ga3649aa9e2e152708fa2eee01b024d413">MemCfg_setLSRAMMasterSel()</a> for a locked RAM section will have no effect until <a class="el" href="group__memcfg__api.html#ga80041d9deae58f8ae28ea1f07edf74ac">MemCfg_unlockConfig()</a> is called.</p>
<p>The <em>ramSections</em> parameter is an OR of one of the following sets of indicators:</p>
<ul>
<li><b>MEMCFG_SECT_D0</b> and <b>MEMCFG_SECT_D1</b> or <b>MEMCFG_SECT_DX_ALL</b> </li>
<li><b>MEMCFG_SECT_LS0</b> through <b>MEMCFG_SECT_LSx</b> or <b>MEMCFG_SECT_LSX_ALL</b> </li>
<li><b>MEMCFG_SECT_GS0</b> through <b>MEMCFG_SECT_GSx</b> or <b>MEMCFG_SECT_GSX_ALL</b> </li>
<li><b>OR</b> use <b>MEMCFG_SECT_ALL</b> to configure all possible sections.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memmap_8h.html#ab8e7493c04e5484361c4d01f84f19e1b">MEMCFG_BASE</a>, <a class="el" href="hw__memcfg_8h.html#a1518e87b0a6a46c04135d8562c0d0ac8">MEMCFG_O_DXLOCK</a>, <a class="el" href="hw__memcfg_8h.html#a339b5d3304167c5d742c0f1841f1ce3e">MEMCFG_O_GSXLOCK</a>, <a class="el" href="hw__memcfg_8h.html#a9a5e4c210c5698d51b951575adab36ae">MEMCFG_O_LSXLOCK</a>, <a class="el" href="group__memcfg__api.html#ga7d5705d05c74a6942e33ae3842b85f28">MEMCFG_SECT_ALL</a>, <a class="el" href="group__memcfg__api.html#ga2c476e3d90e342091cedfe5e3f152b50">MEMCFG_SECT_DX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga04dfeecebd5f6230c6f910bc50852957">MEMCFG_SECT_GSX_ALL</a>, <a class="el" href="group__memcfg__api.html#gac15982f28fb784721f5acbdded80c427">MEMCFG_SECT_LSX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga5bf0eaad7546a507e379b3f06d3883b7">MEMCFG_SECT_NUM_MASK</a>, <a class="el" href="group__memcfg__api.html#ga69faeeb155b957ad139e3f11608bd2f4">MEMCFG_SECT_TYPE_D</a>, <a class="el" href="group__memcfg__api.html#ga3572c6832b1ed76d76479a18e652df98">MEMCFG_SECT_TYPE_GS</a>, <a class="el" href="group__memcfg__api.html#gac6192971eeea98b52e076528dc04db39">MEMCFG_SECT_TYPE_LS</a>, and <a class="el" href="group__memcfg__api.html#ga57516d4b825e111820133a57e235a699">MEMCFG_SECT_TYPE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga80041d9deae58f8ae28ea1f07edf74ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MemCfg_unlockConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ramSections</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unlocks the writes to the configuration of a RAM section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ramSections</td><td>is the logical OR of the sections to be configured.</td></tr>
  </table>
  </dd>
</dl>
<p>This function unlocks writes to the access protection and master select configuration of a RAM section that has been locked using <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a>.</p>
<p>The <em>ramSections</em> parameter is an OR of one of the following sets of indicators:</p>
<ul>
<li><b>MEMCFG_SECT_D0</b> and <b>MEMCFG_SECT_D1</b> or <b>MEMCFG_SECT_DX_ALL</b> </li>
<li><b>MEMCFG_SECT_LS0</b> through <b>MEMCFG_SECT_LSx</b> or <b>MEMCFG_SECT_LSX_ALL</b> </li>
<li><b>MEMCFG_SECT_GS0</b> through <b>MEMCFG_SECT_GSx</b> or <b>MEMCFG_SECT_GSX_ALL</b> </li>
<li><b>OR</b> use <b>MEMCFG_SECT_ALL</b> to configure all possible sections.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memmap_8h.html#ab8e7493c04e5484361c4d01f84f19e1b">MEMCFG_BASE</a>, <a class="el" href="hw__memcfg_8h.html#a1518e87b0a6a46c04135d8562c0d0ac8">MEMCFG_O_DXLOCK</a>, <a class="el" href="hw__memcfg_8h.html#a339b5d3304167c5d742c0f1841f1ce3e">MEMCFG_O_GSXLOCK</a>, <a class="el" href="hw__memcfg_8h.html#a9a5e4c210c5698d51b951575adab36ae">MEMCFG_O_LSXLOCK</a>, <a class="el" href="group__memcfg__api.html#ga7d5705d05c74a6942e33ae3842b85f28">MEMCFG_SECT_ALL</a>, <a class="el" href="group__memcfg__api.html#ga2c476e3d90e342091cedfe5e3f152b50">MEMCFG_SECT_DX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga04dfeecebd5f6230c6f910bc50852957">MEMCFG_SECT_GSX_ALL</a>, <a class="el" href="group__memcfg__api.html#gac15982f28fb784721f5acbdded80c427">MEMCFG_SECT_LSX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga5bf0eaad7546a507e379b3f06d3883b7">MEMCFG_SECT_NUM_MASK</a>, <a class="el" href="group__memcfg__api.html#ga69faeeb155b957ad139e3f11608bd2f4">MEMCFG_SECT_TYPE_D</a>, <a class="el" href="group__memcfg__api.html#ga3572c6832b1ed76d76479a18e652df98">MEMCFG_SECT_TYPE_GS</a>, <a class="el" href="group__memcfg__api.html#gac6192971eeea98b52e076528dc04db39">MEMCFG_SECT_TYPE_LS</a>, and <a class="el" href="group__memcfg__api.html#ga57516d4b825e111820133a57e235a699">MEMCFG_SECT_TYPE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2dbc77b67f047f80ed8d1a10e2e7eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MemCfg_commitConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ramSections</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Permanently locks writes to the configuration of a RAM section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ramSections</td><td>is the logical OR of the sections to be configured.</td></tr>
  </table>
  </dd>
</dl>
<p>This function permanently locks writes to the access protection and master select configuration of a RAM section. That means calling <a class="el" href="group__memcfg__api.html#gab3f6ea8931c14e020a2bdc97b2d9ef3d">MemCfg_setProtection()</a> or <a class="el" href="group__memcfg__api.html#ga3649aa9e2e152708fa2eee01b024d413">MemCfg_setLSRAMMasterSel()</a> for a locked RAM section will have no effect. To lock the configuration in a nonpermanent way, use <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a>.</p>
<p>The <em>ramSections</em> parameter is an OR of one of the following sets of indicators:</p>
<ul>
<li><b>MEMCFG_SECT_D0</b> and <b>MEMCFG_SECT_D1</b> or <b>MEMCFG_SECT_DX_ALL</b> </li>
<li><b>MEMCFG_SECT_LS0</b> through <b>MEMCFG_SECT_LSx</b> or <b>MEMCFG_SECT_LSX_ALL</b> </li>
<li><b>MEMCFG_SECT_GS0</b> through <b>MEMCFG_SECT_GSx</b> or <b>MEMCFG_SECT_GSX_ALL</b> </li>
<li><b>OR</b> use <b>MEMCFG_SECT_ALL</b> to configure all possible sections.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memmap_8h.html#ab8e7493c04e5484361c4d01f84f19e1b">MEMCFG_BASE</a>, <a class="el" href="hw__memcfg_8h.html#abf37f19315c3b3570a78134cc47941ad">MEMCFG_O_DXCOMMIT</a>, <a class="el" href="hw__memcfg_8h.html#a03dad0f7ba7d61f1de56afa82f5ad1ac">MEMCFG_O_GSXCOMMIT</a>, <a class="el" href="hw__memcfg_8h.html#a81b3b62015bdbee8cdff453ae73959d2">MEMCFG_O_LSXCOMMIT</a>, <a class="el" href="group__memcfg__api.html#ga7d5705d05c74a6942e33ae3842b85f28">MEMCFG_SECT_ALL</a>, <a class="el" href="group__memcfg__api.html#ga2c476e3d90e342091cedfe5e3f152b50">MEMCFG_SECT_DX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga04dfeecebd5f6230c6f910bc50852957">MEMCFG_SECT_GSX_ALL</a>, <a class="el" href="group__memcfg__api.html#gac15982f28fb784721f5acbdded80c427">MEMCFG_SECT_LSX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga5bf0eaad7546a507e379b3f06d3883b7">MEMCFG_SECT_NUM_MASK</a>, <a class="el" href="group__memcfg__api.html#ga69faeeb155b957ad139e3f11608bd2f4">MEMCFG_SECT_TYPE_D</a>, <a class="el" href="group__memcfg__api.html#ga3572c6832b1ed76d76479a18e652df98">MEMCFG_SECT_TYPE_GS</a>, <a class="el" href="group__memcfg__api.html#gac6192971eeea98b52e076528dc04db39">MEMCFG_SECT_TYPE_LS</a>, and <a class="el" href="group__memcfg__api.html#ga57516d4b825e111820133a57e235a699">MEMCFG_SECT_TYPE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gab3f6ea8931c14e020a2bdc97b2d9ef3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MemCfg_setProtection </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ramSection</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>protectMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the access protection mode of a single RAM section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ramSection</td><td>is the RAM section to be configured. </td></tr>
    <tr><td class="paramname">protectMode</td><td>is the logical OR of the settings to be applied.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the access protection mode of the specified RAM section. The mode is passed into the <em>protectMode</em> parameter as the logical OR of the following values:</p>
<ul>
<li><b>MEMCFG_PROT_ALLOWCPUFETCH</b> or <b>MEMCFG_PROT_BLOCKCPUFETCH</b> - CPU fetch</li>
<li><b>MEMCFG_PROT_ALLOWCPUWRITE</b> or <b>MEMCFG_PROT_BLOCKCPUWRITE</b> - CPU write</li>
<li><b>MEMCFG_PROT_ALLOWDMAWRITE</b> or <b>MEMCFG_PROT_BLOCKDMAWRITE</b> - DMA write</li>
</ul>
<p>The <em>ramSection</em> parameter is one of the following indicators:</p>
<ul>
<li><b>MEMCFG_SECT_D0</b> or <b>MEMCFG_SECT_D1</b> </li>
<li><b>MEMCFG_SECT_LS0</b> through <b>MEMCFG_SECT_LSx</b> </li>
<li><b>MEMCFG_SECT_GS0</b> through <b>MEMCFG_SECT_GSx</b> </li>
</ul>
<p>This function will have no effect if the associated registers have been locked by <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a> or <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a> or if the memory is configured as CLA program memory.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memmap_8h.html#ab8e7493c04e5484361c4d01f84f19e1b">MEMCFG_BASE</a>, <a class="el" href="hw__memcfg_8h.html#a8d7cbfb63459919a540f93ca2422cff1">MEMCFG_O_DXACCPROT0</a>, <a class="el" href="hw__memcfg_8h.html#a420873c3eaa23bb1b22d265679c26b20">MEMCFG_O_GSXACCPROT0</a>, <a class="el" href="hw__memcfg_8h.html#ae0d74e54dc1ab5edbb467e3821a79f00">MEMCFG_O_LSXACCPROT0</a>, <a class="el" href="group__memcfg__api.html#ga5bf0eaad7546a507e379b3f06d3883b7">MEMCFG_SECT_NUM_MASK</a>, <a class="el" href="group__memcfg__api.html#ga69faeeb155b957ad139e3f11608bd2f4">MEMCFG_SECT_TYPE_D</a>, <a class="el" href="group__memcfg__api.html#ga3572c6832b1ed76d76479a18e652df98">MEMCFG_SECT_TYPE_GS</a>, <a class="el" href="group__memcfg__api.html#gac6192971eeea98b52e076528dc04db39">MEMCFG_SECT_TYPE_LS</a>, <a class="el" href="group__memcfg__api.html#ga57516d4b825e111820133a57e235a699">MEMCFG_SECT_TYPE_MASK</a>, and <a class="el" href="group__memcfg__api.html#ga986073aaa67e4f019d21fff75d0b128e">MEMCFG_XACCPROTX_M</a>.</p>

</div>
</div>
<a class="anchor" id="ga3649aa9e2e152708fa2eee01b024d413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MemCfg_setLSRAMMasterSel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ramSection</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__memcfg__api.html#gab41eb9f39d29780059551d5eba41eef8">MemCfg_LSRAMMasterSel</a>&#160;</td>
          <td class="paramname"><em>masterSel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the master of the specified RAM section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ramSection</td><td>is the RAM section to be configured. </td></tr>
    <tr><td class="paramname">masterSel</td><td>is the sharing selection.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the master select configuration of the RAM section. If the <em>masterSel</em> parameter is <b>MEMCFG_LSRAMMASTER_CPU_ONLY</b>, the RAM section passed into the <em>ramSection</em> parameter will be dedicated to the CPU. If <b>MEMCFG_LSRAMMASTER_CPU_CLA1</b>, the memory section will be shared between the CPU and the CLA.</p>
<p>The <em>ramSection</em> parameter should be a value from <b>MEMCFG_SECT_LS0</b> through <b>MEMCFG_SECT_LSx</b>.</p>
<p>This function will have no effect if the associated registers have been locked by <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a> or <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a>.</p>
<dl class="section note"><dt>Note</dt><dd>This API only applies to LSx RAM.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memmap_8h.html#ab8e7493c04e5484361c4d01f84f19e1b">MEMCFG_BASE</a>, <a class="el" href="hw__memcfg_8h.html#aa33dc67de45b284f119be2142e6b0c4b">MEMCFG_LSXMSEL_MSEL_LS0_M</a>, <a class="el" href="hw__memcfg_8h.html#a9fcff87b930cbfc4ae73016bc998c28f">MEMCFG_O_LSXMSEL</a>, <a class="el" href="group__memcfg__api.html#ga5bf0eaad7546a507e379b3f06d3883b7">MEMCFG_SECT_NUM_MASK</a>, <a class="el" href="group__memcfg__api.html#gac6192971eeea98b52e076528dc04db39">MEMCFG_SECT_TYPE_LS</a>, and <a class="el" href="group__memcfg__api.html#ga57516d4b825e111820133a57e235a699">MEMCFG_SECT_TYPE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d9064ee182d5f422f07b78ffe755f72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MemCfg_setGSRAMMasterSel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ramSections</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__memcfg__api.html#ga932062485b3dd3ee9d5d97de9146b696">MemCfg_GSRAMMasterSel</a>&#160;</td>
          <td class="paramname"><em>masterSel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the master of the specified RAM section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ramSections</td><td>is the logical OR of the sections to be configured. </td></tr>
    <tr><td class="paramname">masterSel</td><td>is the sharing selection.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the master select configuration of the RAM section. If the <em>masterSel</em> parameter is <b>MEMCFG_GSRAMMASTER_CPU1</b>, the RAM sections passed into the <em>ramSections</em> parameter will be dedicated to CPU1. If <b>MEMCFG_GSRAMMASTER_CPU2</b>, the memory section will be dedicated to CPU2.</p>
<p>The <em>ramSections</em> parameter should be a logical OR of values from <b>MEMCFG_SECT_GS0</b> through <b>MEMCFG_SECT_GSx</b>.</p>
<p>This function will have no effect if the associated registers have been locked by <a class="el" href="group__memcfg__api.html#ga17ea138f441954200c237299efe4a67a">MemCfg_lockConfig()</a> or <a class="el" href="group__memcfg__api.html#gaa2dbc77b67f047f80ed8d1a10e2e7eb5">MemCfg_commitConfig()</a>.</p>
<dl class="section note"><dt>Note</dt><dd>This API only applies to GSx RAM.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memmap_8h.html#ab8e7493c04e5484361c4d01f84f19e1b">MEMCFG_BASE</a>, <a class="el" href="group__memcfg__api.html#gga932062485b3dd3ee9d5d97de9146b696a81debd96043de10dcecdfd8b531b9300">MEMCFG_GSRAMMASTER_CPU1</a>, <a class="el" href="hw__memcfg_8h.html#abfb09d93b4cfb14b51aaca65d349d967">MEMCFG_O_GSXMSEL</a>, <a class="el" href="group__memcfg__api.html#ga5bf0eaad7546a507e379b3f06d3883b7">MEMCFG_SECT_NUM_MASK</a>, <a class="el" href="group__memcfg__api.html#ga3572c6832b1ed76d76479a18e652df98">MEMCFG_SECT_TYPE_GS</a>, and <a class="el" href="group__memcfg__api.html#ga57516d4b825e111820133a57e235a699">MEMCFG_SECT_TYPE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga67cd6534183f8320defd281a40f1a844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MemCfg_setTestMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ramSection</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__memcfg__api.html#ga962a00b98ede70d1e8edf086694cd9bc">MemCfg_TestMode</a>&#160;</td>
          <td class="paramname"><em>testMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the test mode of the specified RAM section.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ramSection</td><td>is the RAM section to be configured. </td></tr>
    <tr><td class="paramname">testMode</td><td>is the test mode selected.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the test mode configuration of the RAM section. The <em>testMode</em> parameter can take one of the following values:</p>
<ul>
<li><b>MEMCFG_TEST_FUNCTIONAL</b> </li>
<li><b>MEMCFG_TEST_WRITE_DATA</b> </li>
<li><b>MEMCFG_TEST_WRITE_ECC</b> (DxRAM) or MEMCFG_TEST_WRITE_PARITY (LSx, GSx, or MSGxRAM)</li>
</ul>
<p>The <em>ramSection</em> parameter is one of the following indicators:</p>
<ul>
<li><b>MEMCFG_SECT_M0</b> or <b>MEMCFG_SECT_M1</b> </li>
<li><b>MEMCFG_SECT_D0</b> or <b>MEMCFG_SECT_D1</b> </li>
<li><b>MEMCFG_SECT_LS0</b> through <b>MEMCFG_SECT_LSx</b> </li>
<li><b>MEMCFG_SECT_GS0</b> through <b>MEMCFG_SECT_GSx</b> </li>
<li><b>MEMCFG_SECT_MSGCPUTOCPU</b>, <b>MEMCFG_SECT_MSGCPUTOCLA1</b>, or <b>MEMCFG_SECT_MSGCLA1TOCPU</b> </li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memmap_8h.html#ab8e7493c04e5484361c4d01f84f19e1b">MEMCFG_BASE</a>, <a class="el" href="hw__memcfg_8h.html#a215558a049abae067c600c00500583d3">MEMCFG_O_DXTEST</a>, <a class="el" href="hw__memcfg_8h.html#ada2e2d73815eb6bcc18e0eb1a8db3853">MEMCFG_O_GSXTEST</a>, <a class="el" href="hw__memcfg_8h.html#a39afdd1bcd5ee0b4d92ddebaaf74cffd">MEMCFG_O_LSXTEST</a>, <a class="el" href="hw__memcfg_8h.html#abd1f2558342811de16ea65c5b73c7ceb">MEMCFG_O_MSGXTEST</a>, <a class="el" href="group__memcfg__api.html#ga5bf0eaad7546a507e379b3f06d3883b7">MEMCFG_SECT_NUM_MASK</a>, <a class="el" href="group__memcfg__api.html#ga69faeeb155b957ad139e3f11608bd2f4">MEMCFG_SECT_TYPE_D</a>, <a class="el" href="group__memcfg__api.html#ga3572c6832b1ed76d76479a18e652df98">MEMCFG_SECT_TYPE_GS</a>, <a class="el" href="group__memcfg__api.html#gac6192971eeea98b52e076528dc04db39">MEMCFG_SECT_TYPE_LS</a>, <a class="el" href="group__memcfg__api.html#ga57516d4b825e111820133a57e235a699">MEMCFG_SECT_TYPE_MASK</a>, <a class="el" href="group__memcfg__api.html#gaf6b6b9bd10c8a91145524f4275a6d612">MEMCFG_SECT_TYPE_MSG</a>, and <a class="el" href="group__memcfg__api.html#ga6069681be70b43c9aced0f5c7029d8b5">MEMCFG_XTEST_M</a>.</p>

</div>
</div>
<a class="anchor" id="gaea9bf75bdd02de7783ea1bb22995203a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MemCfg_initSections </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ramSections</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Starts the initialization the specified RAM sections.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ramSections</td><td>is the logical OR of the sections to be initialized.</td></tr>
  </table>
  </dd>
</dl>
<p>This function starts the initialization of the specified RAM sections. Use <a class="el" href="group__memcfg__api.html#ga15681f6f2648448cdf1d1c3c0669439d">MemCfg_getInitStatus()</a> to check if the initialization is done.</p>
<p>The <em>ramSections</em> parameter is an OR of one of the following sets of indicators:</p>
<ul>
<li><b>MEMCFG_SECT_D0</b> and <b>MEMCFG_SECT_D1</b> or <b>MEMCFG_SECT_DX_ALL</b> </li>
<li><b>MEMCFG_SECT_LS0</b> through <b>MEMCFG_SECT_LSx</b> or <b>MEMCFG_SECT_LSX_ALL</b> </li>
<li><b>MEMCFG_SECT_GS0</b> through <b>MEMCFG_SECT_GSx</b> or <b>MEMCFG_SECT_GSX_ALL</b> </li>
<li><b>MEMCFG_SECT_MSGCPUTOCPU</b>, <b>MEMCFG_SECT_MSGCPUTOCLA1</b>, and <b>MEMCFG_SECT_MSGCLA1TOCPU</b> or <b>MEMCFG_SECT_MSGX_ALL</b> </li>
<li><b>OR</b> use <b>MEMCFG_SECT_ALL</b> to configure all possible sections.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memmap_8h.html#ab8e7493c04e5484361c4d01f84f19e1b">MEMCFG_BASE</a>, <a class="el" href="hw__memcfg_8h.html#aad10aae581abf25a006874c626f15d5e">MEMCFG_O_DXINIT</a>, <a class="el" href="hw__memcfg_8h.html#ae8906c7614085ecb7468bb33545eb605">MEMCFG_O_GSXINIT</a>, <a class="el" href="hw__memcfg_8h.html#abc6f3136c72d964fcb7dbc202487dd57">MEMCFG_O_LSXINIT</a>, <a class="el" href="hw__memcfg_8h.html#ada6fde19eef9bcd9ef5dd2de431cac18">MEMCFG_O_MSGXINIT</a>, <a class="el" href="group__memcfg__api.html#ga7d5705d05c74a6942e33ae3842b85f28">MEMCFG_SECT_ALL</a>, <a class="el" href="group__memcfg__api.html#ga2c476e3d90e342091cedfe5e3f152b50">MEMCFG_SECT_DX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga04dfeecebd5f6230c6f910bc50852957">MEMCFG_SECT_GSX_ALL</a>, <a class="el" href="group__memcfg__api.html#gac15982f28fb784721f5acbdded80c427">MEMCFG_SECT_LSX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga77248c38e2587b3d87dcaccfacf09be7">MEMCFG_SECT_MSGX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga5bf0eaad7546a507e379b3f06d3883b7">MEMCFG_SECT_NUM_MASK</a>, <a class="el" href="group__memcfg__api.html#ga69faeeb155b957ad139e3f11608bd2f4">MEMCFG_SECT_TYPE_D</a>, <a class="el" href="group__memcfg__api.html#ga3572c6832b1ed76d76479a18e652df98">MEMCFG_SECT_TYPE_GS</a>, <a class="el" href="group__memcfg__api.html#gac6192971eeea98b52e076528dc04db39">MEMCFG_SECT_TYPE_LS</a>, <a class="el" href="group__memcfg__api.html#ga57516d4b825e111820133a57e235a699">MEMCFG_SECT_TYPE_MASK</a>, and <a class="el" href="group__memcfg__api.html#gaf6b6b9bd10c8a91145524f4275a6d612">MEMCFG_SECT_TYPE_MSG</a>.</p>

</div>
</div>
<a class="anchor" id="ga15681f6f2648448cdf1d1c3c0669439d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MemCfg_getInitStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ramSections</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the status of initialized RAM sections.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ramSections</td><td>is the logical OR of the sections to be checked.</td></tr>
  </table>
  </dd>
</dl>
<p>This function gets the initialization status of the RAM sections specified by the <em>ramSections</em> parameter.</p>
<p>The <em>ramSections</em> parameter is an OR of one of the following sets of indicators:</p>
<ul>
<li><b>MEMCFG_SECT_M0</b>, <b>MEMCFG_SECT_M1</b>, <b>MEMCFG_SECT_D0</b>, and <b>MEMCFG_SECT_D1</b> or <b>MEMCFG_SECT_DX_ALL</b> </li>
<li><b>MEMCFG_SECT_LS0</b> through <b>MEMCFG_SECT_LSx</b> or <b>MEMCFG_SECT_LSX_ALL</b> </li>
<li><b>MEMCFG_SECT_GS0</b> through <b>MEMCFG_SECT_GSx</b> or <b>MEMCFG_SECT_GSX_ALL</b> </li>
<li><b>MEMCFG_SECT_MSGCPUTOCPU</b>, <b>MEMCFG_SECT_MSGCPUTOCLA1</b>, and <b>MEMCFG_SECT_MSGCLA1TOCPU</b> or <b>MEMCFG_SECT_MSGX_ALL</b> </li>
<li><b>OR</b> use <b>MEMCFG_SECT_ALL</b> to get status of all possible sections.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Use <a class="el" href="group__memcfg__api.html#gaea9bf75bdd02de7783ea1bb22995203a">MemCfg_initSections()</a> to start the initialization.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Returns <b>true</b> if all the sections specified by <em>ramSections</em> have been initialized and <b>false</b> if not. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memmap_8h.html#ab8e7493c04e5484361c4d01f84f19e1b">MEMCFG_BASE</a>, <a class="el" href="hw__memcfg_8h.html#a832709d88b4c5c43086962d534658167">MEMCFG_O_DXINITDONE</a>, <a class="el" href="hw__memcfg_8h.html#a6b8cb38bb9bcb815c7bf36c7860e9357">MEMCFG_O_GSXINITDONE</a>, <a class="el" href="hw__memcfg_8h.html#ae81a7456f28aa2478b01ea2da9eccf19">MEMCFG_O_LSXINITDONE</a>, <a class="el" href="hw__memcfg_8h.html#a4ff7b9529745b4611478b478456b65f2">MEMCFG_O_MSGXINITDONE</a>, <a class="el" href="group__memcfg__api.html#ga7d5705d05c74a6942e33ae3842b85f28">MEMCFG_SECT_ALL</a>, <a class="el" href="group__memcfg__api.html#ga2c476e3d90e342091cedfe5e3f152b50">MEMCFG_SECT_DX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga04dfeecebd5f6230c6f910bc50852957">MEMCFG_SECT_GSX_ALL</a>, <a class="el" href="group__memcfg__api.html#gac15982f28fb784721f5acbdded80c427">MEMCFG_SECT_LSX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga77248c38e2587b3d87dcaccfacf09be7">MEMCFG_SECT_MSGX_ALL</a>, <a class="el" href="group__memcfg__api.html#ga5bf0eaad7546a507e379b3f06d3883b7">MEMCFG_SECT_NUM_MASK</a>, <a class="el" href="group__memcfg__api.html#ga69faeeb155b957ad139e3f11608bd2f4">MEMCFG_SECT_TYPE_D</a>, <a class="el" href="group__memcfg__api.html#ga3572c6832b1ed76d76479a18e652df98">MEMCFG_SECT_TYPE_GS</a>, <a class="el" href="group__memcfg__api.html#gac6192971eeea98b52e076528dc04db39">MEMCFG_SECT_TYPE_LS</a>, <a class="el" href="group__memcfg__api.html#ga57516d4b825e111820133a57e235a699">MEMCFG_SECT_TYPE_MASK</a>, and <a class="el" href="group__memcfg__api.html#gaf6b6b9bd10c8a91145524f4275a6d612">MEMCFG_SECT_TYPE_MSG</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f0e947ea70319ac1f65ae780d4922ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MemCfg_getViolationAddress </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlag</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the violation address associated with a intFlag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intFlag</td><td>is the type of access violation as indicated by ONE of these values:<ul>
<li><b>MEMCFG_NMVIOL_CPUREAD</b> </li>
<li><b>MEMCFG_NMVIOL_CPUWRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CPUFETCH</b> </li>
<li><b>MEMCFG_NMVIOL_DMAWRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1READ</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1WRITE</b> </li>
<li><b>MEMCFG_NMVIOL_CLA1FETCH</b> </li>
<li><b>MEMCFG_MVIOL_CPUFETCH</b> </li>
<li><b>MEMCFG_MVIOL_CPUWRITE</b> </li>
<li><b>MEMCFG_MVIOL_DMAWRITE</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the violation address associated with the <em>intFlag</em>. </dd></dl>

<p>References <a class="el" href="hw__memmap_8h.html#a8104a30b987837417a23b557a0e93696">ACCESSPROTECTION_BASE</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="group__memcfg__api.html#ga68657b489302b169dab06c563241a4d3">MEMCFG_MVIOL_MASK</a>, <a class="el" href="group__memcfg__api.html#ga3454e451fa65a25bcea608bc6ec87557">MEMCFG_MVIOL_SHIFT</a>, <a class="el" href="hw__memcfg_8h.html#ad9fbd6ee532a96d1e881031b6e757d22">MEMCFG_O_MCPUFAVADDR</a>, <a class="el" href="hw__memcfg_8h.html#ae1cbaf51c0e9aa4f4ae8c7184ea911de">MEMCFG_O_NMCPURDAVADDR</a>, and <a class="el" href="hw__memcfg_8h.html#a5d764d431b990a4ce847856c93c5f9c8">MEMCFG_O_NMCPUWRAVADDR</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c95e96bfc682c53446ead21b649ef1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MemCfg_getCorrErrorAddress </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>stsFlag</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the correctable error address associated with a stsFlag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">stsFlag</td><td>is the type of error to which the returned address will correspond. Can currently take the value <b>MEMCFG_CERR_CPUREAD</b> only. Other values are reserved.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the error address associated with the stsFlag. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="group__memcfg__api.html#gac89d92f5414c77aeae3dd1a8a8bdb58d">MEMCFG_CERR_CPUREAD</a>, <a class="el" href="hw__memcfg_8h.html#a65823067bce324a5e6bc41cb44642f8f">MEMCFG_O_CCPUREADDR</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
<a class="anchor" id="ga59361b035c46cc0c2847ff663806f95b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MemCfg_getUncorrErrorAddress </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>stsFlag</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the uncorrectable error address associated with a stsFlag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">stsFlag</td><td>is the type of error to which the returned address will correspond. It may be passed one of these values: <b>MEMCFG_UCERR_CPUREAD</b>, <b>MEMCFG_UCERR_DMAREAD</b>, or <b>MEMCFG_UCERR_CLA1READ</b> values.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the error address associated with the stsFlag. </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__memcfg_8h.html#adf177034c07d67327d9bb660869ad0a2">MEMCFG_O_UCCPUREADDR</a>, <a class="el" href="hw__memcfg_8h.html#afb32aa545d8fd46abf9949bd84415fe9">MEMCFG_O_UCDMAREADDR</a>, and <a class="el" href="hw__memmap_8h.html#af8c0a5dca766b3ae21555637c266bebe">MEMORYERROR_BASE</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
