Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Oct  9 16:03:21 2018
| Host         : idlab52-OptiPlex-790 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file prototype_watchman_wrapper_control_sets_placed.rpt
| Design       : prototype_watchman_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   256 |
| Unused register locations in slices containing registers |   332 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            4 |
|      6 |            2 |
|      8 |           22 |
|     10 |           10 |
|     12 |            5 |
|     14 |            4 |
|    16+ |          206 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1150 |          191 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             888 |          161 |
| Yes          | No                    | No                     |            2926 |          358 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4056 |          589 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                                   Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                             |                                                                                                                                                                                                                                                      |                1 |              2 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                  | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              2 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                                      |                1 |              2 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                 |                                                                                                                                                                                                                                                      |                1 |              4 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]         | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_byte_cntr_reg[8][0]                                                                                                                                |                1 |              4 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                   |                                                                                                                                                                                                                                                      |                1 |              4 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                      |                1 |              4 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              6 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              6 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                      | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                   |                2 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                            | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                         |                2 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                             |                2 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                             |                1 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                            | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                         | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                            | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                    | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                 |                1 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                  | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/E[0]                                                                                                                                                                               | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/skid_buffer_reg[1125]                                                                                              |                1 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                            |                                                                                                                                                                                                                                                      |                1 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                              |                                                                                                                                                                                                                                                      |                1 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                               |                3 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_arready0                                                                                                                                                                | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                1 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_1_n_0                                                                                           |                1 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                  | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                               |                2 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                |                2 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready0                                                                                                                                                                | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                1 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                    | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                 |                1 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                               |                2 |              8 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                          |                                                                                                                                                                                                                                                      |                4 |             10 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                            | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             10 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                  | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             10 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             10 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                       |                                                                                                                                                                                                                                                      |                2 |             10 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |             10 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                  | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |             10 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                3 |             10 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                       |                                                                                                                                                                                                                                                      |                2 |             10 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                         |                                                                                                                                                                                                                                                      |                2 |             10 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                               | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                2 |             12 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                               | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                3 |             12 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                        | prototype_watchman_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                          |                1 |             12 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][1]                                                      | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                2 |             12 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | prototype_watchman_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                2 |             12 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]         | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[6]_i_1_n_0                                                                                            |                2 |             14 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/all_is_idle_d1_reg                                                                                                 | prototype_watchman_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |             14 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                            | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             14 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                          | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                3 |             14 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                             | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                4 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                           |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                      | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                      |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                     | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                     | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                              | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                5 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                     | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                4 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                     | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                              | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                              | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                     | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                               | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                     |                                                                                                                                                                                                                                                      |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                         |                                                                                                                                                                                                                                                      |                4 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                                      |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                            | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                      |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                          | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                     | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                     | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                     | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                     | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                    | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                  | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[3][7]_i_1_n_0                                                                                                                                                           | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[1][7]_i_1_n_0                                                                                                                                                           | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[5][15]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[3][15]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[1][15]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[6][15]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[6][7]_i_1_n_0                                                                                                                                                           | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[5][31]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                  | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[7][15]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[9][23]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[4][15]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[8][15]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[2][15]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]         | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0] |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[7][7]_i_1_n_0                                                                                                                                                           | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[4][31]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                5 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[6][23]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[9][7]_i_1_n_0                                                                                                                                                           | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[8][23]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[6][31]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[5][7]_i_1_n_0                                                                                                                                                           | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                  | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[4][7]_i_1_n_0                                                                                                                                                           | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[3][31]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[9][31]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[8][7]_i_1_n_0                                                                                                                                                           | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[1][23]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[7][23]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                4 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[9][15]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[8][31]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[2][31]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[4][23]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[7][31]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                   | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[3][23]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[5][23]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                3 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[1][31]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[2][7]_i_1_n_0                                                                                                                                                           | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                2 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[2][23]_i_1_n_0                                                                                                                                                          | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                  |                1 |             16 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                     |                                                                                                                                                                                                                                                      |                3 |             18 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf  | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo             |                                                                                                                                                                                                                                                      |                2 |             18 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                          | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg               |                3 |             18 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_3_in                                                                                               | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                4 |             18 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |             20 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                7 |             20 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |             20 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                4 |             22 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                              | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             24 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en          | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             24 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                       |                                                                                                                                                                                                                                                      |                5 |             24 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                      |                2 |             24 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                                      |                2 |             24 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                   | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                               | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             24 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                3 |             26 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                 |                                                                                                                                                                                                                                                      |                3 |             26 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                |                                                                                                                                                                                                                                                      |                5 |             26 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                5 |             26 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                              |                                                                                                                                                                                                                                                      |                4 |             26 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                               |                                                                                                                                                                                                                                                      |                3 |             28 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                 |                                                                                                                                                                                                                                                      |                4 |             28 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                        | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             28 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                 |                                                                                                                                                                                                                                                      |                3 |             28 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                   |                                                                                                                                                                                                                                                      |                3 |             28 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                    | prototype_watchman_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                4 |             28 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                              | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                              | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             32 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                                      |                6 |             32 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf  |                                                                                                                                                                                                                                                      |                2 |             32 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                  |                                                                                                                                                                                                                                                      |                5 |             32 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                  |                                                                                                                                                                                                                                                      |                3 |             32 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                    |                                                                                                                                                                                                                                                      |                6 |             32 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                                      |                3 |             34 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg      |                                                                                                                                                                                                                                                      |                3 |             34 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                        | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                6 |             38 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4][0]                                                                                                       | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                6 |             38 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                    |                                                                                                                                                                                                                                                      |                7 |             40 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                       | prototype_watchman_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                7 |             40 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0                                                                 |                4 |             42 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf    | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             42 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/ram_rd_en_pf           | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             42 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                7 |             50 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |               11 |             52 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                                      |                7 |             56 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                      |                                                                                                                                                                                                                                                      |                8 |             56 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                        | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                5 |             56 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |               11 |             60 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                            | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               10 |             60 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                 |                                                                                                                                                                                                                                                      |                8 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                      |                                                                                                                                                                                                                                                      |               11 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                 | prototype_watchman_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               10 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                   | prototype_watchman_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                8 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                 |                                                                                                                                                                                                                                                      |                9 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                            |                                                                                                                                                                                                                                                      |                8 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                  |                                                                                                                                                                                                                                                      |               12 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                8 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                  |                                                                                                                                                                                                                                                      |                9 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                |               15 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/tx_en                                                                                                                                                                      | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/stream_data_out[31]_i_1_n_0                                                                                                                                         |                9 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ten_reg_map_0/U0/ten_reg_map_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                            | prototype_watchman_i/ten_reg_map_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                            |               32 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                            |                                                                                                                                                                                                                                                      |               12 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[31]_i_1_n_0                                                                                                                                                   | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/stream_data_out[31]_i_1_n_0                                                                                                                                         |               14 |             64 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                   |                                                                                                                                                                                                                                                      |                9 |             68 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                      |               13 |             70 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                        | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |               11 |             70 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                      |                5 |             72 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                            | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |                9 |             72 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                      |                8 |             72 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                9 |             72 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]_0[0]                                               | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out[3]_i_1__2_n_0                                                                                           |               14 |             74 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                      |                6 |             74 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                6 |             74 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                7 |             74 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               19 |             82 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out_reg[4][0]                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               16 |             82 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                             | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               15 |             82 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                      |                6 |             84 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                      |                9 |             84 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                8 |             84 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                      |               10 |             86 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               10 |             86 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                      |                8 |             86 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                   |                                                                                                                                                                                                                                                      |                9 |             88 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                     |                                                                                                                                                                                                                                                      |                9 |             88 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               13 |             88 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                        |                                                                                                                                                                                                                                                      |                9 |             88 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                        |                                                                                                                                                                                                                                                      |                9 |             88 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                   | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                8 |             90 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                 |                                                                                                                                                                                                                                                      |               11 |             90 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                               |                                                                                                                                                                                                                                                      |                9 |             90 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                   |                                                                                                                                                                                                                                                      |                7 |             94 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                 |                                                                                                                                                                                                                                                      |                8 |             94 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                      |               14 |             94 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_0                                                                                                  | prototype_watchman_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                9 |             94 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                           | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               10 |             96 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               13 |            116 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                     | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               16 |            118 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |               14 |            120 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |               16 |            120 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2_n_0                                                                                                                                               | prototype_watchman_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_1_n_0                                                                                                                                        |               17 |            128 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               25 |            130 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                      |               16 |            146 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                                      |               13 |            146 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               17 |            156 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                      |               10 |            160 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 | prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                      |               13 |            208 |
|  prototype_watchman_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                      |              193 |           1154 |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


