Inputs: 
SCLK positive edge
CS (conditioned)
first bit of shift reg parallel out

Outputs: 
MISO_BUFE	(Output tri-state buffer enable)
DM_WE 		(data memory write enable)
ADDR_WE		(address latch write enable)
SR_WE			(shift reg write enable)

