<stg><name>writeSamplesToRAM</name>


<trans_list>

<trans id="4101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4104" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4105" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4106" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4107" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4108" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4109" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4110" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4111" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4112" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4113" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4114" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4115" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4116" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4117" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4118" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4119" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4121" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4134" from="19" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4123" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4124" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4125" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4126" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4127" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4128" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4137" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4138" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4136" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4133" from="28" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph11:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph11:1 %n_periods_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_periods

]]></Node>
<StgValue><ssdm name="n_periods_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="6" op_0_bw="32">
<![CDATA[
.lr.ph11:2 %empty = trunc i32 %n_periods_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph11:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %samples_buffer_out, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph11:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %samples_buffer_out, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:5 %period_samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:6 %period_samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:7 %period_samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:8 %period_samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:9 %period_samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:10 %period_samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:11 %period_samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:12 %period_samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:13 %period_samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:14 %period_samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:15 %period_samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:16 %period_samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:17 %period_samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:18 %period_samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:19 %period_samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:20 %period_samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:21 %period_samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:22 %period_samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:23 %period_samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:24 %period_samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:25 %period_samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:26 %period_samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:27 %period_samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:28 %period_samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph11:29 %sample_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph11:30 %sample_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph11:31 %icmp_ln214 = icmp_ugt  i32 %n_periods_read, i32 20

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph11:32 %add_ln222 = add i6 %empty, i6 63

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.lr.ph11:33 %i = select i1 %icmp_ln214, i6 19, i6 %add_ln222

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="6">
<![CDATA[
.lr.ph11:34 %sext_ln222 = sext i6 %i

]]></Node>
<StgValue><ssdm name="sext_ln222"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:35 %period_samples_0_sample_V_addr_1 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:36 %period_samples_1_sample_V_addr_1 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:37 %period_samples_2_sample_V_addr_1 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:38 %period_samples_3_sample_V_addr_1 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:39 %period_samples_4_sample_V_addr_1 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:40 %period_samples_5_sample_V_addr_1 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:41 %period_samples_6_sample_V_addr_1 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:42 %period_samples_7_sample_V_addr_1 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:43 %period_samples_8_sample_V_addr_1 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:44 %period_samples_9_sample_V_addr_1 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:45 %period_samples_10_sample_V_addr_1 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:46 %period_samples_11_sample_V_addr_1 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:47 %period_samples_0_timestamp_V_addr_1 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:48 %period_samples_1_timestamp_V_addr_1 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:49 %period_samples_2_timestamp_V_addr_1 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:50 %period_samples_3_timestamp_V_addr_1 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:51 %period_samples_4_timestamp_V_addr_1 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:52 %period_samples_5_timestamp_V_addr_1 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:53 %period_samples_6_timestamp_V_addr_1 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:54 %period_samples_7_timestamp_V_addr_1 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:55 %period_samples_8_timestamp_V_addr_1 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:56 %period_samples_9_timestamp_V_addr_1 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:57 %period_samples_10_timestamp_V_addr_1 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:58 %period_samples_11_timestamp_V_addr_1 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:59 %period_samples_0_sample_V_addr_2 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:60 %period_samples_1_sample_V_addr_2 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:61 %period_samples_2_sample_V_addr_2 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:62 %period_samples_3_sample_V_addr_2 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:63 %period_samples_4_sample_V_addr_2 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:64 %period_samples_5_sample_V_addr_2 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:65 %period_samples_6_sample_V_addr_2 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:66 %period_samples_7_sample_V_addr_2 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:67 %period_samples_8_sample_V_addr_2 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:68 %period_samples_9_sample_V_addr_2 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:69 %period_samples_10_sample_V_addr_2 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:70 %period_samples_11_sample_V_addr_2 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:71 %period_samples_0_timestamp_V_addr_2 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:72 %period_samples_1_timestamp_V_addr_2 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:73 %period_samples_2_timestamp_V_addr_2 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:74 %period_samples_3_timestamp_V_addr_2 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:75 %period_samples_4_timestamp_V_addr_2 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:76 %period_samples_5_timestamp_V_addr_2 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:77 %period_samples_6_timestamp_V_addr_2 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:78 %period_samples_7_timestamp_V_addr_2 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:79 %period_samples_8_timestamp_V_addr_2 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:80 %period_samples_9_timestamp_V_addr_2 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:81 %period_samples_10_timestamp_V_addr_2 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:82 %period_samples_11_timestamp_V_addr_2 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:83 %period_samples_0_sample_V_addr_3 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:84 %period_samples_1_sample_V_addr_3 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:85 %period_samples_2_sample_V_addr_3 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_3"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:86 %period_samples_3_sample_V_addr_3 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:87 %period_samples_4_sample_V_addr_3 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:88 %period_samples_5_sample_V_addr_3 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:89 %period_samples_6_sample_V_addr_3 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:90 %period_samples_7_sample_V_addr_3 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_3"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:91 %period_samples_8_sample_V_addr_3 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:92 %period_samples_9_sample_V_addr_3 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_3"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:93 %period_samples_10_sample_V_addr_3 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_3"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:94 %period_samples_11_sample_V_addr_3 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:95 %period_samples_0_timestamp_V_addr_3 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:96 %period_samples_1_timestamp_V_addr_3 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:97 %period_samples_2_timestamp_V_addr_3 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:98 %period_samples_3_timestamp_V_addr_3 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:99 %period_samples_4_timestamp_V_addr_3 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:100 %period_samples_5_timestamp_V_addr_3 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:101 %period_samples_6_timestamp_V_addr_3 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:102 %period_samples_7_timestamp_V_addr_3 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:103 %period_samples_8_timestamp_V_addr_3 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:104 %period_samples_9_timestamp_V_addr_3 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:105 %period_samples_10_timestamp_V_addr_3 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:106 %period_samples_11_timestamp_V_addr_3 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:107 %period_samples_0_sample_V_addr_4 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_4"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:108 %period_samples_1_sample_V_addr_4 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_4"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:109 %period_samples_2_sample_V_addr_4 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:110 %period_samples_3_sample_V_addr_4 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:111 %period_samples_4_sample_V_addr_4 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_4"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:112 %period_samples_5_sample_V_addr_4 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:113 %period_samples_6_sample_V_addr_4 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_4"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:114 %period_samples_7_sample_V_addr_4 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_4"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:115 %period_samples_8_sample_V_addr_4 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_4"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:116 %period_samples_9_sample_V_addr_4 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_4"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:117 %period_samples_10_sample_V_addr_4 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_4"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:118 %period_samples_11_sample_V_addr_4 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_4"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:119 %period_samples_0_timestamp_V_addr_4 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:120 %period_samples_1_timestamp_V_addr_4 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:121 %period_samples_2_timestamp_V_addr_4 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:122 %period_samples_3_timestamp_V_addr_4 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:123 %period_samples_4_timestamp_V_addr_4 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:124 %period_samples_5_timestamp_V_addr_4 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:125 %period_samples_6_timestamp_V_addr_4 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:126 %period_samples_7_timestamp_V_addr_4 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:127 %period_samples_8_timestamp_V_addr_4 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:128 %period_samples_9_timestamp_V_addr_4 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:129 %period_samples_10_timestamp_V_addr_4 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:130 %period_samples_11_timestamp_V_addr_4 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:131 %period_samples_0_sample_V_addr_5 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:132 %period_samples_1_sample_V_addr_5 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_5"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:133 %period_samples_2_sample_V_addr_5 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_5"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:134 %period_samples_3_sample_V_addr_5 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_5"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:135 %period_samples_4_sample_V_addr_5 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_5"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:136 %period_samples_5_sample_V_addr_5 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_5"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:137 %period_samples_6_sample_V_addr_5 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_5"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:138 %period_samples_7_sample_V_addr_5 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_5"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:139 %period_samples_8_sample_V_addr_5 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_5"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:140 %period_samples_9_sample_V_addr_5 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_5"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:141 %period_samples_10_sample_V_addr_5 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_5"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:142 %period_samples_11_sample_V_addr_5 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:143 %period_samples_0_timestamp_V_addr_5 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:144 %period_samples_1_timestamp_V_addr_5 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:145 %period_samples_2_timestamp_V_addr_5 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:146 %period_samples_3_timestamp_V_addr_5 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:147 %period_samples_4_timestamp_V_addr_5 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:148 %period_samples_5_timestamp_V_addr_5 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:149 %period_samples_6_timestamp_V_addr_5 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:150 %period_samples_7_timestamp_V_addr_5 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:151 %period_samples_8_timestamp_V_addr_5 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:152 %period_samples_9_timestamp_V_addr_5 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:153 %period_samples_10_timestamp_V_addr_5 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:154 %period_samples_11_timestamp_V_addr_5 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:155 %period_samples_0_sample_V_addr_6 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_6"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:156 %period_samples_1_sample_V_addr_6 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_6"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:157 %period_samples_2_sample_V_addr_6 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_6"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:158 %period_samples_3_sample_V_addr_6 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_6"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:159 %period_samples_4_sample_V_addr_6 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_6"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:160 %period_samples_5_sample_V_addr_6 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_6"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:161 %period_samples_6_sample_V_addr_6 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_6"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:162 %period_samples_7_sample_V_addr_6 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_6"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:163 %period_samples_8_sample_V_addr_6 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_6"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:164 %period_samples_9_sample_V_addr_6 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_6"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:165 %period_samples_10_sample_V_addr_6 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_6"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:166 %period_samples_11_sample_V_addr_6 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_6"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:167 %period_samples_0_timestamp_V_addr_6 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:168 %period_samples_1_timestamp_V_addr_6 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:169 %period_samples_2_timestamp_V_addr_6 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:170 %period_samples_3_timestamp_V_addr_6 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:171 %period_samples_4_timestamp_V_addr_6 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:172 %period_samples_5_timestamp_V_addr_6 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:173 %period_samples_6_timestamp_V_addr_6 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:174 %period_samples_7_timestamp_V_addr_6 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:175 %period_samples_8_timestamp_V_addr_6 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:176 %period_samples_9_timestamp_V_addr_6 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:177 %period_samples_10_timestamp_V_addr_6 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:178 %period_samples_11_timestamp_V_addr_6 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:179 %period_samples_0_sample_V_addr_7 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_7"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:180 %period_samples_1_sample_V_addr_7 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_7"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:181 %period_samples_2_sample_V_addr_7 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_7"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:182 %period_samples_3_sample_V_addr_7 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_7"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:183 %period_samples_4_sample_V_addr_7 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_7"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:184 %period_samples_5_sample_V_addr_7 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_7"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:185 %period_samples_6_sample_V_addr_7 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_7"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:186 %period_samples_7_sample_V_addr_7 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_7"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:187 %period_samples_8_sample_V_addr_7 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_7"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:188 %period_samples_9_sample_V_addr_7 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_7"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:189 %period_samples_10_sample_V_addr_7 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_7"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:190 %period_samples_11_sample_V_addr_7 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_7"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:191 %period_samples_0_timestamp_V_addr_7 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:192 %period_samples_1_timestamp_V_addr_7 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:193 %period_samples_2_timestamp_V_addr_7 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:194 %period_samples_3_timestamp_V_addr_7 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:195 %period_samples_4_timestamp_V_addr_7 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:196 %period_samples_5_timestamp_V_addr_7 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:197 %period_samples_6_timestamp_V_addr_7 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:198 %period_samples_7_timestamp_V_addr_7 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:199 %period_samples_8_timestamp_V_addr_7 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:200 %period_samples_9_timestamp_V_addr_7 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:201 %period_samples_10_timestamp_V_addr_7 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:202 %period_samples_11_timestamp_V_addr_7 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:203 %period_samples_0_sample_V_addr_8 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_8"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:204 %period_samples_1_sample_V_addr_8 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_8"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:205 %period_samples_2_sample_V_addr_8 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_8"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:206 %period_samples_3_sample_V_addr_8 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_8"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:207 %period_samples_4_sample_V_addr_8 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_8"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:208 %period_samples_5_sample_V_addr_8 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_8"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:209 %period_samples_6_sample_V_addr_8 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_8"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:210 %period_samples_7_sample_V_addr_8 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_8"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:211 %period_samples_8_sample_V_addr_8 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_8"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:212 %period_samples_9_sample_V_addr_8 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_8"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:213 %period_samples_10_sample_V_addr_8 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_8"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:214 %period_samples_11_sample_V_addr_8 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_8"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:215 %period_samples_0_timestamp_V_addr_8 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:216 %period_samples_1_timestamp_V_addr_8 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:217 %period_samples_2_timestamp_V_addr_8 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:218 %period_samples_3_timestamp_V_addr_8 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:219 %period_samples_4_timestamp_V_addr_8 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:220 %period_samples_5_timestamp_V_addr_8 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:221 %period_samples_6_timestamp_V_addr_8 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:222 %period_samples_7_timestamp_V_addr_8 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:223 %period_samples_8_timestamp_V_addr_8 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:224 %period_samples_9_timestamp_V_addr_8 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:225 %period_samples_10_timestamp_V_addr_8 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:226 %period_samples_11_timestamp_V_addr_8 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:227 %period_samples_0_sample_V_addr_9 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_9"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:228 %period_samples_1_sample_V_addr_9 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_9"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:229 %period_samples_2_sample_V_addr_9 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_9"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:230 %period_samples_3_sample_V_addr_9 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_9"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:231 %period_samples_4_sample_V_addr_9 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_9"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:232 %period_samples_5_sample_V_addr_9 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_9"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:233 %period_samples_6_sample_V_addr_9 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_9"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:234 %period_samples_7_sample_V_addr_9 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_9"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:235 %period_samples_8_sample_V_addr_9 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_9"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:236 %period_samples_9_sample_V_addr_9 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_9"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:237 %period_samples_10_sample_V_addr_9 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_9"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:238 %period_samples_11_sample_V_addr_9 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_9"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:239 %period_samples_0_timestamp_V_addr_9 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:240 %period_samples_1_timestamp_V_addr_9 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:241 %period_samples_2_timestamp_V_addr_9 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:242 %period_samples_3_timestamp_V_addr_9 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:243 %period_samples_4_timestamp_V_addr_9 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:244 %period_samples_5_timestamp_V_addr_9 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:245 %period_samples_6_timestamp_V_addr_9 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:246 %period_samples_7_timestamp_V_addr_9 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:247 %period_samples_8_timestamp_V_addr_9 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:248 %period_samples_9_timestamp_V_addr_9 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:249 %period_samples_10_timestamp_V_addr_9 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:250 %period_samples_11_timestamp_V_addr_9 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:251 %period_samples_0_sample_V_addr_10 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_10"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:252 %period_samples_1_sample_V_addr_10 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_10"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:253 %period_samples_2_sample_V_addr_10 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_10"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:254 %period_samples_3_sample_V_addr_10 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_10"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:255 %period_samples_4_sample_V_addr_10 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_10"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:256 %period_samples_5_sample_V_addr_10 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_10"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:257 %period_samples_6_sample_V_addr_10 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_10"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:258 %period_samples_7_sample_V_addr_10 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_10"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:259 %period_samples_8_sample_V_addr_10 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_10"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:260 %period_samples_9_sample_V_addr_10 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_10"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:261 %period_samples_10_sample_V_addr_10 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_10"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:262 %period_samples_11_sample_V_addr_10 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_10"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:263 %period_samples_0_timestamp_V_addr_10 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:264 %period_samples_1_timestamp_V_addr_10 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:265 %period_samples_2_timestamp_V_addr_10 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:266 %period_samples_3_timestamp_V_addr_10 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:267 %period_samples_4_timestamp_V_addr_10 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:268 %period_samples_5_timestamp_V_addr_10 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:269 %period_samples_6_timestamp_V_addr_10 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:270 %period_samples_7_timestamp_V_addr_10 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:271 %period_samples_8_timestamp_V_addr_10 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:272 %period_samples_9_timestamp_V_addr_10 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:273 %period_samples_10_timestamp_V_addr_10 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:274 %period_samples_11_timestamp_V_addr_10 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:275 %period_samples_0_sample_V_addr_11 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_11"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:276 %period_samples_1_sample_V_addr_11 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_11"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:277 %period_samples_2_sample_V_addr_11 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_11"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:278 %period_samples_3_sample_V_addr_11 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_11"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:279 %period_samples_4_sample_V_addr_11 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_11"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:280 %period_samples_5_sample_V_addr_11 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_11"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:281 %period_samples_6_sample_V_addr_11 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_11"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:282 %period_samples_7_sample_V_addr_11 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_11"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:283 %period_samples_8_sample_V_addr_11 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_11"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:284 %period_samples_9_sample_V_addr_11 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_11"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:285 %period_samples_10_sample_V_addr_11 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_11"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:286 %period_samples_11_sample_V_addr_11 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_11"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:287 %period_samples_0_timestamp_V_addr_11 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:288 %period_samples_1_timestamp_V_addr_11 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:289 %period_samples_2_timestamp_V_addr_11 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:290 %period_samples_3_timestamp_V_addr_11 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:291 %period_samples_4_timestamp_V_addr_11 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:292 %period_samples_5_timestamp_V_addr_11 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:293 %period_samples_6_timestamp_V_addr_11 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:294 %period_samples_7_timestamp_V_addr_11 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:295 %period_samples_8_timestamp_V_addr_11 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:296 %period_samples_9_timestamp_V_addr_11 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:297 %period_samples_10_timestamp_V_addr_11 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:298 %period_samples_11_timestamp_V_addr_11 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:299 %period_samples_0_sample_V_addr_12 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_12"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:300 %period_samples_1_sample_V_addr_12 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_12"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:301 %period_samples_2_sample_V_addr_12 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_12"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:302 %period_samples_3_sample_V_addr_12 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_12"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:303 %period_samples_4_sample_V_addr_12 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_12"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:304 %period_samples_5_sample_V_addr_12 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_12"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:305 %period_samples_6_sample_V_addr_12 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_12"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:306 %period_samples_7_sample_V_addr_12 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_12"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:307 %period_samples_8_sample_V_addr_12 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_12"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:308 %period_samples_9_sample_V_addr_12 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_12"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:309 %period_samples_10_sample_V_addr_12 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_12"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:310 %period_samples_11_sample_V_addr_12 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_12"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:311 %period_samples_0_timestamp_V_addr_12 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:312 %period_samples_1_timestamp_V_addr_12 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:313 %period_samples_2_timestamp_V_addr_12 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:314 %period_samples_3_timestamp_V_addr_12 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:315 %period_samples_4_timestamp_V_addr_12 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:316 %period_samples_5_timestamp_V_addr_12 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:317 %period_samples_6_timestamp_V_addr_12 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:318 %period_samples_7_timestamp_V_addr_12 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:319 %period_samples_8_timestamp_V_addr_12 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:320 %period_samples_9_timestamp_V_addr_12 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:321 %period_samples_10_timestamp_V_addr_12 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:322 %period_samples_11_timestamp_V_addr_12 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:323 %period_samples_0_sample_V_addr_13 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_13"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:324 %period_samples_1_sample_V_addr_13 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_13"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:325 %period_samples_2_sample_V_addr_13 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_13"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:326 %period_samples_3_sample_V_addr_13 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_13"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:327 %period_samples_4_sample_V_addr_13 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_13"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:328 %period_samples_5_sample_V_addr_13 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_13"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:329 %period_samples_6_sample_V_addr_13 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_13"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:330 %period_samples_7_sample_V_addr_13 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_13"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:331 %period_samples_8_sample_V_addr_13 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_13"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:332 %period_samples_9_sample_V_addr_13 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_13"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:333 %period_samples_10_sample_V_addr_13 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_13"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:334 %period_samples_11_sample_V_addr_13 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_13"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:335 %period_samples_0_timestamp_V_addr_13 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:336 %period_samples_1_timestamp_V_addr_13 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:337 %period_samples_2_timestamp_V_addr_13 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:338 %period_samples_3_timestamp_V_addr_13 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:339 %period_samples_4_timestamp_V_addr_13 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:340 %period_samples_5_timestamp_V_addr_13 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:341 %period_samples_6_timestamp_V_addr_13 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:342 %period_samples_7_timestamp_V_addr_13 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:343 %period_samples_8_timestamp_V_addr_13 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:344 %period_samples_9_timestamp_V_addr_13 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:345 %period_samples_10_timestamp_V_addr_13 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:346 %period_samples_11_timestamp_V_addr_13 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:347 %period_samples_0_sample_V_addr_14 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_14"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:348 %period_samples_1_sample_V_addr_14 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_14"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:349 %period_samples_2_sample_V_addr_14 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_14"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:350 %period_samples_3_sample_V_addr_14 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_14"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:351 %period_samples_4_sample_V_addr_14 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_14"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:352 %period_samples_5_sample_V_addr_14 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_14"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:353 %period_samples_6_sample_V_addr_14 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_14"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:354 %period_samples_7_sample_V_addr_14 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_14"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:355 %period_samples_8_sample_V_addr_14 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_14"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:356 %period_samples_9_sample_V_addr_14 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_14"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:357 %period_samples_10_sample_V_addr_14 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_14"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:358 %period_samples_11_sample_V_addr_14 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_14"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:359 %period_samples_0_timestamp_V_addr_14 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:360 %period_samples_1_timestamp_V_addr_14 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:361 %period_samples_2_timestamp_V_addr_14 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:362 %period_samples_3_timestamp_V_addr_14 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:363 %period_samples_4_timestamp_V_addr_14 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:364 %period_samples_5_timestamp_V_addr_14 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:365 %period_samples_6_timestamp_V_addr_14 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:366 %period_samples_7_timestamp_V_addr_14 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:367 %period_samples_8_timestamp_V_addr_14 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:368 %period_samples_9_timestamp_V_addr_14 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:369 %period_samples_10_timestamp_V_addr_14 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:370 %period_samples_11_timestamp_V_addr_14 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:371 %period_samples_0_sample_V_addr_15 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_15"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:372 %period_samples_1_sample_V_addr_15 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_15"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:373 %period_samples_2_sample_V_addr_15 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_15"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:374 %period_samples_3_sample_V_addr_15 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_15"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:375 %period_samples_4_sample_V_addr_15 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_15"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:376 %period_samples_5_sample_V_addr_15 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_15"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:377 %period_samples_6_sample_V_addr_15 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_15"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:378 %period_samples_7_sample_V_addr_15 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_15"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:379 %period_samples_8_sample_V_addr_15 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_15"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:380 %period_samples_9_sample_V_addr_15 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_15"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:381 %period_samples_10_sample_V_addr_15 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_15"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:382 %period_samples_11_sample_V_addr_15 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_15"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:383 %period_samples_0_timestamp_V_addr_15 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:384 %period_samples_1_timestamp_V_addr_15 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:385 %period_samples_2_timestamp_V_addr_15 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:386 %period_samples_3_timestamp_V_addr_15 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:387 %period_samples_4_timestamp_V_addr_15 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:388 %period_samples_5_timestamp_V_addr_15 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:389 %period_samples_6_timestamp_V_addr_15 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:390 %period_samples_7_timestamp_V_addr_15 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:391 %period_samples_8_timestamp_V_addr_15 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:392 %period_samples_9_timestamp_V_addr_15 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:393 %period_samples_10_timestamp_V_addr_15 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:394 %period_samples_11_timestamp_V_addr_15 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:395 %period_samples_0_sample_V_addr_16 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_16"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:396 %period_samples_1_sample_V_addr_16 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_16"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:397 %period_samples_2_sample_V_addr_16 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_16"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:398 %period_samples_3_sample_V_addr_16 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_16"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:399 %period_samples_4_sample_V_addr_16 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_16"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:400 %period_samples_5_sample_V_addr_16 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_16"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:401 %period_samples_6_sample_V_addr_16 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_16"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:402 %period_samples_7_sample_V_addr_16 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_16"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:403 %period_samples_8_sample_V_addr_16 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_16"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:404 %period_samples_9_sample_V_addr_16 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_16"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:405 %period_samples_10_sample_V_addr_16 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_16"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:406 %period_samples_11_sample_V_addr_16 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_16"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:407 %period_samples_0_timestamp_V_addr_16 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:408 %period_samples_1_timestamp_V_addr_16 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:409 %period_samples_2_timestamp_V_addr_16 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:410 %period_samples_3_timestamp_V_addr_16 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:411 %period_samples_4_timestamp_V_addr_16 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:412 %period_samples_5_timestamp_V_addr_16 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:413 %period_samples_6_timestamp_V_addr_16 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:414 %period_samples_7_timestamp_V_addr_16 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:415 %period_samples_8_timestamp_V_addr_16 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:416 %period_samples_9_timestamp_V_addr_16 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:417 %period_samples_10_timestamp_V_addr_16 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:418 %period_samples_11_timestamp_V_addr_16 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:419 %period_samples_0_sample_V_addr_17 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_17"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:420 %period_samples_1_sample_V_addr_17 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_17"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:421 %period_samples_2_sample_V_addr_17 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_17"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:422 %period_samples_3_sample_V_addr_17 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_17"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:423 %period_samples_4_sample_V_addr_17 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_17"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:424 %period_samples_5_sample_V_addr_17 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_17"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:425 %period_samples_6_sample_V_addr_17 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_17"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:426 %period_samples_7_sample_V_addr_17 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_17"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:427 %period_samples_8_sample_V_addr_17 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_17"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:428 %period_samples_9_sample_V_addr_17 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_17"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:429 %period_samples_10_sample_V_addr_17 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_17"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:430 %period_samples_11_sample_V_addr_17 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_17"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:431 %period_samples_0_timestamp_V_addr_17 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:432 %period_samples_1_timestamp_V_addr_17 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:433 %period_samples_2_timestamp_V_addr_17 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:434 %period_samples_3_timestamp_V_addr_17 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:435 %period_samples_4_timestamp_V_addr_17 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:436 %period_samples_5_timestamp_V_addr_17 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:437 %period_samples_6_timestamp_V_addr_17 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:438 %period_samples_7_timestamp_V_addr_17 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:439 %period_samples_8_timestamp_V_addr_17 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:440 %period_samples_9_timestamp_V_addr_17 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:441 %period_samples_10_timestamp_V_addr_17 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:442 %period_samples_11_timestamp_V_addr_17 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:443 %period_samples_0_sample_V_addr_18 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_18"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:444 %period_samples_1_sample_V_addr_18 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_18"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:445 %period_samples_2_sample_V_addr_18 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_18"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:446 %period_samples_3_sample_V_addr_18 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_18"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:447 %period_samples_4_sample_V_addr_18 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_18"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:448 %period_samples_5_sample_V_addr_18 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_18"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:449 %period_samples_6_sample_V_addr_18 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_18"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:450 %period_samples_7_sample_V_addr_18 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_18"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:451 %period_samples_8_sample_V_addr_18 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_18"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:452 %period_samples_9_sample_V_addr_18 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_18"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:453 %period_samples_10_sample_V_addr_18 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_18"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:454 %period_samples_11_sample_V_addr_18 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_18"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:455 %period_samples_0_timestamp_V_addr_18 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:456 %period_samples_1_timestamp_V_addr_18 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:457 %period_samples_2_timestamp_V_addr_18 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:458 %period_samples_3_timestamp_V_addr_18 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:459 %period_samples_4_timestamp_V_addr_18 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:460 %period_samples_5_timestamp_V_addr_18 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:461 %period_samples_6_timestamp_V_addr_18 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:462 %period_samples_7_timestamp_V_addr_18 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:463 %period_samples_8_timestamp_V_addr_18 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:464 %period_samples_9_timestamp_V_addr_18 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:465 %period_samples_10_timestamp_V_addr_18 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:466 %period_samples_11_timestamp_V_addr_18 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:467 %period_samples_0_sample_V_addr_19 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_19"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:468 %period_samples_1_sample_V_addr_19 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_19"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:469 %period_samples_2_sample_V_addr_19 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_19"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:470 %period_samples_3_sample_V_addr_19 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_19"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:471 %period_samples_4_sample_V_addr_19 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_19"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:472 %period_samples_5_sample_V_addr_19 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_19"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:473 %period_samples_6_sample_V_addr_19 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_19"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:474 %period_samples_7_sample_V_addr_19 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_19"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:475 %period_samples_8_sample_V_addr_19 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_19"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:476 %period_samples_9_sample_V_addr_19 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_19"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:477 %period_samples_10_sample_V_addr_19 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_19"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:478 %period_samples_11_sample_V_addr_19 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_19"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:479 %period_samples_0_timestamp_V_addr_19 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:480 %period_samples_1_timestamp_V_addr_19 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:481 %period_samples_2_timestamp_V_addr_19 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:482 %period_samples_3_timestamp_V_addr_19 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:483 %period_samples_4_timestamp_V_addr_19 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:484 %period_samples_5_timestamp_V_addr_19 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:485 %period_samples_6_timestamp_V_addr_19 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:486 %period_samples_7_timestamp_V_addr_19 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:487 %period_samples_8_timestamp_V_addr_19 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:488 %period_samples_9_timestamp_V_addr_19 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:489 %period_samples_10_timestamp_V_addr_19 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:490 %period_samples_11_timestamp_V_addr_19 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:491 %period_samples_0_sample_V_addr_20 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_20"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:492 %period_samples_1_sample_V_addr_20 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_20"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:493 %period_samples_2_sample_V_addr_20 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_20"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:494 %period_samples_3_sample_V_addr_20 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_20"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:495 %period_samples_4_sample_V_addr_20 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_20"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:496 %period_samples_5_sample_V_addr_20 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_20"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:497 %period_samples_6_sample_V_addr_20 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_20"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:498 %period_samples_7_sample_V_addr_20 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_20"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:499 %period_samples_8_sample_V_addr_20 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_20"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:500 %period_samples_9_sample_V_addr_20 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_20"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:501 %period_samples_10_sample_V_addr_20 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_20"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:502 %period_samples_11_sample_V_addr_20 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_20"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:503 %period_samples_0_timestamp_V_addr_20 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:504 %period_samples_1_timestamp_V_addr_20 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:505 %period_samples_2_timestamp_V_addr_20 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:506 %period_samples_3_timestamp_V_addr_20 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:507 %period_samples_4_timestamp_V_addr_20 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:508 %period_samples_5_timestamp_V_addr_20 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:509 %period_samples_6_timestamp_V_addr_20 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:510 %period_samples_7_timestamp_V_addr_20 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:511 %period_samples_8_timestamp_V_addr_20 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:512 %period_samples_9_timestamp_V_addr_20 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:513 %period_samples_10_timestamp_V_addr_20 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:514 %period_samples_11_timestamp_V_addr_20 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:515 %period_samples_0_sample_V_addr_21 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_21"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:516 %period_samples_1_sample_V_addr_21 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_21"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:517 %period_samples_2_sample_V_addr_21 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_21"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:518 %period_samples_3_sample_V_addr_21 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_21"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:519 %period_samples_4_sample_V_addr_21 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_21"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:520 %period_samples_5_sample_V_addr_21 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_21"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:521 %period_samples_6_sample_V_addr_21 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_21"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:522 %period_samples_7_sample_V_addr_21 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_21"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:523 %period_samples_8_sample_V_addr_21 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_21"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:524 %period_samples_9_sample_V_addr_21 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_21"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:525 %period_samples_10_sample_V_addr_21 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_21"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:526 %period_samples_11_sample_V_addr_21 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_21"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:527 %period_samples_0_timestamp_V_addr_21 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:528 %period_samples_1_timestamp_V_addr_21 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:529 %period_samples_2_timestamp_V_addr_21 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:530 %period_samples_3_timestamp_V_addr_21 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:531 %period_samples_4_timestamp_V_addr_21 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:532 %period_samples_5_timestamp_V_addr_21 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:533 %period_samples_6_timestamp_V_addr_21 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:534 %period_samples_7_timestamp_V_addr_21 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:535 %period_samples_8_timestamp_V_addr_21 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:536 %period_samples_9_timestamp_V_addr_21 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:537 %period_samples_10_timestamp_V_addr_21 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:538 %period_samples_11_timestamp_V_addr_21 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:539 %period_samples_0_sample_V_addr_22 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_22"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:540 %period_samples_1_sample_V_addr_22 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_22"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:541 %period_samples_2_sample_V_addr_22 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_22"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:542 %period_samples_3_sample_V_addr_22 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_22"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:543 %period_samples_4_sample_V_addr_22 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_22"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:544 %period_samples_5_sample_V_addr_22 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_22"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:545 %period_samples_6_sample_V_addr_22 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_22"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:546 %period_samples_7_sample_V_addr_22 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_22"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:547 %period_samples_8_sample_V_addr_22 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_22"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:548 %period_samples_9_sample_V_addr_22 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_22"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:549 %period_samples_10_sample_V_addr_22 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_22"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:550 %period_samples_11_sample_V_addr_22 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_22"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:551 %period_samples_0_timestamp_V_addr_22 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:552 %period_samples_1_timestamp_V_addr_22 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:553 %period_samples_2_timestamp_V_addr_22 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:554 %period_samples_3_timestamp_V_addr_22 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:555 %period_samples_4_timestamp_V_addr_22 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:556 %period_samples_5_timestamp_V_addr_22 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:557 %period_samples_6_timestamp_V_addr_22 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:558 %period_samples_7_timestamp_V_addr_22 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:559 %period_samples_8_timestamp_V_addr_22 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:560 %period_samples_9_timestamp_V_addr_22 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:561 %period_samples_10_timestamp_V_addr_22 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:562 %period_samples_11_timestamp_V_addr_22 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:563 %period_samples_0_sample_V_addr_23 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_23"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:564 %period_samples_1_sample_V_addr_23 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_23"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:565 %period_samples_2_sample_V_addr_23 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_23"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:566 %period_samples_3_sample_V_addr_23 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_23"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:567 %period_samples_4_sample_V_addr_23 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_23"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:568 %period_samples_5_sample_V_addr_23 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_23"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:569 %period_samples_6_sample_V_addr_23 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_23"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:570 %period_samples_7_sample_V_addr_23 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_23"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:571 %period_samples_8_sample_V_addr_23 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_23"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:572 %period_samples_9_sample_V_addr_23 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_23"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:573 %period_samples_10_sample_V_addr_23 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_23"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:574 %period_samples_11_sample_V_addr_23 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_23"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:575 %period_samples_0_timestamp_V_addr_23 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:576 %period_samples_1_timestamp_V_addr_23 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:577 %period_samples_2_timestamp_V_addr_23 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:578 %period_samples_3_timestamp_V_addr_23 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:579 %period_samples_4_timestamp_V_addr_23 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:580 %period_samples_5_timestamp_V_addr_23 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:581 %period_samples_6_timestamp_V_addr_23 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:582 %period_samples_7_timestamp_V_addr_23 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:583 %period_samples_8_timestamp_V_addr_23 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:584 %period_samples_9_timestamp_V_addr_23 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:585 %period_samples_10_timestamp_V_addr_23 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:586 %period_samples_11_timestamp_V_addr_23 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:587 %period_samples_0_sample_V_addr_24 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_24"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:588 %period_samples_1_sample_V_addr_24 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_24"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:589 %period_samples_2_sample_V_addr_24 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_24"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:590 %period_samples_3_sample_V_addr_24 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_24"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:591 %period_samples_4_sample_V_addr_24 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_24"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:592 %period_samples_5_sample_V_addr_24 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_24"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:593 %period_samples_6_sample_V_addr_24 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_24"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:594 %period_samples_7_sample_V_addr_24 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_24"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:595 %period_samples_8_sample_V_addr_24 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_24"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:596 %period_samples_9_sample_V_addr_24 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_24"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:597 %period_samples_10_sample_V_addr_24 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_24"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:598 %period_samples_11_sample_V_addr_24 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_24"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:599 %period_samples_0_timestamp_V_addr_24 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:600 %period_samples_1_timestamp_V_addr_24 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:601 %period_samples_2_timestamp_V_addr_24 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:602 %period_samples_3_timestamp_V_addr_24 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:603 %period_samples_4_timestamp_V_addr_24 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:604 %period_samples_5_timestamp_V_addr_24 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:605 %period_samples_6_timestamp_V_addr_24 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:606 %period_samples_7_timestamp_V_addr_24 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:607 %period_samples_8_timestamp_V_addr_24 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:608 %period_samples_9_timestamp_V_addr_24 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:609 %period_samples_10_timestamp_V_addr_24 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:610 %period_samples_11_timestamp_V_addr_24 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:611 %period_samples_0_sample_V_addr_25 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_25"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:612 %period_samples_1_sample_V_addr_25 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_25"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:613 %period_samples_2_sample_V_addr_25 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_25"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:614 %period_samples_3_sample_V_addr_25 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_25"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:615 %period_samples_4_sample_V_addr_25 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_25"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:616 %period_samples_5_sample_V_addr_25 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_25"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:617 %period_samples_6_sample_V_addr_25 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_25"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:618 %period_samples_7_sample_V_addr_25 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_25"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:619 %period_samples_8_sample_V_addr_25 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_25"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:620 %period_samples_9_sample_V_addr_25 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_25"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:621 %period_samples_10_sample_V_addr_25 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_25"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:622 %period_samples_11_sample_V_addr_25 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_25"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:623 %period_samples_0_timestamp_V_addr_25 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:624 %period_samples_1_timestamp_V_addr_25 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:625 %period_samples_2_timestamp_V_addr_25 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:626 %period_samples_3_timestamp_V_addr_25 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:627 %period_samples_4_timestamp_V_addr_25 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:628 %period_samples_5_timestamp_V_addr_25 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:629 %period_samples_6_timestamp_V_addr_25 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:630 %period_samples_7_timestamp_V_addr_25 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:631 %period_samples_8_timestamp_V_addr_25 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:632 %period_samples_9_timestamp_V_addr_25 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:633 %period_samples_10_timestamp_V_addr_25 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:634 %period_samples_11_timestamp_V_addr_25 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:635 %period_samples_0_sample_V_addr_26 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_26"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:636 %period_samples_1_sample_V_addr_26 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_26"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:637 %period_samples_2_sample_V_addr_26 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_26"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:638 %period_samples_3_sample_V_addr_26 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_26"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:639 %period_samples_4_sample_V_addr_26 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_26"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:640 %period_samples_5_sample_V_addr_26 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_26"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:641 %period_samples_6_sample_V_addr_26 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_26"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:642 %period_samples_7_sample_V_addr_26 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_26"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:643 %period_samples_8_sample_V_addr_26 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_26"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:644 %period_samples_9_sample_V_addr_26 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_26"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:645 %period_samples_10_sample_V_addr_26 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_26"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:646 %period_samples_11_sample_V_addr_26 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_26"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:647 %period_samples_0_timestamp_V_addr_26 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:648 %period_samples_1_timestamp_V_addr_26 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:649 %period_samples_2_timestamp_V_addr_26 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:650 %period_samples_3_timestamp_V_addr_26 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:651 %period_samples_4_timestamp_V_addr_26 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:652 %period_samples_5_timestamp_V_addr_26 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:653 %period_samples_6_timestamp_V_addr_26 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:654 %period_samples_7_timestamp_V_addr_26 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:655 %period_samples_8_timestamp_V_addr_26 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:656 %period_samples_9_timestamp_V_addr_26 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:657 %period_samples_10_timestamp_V_addr_26 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:658 %period_samples_11_timestamp_V_addr_26 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:659 %period_samples_0_sample_V_addr_27 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_27"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:660 %period_samples_1_sample_V_addr_27 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_27"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:661 %period_samples_2_sample_V_addr_27 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_27"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:662 %period_samples_3_sample_V_addr_27 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_27"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:663 %period_samples_4_sample_V_addr_27 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_27"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:664 %period_samples_5_sample_V_addr_27 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_27"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:665 %period_samples_6_sample_V_addr_27 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_27"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:666 %period_samples_7_sample_V_addr_27 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_27"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:667 %period_samples_8_sample_V_addr_27 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_27"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:668 %period_samples_9_sample_V_addr_27 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_27"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:669 %period_samples_10_sample_V_addr_27 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_27"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:670 %period_samples_11_sample_V_addr_27 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_27"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:671 %period_samples_0_timestamp_V_addr_27 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:672 %period_samples_1_timestamp_V_addr_27 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:673 %period_samples_2_timestamp_V_addr_27 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:674 %period_samples_3_timestamp_V_addr_27 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:675 %period_samples_4_timestamp_V_addr_27 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:676 %period_samples_5_timestamp_V_addr_27 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:677 %period_samples_6_timestamp_V_addr_27 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:678 %period_samples_7_timestamp_V_addr_27 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:679 %period_samples_8_timestamp_V_addr_27 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:680 %period_samples_9_timestamp_V_addr_27 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:681 %period_samples_10_timestamp_V_addr_27 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:682 %period_samples_11_timestamp_V_addr_27 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:683 %period_samples_0_sample_V_addr_28 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_28"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:684 %period_samples_1_sample_V_addr_28 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_28"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:685 %period_samples_2_sample_V_addr_28 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_28"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:686 %period_samples_3_sample_V_addr_28 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_28"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:687 %period_samples_4_sample_V_addr_28 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_28"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:688 %period_samples_5_sample_V_addr_28 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_28"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:689 %period_samples_6_sample_V_addr_28 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_28"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:690 %period_samples_7_sample_V_addr_28 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_28"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:691 %period_samples_8_sample_V_addr_28 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_28"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:692 %period_samples_9_sample_V_addr_28 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_28"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:693 %period_samples_10_sample_V_addr_28 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_28"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:694 %period_samples_11_sample_V_addr_28 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_28"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:695 %period_samples_0_timestamp_V_addr_28 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:696 %period_samples_1_timestamp_V_addr_28 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:697 %period_samples_2_timestamp_V_addr_28 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:698 %period_samples_3_timestamp_V_addr_28 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:699 %period_samples_4_timestamp_V_addr_28 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:700 %period_samples_5_timestamp_V_addr_28 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:701 %period_samples_6_timestamp_V_addr_28 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:702 %period_samples_7_timestamp_V_addr_28 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:703 %period_samples_8_timestamp_V_addr_28 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:704 %period_samples_9_timestamp_V_addr_28 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:705 %period_samples_10_timestamp_V_addr_28 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:706 %period_samples_11_timestamp_V_addr_28 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:707 %period_samples_0_sample_V_addr_29 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_29"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:708 %period_samples_1_sample_V_addr_29 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_29"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:709 %period_samples_2_sample_V_addr_29 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_29"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:710 %period_samples_3_sample_V_addr_29 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_29"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:711 %period_samples_4_sample_V_addr_29 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_29"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:712 %period_samples_5_sample_V_addr_29 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_29"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:713 %period_samples_6_sample_V_addr_29 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_29"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:714 %period_samples_7_sample_V_addr_29 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_29"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:715 %period_samples_8_sample_V_addr_29 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_29"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:716 %period_samples_9_sample_V_addr_29 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_29"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:717 %period_samples_10_sample_V_addr_29 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_29"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:718 %period_samples_11_sample_V_addr_29 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_29"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:719 %period_samples_0_timestamp_V_addr_29 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:720 %period_samples_1_timestamp_V_addr_29 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:721 %period_samples_2_timestamp_V_addr_29 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:722 %period_samples_3_timestamp_V_addr_29 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:723 %period_samples_4_timestamp_V_addr_29 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:724 %period_samples_5_timestamp_V_addr_29 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:725 %period_samples_6_timestamp_V_addr_29 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:726 %period_samples_7_timestamp_V_addr_29 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:727 %period_samples_8_timestamp_V_addr_29 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:728 %period_samples_9_timestamp_V_addr_29 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:729 %period_samples_10_timestamp_V_addr_29 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:730 %period_samples_11_timestamp_V_addr_29 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:731 %period_samples_0_sample_V_addr_30 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_30"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:732 %period_samples_1_sample_V_addr_30 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_30"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:733 %period_samples_2_sample_V_addr_30 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_30"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:734 %period_samples_3_sample_V_addr_30 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_30"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:735 %period_samples_4_sample_V_addr_30 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_30"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:736 %period_samples_5_sample_V_addr_30 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_30"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:737 %period_samples_6_sample_V_addr_30 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_30"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:738 %period_samples_7_sample_V_addr_30 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_30"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:739 %period_samples_8_sample_V_addr_30 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_30"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:740 %period_samples_9_sample_V_addr_30 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_30"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:741 %period_samples_10_sample_V_addr_30 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_30"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:742 %period_samples_11_sample_V_addr_30 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_30"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:743 %period_samples_0_timestamp_V_addr_30 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:744 %period_samples_1_timestamp_V_addr_30 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:745 %period_samples_2_timestamp_V_addr_30 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:746 %period_samples_3_timestamp_V_addr_30 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:747 %period_samples_4_timestamp_V_addr_30 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:748 %period_samples_5_timestamp_V_addr_30 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:749 %period_samples_6_timestamp_V_addr_30 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:750 %period_samples_7_timestamp_V_addr_30 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:751 %period_samples_8_timestamp_V_addr_30 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:752 %period_samples_9_timestamp_V_addr_30 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:753 %period_samples_10_timestamp_V_addr_30 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:754 %period_samples_11_timestamp_V_addr_30 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:755 %period_samples_0_sample_V_addr_31 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_31"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:756 %period_samples_1_sample_V_addr_31 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_31"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:757 %period_samples_2_sample_V_addr_31 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_31"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:758 %period_samples_3_sample_V_addr_31 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_31"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:759 %period_samples_4_sample_V_addr_31 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_31"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:760 %period_samples_5_sample_V_addr_31 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_31"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:761 %period_samples_6_sample_V_addr_31 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_31"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:762 %period_samples_7_sample_V_addr_31 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_31"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:763 %period_samples_8_sample_V_addr_31 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_31"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:764 %period_samples_9_sample_V_addr_31 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_31"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:765 %period_samples_10_sample_V_addr_31 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_31"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:766 %period_samples_11_sample_V_addr_31 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_31"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:767 %period_samples_0_timestamp_V_addr_31 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:768 %period_samples_1_timestamp_V_addr_31 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:769 %period_samples_2_timestamp_V_addr_31 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:770 %period_samples_3_timestamp_V_addr_31 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:771 %period_samples_4_timestamp_V_addr_31 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:772 %period_samples_5_timestamp_V_addr_31 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:773 %period_samples_6_timestamp_V_addr_31 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:774 %period_samples_7_timestamp_V_addr_31 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:775 %period_samples_8_timestamp_V_addr_31 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:776 %period_samples_9_timestamp_V_addr_31 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:777 %period_samples_10_timestamp_V_addr_31 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:778 %period_samples_11_timestamp_V_addr_31 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:779 %period_samples_0_sample_V_addr_32 = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr_32"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:780 %period_samples_1_sample_V_addr_32 = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr_32"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:781 %period_samples_2_sample_V_addr_32 = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr_32"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:782 %period_samples_3_sample_V_addr_32 = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr_32"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:783 %period_samples_4_sample_V_addr_32 = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr_32"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:784 %period_samples_5_sample_V_addr_32 = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr_32"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:785 %period_samples_6_sample_V_addr_32 = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr_32"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:786 %period_samples_7_sample_V_addr_32 = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr_32"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:787 %period_samples_8_sample_V_addr_32 = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr_32"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:788 %period_samples_9_sample_V_addr_32 = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr_32"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:789 %period_samples_10_sample_V_addr_32 = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr_32"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:790 %period_samples_11_sample_V_addr_32 = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr_32"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:791 %period_samples_0_timestamp_V_addr_32 = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:792 %period_samples_1_timestamp_V_addr_32 = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:793 %period_samples_2_timestamp_V_addr_32 = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:794 %period_samples_3_timestamp_V_addr_32 = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:795 %period_samples_4_timestamp_V_addr_32 = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:796 %period_samples_5_timestamp_V_addr_32 = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:797 %period_samples_6_timestamp_V_addr_32 = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:798 %period_samples_7_timestamp_V_addr_32 = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:799 %period_samples_8_timestamp_V_addr_32 = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:800 %period_samples_9_timestamp_V_addr_32 = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:801 %period_samples_10_timestamp_V_addr_32 = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:802 %period_samples_11_timestamp_V_addr_32 = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:803 %sample_sample_V_addr_1 = getelementptr i12 %sample_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_1"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:804 %sample_sample_V_addr_2 = getelementptr i12 %sample_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_2"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:805 %sample_sample_V_addr_3 = getelementptr i12 %sample_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_3"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:806 %sample_sample_V_addr_4 = getelementptr i12 %sample_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_4"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:807 %sample_sample_V_addr_5 = getelementptr i12 %sample_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_5"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:808 %sample_sample_V_addr_6 = getelementptr i12 %sample_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_6"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:809 %sample_sample_V_addr_7 = getelementptr i12 %sample_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_7"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:810 %sample_sample_V_addr_8 = getelementptr i12 %sample_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_8"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:811 %sample_sample_V_addr_9 = getelementptr i12 %sample_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_9"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:812 %sample_sample_V_addr_10 = getelementptr i12 %sample_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_10"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:813 %sample_sample_V_addr_11 = getelementptr i12 %sample_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_11"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:814 %sample_sample_V_addr_12 = getelementptr i12 %sample_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_12"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:815 %sample_timestamp_V_addr_1 = getelementptr i20 %sample_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:816 %sample_timestamp_V_addr_2 = getelementptr i20 %sample_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:817 %sample_timestamp_V_addr_3 = getelementptr i20 %sample_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:818 %sample_timestamp_V_addr_4 = getelementptr i20 %sample_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:819 %sample_timestamp_V_addr_5 = getelementptr i20 %sample_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:820 %sample_timestamp_V_addr_6 = getelementptr i20 %sample_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:821 %sample_timestamp_V_addr_7 = getelementptr i20 %sample_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:822 %sample_timestamp_V_addr_8 = getelementptr i20 %sample_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:823 %sample_timestamp_V_addr_9 = getelementptr i20 %sample_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:824 %sample_timestamp_V_addr_10 = getelementptr i20 %sample_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:825 %sample_timestamp_V_addr_11 = getelementptr i20 %sample_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph11:826 %sample_timestamp_V_addr_12 = getelementptr i20 %sample_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="6" op_0_bw="6">
<![CDATA[
.lr.ph11:827 %sample_sliding_window_front_ptr_load = load i6 %sample_sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sample_sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="6">
<![CDATA[
.lr.ph11:828 %sext_ln26 = sext i6 %sample_sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="6" op_0_bw="6">
<![CDATA[
.lr.ph11:829 %buffer_idx_1 = load i6 %sample_sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="buffer_idx_1"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="5" op_0_bw="6">
<![CDATA[
.lr.ph11:830 %trunc_ln22 = trunc i6 %buffer_idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph11:831 %store_ln222 = store i32 0, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph11:832 %br_ln222 = br void

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="862" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %n_samples_counter = phi i32 0, void %.lr.ph11, i32 %n_samples_counter_1, void %._crit_edge

]]></Node>
<StgValue><ssdm name="n_samples_counter"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %i_3 = phi i32 %sext_ln222, void %.lr.ph11, i32 %i_2, void %._crit_edge

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2 %idx_1 = load i32 %idx

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %i_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln222 = br i1 %tmp, void %.split4_ifconv, void %._crit_edge12.loopexit

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:1 %buffer_idx = sub i32 %sext_ln26, i32 %i_3

]]></Node>
<StgValue><ssdm name="buffer_idx"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="5" op_0_bw="32">
<![CDATA[
.split4_ifconv:2 %trunc_ln22_1 = trunc i32 %buffer_idx

]]></Node>
<StgValue><ssdm name="trunc_ln22_1"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4_ifconv:3 %icmp_ln24 = icmp_slt  i32 %buffer_idx, i32 4294967276

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4_ifconv:4 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %buffer_idx, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4_ifconv:5 %add_ln30 = add i5 %trunc_ln22_1, i5 20

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split4_ifconv:6 %buffer_idx_2 = select i1 %tmp_1, i5 %add_ln30, i5 %trunc_ln22_1

]]></Node>
<StgValue><ssdm name="buffer_idx_2"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split4_ifconv:7 %buffer_idx_3 = select i1 %icmp_ln24, i5 %trunc_ln22, i5 %buffer_idx_2

]]></Node>
<StgValue><ssdm name="buffer_idx_3"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="5">
<![CDATA[
.split4_ifconv:8 %zext_ln34 = zext i5 %buffer_idx_3

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1452 %sample_sliding_window_buffer_samples_timestamp_V_1_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_11_addr"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1453 %sample_sliding_window_buffer_samples_timestamp_V_1_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_11_load"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1454 %sample_sliding_window_buffer_samples_timestamp_V_1_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_10_addr"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1455 %sample_sliding_window_buffer_samples_timestamp_V_1_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_10_load"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1456 %sample_sliding_window_buffer_samples_timestamp_V_1_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_9_addr"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1457 %sample_sliding_window_buffer_samples_timestamp_V_1_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_9_load"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1458 %sample_sliding_window_buffer_samples_timestamp_V_1_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_8_addr"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1459 %sample_sliding_window_buffer_samples_timestamp_V_1_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_8_load"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1460 %sample_sliding_window_buffer_samples_timestamp_V_1_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_7_addr"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1461 %sample_sliding_window_buffer_samples_timestamp_V_1_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_7_load"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1462 %sample_sliding_window_buffer_samples_timestamp_V_1_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_6_addr"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1463 %sample_sliding_window_buffer_samples_timestamp_V_1_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_6_load"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1464 %sample_sliding_window_buffer_samples_timestamp_V_1_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_5_addr"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1465 %sample_sliding_window_buffer_samples_timestamp_V_1_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_5_load"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1466 %sample_sliding_window_buffer_samples_timestamp_V_1_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_4_addr"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1467 %sample_sliding_window_buffer_samples_timestamp_V_1_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_4_load"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1468 %sample_sliding_window_buffer_samples_timestamp_V_1_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_3_addr"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1469 %sample_sliding_window_buffer_samples_timestamp_V_1_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_3_load"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1470 %sample_sliding_window_buffer_samples_timestamp_V_1_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_2_addr"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1471 %sample_sliding_window_buffer_samples_timestamp_V_1_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_2_load"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1472 %sample_sliding_window_buffer_samples_timestamp_V_1_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_1_addr"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1473 %sample_sliding_window_buffer_samples_timestamp_V_1_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_1_load"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1474 %sample_sliding_window_buffer_samples_timestamp_V_1_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_0_addr"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1475 %sample_sliding_window_buffer_samples_timestamp_V_1_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_0_load"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1476 %sample_sliding_window_buffer_samples_sample_V_1_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_11_addr"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1477 %sample_sliding_window_buffer_samples_sample_V_1_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_11_load"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1478 %sample_sliding_window_buffer_samples_sample_V_1_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_10_addr"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1479 %sample_sliding_window_buffer_samples_sample_V_1_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_10_load"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1480 %sample_sliding_window_buffer_samples_sample_V_1_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_9_addr"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1481 %sample_sliding_window_buffer_samples_sample_V_1_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_9_load"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1482 %sample_sliding_window_buffer_samples_sample_V_1_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_8_addr"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1483 %sample_sliding_window_buffer_samples_sample_V_1_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_8_load"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1484 %sample_sliding_window_buffer_samples_sample_V_1_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_7_addr"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1485 %sample_sliding_window_buffer_samples_sample_V_1_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_7_load"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1486 %sample_sliding_window_buffer_samples_sample_V_1_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_6_addr"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1487 %sample_sliding_window_buffer_samples_sample_V_1_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_6_load"/></StgValue>
</operation>

<operation id="911" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1488 %sample_sliding_window_buffer_samples_sample_V_1_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_5_addr"/></StgValue>
</operation>

<operation id="912" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1489 %sample_sliding_window_buffer_samples_sample_V_1_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_5_load"/></StgValue>
</operation>

<operation id="913" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1490 %sample_sliding_window_buffer_samples_sample_V_1_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_4_addr"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1491 %sample_sliding_window_buffer_samples_sample_V_1_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_4_load"/></StgValue>
</operation>

<operation id="915" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1492 %sample_sliding_window_buffer_samples_sample_V_1_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_3_addr"/></StgValue>
</operation>

<operation id="916" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1493 %sample_sliding_window_buffer_samples_sample_V_1_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_3_load"/></StgValue>
</operation>

<operation id="917" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1494 %sample_sliding_window_buffer_samples_sample_V_1_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_2_addr"/></StgValue>
</operation>

<operation id="918" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1495 %sample_sliding_window_buffer_samples_sample_V_1_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_2_load"/></StgValue>
</operation>

<operation id="919" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1496 %sample_sliding_window_buffer_samples_sample_V_1_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_1_addr"/></StgValue>
</operation>

<operation id="920" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1497 %sample_sliding_window_buffer_samples_sample_V_1_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_1_load"/></StgValue>
</operation>

<operation id="921" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1498 %sample_sliding_window_buffer_samples_sample_V_1_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_0_addr"/></StgValue>
</operation>

<operation id="922" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1499 %sample_sliding_window_buffer_samples_sample_V_1_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_0_load"/></StgValue>
</operation>

<operation id="923" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1500 %sample_sliding_window_buffer_samples_timestamp_V_0_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_11_addr"/></StgValue>
</operation>

<operation id="924" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1501 %sample_sliding_window_buffer_samples_timestamp_V_0_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_11_load"/></StgValue>
</operation>

<operation id="925" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1502 %sample_sliding_window_buffer_samples_timestamp_V_0_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_10_addr"/></StgValue>
</operation>

<operation id="926" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1503 %sample_sliding_window_buffer_samples_timestamp_V_0_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_10_load"/></StgValue>
</operation>

<operation id="927" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1504 %sample_sliding_window_buffer_samples_timestamp_V_0_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_9_addr"/></StgValue>
</operation>

<operation id="928" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1505 %sample_sliding_window_buffer_samples_timestamp_V_0_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_9_load"/></StgValue>
</operation>

<operation id="929" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1506 %sample_sliding_window_buffer_samples_timestamp_V_0_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_8_addr"/></StgValue>
</operation>

<operation id="930" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1507 %sample_sliding_window_buffer_samples_timestamp_V_0_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_8_load"/></StgValue>
</operation>

<operation id="931" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1508 %sample_sliding_window_buffer_samples_timestamp_V_0_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_7_addr"/></StgValue>
</operation>

<operation id="932" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1509 %sample_sliding_window_buffer_samples_timestamp_V_0_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_7_load"/></StgValue>
</operation>

<operation id="933" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1510 %sample_sliding_window_buffer_samples_timestamp_V_0_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_6_addr"/></StgValue>
</operation>

<operation id="934" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1511 %sample_sliding_window_buffer_samples_timestamp_V_0_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_6_load"/></StgValue>
</operation>

<operation id="935" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1512 %sample_sliding_window_buffer_samples_timestamp_V_0_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_5_addr"/></StgValue>
</operation>

<operation id="936" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1513 %sample_sliding_window_buffer_samples_timestamp_V_0_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_5_load"/></StgValue>
</operation>

<operation id="937" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1514 %sample_sliding_window_buffer_samples_timestamp_V_0_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_4_addr"/></StgValue>
</operation>

<operation id="938" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1515 %sample_sliding_window_buffer_samples_timestamp_V_0_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_4_load"/></StgValue>
</operation>

<operation id="939" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1516 %sample_sliding_window_buffer_samples_timestamp_V_0_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_3_addr"/></StgValue>
</operation>

<operation id="940" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1517 %sample_sliding_window_buffer_samples_timestamp_V_0_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_3_load"/></StgValue>
</operation>

<operation id="941" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1518 %sample_sliding_window_buffer_samples_timestamp_V_0_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_2_addr"/></StgValue>
</operation>

<operation id="942" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1519 %sample_sliding_window_buffer_samples_timestamp_V_0_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_2_load"/></StgValue>
</operation>

<operation id="943" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1520 %sample_sliding_window_buffer_samples_timestamp_V_0_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_1_addr"/></StgValue>
</operation>

<operation id="944" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1521 %sample_sliding_window_buffer_samples_timestamp_V_0_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_1_load"/></StgValue>
</operation>

<operation id="945" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1522 %sample_sliding_window_buffer_samples_timestamp_V_0_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_0_addr"/></StgValue>
</operation>

<operation id="946" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1523 %sample_sliding_window_buffer_samples_timestamp_V_0_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_0_load"/></StgValue>
</operation>

<operation id="947" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1524 %sample_sliding_window_buffer_samples_sample_V_0_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_11_addr"/></StgValue>
</operation>

<operation id="948" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1525 %sample_sliding_window_buffer_samples_sample_V_0_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_11_load"/></StgValue>
</operation>

<operation id="949" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1526 %sample_sliding_window_buffer_samples_sample_V_0_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_10_addr"/></StgValue>
</operation>

<operation id="950" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1527 %sample_sliding_window_buffer_samples_sample_V_0_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_10_load"/></StgValue>
</operation>

<operation id="951" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1528 %sample_sliding_window_buffer_samples_sample_V_0_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_9_addr"/></StgValue>
</operation>

<operation id="952" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1529 %sample_sliding_window_buffer_samples_sample_V_0_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_9_load"/></StgValue>
</operation>

<operation id="953" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1530 %sample_sliding_window_buffer_samples_sample_V_0_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_8_addr"/></StgValue>
</operation>

<operation id="954" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1531 %sample_sliding_window_buffer_samples_sample_V_0_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_8_load"/></StgValue>
</operation>

<operation id="955" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1532 %sample_sliding_window_buffer_samples_sample_V_0_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_7_addr"/></StgValue>
</operation>

<operation id="956" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1533 %sample_sliding_window_buffer_samples_sample_V_0_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_7_load"/></StgValue>
</operation>

<operation id="957" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1534 %sample_sliding_window_buffer_samples_sample_V_0_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_6_addr"/></StgValue>
</operation>

<operation id="958" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1535 %sample_sliding_window_buffer_samples_sample_V_0_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_6_load"/></StgValue>
</operation>

<operation id="959" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1536 %sample_sliding_window_buffer_samples_sample_V_0_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_5_addr"/></StgValue>
</operation>

<operation id="960" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1537 %sample_sliding_window_buffer_samples_sample_V_0_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_5_load"/></StgValue>
</operation>

<operation id="961" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1538 %sample_sliding_window_buffer_samples_sample_V_0_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_4_addr"/></StgValue>
</operation>

<operation id="962" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1539 %sample_sliding_window_buffer_samples_sample_V_0_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_4_load"/></StgValue>
</operation>

<operation id="963" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1540 %sample_sliding_window_buffer_samples_sample_V_0_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_3_addr"/></StgValue>
</operation>

<operation id="964" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1541 %sample_sliding_window_buffer_samples_sample_V_0_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_3_load"/></StgValue>
</operation>

<operation id="965" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1542 %sample_sliding_window_buffer_samples_sample_V_0_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_2_addr"/></StgValue>
</operation>

<operation id="966" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1543 %sample_sliding_window_buffer_samples_sample_V_0_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_2_load"/></StgValue>
</operation>

<operation id="967" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1544 %sample_sliding_window_buffer_samples_sample_V_0_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_1_addr"/></StgValue>
</operation>

<operation id="968" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1545 %sample_sliding_window_buffer_samples_sample_V_0_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_1_load"/></StgValue>
</operation>

<operation id="969" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1546 %sample_sliding_window_buffer_samples_sample_V_0_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_0_addr"/></StgValue>
</operation>

<operation id="970" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1547 %sample_sliding_window_buffer_samples_sample_V_0_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_0_load"/></StgValue>
</operation>

<operation id="971" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge12.loopexit:0 %ret_ln253 = ret i32 %n_samples_counter

]]></Node>
<StgValue><ssdm name="ret_ln253"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="972" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1356 %sample_sliding_window_buffer_samples_timestamp_V_3_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_11_addr"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1357 %sample_sliding_window_buffer_samples_timestamp_V_3_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_11_load"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1358 %sample_sliding_window_buffer_samples_timestamp_V_3_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_10_addr"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1359 %sample_sliding_window_buffer_samples_timestamp_V_3_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_10_load"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1360 %sample_sliding_window_buffer_samples_timestamp_V_3_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_9_addr"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1361 %sample_sliding_window_buffer_samples_timestamp_V_3_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_9_load"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1362 %sample_sliding_window_buffer_samples_timestamp_V_3_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_8_addr"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1363 %sample_sliding_window_buffer_samples_timestamp_V_3_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_8_load"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1364 %sample_sliding_window_buffer_samples_timestamp_V_3_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_7_addr"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1365 %sample_sliding_window_buffer_samples_timestamp_V_3_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_7_load"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1366 %sample_sliding_window_buffer_samples_timestamp_V_3_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_6_addr"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1367 %sample_sliding_window_buffer_samples_timestamp_V_3_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_6_load"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1368 %sample_sliding_window_buffer_samples_timestamp_V_3_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_5_addr"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1369 %sample_sliding_window_buffer_samples_timestamp_V_3_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_5_load"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1370 %sample_sliding_window_buffer_samples_timestamp_V_3_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_4_addr"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1371 %sample_sliding_window_buffer_samples_timestamp_V_3_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_4_load"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1372 %sample_sliding_window_buffer_samples_timestamp_V_3_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_3_addr"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1373 %sample_sliding_window_buffer_samples_timestamp_V_3_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_3_load"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1374 %sample_sliding_window_buffer_samples_timestamp_V_3_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_2_addr"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1375 %sample_sliding_window_buffer_samples_timestamp_V_3_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_2_load"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1376 %sample_sliding_window_buffer_samples_timestamp_V_3_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_1_addr"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1377 %sample_sliding_window_buffer_samples_timestamp_V_3_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_1_load"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1378 %sample_sliding_window_buffer_samples_timestamp_V_3_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_0_addr"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1379 %sample_sliding_window_buffer_samples_timestamp_V_3_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_0_load"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1380 %sample_sliding_window_buffer_samples_sample_V_3_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_11_addr"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1381 %sample_sliding_window_buffer_samples_sample_V_3_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_11_load"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1382 %sample_sliding_window_buffer_samples_sample_V_3_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_10_addr"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1383 %sample_sliding_window_buffer_samples_sample_V_3_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_10_load"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1384 %sample_sliding_window_buffer_samples_sample_V_3_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_9_addr"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1385 %sample_sliding_window_buffer_samples_sample_V_3_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_9_load"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1386 %sample_sliding_window_buffer_samples_sample_V_3_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_8_addr"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1387 %sample_sliding_window_buffer_samples_sample_V_3_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_8_load"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1388 %sample_sliding_window_buffer_samples_sample_V_3_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_7_addr"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1389 %sample_sliding_window_buffer_samples_sample_V_3_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_7_load"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1390 %sample_sliding_window_buffer_samples_sample_V_3_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_6_addr"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1391 %sample_sliding_window_buffer_samples_sample_V_3_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_6_load"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1392 %sample_sliding_window_buffer_samples_sample_V_3_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_5_addr"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1393 %sample_sliding_window_buffer_samples_sample_V_3_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_5_load"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1394 %sample_sliding_window_buffer_samples_sample_V_3_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_4_addr"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1395 %sample_sliding_window_buffer_samples_sample_V_3_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_4_load"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1396 %sample_sliding_window_buffer_samples_sample_V_3_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_3_addr"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1397 %sample_sliding_window_buffer_samples_sample_V_3_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_3_load"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1398 %sample_sliding_window_buffer_samples_sample_V_3_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_2_addr"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1399 %sample_sliding_window_buffer_samples_sample_V_3_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_2_load"/></StgValue>
</operation>

<operation id="1016" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1400 %sample_sliding_window_buffer_samples_sample_V_3_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_1_addr"/></StgValue>
</operation>

<operation id="1017" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1401 %sample_sliding_window_buffer_samples_sample_V_3_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_1_load"/></StgValue>
</operation>

<operation id="1018" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1402 %sample_sliding_window_buffer_samples_sample_V_3_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_0_addr"/></StgValue>
</operation>

<operation id="1019" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1403 %sample_sliding_window_buffer_samples_sample_V_3_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_0_load"/></StgValue>
</operation>

<operation id="1020" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1404 %sample_sliding_window_buffer_samples_timestamp_V_2_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_11_addr"/></StgValue>
</operation>

<operation id="1021" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1405 %sample_sliding_window_buffer_samples_timestamp_V_2_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_11_load"/></StgValue>
</operation>

<operation id="1022" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1406 %sample_sliding_window_buffer_samples_timestamp_V_2_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_10_addr"/></StgValue>
</operation>

<operation id="1023" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1407 %sample_sliding_window_buffer_samples_timestamp_V_2_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_10_load"/></StgValue>
</operation>

<operation id="1024" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1408 %sample_sliding_window_buffer_samples_timestamp_V_2_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_9_addr"/></StgValue>
</operation>

<operation id="1025" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1409 %sample_sliding_window_buffer_samples_timestamp_V_2_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_9_load"/></StgValue>
</operation>

<operation id="1026" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1410 %sample_sliding_window_buffer_samples_timestamp_V_2_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_8_addr"/></StgValue>
</operation>

<operation id="1027" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1411 %sample_sliding_window_buffer_samples_timestamp_V_2_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_8_load"/></StgValue>
</operation>

<operation id="1028" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1412 %sample_sliding_window_buffer_samples_timestamp_V_2_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_7_addr"/></StgValue>
</operation>

<operation id="1029" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1413 %sample_sliding_window_buffer_samples_timestamp_V_2_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_7_load"/></StgValue>
</operation>

<operation id="1030" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1414 %sample_sliding_window_buffer_samples_timestamp_V_2_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_6_addr"/></StgValue>
</operation>

<operation id="1031" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1415 %sample_sliding_window_buffer_samples_timestamp_V_2_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_6_load"/></StgValue>
</operation>

<operation id="1032" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1416 %sample_sliding_window_buffer_samples_timestamp_V_2_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_5_addr"/></StgValue>
</operation>

<operation id="1033" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1417 %sample_sliding_window_buffer_samples_timestamp_V_2_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_5_load"/></StgValue>
</operation>

<operation id="1034" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1418 %sample_sliding_window_buffer_samples_timestamp_V_2_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_4_addr"/></StgValue>
</operation>

<operation id="1035" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1419 %sample_sliding_window_buffer_samples_timestamp_V_2_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_4_load"/></StgValue>
</operation>

<operation id="1036" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1420 %sample_sliding_window_buffer_samples_timestamp_V_2_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_3_addr"/></StgValue>
</operation>

<operation id="1037" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1421 %sample_sliding_window_buffer_samples_timestamp_V_2_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_3_load"/></StgValue>
</operation>

<operation id="1038" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1422 %sample_sliding_window_buffer_samples_timestamp_V_2_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_2_addr"/></StgValue>
</operation>

<operation id="1039" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1423 %sample_sliding_window_buffer_samples_timestamp_V_2_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_2_load"/></StgValue>
</operation>

<operation id="1040" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1424 %sample_sliding_window_buffer_samples_timestamp_V_2_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_1_addr"/></StgValue>
</operation>

<operation id="1041" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1425 %sample_sliding_window_buffer_samples_timestamp_V_2_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_1_load"/></StgValue>
</operation>

<operation id="1042" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1426 %sample_sliding_window_buffer_samples_timestamp_V_2_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_0_addr"/></StgValue>
</operation>

<operation id="1043" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1427 %sample_sliding_window_buffer_samples_timestamp_V_2_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_0_load"/></StgValue>
</operation>

<operation id="1044" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1428 %sample_sliding_window_buffer_samples_sample_V_2_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_11_addr"/></StgValue>
</operation>

<operation id="1045" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1429 %sample_sliding_window_buffer_samples_sample_V_2_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_11_load"/></StgValue>
</operation>

<operation id="1046" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1430 %sample_sliding_window_buffer_samples_sample_V_2_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_10_addr"/></StgValue>
</operation>

<operation id="1047" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1431 %sample_sliding_window_buffer_samples_sample_V_2_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_10_load"/></StgValue>
</operation>

<operation id="1048" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1432 %sample_sliding_window_buffer_samples_sample_V_2_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_9_addr"/></StgValue>
</operation>

<operation id="1049" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1433 %sample_sliding_window_buffer_samples_sample_V_2_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_9_load"/></StgValue>
</operation>

<operation id="1050" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1434 %sample_sliding_window_buffer_samples_sample_V_2_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_8_addr"/></StgValue>
</operation>

<operation id="1051" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1435 %sample_sliding_window_buffer_samples_sample_V_2_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_8_load"/></StgValue>
</operation>

<operation id="1052" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1436 %sample_sliding_window_buffer_samples_sample_V_2_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_7_addr"/></StgValue>
</operation>

<operation id="1053" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1437 %sample_sliding_window_buffer_samples_sample_V_2_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_7_load"/></StgValue>
</operation>

<operation id="1054" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1438 %sample_sliding_window_buffer_samples_sample_V_2_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_6_addr"/></StgValue>
</operation>

<operation id="1055" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1439 %sample_sliding_window_buffer_samples_sample_V_2_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_6_load"/></StgValue>
</operation>

<operation id="1056" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1440 %sample_sliding_window_buffer_samples_sample_V_2_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_5_addr"/></StgValue>
</operation>

<operation id="1057" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1441 %sample_sliding_window_buffer_samples_sample_V_2_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_5_load"/></StgValue>
</operation>

<operation id="1058" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1442 %sample_sliding_window_buffer_samples_sample_V_2_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_4_addr"/></StgValue>
</operation>

<operation id="1059" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1443 %sample_sliding_window_buffer_samples_sample_V_2_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_4_load"/></StgValue>
</operation>

<operation id="1060" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1444 %sample_sliding_window_buffer_samples_sample_V_2_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_3_addr"/></StgValue>
</operation>

<operation id="1061" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1445 %sample_sliding_window_buffer_samples_sample_V_2_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_3_load"/></StgValue>
</operation>

<operation id="1062" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1446 %sample_sliding_window_buffer_samples_sample_V_2_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_2_addr"/></StgValue>
</operation>

<operation id="1063" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1447 %sample_sliding_window_buffer_samples_sample_V_2_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_2_load"/></StgValue>
</operation>

<operation id="1064" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1448 %sample_sliding_window_buffer_samples_sample_V_2_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_1_addr"/></StgValue>
</operation>

<operation id="1065" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1449 %sample_sliding_window_buffer_samples_sample_V_2_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_1_load"/></StgValue>
</operation>

<operation id="1066" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1450 %sample_sliding_window_buffer_samples_sample_V_2_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_0_addr"/></StgValue>
</operation>

<operation id="1067" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1451 %sample_sliding_window_buffer_samples_sample_V_2_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_0_load"/></StgValue>
</operation>

<operation id="1068" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1453 %sample_sliding_window_buffer_samples_timestamp_V_1_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_11_load"/></StgValue>
</operation>

<operation id="1069" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1455 %sample_sliding_window_buffer_samples_timestamp_V_1_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_10_load"/></StgValue>
</operation>

<operation id="1070" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1457 %sample_sliding_window_buffer_samples_timestamp_V_1_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_9_load"/></StgValue>
</operation>

<operation id="1071" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1459 %sample_sliding_window_buffer_samples_timestamp_V_1_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_8_load"/></StgValue>
</operation>

<operation id="1072" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1461 %sample_sliding_window_buffer_samples_timestamp_V_1_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_7_load"/></StgValue>
</operation>

<operation id="1073" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1463 %sample_sliding_window_buffer_samples_timestamp_V_1_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_6_load"/></StgValue>
</operation>

<operation id="1074" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1465 %sample_sliding_window_buffer_samples_timestamp_V_1_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_5_load"/></StgValue>
</operation>

<operation id="1075" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1467 %sample_sliding_window_buffer_samples_timestamp_V_1_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_4_load"/></StgValue>
</operation>

<operation id="1076" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1469 %sample_sliding_window_buffer_samples_timestamp_V_1_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_3_load"/></StgValue>
</operation>

<operation id="1077" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1471 %sample_sliding_window_buffer_samples_timestamp_V_1_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_2_load"/></StgValue>
</operation>

<operation id="1078" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1473 %sample_sliding_window_buffer_samples_timestamp_V_1_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_1_load"/></StgValue>
</operation>

<operation id="1079" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1475 %sample_sliding_window_buffer_samples_timestamp_V_1_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_0_load"/></StgValue>
</operation>

<operation id="1080" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1477 %sample_sliding_window_buffer_samples_sample_V_1_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_11_load"/></StgValue>
</operation>

<operation id="1081" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1479 %sample_sliding_window_buffer_samples_sample_V_1_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_10_load"/></StgValue>
</operation>

<operation id="1082" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1481 %sample_sliding_window_buffer_samples_sample_V_1_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_9_load"/></StgValue>
</operation>

<operation id="1083" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1483 %sample_sliding_window_buffer_samples_sample_V_1_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_8_load"/></StgValue>
</operation>

<operation id="1084" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1485 %sample_sliding_window_buffer_samples_sample_V_1_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_7_load"/></StgValue>
</operation>

<operation id="1085" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1487 %sample_sliding_window_buffer_samples_sample_V_1_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_6_load"/></StgValue>
</operation>

<operation id="1086" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1489 %sample_sliding_window_buffer_samples_sample_V_1_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_5_load"/></StgValue>
</operation>

<operation id="1087" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1491 %sample_sliding_window_buffer_samples_sample_V_1_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_4_load"/></StgValue>
</operation>

<operation id="1088" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1493 %sample_sliding_window_buffer_samples_sample_V_1_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_3_load"/></StgValue>
</operation>

<operation id="1089" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1495 %sample_sliding_window_buffer_samples_sample_V_1_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_2_load"/></StgValue>
</operation>

<operation id="1090" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1497 %sample_sliding_window_buffer_samples_sample_V_1_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_1_load"/></StgValue>
</operation>

<operation id="1091" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1499 %sample_sliding_window_buffer_samples_sample_V_1_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_0_load"/></StgValue>
</operation>

<operation id="1092" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1501 %sample_sliding_window_buffer_samples_timestamp_V_0_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_11_load"/></StgValue>
</operation>

<operation id="1093" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1503 %sample_sliding_window_buffer_samples_timestamp_V_0_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_10_load"/></StgValue>
</operation>

<operation id="1094" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1505 %sample_sliding_window_buffer_samples_timestamp_V_0_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_9_load"/></StgValue>
</operation>

<operation id="1095" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1507 %sample_sliding_window_buffer_samples_timestamp_V_0_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_8_load"/></StgValue>
</operation>

<operation id="1096" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1509 %sample_sliding_window_buffer_samples_timestamp_V_0_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_7_load"/></StgValue>
</operation>

<operation id="1097" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1511 %sample_sliding_window_buffer_samples_timestamp_V_0_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_6_load"/></StgValue>
</operation>

<operation id="1098" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1513 %sample_sliding_window_buffer_samples_timestamp_V_0_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_5_load"/></StgValue>
</operation>

<operation id="1099" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1515 %sample_sliding_window_buffer_samples_timestamp_V_0_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_4_load"/></StgValue>
</operation>

<operation id="1100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1517 %sample_sliding_window_buffer_samples_timestamp_V_0_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_3_load"/></StgValue>
</operation>

<operation id="1101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1519 %sample_sliding_window_buffer_samples_timestamp_V_0_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_2_load"/></StgValue>
</operation>

<operation id="1102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1521 %sample_sliding_window_buffer_samples_timestamp_V_0_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_1_load"/></StgValue>
</operation>

<operation id="1103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1523 %sample_sliding_window_buffer_samples_timestamp_V_0_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_0_load"/></StgValue>
</operation>

<operation id="1104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1525 %sample_sliding_window_buffer_samples_sample_V_0_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_11_load"/></StgValue>
</operation>

<operation id="1105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1527 %sample_sliding_window_buffer_samples_sample_V_0_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_10_load"/></StgValue>
</operation>

<operation id="1106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1529 %sample_sliding_window_buffer_samples_sample_V_0_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_9_load"/></StgValue>
</operation>

<operation id="1107" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1531 %sample_sliding_window_buffer_samples_sample_V_0_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_8_load"/></StgValue>
</operation>

<operation id="1108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1533 %sample_sliding_window_buffer_samples_sample_V_0_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_7_load"/></StgValue>
</operation>

<operation id="1109" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1535 %sample_sliding_window_buffer_samples_sample_V_0_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_6_load"/></StgValue>
</operation>

<operation id="1110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1537 %sample_sliding_window_buffer_samples_sample_V_0_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_5_load"/></StgValue>
</operation>

<operation id="1111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1539 %sample_sliding_window_buffer_samples_sample_V_0_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_4_load"/></StgValue>
</operation>

<operation id="1112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1541 %sample_sliding_window_buffer_samples_sample_V_0_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_3_load"/></StgValue>
</operation>

<operation id="1113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1543 %sample_sliding_window_buffer_samples_sample_V_0_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_2_load"/></StgValue>
</operation>

<operation id="1114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1545 %sample_sliding_window_buffer_samples_sample_V_0_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_1_load"/></StgValue>
</operation>

<operation id="1115" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1547 %sample_sliding_window_buffer_samples_sample_V_0_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_0_load"/></StgValue>
</operation>

<operation id="1116" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1548 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_0_load, i5 %period_samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1117" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1549 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_1_load, i5 %period_samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1118" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1550 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_2_load, i5 %period_samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1551 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_3_load, i5 %period_samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1120" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1552 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_4_load, i5 %period_samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1553 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_5_load, i5 %period_samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1554 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_6_load, i5 %period_samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1123" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1555 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_7_load, i5 %period_samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1556 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_8_load, i5 %period_samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1125" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1557 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_9_load, i5 %period_samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1126" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1558 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_10_load, i5 %period_samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1127" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1559 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_0_11_load, i5 %period_samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1128" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1560 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_0_load, i5 %period_samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1129" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1561 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_1_load, i5 %period_samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1130" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1562 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_2_load, i5 %period_samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1131" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1563 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_3_load, i5 %period_samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1132" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1564 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_4_load, i5 %period_samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1133" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1565 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_5_load, i5 %period_samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1134" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1566 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_6_load, i5 %period_samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1135" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1567 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_7_load, i5 %period_samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1136" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1568 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_8_load, i5 %period_samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1137" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1569 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_9_load, i5 %period_samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1138" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1570 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_10_load, i5 %period_samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1139" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1571 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_0_11_load, i5 %period_samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1140" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1572 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_0_load, i5 %period_samples_0_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1141" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1573 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_1_load, i5 %period_samples_1_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1574 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_2_load, i5 %period_samples_2_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1575 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_3_load, i5 %period_samples_3_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1144" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1576 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_4_load, i5 %period_samples_4_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1145" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1577 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_5_load, i5 %period_samples_5_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1146" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1578 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_6_load, i5 %period_samples_6_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1147" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1579 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_7_load, i5 %period_samples_7_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1148" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1580 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_8_load, i5 %period_samples_8_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1149" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1581 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_9_load, i5 %period_samples_9_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1150" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1582 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_10_load, i5 %period_samples_10_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1151" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1583 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_1_11_load, i5 %period_samples_11_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1152" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1584 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_0_load, i5 %period_samples_0_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1153" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1585 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_1_load, i5 %period_samples_1_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1154" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1586 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_2_load, i5 %period_samples_2_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1155" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1587 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_3_load, i5 %period_samples_3_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1156" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1588 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_4_load, i5 %period_samples_4_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1157" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1589 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_5_load, i5 %period_samples_5_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1158" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1590 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_6_load, i5 %period_samples_6_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1159" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1591 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_7_load, i5 %period_samples_7_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1160" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1592 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_8_load, i5 %period_samples_8_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1161" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1593 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_9_load, i5 %period_samples_9_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1162" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1594 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_10_load, i5 %period_samples_10_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1163" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1595 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_1_11_load, i5 %period_samples_11_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1260 %sample_sliding_window_buffer_samples_timestamp_V_5_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_11_addr"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1261 %sample_sliding_window_buffer_samples_timestamp_V_5_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_11_load"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1262 %sample_sliding_window_buffer_samples_timestamp_V_5_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_10_addr"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1263 %sample_sliding_window_buffer_samples_timestamp_V_5_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_10_load"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1264 %sample_sliding_window_buffer_samples_timestamp_V_5_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_9_addr"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1265 %sample_sliding_window_buffer_samples_timestamp_V_5_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_9_load"/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1266 %sample_sliding_window_buffer_samples_timestamp_V_5_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_8_addr"/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1267 %sample_sliding_window_buffer_samples_timestamp_V_5_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_8_load"/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1268 %sample_sliding_window_buffer_samples_timestamp_V_5_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_7_addr"/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1269 %sample_sliding_window_buffer_samples_timestamp_V_5_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_7_load"/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1270 %sample_sliding_window_buffer_samples_timestamp_V_5_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_6_addr"/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1271 %sample_sliding_window_buffer_samples_timestamp_V_5_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_6_load"/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1272 %sample_sliding_window_buffer_samples_timestamp_V_5_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_5_addr"/></StgValue>
</operation>

<operation id="1177" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1273 %sample_sliding_window_buffer_samples_timestamp_V_5_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_5_load"/></StgValue>
</operation>

<operation id="1178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1274 %sample_sliding_window_buffer_samples_timestamp_V_5_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_4_addr"/></StgValue>
</operation>

<operation id="1179" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1275 %sample_sliding_window_buffer_samples_timestamp_V_5_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_4_load"/></StgValue>
</operation>

<operation id="1180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1276 %sample_sliding_window_buffer_samples_timestamp_V_5_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_3_addr"/></StgValue>
</operation>

<operation id="1181" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1277 %sample_sliding_window_buffer_samples_timestamp_V_5_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_3_load"/></StgValue>
</operation>

<operation id="1182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1278 %sample_sliding_window_buffer_samples_timestamp_V_5_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_2_addr"/></StgValue>
</operation>

<operation id="1183" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1279 %sample_sliding_window_buffer_samples_timestamp_V_5_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_2_load"/></StgValue>
</operation>

<operation id="1184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1280 %sample_sliding_window_buffer_samples_timestamp_V_5_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_1_addr"/></StgValue>
</operation>

<operation id="1185" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1281 %sample_sliding_window_buffer_samples_timestamp_V_5_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_1_load"/></StgValue>
</operation>

<operation id="1186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1282 %sample_sliding_window_buffer_samples_timestamp_V_5_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_0_addr"/></StgValue>
</operation>

<operation id="1187" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1283 %sample_sliding_window_buffer_samples_timestamp_V_5_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_0_load"/></StgValue>
</operation>

<operation id="1188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1284 %sample_sliding_window_buffer_samples_sample_V_5_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_11_addr"/></StgValue>
</operation>

<operation id="1189" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1285 %sample_sliding_window_buffer_samples_sample_V_5_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_11_load"/></StgValue>
</operation>

<operation id="1190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1286 %sample_sliding_window_buffer_samples_sample_V_5_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_10_addr"/></StgValue>
</operation>

<operation id="1191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1287 %sample_sliding_window_buffer_samples_sample_V_5_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_10_load"/></StgValue>
</operation>

<operation id="1192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1288 %sample_sliding_window_buffer_samples_sample_V_5_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_9_addr"/></StgValue>
</operation>

<operation id="1193" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1289 %sample_sliding_window_buffer_samples_sample_V_5_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_9_load"/></StgValue>
</operation>

<operation id="1194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1290 %sample_sliding_window_buffer_samples_sample_V_5_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_8_addr"/></StgValue>
</operation>

<operation id="1195" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1291 %sample_sliding_window_buffer_samples_sample_V_5_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_8_load"/></StgValue>
</operation>

<operation id="1196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1292 %sample_sliding_window_buffer_samples_sample_V_5_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_7_addr"/></StgValue>
</operation>

<operation id="1197" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1293 %sample_sliding_window_buffer_samples_sample_V_5_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_7_load"/></StgValue>
</operation>

<operation id="1198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1294 %sample_sliding_window_buffer_samples_sample_V_5_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_6_addr"/></StgValue>
</operation>

<operation id="1199" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1295 %sample_sliding_window_buffer_samples_sample_V_5_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_6_load"/></StgValue>
</operation>

<operation id="1200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1296 %sample_sliding_window_buffer_samples_sample_V_5_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_5_addr"/></StgValue>
</operation>

<operation id="1201" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1297 %sample_sliding_window_buffer_samples_sample_V_5_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_5_load"/></StgValue>
</operation>

<operation id="1202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1298 %sample_sliding_window_buffer_samples_sample_V_5_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_4_addr"/></StgValue>
</operation>

<operation id="1203" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1299 %sample_sliding_window_buffer_samples_sample_V_5_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_4_load"/></StgValue>
</operation>

<operation id="1204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1300 %sample_sliding_window_buffer_samples_sample_V_5_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_3_addr"/></StgValue>
</operation>

<operation id="1205" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1301 %sample_sliding_window_buffer_samples_sample_V_5_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_3_load"/></StgValue>
</operation>

<operation id="1206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1302 %sample_sliding_window_buffer_samples_sample_V_5_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_2_addr"/></StgValue>
</operation>

<operation id="1207" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1303 %sample_sliding_window_buffer_samples_sample_V_5_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_2_load"/></StgValue>
</operation>

<operation id="1208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1304 %sample_sliding_window_buffer_samples_sample_V_5_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_1_addr"/></StgValue>
</operation>

<operation id="1209" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1305 %sample_sliding_window_buffer_samples_sample_V_5_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_1_load"/></StgValue>
</operation>

<operation id="1210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1306 %sample_sliding_window_buffer_samples_sample_V_5_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_0_addr"/></StgValue>
</operation>

<operation id="1211" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1307 %sample_sliding_window_buffer_samples_sample_V_5_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_0_load"/></StgValue>
</operation>

<operation id="1212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1308 %sample_sliding_window_buffer_samples_timestamp_V_4_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_11_addr"/></StgValue>
</operation>

<operation id="1213" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1309 %sample_sliding_window_buffer_samples_timestamp_V_4_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_11_load"/></StgValue>
</operation>

<operation id="1214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1310 %sample_sliding_window_buffer_samples_timestamp_V_4_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_10_addr"/></StgValue>
</operation>

<operation id="1215" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1311 %sample_sliding_window_buffer_samples_timestamp_V_4_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_10_load"/></StgValue>
</operation>

<operation id="1216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1312 %sample_sliding_window_buffer_samples_timestamp_V_4_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_9_addr"/></StgValue>
</operation>

<operation id="1217" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1313 %sample_sliding_window_buffer_samples_timestamp_V_4_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_9_load"/></StgValue>
</operation>

<operation id="1218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1314 %sample_sliding_window_buffer_samples_timestamp_V_4_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_8_addr"/></StgValue>
</operation>

<operation id="1219" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1315 %sample_sliding_window_buffer_samples_timestamp_V_4_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_8_load"/></StgValue>
</operation>

<operation id="1220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1316 %sample_sliding_window_buffer_samples_timestamp_V_4_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_7_addr"/></StgValue>
</operation>

<operation id="1221" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1317 %sample_sliding_window_buffer_samples_timestamp_V_4_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_7_load"/></StgValue>
</operation>

<operation id="1222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1318 %sample_sliding_window_buffer_samples_timestamp_V_4_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_6_addr"/></StgValue>
</operation>

<operation id="1223" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1319 %sample_sliding_window_buffer_samples_timestamp_V_4_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_6_load"/></StgValue>
</operation>

<operation id="1224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1320 %sample_sliding_window_buffer_samples_timestamp_V_4_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_5_addr"/></StgValue>
</operation>

<operation id="1225" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1321 %sample_sliding_window_buffer_samples_timestamp_V_4_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_5_load"/></StgValue>
</operation>

<operation id="1226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1322 %sample_sliding_window_buffer_samples_timestamp_V_4_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_4_addr"/></StgValue>
</operation>

<operation id="1227" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1323 %sample_sliding_window_buffer_samples_timestamp_V_4_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_4_load"/></StgValue>
</operation>

<operation id="1228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1324 %sample_sliding_window_buffer_samples_timestamp_V_4_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_3_addr"/></StgValue>
</operation>

<operation id="1229" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1325 %sample_sliding_window_buffer_samples_timestamp_V_4_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_3_load"/></StgValue>
</operation>

<operation id="1230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1326 %sample_sliding_window_buffer_samples_timestamp_V_4_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_2_addr"/></StgValue>
</operation>

<operation id="1231" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1327 %sample_sliding_window_buffer_samples_timestamp_V_4_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_2_load"/></StgValue>
</operation>

<operation id="1232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1328 %sample_sliding_window_buffer_samples_timestamp_V_4_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_1_addr"/></StgValue>
</operation>

<operation id="1233" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1329 %sample_sliding_window_buffer_samples_timestamp_V_4_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_1_load"/></StgValue>
</operation>

<operation id="1234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1330 %sample_sliding_window_buffer_samples_timestamp_V_4_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_0_addr"/></StgValue>
</operation>

<operation id="1235" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1331 %sample_sliding_window_buffer_samples_timestamp_V_4_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_0_load"/></StgValue>
</operation>

<operation id="1236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1332 %sample_sliding_window_buffer_samples_sample_V_4_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_11_addr"/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1333 %sample_sliding_window_buffer_samples_sample_V_4_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_11_load"/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1334 %sample_sliding_window_buffer_samples_sample_V_4_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_10_addr"/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1335 %sample_sliding_window_buffer_samples_sample_V_4_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_10_load"/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1336 %sample_sliding_window_buffer_samples_sample_V_4_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_9_addr"/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1337 %sample_sliding_window_buffer_samples_sample_V_4_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_9_load"/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1338 %sample_sliding_window_buffer_samples_sample_V_4_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_8_addr"/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1339 %sample_sliding_window_buffer_samples_sample_V_4_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_8_load"/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1340 %sample_sliding_window_buffer_samples_sample_V_4_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_7_addr"/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1341 %sample_sliding_window_buffer_samples_sample_V_4_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_7_load"/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1342 %sample_sliding_window_buffer_samples_sample_V_4_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_6_addr"/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1343 %sample_sliding_window_buffer_samples_sample_V_4_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_6_load"/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1344 %sample_sliding_window_buffer_samples_sample_V_4_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_5_addr"/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1345 %sample_sliding_window_buffer_samples_sample_V_4_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_5_load"/></StgValue>
</operation>

<operation id="1250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1346 %sample_sliding_window_buffer_samples_sample_V_4_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_4_addr"/></StgValue>
</operation>

<operation id="1251" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1347 %sample_sliding_window_buffer_samples_sample_V_4_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_4_load"/></StgValue>
</operation>

<operation id="1252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1348 %sample_sliding_window_buffer_samples_sample_V_4_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_3_addr"/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1349 %sample_sliding_window_buffer_samples_sample_V_4_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_3_load"/></StgValue>
</operation>

<operation id="1254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1350 %sample_sliding_window_buffer_samples_sample_V_4_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_2_addr"/></StgValue>
</operation>

<operation id="1255" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1351 %sample_sliding_window_buffer_samples_sample_V_4_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_2_load"/></StgValue>
</operation>

<operation id="1256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1352 %sample_sliding_window_buffer_samples_sample_V_4_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_1_addr"/></StgValue>
</operation>

<operation id="1257" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1353 %sample_sliding_window_buffer_samples_sample_V_4_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_1_load"/></StgValue>
</operation>

<operation id="1258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1354 %sample_sliding_window_buffer_samples_sample_V_4_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_0_addr"/></StgValue>
</operation>

<operation id="1259" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1355 %sample_sliding_window_buffer_samples_sample_V_4_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_0_load"/></StgValue>
</operation>

<operation id="1260" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1357 %sample_sliding_window_buffer_samples_timestamp_V_3_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_11_load"/></StgValue>
</operation>

<operation id="1261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1359 %sample_sliding_window_buffer_samples_timestamp_V_3_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_10_load"/></StgValue>
</operation>

<operation id="1262" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1361 %sample_sliding_window_buffer_samples_timestamp_V_3_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_9_load"/></StgValue>
</operation>

<operation id="1263" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1363 %sample_sliding_window_buffer_samples_timestamp_V_3_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_8_load"/></StgValue>
</operation>

<operation id="1264" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1365 %sample_sliding_window_buffer_samples_timestamp_V_3_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_7_load"/></StgValue>
</operation>

<operation id="1265" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1367 %sample_sliding_window_buffer_samples_timestamp_V_3_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_6_load"/></StgValue>
</operation>

<operation id="1266" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1369 %sample_sliding_window_buffer_samples_timestamp_V_3_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_5_load"/></StgValue>
</operation>

<operation id="1267" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1371 %sample_sliding_window_buffer_samples_timestamp_V_3_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_4_load"/></StgValue>
</operation>

<operation id="1268" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1373 %sample_sliding_window_buffer_samples_timestamp_V_3_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_3_load"/></StgValue>
</operation>

<operation id="1269" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1375 %sample_sliding_window_buffer_samples_timestamp_V_3_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_2_load"/></StgValue>
</operation>

<operation id="1270" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1377 %sample_sliding_window_buffer_samples_timestamp_V_3_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_1_load"/></StgValue>
</operation>

<operation id="1271" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1379 %sample_sliding_window_buffer_samples_timestamp_V_3_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_0_load"/></StgValue>
</operation>

<operation id="1272" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1381 %sample_sliding_window_buffer_samples_sample_V_3_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_11_load"/></StgValue>
</operation>

<operation id="1273" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1383 %sample_sliding_window_buffer_samples_sample_V_3_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_10_load"/></StgValue>
</operation>

<operation id="1274" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1385 %sample_sliding_window_buffer_samples_sample_V_3_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_9_load"/></StgValue>
</operation>

<operation id="1275" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1387 %sample_sliding_window_buffer_samples_sample_V_3_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_8_load"/></StgValue>
</operation>

<operation id="1276" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1389 %sample_sliding_window_buffer_samples_sample_V_3_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_7_load"/></StgValue>
</operation>

<operation id="1277" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1391 %sample_sliding_window_buffer_samples_sample_V_3_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_6_load"/></StgValue>
</operation>

<operation id="1278" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1393 %sample_sliding_window_buffer_samples_sample_V_3_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_5_load"/></StgValue>
</operation>

<operation id="1279" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1395 %sample_sliding_window_buffer_samples_sample_V_3_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_4_load"/></StgValue>
</operation>

<operation id="1280" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1397 %sample_sliding_window_buffer_samples_sample_V_3_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_3_load"/></StgValue>
</operation>

<operation id="1281" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1399 %sample_sliding_window_buffer_samples_sample_V_3_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_2_load"/></StgValue>
</operation>

<operation id="1282" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1401 %sample_sliding_window_buffer_samples_sample_V_3_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_1_load"/></StgValue>
</operation>

<operation id="1283" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1403 %sample_sliding_window_buffer_samples_sample_V_3_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_0_load"/></StgValue>
</operation>

<operation id="1284" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1405 %sample_sliding_window_buffer_samples_timestamp_V_2_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_11_load"/></StgValue>
</operation>

<operation id="1285" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1407 %sample_sliding_window_buffer_samples_timestamp_V_2_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_10_load"/></StgValue>
</operation>

<operation id="1286" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1409 %sample_sliding_window_buffer_samples_timestamp_V_2_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_9_load"/></StgValue>
</operation>

<operation id="1287" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1411 %sample_sliding_window_buffer_samples_timestamp_V_2_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_8_load"/></StgValue>
</operation>

<operation id="1288" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1413 %sample_sliding_window_buffer_samples_timestamp_V_2_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_7_load"/></StgValue>
</operation>

<operation id="1289" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1415 %sample_sliding_window_buffer_samples_timestamp_V_2_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_6_load"/></StgValue>
</operation>

<operation id="1290" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1417 %sample_sliding_window_buffer_samples_timestamp_V_2_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_5_load"/></StgValue>
</operation>

<operation id="1291" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1419 %sample_sliding_window_buffer_samples_timestamp_V_2_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_4_load"/></StgValue>
</operation>

<operation id="1292" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1421 %sample_sliding_window_buffer_samples_timestamp_V_2_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_3_load"/></StgValue>
</operation>

<operation id="1293" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1423 %sample_sliding_window_buffer_samples_timestamp_V_2_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_2_load"/></StgValue>
</operation>

<operation id="1294" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1425 %sample_sliding_window_buffer_samples_timestamp_V_2_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_1_load"/></StgValue>
</operation>

<operation id="1295" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1427 %sample_sliding_window_buffer_samples_timestamp_V_2_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_0_load"/></StgValue>
</operation>

<operation id="1296" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1429 %sample_sliding_window_buffer_samples_sample_V_2_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_11_load"/></StgValue>
</operation>

<operation id="1297" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1431 %sample_sliding_window_buffer_samples_sample_V_2_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_10_load"/></StgValue>
</operation>

<operation id="1298" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1433 %sample_sliding_window_buffer_samples_sample_V_2_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_9_load"/></StgValue>
</operation>

<operation id="1299" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1435 %sample_sliding_window_buffer_samples_sample_V_2_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_8_load"/></StgValue>
</operation>

<operation id="1300" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1437 %sample_sliding_window_buffer_samples_sample_V_2_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_7_load"/></StgValue>
</operation>

<operation id="1301" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1439 %sample_sliding_window_buffer_samples_sample_V_2_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_6_load"/></StgValue>
</operation>

<operation id="1302" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1441 %sample_sliding_window_buffer_samples_sample_V_2_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_5_load"/></StgValue>
</operation>

<operation id="1303" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1443 %sample_sliding_window_buffer_samples_sample_V_2_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_4_load"/></StgValue>
</operation>

<operation id="1304" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1445 %sample_sliding_window_buffer_samples_sample_V_2_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_3_load"/></StgValue>
</operation>

<operation id="1305" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1447 %sample_sliding_window_buffer_samples_sample_V_2_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_2_load"/></StgValue>
</operation>

<operation id="1306" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1449 %sample_sliding_window_buffer_samples_sample_V_2_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_1_load"/></StgValue>
</operation>

<operation id="1307" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1451 %sample_sliding_window_buffer_samples_sample_V_2_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_0_load"/></StgValue>
</operation>

<operation id="1308" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1596 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_0_load, i5 %period_samples_0_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1309" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1597 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_1_load, i5 %period_samples_1_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1310" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1598 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_2_load, i5 %period_samples_2_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1311" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1599 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_3_load, i5 %period_samples_3_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1312" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1600 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_4_load, i5 %period_samples_4_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1313" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1601 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_5_load, i5 %period_samples_5_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1314" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1602 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_6_load, i5 %period_samples_6_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1315" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1603 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_7_load, i5 %period_samples_7_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1316" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1604 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_8_load, i5 %period_samples_8_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1317" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1605 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_9_load, i5 %period_samples_9_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1318" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1606 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_10_load, i5 %period_samples_10_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1319" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1607 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_2_11_load, i5 %period_samples_11_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1320" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1608 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_0_load, i5 %period_samples_0_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1321" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1609 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_1_load, i5 %period_samples_1_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1322" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1610 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_2_load, i5 %period_samples_2_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1323" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1611 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_3_load, i5 %period_samples_3_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1324" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1612 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_4_load, i5 %period_samples_4_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1325" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1613 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_5_load, i5 %period_samples_5_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1326" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1614 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_6_load, i5 %period_samples_6_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1327" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1615 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_7_load, i5 %period_samples_7_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1328" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1616 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_8_load, i5 %period_samples_8_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1329" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1617 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_9_load, i5 %period_samples_9_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1330" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1618 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_10_load, i5 %period_samples_10_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1331" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1619 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_2_11_load, i5 %period_samples_11_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1332" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1620 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_0_load, i5 %period_samples_0_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1333" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1621 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_1_load, i5 %period_samples_1_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1334" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1622 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_2_load, i5 %period_samples_2_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1335" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1623 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_3_load, i5 %period_samples_3_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1336" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1624 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_4_load, i5 %period_samples_4_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1337" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1625 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_5_load, i5 %period_samples_5_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1338" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1626 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_6_load, i5 %period_samples_6_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1339" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1627 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_7_load, i5 %period_samples_7_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1340" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1628 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_8_load, i5 %period_samples_8_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1341" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1629 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_9_load, i5 %period_samples_9_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1342" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1630 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_10_load, i5 %period_samples_10_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1343" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1631 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_3_11_load, i5 %period_samples_11_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1344" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1632 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_0_load, i5 %period_samples_0_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1345" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1633 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_1_load, i5 %period_samples_1_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1634 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_2_load, i5 %period_samples_2_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1635 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_3_load, i5 %period_samples_3_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1636 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_4_load, i5 %period_samples_4_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1637 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_5_load, i5 %period_samples_5_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1638 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_6_load, i5 %period_samples_6_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1639 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_7_load, i5 %period_samples_7_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1640 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_8_load, i5 %period_samples_8_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1641 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_9_load, i5 %period_samples_9_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1642 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_10_load, i5 %period_samples_10_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1643 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_3_11_load, i5 %period_samples_11_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1164 %sample_sliding_window_buffer_samples_timestamp_V_7_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_11_addr"/></StgValue>
</operation>

<operation id="1357" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1165 %sample_sliding_window_buffer_samples_timestamp_V_7_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_11_load"/></StgValue>
</operation>

<operation id="1358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1166 %sample_sliding_window_buffer_samples_timestamp_V_7_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_10_addr"/></StgValue>
</operation>

<operation id="1359" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1167 %sample_sliding_window_buffer_samples_timestamp_V_7_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_10_load"/></StgValue>
</operation>

<operation id="1360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1168 %sample_sliding_window_buffer_samples_timestamp_V_7_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_9_addr"/></StgValue>
</operation>

<operation id="1361" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1169 %sample_sliding_window_buffer_samples_timestamp_V_7_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_9_load"/></StgValue>
</operation>

<operation id="1362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1170 %sample_sliding_window_buffer_samples_timestamp_V_7_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_8_addr"/></StgValue>
</operation>

<operation id="1363" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1171 %sample_sliding_window_buffer_samples_timestamp_V_7_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_8_load"/></StgValue>
</operation>

<operation id="1364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1172 %sample_sliding_window_buffer_samples_timestamp_V_7_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_7_addr"/></StgValue>
</operation>

<operation id="1365" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1173 %sample_sliding_window_buffer_samples_timestamp_V_7_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_7_load"/></StgValue>
</operation>

<operation id="1366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1174 %sample_sliding_window_buffer_samples_timestamp_V_7_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_6_addr"/></StgValue>
</operation>

<operation id="1367" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1175 %sample_sliding_window_buffer_samples_timestamp_V_7_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_6_load"/></StgValue>
</operation>

<operation id="1368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1176 %sample_sliding_window_buffer_samples_timestamp_V_7_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_5_addr"/></StgValue>
</operation>

<operation id="1369" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1177 %sample_sliding_window_buffer_samples_timestamp_V_7_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_5_load"/></StgValue>
</operation>

<operation id="1370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1178 %sample_sliding_window_buffer_samples_timestamp_V_7_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_4_addr"/></StgValue>
</operation>

<operation id="1371" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1179 %sample_sliding_window_buffer_samples_timestamp_V_7_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_4_load"/></StgValue>
</operation>

<operation id="1372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1180 %sample_sliding_window_buffer_samples_timestamp_V_7_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_3_addr"/></StgValue>
</operation>

<operation id="1373" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1181 %sample_sliding_window_buffer_samples_timestamp_V_7_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_3_load"/></StgValue>
</operation>

<operation id="1374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1182 %sample_sliding_window_buffer_samples_timestamp_V_7_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_2_addr"/></StgValue>
</operation>

<operation id="1375" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1183 %sample_sliding_window_buffer_samples_timestamp_V_7_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_2_load"/></StgValue>
</operation>

<operation id="1376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1184 %sample_sliding_window_buffer_samples_timestamp_V_7_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_1_addr"/></StgValue>
</operation>

<operation id="1377" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1185 %sample_sliding_window_buffer_samples_timestamp_V_7_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_1_load"/></StgValue>
</operation>

<operation id="1378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1186 %sample_sliding_window_buffer_samples_timestamp_V_7_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_0_addr"/></StgValue>
</operation>

<operation id="1379" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1187 %sample_sliding_window_buffer_samples_timestamp_V_7_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_0_load"/></StgValue>
</operation>

<operation id="1380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1188 %sample_sliding_window_buffer_samples_sample_V_7_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_11_addr"/></StgValue>
</operation>

<operation id="1381" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1189 %sample_sliding_window_buffer_samples_sample_V_7_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_11_load"/></StgValue>
</operation>

<operation id="1382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1190 %sample_sliding_window_buffer_samples_sample_V_7_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_10_addr"/></StgValue>
</operation>

<operation id="1383" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1191 %sample_sliding_window_buffer_samples_sample_V_7_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_10_load"/></StgValue>
</operation>

<operation id="1384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1192 %sample_sliding_window_buffer_samples_sample_V_7_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_9_addr"/></StgValue>
</operation>

<operation id="1385" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1193 %sample_sliding_window_buffer_samples_sample_V_7_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_9_load"/></StgValue>
</operation>

<operation id="1386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1194 %sample_sliding_window_buffer_samples_sample_V_7_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_8_addr"/></StgValue>
</operation>

<operation id="1387" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1195 %sample_sliding_window_buffer_samples_sample_V_7_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_8_load"/></StgValue>
</operation>

<operation id="1388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1196 %sample_sliding_window_buffer_samples_sample_V_7_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_7_addr"/></StgValue>
</operation>

<operation id="1389" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1197 %sample_sliding_window_buffer_samples_sample_V_7_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_7_load"/></StgValue>
</operation>

<operation id="1390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1198 %sample_sliding_window_buffer_samples_sample_V_7_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_6_addr"/></StgValue>
</operation>

<operation id="1391" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1199 %sample_sliding_window_buffer_samples_sample_V_7_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_6_load"/></StgValue>
</operation>

<operation id="1392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1200 %sample_sliding_window_buffer_samples_sample_V_7_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_5_addr"/></StgValue>
</operation>

<operation id="1393" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1201 %sample_sliding_window_buffer_samples_sample_V_7_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_5_load"/></StgValue>
</operation>

<operation id="1394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1202 %sample_sliding_window_buffer_samples_sample_V_7_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_4_addr"/></StgValue>
</operation>

<operation id="1395" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1203 %sample_sliding_window_buffer_samples_sample_V_7_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_4_load"/></StgValue>
</operation>

<operation id="1396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1204 %sample_sliding_window_buffer_samples_sample_V_7_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_3_addr"/></StgValue>
</operation>

<operation id="1397" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1205 %sample_sliding_window_buffer_samples_sample_V_7_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_3_load"/></StgValue>
</operation>

<operation id="1398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1206 %sample_sliding_window_buffer_samples_sample_V_7_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_2_addr"/></StgValue>
</operation>

<operation id="1399" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1207 %sample_sliding_window_buffer_samples_sample_V_7_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_2_load"/></StgValue>
</operation>

<operation id="1400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1208 %sample_sliding_window_buffer_samples_sample_V_7_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_1_addr"/></StgValue>
</operation>

<operation id="1401" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1209 %sample_sliding_window_buffer_samples_sample_V_7_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_1_load"/></StgValue>
</operation>

<operation id="1402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1210 %sample_sliding_window_buffer_samples_sample_V_7_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_0_addr"/></StgValue>
</operation>

<operation id="1403" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1211 %sample_sliding_window_buffer_samples_sample_V_7_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_0_load"/></StgValue>
</operation>

<operation id="1404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1212 %sample_sliding_window_buffer_samples_timestamp_V_6_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_11_addr"/></StgValue>
</operation>

<operation id="1405" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1213 %sample_sliding_window_buffer_samples_timestamp_V_6_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_11_load"/></StgValue>
</operation>

<operation id="1406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1214 %sample_sliding_window_buffer_samples_timestamp_V_6_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_10_addr"/></StgValue>
</operation>

<operation id="1407" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1215 %sample_sliding_window_buffer_samples_timestamp_V_6_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_10_load"/></StgValue>
</operation>

<operation id="1408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1216 %sample_sliding_window_buffer_samples_timestamp_V_6_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_9_addr"/></StgValue>
</operation>

<operation id="1409" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1217 %sample_sliding_window_buffer_samples_timestamp_V_6_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_9_load"/></StgValue>
</operation>

<operation id="1410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1218 %sample_sliding_window_buffer_samples_timestamp_V_6_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_8_addr"/></StgValue>
</operation>

<operation id="1411" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1219 %sample_sliding_window_buffer_samples_timestamp_V_6_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_8_load"/></StgValue>
</operation>

<operation id="1412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1220 %sample_sliding_window_buffer_samples_timestamp_V_6_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_7_addr"/></StgValue>
</operation>

<operation id="1413" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1221 %sample_sliding_window_buffer_samples_timestamp_V_6_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_7_load"/></StgValue>
</operation>

<operation id="1414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1222 %sample_sliding_window_buffer_samples_timestamp_V_6_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_6_addr"/></StgValue>
</operation>

<operation id="1415" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1223 %sample_sliding_window_buffer_samples_timestamp_V_6_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_6_load"/></StgValue>
</operation>

<operation id="1416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1224 %sample_sliding_window_buffer_samples_timestamp_V_6_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_5_addr"/></StgValue>
</operation>

<operation id="1417" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1225 %sample_sliding_window_buffer_samples_timestamp_V_6_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_5_load"/></StgValue>
</operation>

<operation id="1418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1226 %sample_sliding_window_buffer_samples_timestamp_V_6_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_4_addr"/></StgValue>
</operation>

<operation id="1419" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1227 %sample_sliding_window_buffer_samples_timestamp_V_6_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_4_load"/></StgValue>
</operation>

<operation id="1420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1228 %sample_sliding_window_buffer_samples_timestamp_V_6_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_3_addr"/></StgValue>
</operation>

<operation id="1421" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1229 %sample_sliding_window_buffer_samples_timestamp_V_6_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_3_load"/></StgValue>
</operation>

<operation id="1422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1230 %sample_sliding_window_buffer_samples_timestamp_V_6_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_2_addr"/></StgValue>
</operation>

<operation id="1423" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1231 %sample_sliding_window_buffer_samples_timestamp_V_6_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_2_load"/></StgValue>
</operation>

<operation id="1424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1232 %sample_sliding_window_buffer_samples_timestamp_V_6_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_1_addr"/></StgValue>
</operation>

<operation id="1425" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1233 %sample_sliding_window_buffer_samples_timestamp_V_6_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_1_load"/></StgValue>
</operation>

<operation id="1426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1234 %sample_sliding_window_buffer_samples_timestamp_V_6_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_0_addr"/></StgValue>
</operation>

<operation id="1427" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1235 %sample_sliding_window_buffer_samples_timestamp_V_6_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_0_load"/></StgValue>
</operation>

<operation id="1428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1236 %sample_sliding_window_buffer_samples_sample_V_6_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_11_addr"/></StgValue>
</operation>

<operation id="1429" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1237 %sample_sliding_window_buffer_samples_sample_V_6_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_11_load"/></StgValue>
</operation>

<operation id="1430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1238 %sample_sliding_window_buffer_samples_sample_V_6_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_10_addr"/></StgValue>
</operation>

<operation id="1431" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1239 %sample_sliding_window_buffer_samples_sample_V_6_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_10_load"/></StgValue>
</operation>

<operation id="1432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1240 %sample_sliding_window_buffer_samples_sample_V_6_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_9_addr"/></StgValue>
</operation>

<operation id="1433" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1241 %sample_sliding_window_buffer_samples_sample_V_6_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_9_load"/></StgValue>
</operation>

<operation id="1434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1242 %sample_sliding_window_buffer_samples_sample_V_6_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_8_addr"/></StgValue>
</operation>

<operation id="1435" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1243 %sample_sliding_window_buffer_samples_sample_V_6_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_8_load"/></StgValue>
</operation>

<operation id="1436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1244 %sample_sliding_window_buffer_samples_sample_V_6_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_7_addr"/></StgValue>
</operation>

<operation id="1437" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1245 %sample_sliding_window_buffer_samples_sample_V_6_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_7_load"/></StgValue>
</operation>

<operation id="1438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1246 %sample_sliding_window_buffer_samples_sample_V_6_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_6_addr"/></StgValue>
</operation>

<operation id="1439" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1247 %sample_sliding_window_buffer_samples_sample_V_6_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_6_load"/></StgValue>
</operation>

<operation id="1440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1248 %sample_sliding_window_buffer_samples_sample_V_6_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_5_addr"/></StgValue>
</operation>

<operation id="1441" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1249 %sample_sliding_window_buffer_samples_sample_V_6_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_5_load"/></StgValue>
</operation>

<operation id="1442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1250 %sample_sliding_window_buffer_samples_sample_V_6_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_4_addr"/></StgValue>
</operation>

<operation id="1443" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1251 %sample_sliding_window_buffer_samples_sample_V_6_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_4_load"/></StgValue>
</operation>

<operation id="1444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1252 %sample_sliding_window_buffer_samples_sample_V_6_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_3_addr"/></StgValue>
</operation>

<operation id="1445" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1253 %sample_sliding_window_buffer_samples_sample_V_6_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_3_load"/></StgValue>
</operation>

<operation id="1446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1254 %sample_sliding_window_buffer_samples_sample_V_6_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_2_addr"/></StgValue>
</operation>

<operation id="1447" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1255 %sample_sliding_window_buffer_samples_sample_V_6_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_2_load"/></StgValue>
</operation>

<operation id="1448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1256 %sample_sliding_window_buffer_samples_sample_V_6_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_1_addr"/></StgValue>
</operation>

<operation id="1449" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1257 %sample_sliding_window_buffer_samples_sample_V_6_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_1_load"/></StgValue>
</operation>

<operation id="1450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1258 %sample_sliding_window_buffer_samples_sample_V_6_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_0_addr"/></StgValue>
</operation>

<operation id="1451" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1259 %sample_sliding_window_buffer_samples_sample_V_6_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_0_load"/></StgValue>
</operation>

<operation id="1452" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1261 %sample_sliding_window_buffer_samples_timestamp_V_5_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_11_load"/></StgValue>
</operation>

<operation id="1453" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1263 %sample_sliding_window_buffer_samples_timestamp_V_5_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_10_load"/></StgValue>
</operation>

<operation id="1454" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1265 %sample_sliding_window_buffer_samples_timestamp_V_5_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_9_load"/></StgValue>
</operation>

<operation id="1455" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1267 %sample_sliding_window_buffer_samples_timestamp_V_5_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_8_load"/></StgValue>
</operation>

<operation id="1456" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1269 %sample_sliding_window_buffer_samples_timestamp_V_5_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_7_load"/></StgValue>
</operation>

<operation id="1457" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1271 %sample_sliding_window_buffer_samples_timestamp_V_5_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_6_load"/></StgValue>
</operation>

<operation id="1458" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1273 %sample_sliding_window_buffer_samples_timestamp_V_5_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_5_load"/></StgValue>
</operation>

<operation id="1459" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1275 %sample_sliding_window_buffer_samples_timestamp_V_5_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_4_load"/></StgValue>
</operation>

<operation id="1460" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1277 %sample_sliding_window_buffer_samples_timestamp_V_5_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_3_load"/></StgValue>
</operation>

<operation id="1461" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1279 %sample_sliding_window_buffer_samples_timestamp_V_5_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_2_load"/></StgValue>
</operation>

<operation id="1462" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1281 %sample_sliding_window_buffer_samples_timestamp_V_5_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_1_load"/></StgValue>
</operation>

<operation id="1463" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1283 %sample_sliding_window_buffer_samples_timestamp_V_5_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_0_load"/></StgValue>
</operation>

<operation id="1464" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1285 %sample_sliding_window_buffer_samples_sample_V_5_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_11_load"/></StgValue>
</operation>

<operation id="1465" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1287 %sample_sliding_window_buffer_samples_sample_V_5_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_10_load"/></StgValue>
</operation>

<operation id="1466" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1289 %sample_sliding_window_buffer_samples_sample_V_5_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_9_load"/></StgValue>
</operation>

<operation id="1467" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1291 %sample_sliding_window_buffer_samples_sample_V_5_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_8_load"/></StgValue>
</operation>

<operation id="1468" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1293 %sample_sliding_window_buffer_samples_sample_V_5_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_7_load"/></StgValue>
</operation>

<operation id="1469" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1295 %sample_sliding_window_buffer_samples_sample_V_5_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_6_load"/></StgValue>
</operation>

<operation id="1470" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1297 %sample_sliding_window_buffer_samples_sample_V_5_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_5_load"/></StgValue>
</operation>

<operation id="1471" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1299 %sample_sliding_window_buffer_samples_sample_V_5_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_4_load"/></StgValue>
</operation>

<operation id="1472" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1301 %sample_sliding_window_buffer_samples_sample_V_5_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_3_load"/></StgValue>
</operation>

<operation id="1473" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1303 %sample_sliding_window_buffer_samples_sample_V_5_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_2_load"/></StgValue>
</operation>

<operation id="1474" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1305 %sample_sliding_window_buffer_samples_sample_V_5_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_1_load"/></StgValue>
</operation>

<operation id="1475" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1307 %sample_sliding_window_buffer_samples_sample_V_5_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_0_load"/></StgValue>
</operation>

<operation id="1476" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1309 %sample_sliding_window_buffer_samples_timestamp_V_4_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_11_load"/></StgValue>
</operation>

<operation id="1477" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1311 %sample_sliding_window_buffer_samples_timestamp_V_4_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_10_load"/></StgValue>
</operation>

<operation id="1478" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1313 %sample_sliding_window_buffer_samples_timestamp_V_4_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_9_load"/></StgValue>
</operation>

<operation id="1479" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1315 %sample_sliding_window_buffer_samples_timestamp_V_4_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_8_load"/></StgValue>
</operation>

<operation id="1480" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1317 %sample_sliding_window_buffer_samples_timestamp_V_4_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_7_load"/></StgValue>
</operation>

<operation id="1481" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1319 %sample_sliding_window_buffer_samples_timestamp_V_4_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_6_load"/></StgValue>
</operation>

<operation id="1482" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1321 %sample_sliding_window_buffer_samples_timestamp_V_4_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_5_load"/></StgValue>
</operation>

<operation id="1483" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1323 %sample_sliding_window_buffer_samples_timestamp_V_4_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_4_load"/></StgValue>
</operation>

<operation id="1484" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1325 %sample_sliding_window_buffer_samples_timestamp_V_4_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_3_load"/></StgValue>
</operation>

<operation id="1485" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1327 %sample_sliding_window_buffer_samples_timestamp_V_4_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_2_load"/></StgValue>
</operation>

<operation id="1486" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1329 %sample_sliding_window_buffer_samples_timestamp_V_4_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_1_load"/></StgValue>
</operation>

<operation id="1487" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1331 %sample_sliding_window_buffer_samples_timestamp_V_4_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_0_load"/></StgValue>
</operation>

<operation id="1488" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1333 %sample_sliding_window_buffer_samples_sample_V_4_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_11_load"/></StgValue>
</operation>

<operation id="1489" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1335 %sample_sliding_window_buffer_samples_sample_V_4_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_10_load"/></StgValue>
</operation>

<operation id="1490" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1337 %sample_sliding_window_buffer_samples_sample_V_4_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_9_load"/></StgValue>
</operation>

<operation id="1491" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1339 %sample_sliding_window_buffer_samples_sample_V_4_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_8_load"/></StgValue>
</operation>

<operation id="1492" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1341 %sample_sliding_window_buffer_samples_sample_V_4_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_7_load"/></StgValue>
</operation>

<operation id="1493" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1343 %sample_sliding_window_buffer_samples_sample_V_4_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_6_load"/></StgValue>
</operation>

<operation id="1494" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1345 %sample_sliding_window_buffer_samples_sample_V_4_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_5_load"/></StgValue>
</operation>

<operation id="1495" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1347 %sample_sliding_window_buffer_samples_sample_V_4_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_4_load"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1349 %sample_sliding_window_buffer_samples_sample_V_4_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_3_load"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1351 %sample_sliding_window_buffer_samples_sample_V_4_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_2_load"/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1353 %sample_sliding_window_buffer_samples_sample_V_4_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_1_load"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1355 %sample_sliding_window_buffer_samples_sample_V_4_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_0_load"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1644 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_0_load, i5 %period_samples_0_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1645 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_1_load, i5 %period_samples_1_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1646 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_2_load, i5 %period_samples_2_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1647 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_3_load, i5 %period_samples_3_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1648 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_4_load, i5 %period_samples_4_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1649 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_5_load, i5 %period_samples_5_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1650 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_6_load, i5 %period_samples_6_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1651 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_7_load, i5 %period_samples_7_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1652 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_8_load, i5 %period_samples_8_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1653 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_9_load, i5 %period_samples_9_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1654 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_10_load, i5 %period_samples_10_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1655 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_4_11_load, i5 %period_samples_11_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1656 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_0_load, i5 %period_samples_0_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1657 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_1_load, i5 %period_samples_1_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1658 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_2_load, i5 %period_samples_2_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1659 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_3_load, i5 %period_samples_3_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1660 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_4_load, i5 %period_samples_4_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1661 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_5_load, i5 %period_samples_5_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1662 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_6_load, i5 %period_samples_6_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1663 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_7_load, i5 %period_samples_7_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1664 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_8_load, i5 %period_samples_8_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1665 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_9_load, i5 %period_samples_9_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1666 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_10_load, i5 %period_samples_10_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1667 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_4_11_load, i5 %period_samples_11_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1668 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_0_load, i5 %period_samples_0_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1669 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_1_load, i5 %period_samples_1_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1670 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_2_load, i5 %period_samples_2_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1671 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_3_load, i5 %period_samples_3_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1672 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_4_load, i5 %period_samples_4_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1673 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_5_load, i5 %period_samples_5_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1674 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_6_load, i5 %period_samples_6_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1675 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_7_load, i5 %period_samples_7_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1676 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_8_load, i5 %period_samples_8_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1677 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_9_load, i5 %period_samples_9_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1678 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_10_load, i5 %period_samples_10_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1679 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_5_11_load, i5 %period_samples_11_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1680 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_0_load, i5 %period_samples_0_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1681 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_1_load, i5 %period_samples_1_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1682 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_2_load, i5 %period_samples_2_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1683 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_3_load, i5 %period_samples_3_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1684 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_4_load, i5 %period_samples_4_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1685 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_5_load, i5 %period_samples_5_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1686 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_6_load, i5 %period_samples_6_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1687 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_7_load, i5 %period_samples_7_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1688 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_8_load, i5 %period_samples_8_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1689 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_9_load, i5 %period_samples_9_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1690 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_10_load, i5 %period_samples_10_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1691 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_5_11_load, i5 %period_samples_11_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1068 %sample_sliding_window_buffer_samples_timestamp_V_9_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_11_addr"/></StgValue>
</operation>

<operation id="1549" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1069 %sample_sliding_window_buffer_samples_timestamp_V_9_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_11_load"/></StgValue>
</operation>

<operation id="1550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1070 %sample_sliding_window_buffer_samples_timestamp_V_9_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_10_addr"/></StgValue>
</operation>

<operation id="1551" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1071 %sample_sliding_window_buffer_samples_timestamp_V_9_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_10_load"/></StgValue>
</operation>

<operation id="1552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1072 %sample_sliding_window_buffer_samples_timestamp_V_9_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_9_addr"/></StgValue>
</operation>

<operation id="1553" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1073 %sample_sliding_window_buffer_samples_timestamp_V_9_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_9_load"/></StgValue>
</operation>

<operation id="1554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1074 %sample_sliding_window_buffer_samples_timestamp_V_9_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_8_addr"/></StgValue>
</operation>

<operation id="1555" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1075 %sample_sliding_window_buffer_samples_timestamp_V_9_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_8_load"/></StgValue>
</operation>

<operation id="1556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1076 %sample_sliding_window_buffer_samples_timestamp_V_9_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_7_addr"/></StgValue>
</operation>

<operation id="1557" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1077 %sample_sliding_window_buffer_samples_timestamp_V_9_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_7_load"/></StgValue>
</operation>

<operation id="1558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1078 %sample_sliding_window_buffer_samples_timestamp_V_9_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_6_addr"/></StgValue>
</operation>

<operation id="1559" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1079 %sample_sliding_window_buffer_samples_timestamp_V_9_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_6_load"/></StgValue>
</operation>

<operation id="1560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1080 %sample_sliding_window_buffer_samples_timestamp_V_9_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_5_addr"/></StgValue>
</operation>

<operation id="1561" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1081 %sample_sliding_window_buffer_samples_timestamp_V_9_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_5_load"/></StgValue>
</operation>

<operation id="1562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1082 %sample_sliding_window_buffer_samples_timestamp_V_9_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_4_addr"/></StgValue>
</operation>

<operation id="1563" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1083 %sample_sliding_window_buffer_samples_timestamp_V_9_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_4_load"/></StgValue>
</operation>

<operation id="1564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1084 %sample_sliding_window_buffer_samples_timestamp_V_9_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_3_addr"/></StgValue>
</operation>

<operation id="1565" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1085 %sample_sliding_window_buffer_samples_timestamp_V_9_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_3_load"/></StgValue>
</operation>

<operation id="1566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1086 %sample_sliding_window_buffer_samples_timestamp_V_9_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_2_addr"/></StgValue>
</operation>

<operation id="1567" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1087 %sample_sliding_window_buffer_samples_timestamp_V_9_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_2_load"/></StgValue>
</operation>

<operation id="1568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1088 %sample_sliding_window_buffer_samples_timestamp_V_9_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_1_addr"/></StgValue>
</operation>

<operation id="1569" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1089 %sample_sliding_window_buffer_samples_timestamp_V_9_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_1_load"/></StgValue>
</operation>

<operation id="1570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1090 %sample_sliding_window_buffer_samples_timestamp_V_9_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_0_addr"/></StgValue>
</operation>

<operation id="1571" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1091 %sample_sliding_window_buffer_samples_timestamp_V_9_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_0_load"/></StgValue>
</operation>

<operation id="1572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1092 %sample_sliding_window_buffer_samples_sample_V_9_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_11_addr"/></StgValue>
</operation>

<operation id="1573" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1093 %sample_sliding_window_buffer_samples_sample_V_9_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_11_load"/></StgValue>
</operation>

<operation id="1574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1094 %sample_sliding_window_buffer_samples_sample_V_9_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_10_addr"/></StgValue>
</operation>

<operation id="1575" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1095 %sample_sliding_window_buffer_samples_sample_V_9_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_10_load"/></StgValue>
</operation>

<operation id="1576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1096 %sample_sliding_window_buffer_samples_sample_V_9_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_9_addr"/></StgValue>
</operation>

<operation id="1577" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1097 %sample_sliding_window_buffer_samples_sample_V_9_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_9_load"/></StgValue>
</operation>

<operation id="1578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1098 %sample_sliding_window_buffer_samples_sample_V_9_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_8_addr"/></StgValue>
</operation>

<operation id="1579" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1099 %sample_sliding_window_buffer_samples_sample_V_9_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_8_load"/></StgValue>
</operation>

<operation id="1580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1100 %sample_sliding_window_buffer_samples_sample_V_9_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_7_addr"/></StgValue>
</operation>

<operation id="1581" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1101 %sample_sliding_window_buffer_samples_sample_V_9_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_7_load"/></StgValue>
</operation>

<operation id="1582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1102 %sample_sliding_window_buffer_samples_sample_V_9_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_6_addr"/></StgValue>
</operation>

<operation id="1583" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1103 %sample_sliding_window_buffer_samples_sample_V_9_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_6_load"/></StgValue>
</operation>

<operation id="1584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1104 %sample_sliding_window_buffer_samples_sample_V_9_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_5_addr"/></StgValue>
</operation>

<operation id="1585" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1105 %sample_sliding_window_buffer_samples_sample_V_9_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_5_load"/></StgValue>
</operation>

<operation id="1586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1106 %sample_sliding_window_buffer_samples_sample_V_9_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_4_addr"/></StgValue>
</operation>

<operation id="1587" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1107 %sample_sliding_window_buffer_samples_sample_V_9_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_4_load"/></StgValue>
</operation>

<operation id="1588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1108 %sample_sliding_window_buffer_samples_sample_V_9_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_3_addr"/></StgValue>
</operation>

<operation id="1589" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1109 %sample_sliding_window_buffer_samples_sample_V_9_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_3_load"/></StgValue>
</operation>

<operation id="1590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1110 %sample_sliding_window_buffer_samples_sample_V_9_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_2_addr"/></StgValue>
</operation>

<operation id="1591" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1111 %sample_sliding_window_buffer_samples_sample_V_9_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_2_load"/></StgValue>
</operation>

<operation id="1592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1112 %sample_sliding_window_buffer_samples_sample_V_9_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_1_addr"/></StgValue>
</operation>

<operation id="1593" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1113 %sample_sliding_window_buffer_samples_sample_V_9_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_1_load"/></StgValue>
</operation>

<operation id="1594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1114 %sample_sliding_window_buffer_samples_sample_V_9_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_0_addr"/></StgValue>
</operation>

<operation id="1595" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1115 %sample_sliding_window_buffer_samples_sample_V_9_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_0_load"/></StgValue>
</operation>

<operation id="1596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1116 %sample_sliding_window_buffer_samples_timestamp_V_8_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_11_addr"/></StgValue>
</operation>

<operation id="1597" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1117 %sample_sliding_window_buffer_samples_timestamp_V_8_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_11_load"/></StgValue>
</operation>

<operation id="1598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1118 %sample_sliding_window_buffer_samples_timestamp_V_8_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_10_addr"/></StgValue>
</operation>

<operation id="1599" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1119 %sample_sliding_window_buffer_samples_timestamp_V_8_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_10_load"/></StgValue>
</operation>

<operation id="1600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1120 %sample_sliding_window_buffer_samples_timestamp_V_8_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_9_addr"/></StgValue>
</operation>

<operation id="1601" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1121 %sample_sliding_window_buffer_samples_timestamp_V_8_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_9_load"/></StgValue>
</operation>

<operation id="1602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1122 %sample_sliding_window_buffer_samples_timestamp_V_8_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_8_addr"/></StgValue>
</operation>

<operation id="1603" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1123 %sample_sliding_window_buffer_samples_timestamp_V_8_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_8_load"/></StgValue>
</operation>

<operation id="1604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1124 %sample_sliding_window_buffer_samples_timestamp_V_8_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_7_addr"/></StgValue>
</operation>

<operation id="1605" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1125 %sample_sliding_window_buffer_samples_timestamp_V_8_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_7_load"/></StgValue>
</operation>

<operation id="1606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1126 %sample_sliding_window_buffer_samples_timestamp_V_8_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_6_addr"/></StgValue>
</operation>

<operation id="1607" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1127 %sample_sliding_window_buffer_samples_timestamp_V_8_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_6_load"/></StgValue>
</operation>

<operation id="1608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1128 %sample_sliding_window_buffer_samples_timestamp_V_8_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_5_addr"/></StgValue>
</operation>

<operation id="1609" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1129 %sample_sliding_window_buffer_samples_timestamp_V_8_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_5_load"/></StgValue>
</operation>

<operation id="1610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1130 %sample_sliding_window_buffer_samples_timestamp_V_8_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_4_addr"/></StgValue>
</operation>

<operation id="1611" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1131 %sample_sliding_window_buffer_samples_timestamp_V_8_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_4_load"/></StgValue>
</operation>

<operation id="1612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1132 %sample_sliding_window_buffer_samples_timestamp_V_8_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_3_addr"/></StgValue>
</operation>

<operation id="1613" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1133 %sample_sliding_window_buffer_samples_timestamp_V_8_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_3_load"/></StgValue>
</operation>

<operation id="1614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1134 %sample_sliding_window_buffer_samples_timestamp_V_8_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_2_addr"/></StgValue>
</operation>

<operation id="1615" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1135 %sample_sliding_window_buffer_samples_timestamp_V_8_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_2_load"/></StgValue>
</operation>

<operation id="1616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1136 %sample_sliding_window_buffer_samples_timestamp_V_8_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_1_addr"/></StgValue>
</operation>

<operation id="1617" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1137 %sample_sliding_window_buffer_samples_timestamp_V_8_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_1_load"/></StgValue>
</operation>

<operation id="1618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1138 %sample_sliding_window_buffer_samples_timestamp_V_8_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_0_addr"/></StgValue>
</operation>

<operation id="1619" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1139 %sample_sliding_window_buffer_samples_timestamp_V_8_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_0_load"/></StgValue>
</operation>

<operation id="1620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1140 %sample_sliding_window_buffer_samples_sample_V_8_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_11_addr"/></StgValue>
</operation>

<operation id="1621" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1141 %sample_sliding_window_buffer_samples_sample_V_8_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_11_load"/></StgValue>
</operation>

<operation id="1622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1142 %sample_sliding_window_buffer_samples_sample_V_8_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_10_addr"/></StgValue>
</operation>

<operation id="1623" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1143 %sample_sliding_window_buffer_samples_sample_V_8_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_10_load"/></StgValue>
</operation>

<operation id="1624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1144 %sample_sliding_window_buffer_samples_sample_V_8_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_9_addr"/></StgValue>
</operation>

<operation id="1625" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1145 %sample_sliding_window_buffer_samples_sample_V_8_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_9_load"/></StgValue>
</operation>

<operation id="1626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1146 %sample_sliding_window_buffer_samples_sample_V_8_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_8_addr"/></StgValue>
</operation>

<operation id="1627" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1147 %sample_sliding_window_buffer_samples_sample_V_8_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_8_load"/></StgValue>
</operation>

<operation id="1628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1148 %sample_sliding_window_buffer_samples_sample_V_8_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_7_addr"/></StgValue>
</operation>

<operation id="1629" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1149 %sample_sliding_window_buffer_samples_sample_V_8_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_7_load"/></StgValue>
</operation>

<operation id="1630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1150 %sample_sliding_window_buffer_samples_sample_V_8_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_6_addr"/></StgValue>
</operation>

<operation id="1631" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1151 %sample_sliding_window_buffer_samples_sample_V_8_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_6_load"/></StgValue>
</operation>

<operation id="1632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1152 %sample_sliding_window_buffer_samples_sample_V_8_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_5_addr"/></StgValue>
</operation>

<operation id="1633" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1153 %sample_sliding_window_buffer_samples_sample_V_8_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_5_load"/></StgValue>
</operation>

<operation id="1634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1154 %sample_sliding_window_buffer_samples_sample_V_8_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_4_addr"/></StgValue>
</operation>

<operation id="1635" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1155 %sample_sliding_window_buffer_samples_sample_V_8_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_4_load"/></StgValue>
</operation>

<operation id="1636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1156 %sample_sliding_window_buffer_samples_sample_V_8_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_3_addr"/></StgValue>
</operation>

<operation id="1637" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1157 %sample_sliding_window_buffer_samples_sample_V_8_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_3_load"/></StgValue>
</operation>

<operation id="1638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1158 %sample_sliding_window_buffer_samples_sample_V_8_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_2_addr"/></StgValue>
</operation>

<operation id="1639" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1159 %sample_sliding_window_buffer_samples_sample_V_8_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_2_load"/></StgValue>
</operation>

<operation id="1640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1160 %sample_sliding_window_buffer_samples_sample_V_8_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_1_addr"/></StgValue>
</operation>

<operation id="1641" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1161 %sample_sliding_window_buffer_samples_sample_V_8_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_1_load"/></StgValue>
</operation>

<operation id="1642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1162 %sample_sliding_window_buffer_samples_sample_V_8_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_0_addr"/></StgValue>
</operation>

<operation id="1643" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1163 %sample_sliding_window_buffer_samples_sample_V_8_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_0_load"/></StgValue>
</operation>

<operation id="1644" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1165 %sample_sliding_window_buffer_samples_timestamp_V_7_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_11_load"/></StgValue>
</operation>

<operation id="1645" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1167 %sample_sliding_window_buffer_samples_timestamp_V_7_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_10_load"/></StgValue>
</operation>

<operation id="1646" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1169 %sample_sliding_window_buffer_samples_timestamp_V_7_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_9_load"/></StgValue>
</operation>

<operation id="1647" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1171 %sample_sliding_window_buffer_samples_timestamp_V_7_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_8_load"/></StgValue>
</operation>

<operation id="1648" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1173 %sample_sliding_window_buffer_samples_timestamp_V_7_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_7_load"/></StgValue>
</operation>

<operation id="1649" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1175 %sample_sliding_window_buffer_samples_timestamp_V_7_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_6_load"/></StgValue>
</operation>

<operation id="1650" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1177 %sample_sliding_window_buffer_samples_timestamp_V_7_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_5_load"/></StgValue>
</operation>

<operation id="1651" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1179 %sample_sliding_window_buffer_samples_timestamp_V_7_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_4_load"/></StgValue>
</operation>

<operation id="1652" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1181 %sample_sliding_window_buffer_samples_timestamp_V_7_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_3_load"/></StgValue>
</operation>

<operation id="1653" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1183 %sample_sliding_window_buffer_samples_timestamp_V_7_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_2_load"/></StgValue>
</operation>

<operation id="1654" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1185 %sample_sliding_window_buffer_samples_timestamp_V_7_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_1_load"/></StgValue>
</operation>

<operation id="1655" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1187 %sample_sliding_window_buffer_samples_timestamp_V_7_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_0_load"/></StgValue>
</operation>

<operation id="1656" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1189 %sample_sliding_window_buffer_samples_sample_V_7_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_11_load"/></StgValue>
</operation>

<operation id="1657" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1191 %sample_sliding_window_buffer_samples_sample_V_7_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_10_load"/></StgValue>
</operation>

<operation id="1658" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1193 %sample_sliding_window_buffer_samples_sample_V_7_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_9_load"/></StgValue>
</operation>

<operation id="1659" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1195 %sample_sliding_window_buffer_samples_sample_V_7_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_8_load"/></StgValue>
</operation>

<operation id="1660" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1197 %sample_sliding_window_buffer_samples_sample_V_7_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_7_load"/></StgValue>
</operation>

<operation id="1661" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1199 %sample_sliding_window_buffer_samples_sample_V_7_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_6_load"/></StgValue>
</operation>

<operation id="1662" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1201 %sample_sliding_window_buffer_samples_sample_V_7_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_5_load"/></StgValue>
</operation>

<operation id="1663" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1203 %sample_sliding_window_buffer_samples_sample_V_7_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_4_load"/></StgValue>
</operation>

<operation id="1664" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1205 %sample_sliding_window_buffer_samples_sample_V_7_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_3_load"/></StgValue>
</operation>

<operation id="1665" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1207 %sample_sliding_window_buffer_samples_sample_V_7_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_2_load"/></StgValue>
</operation>

<operation id="1666" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1209 %sample_sliding_window_buffer_samples_sample_V_7_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_1_load"/></StgValue>
</operation>

<operation id="1667" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1211 %sample_sliding_window_buffer_samples_sample_V_7_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_0_load"/></StgValue>
</operation>

<operation id="1668" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1213 %sample_sliding_window_buffer_samples_timestamp_V_6_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_11_load"/></StgValue>
</operation>

<operation id="1669" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1215 %sample_sliding_window_buffer_samples_timestamp_V_6_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_10_load"/></StgValue>
</operation>

<operation id="1670" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1217 %sample_sliding_window_buffer_samples_timestamp_V_6_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_9_load"/></StgValue>
</operation>

<operation id="1671" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1219 %sample_sliding_window_buffer_samples_timestamp_V_6_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_8_load"/></StgValue>
</operation>

<operation id="1672" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1221 %sample_sliding_window_buffer_samples_timestamp_V_6_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_7_load"/></StgValue>
</operation>

<operation id="1673" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1223 %sample_sliding_window_buffer_samples_timestamp_V_6_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_6_load"/></StgValue>
</operation>

<operation id="1674" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1225 %sample_sliding_window_buffer_samples_timestamp_V_6_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_5_load"/></StgValue>
</operation>

<operation id="1675" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1227 %sample_sliding_window_buffer_samples_timestamp_V_6_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_4_load"/></StgValue>
</operation>

<operation id="1676" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1229 %sample_sliding_window_buffer_samples_timestamp_V_6_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_3_load"/></StgValue>
</operation>

<operation id="1677" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1231 %sample_sliding_window_buffer_samples_timestamp_V_6_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_2_load"/></StgValue>
</operation>

<operation id="1678" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1233 %sample_sliding_window_buffer_samples_timestamp_V_6_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_1_load"/></StgValue>
</operation>

<operation id="1679" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1235 %sample_sliding_window_buffer_samples_timestamp_V_6_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_0_load"/></StgValue>
</operation>

<operation id="1680" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1237 %sample_sliding_window_buffer_samples_sample_V_6_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_11_load"/></StgValue>
</operation>

<operation id="1681" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1239 %sample_sliding_window_buffer_samples_sample_V_6_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_10_load"/></StgValue>
</operation>

<operation id="1682" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1241 %sample_sliding_window_buffer_samples_sample_V_6_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_9_load"/></StgValue>
</operation>

<operation id="1683" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1243 %sample_sliding_window_buffer_samples_sample_V_6_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_8_load"/></StgValue>
</operation>

<operation id="1684" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1245 %sample_sliding_window_buffer_samples_sample_V_6_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_7_load"/></StgValue>
</operation>

<operation id="1685" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1247 %sample_sliding_window_buffer_samples_sample_V_6_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_6_load"/></StgValue>
</operation>

<operation id="1686" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1249 %sample_sliding_window_buffer_samples_sample_V_6_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_5_load"/></StgValue>
</operation>

<operation id="1687" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1251 %sample_sliding_window_buffer_samples_sample_V_6_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_4_load"/></StgValue>
</operation>

<operation id="1688" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1253 %sample_sliding_window_buffer_samples_sample_V_6_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_3_load"/></StgValue>
</operation>

<operation id="1689" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1255 %sample_sliding_window_buffer_samples_sample_V_6_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_2_load"/></StgValue>
</operation>

<operation id="1690" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1257 %sample_sliding_window_buffer_samples_sample_V_6_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_1_load"/></StgValue>
</operation>

<operation id="1691" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1259 %sample_sliding_window_buffer_samples_sample_V_6_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_0_load"/></StgValue>
</operation>

<operation id="1692" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1692 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_0_load, i5 %period_samples_0_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1693" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1693 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_1_load, i5 %period_samples_1_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1694" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1694 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_2_load, i5 %period_samples_2_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1695" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1695 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_3_load, i5 %period_samples_3_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1696" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1696 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_4_load, i5 %period_samples_4_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1697" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1697 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_5_load, i5 %period_samples_5_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1698" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1698 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_6_load, i5 %period_samples_6_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1699" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1699 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_7_load, i5 %period_samples_7_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1700" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1700 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_8_load, i5 %period_samples_8_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1701" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1701 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_9_load, i5 %period_samples_9_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1702" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1702 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_10_load, i5 %period_samples_10_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1703" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1703 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_6_11_load, i5 %period_samples_11_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1704" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1704 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_0_load, i5 %period_samples_0_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1705" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1705 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_1_load, i5 %period_samples_1_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1706" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1706 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_2_load, i5 %period_samples_2_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1707" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1707 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_3_load, i5 %period_samples_3_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1708" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1708 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_4_load, i5 %period_samples_4_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1709" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1709 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_5_load, i5 %period_samples_5_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1710" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1710 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_6_load, i5 %period_samples_6_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1711" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1711 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_7_load, i5 %period_samples_7_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1712" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1712 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_8_load, i5 %period_samples_8_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1713" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1713 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_9_load, i5 %period_samples_9_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1714" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1714 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_10_load, i5 %period_samples_10_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1715" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1715 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_6_11_load, i5 %period_samples_11_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1716" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1716 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_0_load, i5 %period_samples_0_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1717" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1717 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_1_load, i5 %period_samples_1_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1718" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1718 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_2_load, i5 %period_samples_2_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1719" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1719 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_3_load, i5 %period_samples_3_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1720" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1720 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_4_load, i5 %period_samples_4_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1721" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1721 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_5_load, i5 %period_samples_5_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1722" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1722 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_6_load, i5 %period_samples_6_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1723" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1723 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_7_load, i5 %period_samples_7_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1724" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1724 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_8_load, i5 %period_samples_8_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1725" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1725 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_9_load, i5 %period_samples_9_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1726" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1726 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_10_load, i5 %period_samples_10_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1727" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1727 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_7_11_load, i5 %period_samples_11_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1728" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1728 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_0_load, i5 %period_samples_0_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1729" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1729 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_1_load, i5 %period_samples_1_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1730" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1730 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_2_load, i5 %period_samples_2_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1731" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1731 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_3_load, i5 %period_samples_3_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1732" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1732 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_4_load, i5 %period_samples_4_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1733" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1733 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_5_load, i5 %period_samples_5_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1734" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1734 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_6_load, i5 %period_samples_6_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1735" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1735 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_7_load, i5 %period_samples_7_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1736" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1736 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_8_load, i5 %period_samples_8_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1737" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1737 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_9_load, i5 %period_samples_9_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1738" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1738 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_10_load, i5 %period_samples_10_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1739" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1739 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_7_11_load, i5 %period_samples_11_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1740" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:972 %sample_sliding_window_buffer_samples_timestamp_V_11_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_11_addr"/></StgValue>
</operation>

<operation id="1741" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:973 %sample_sliding_window_buffer_samples_timestamp_V_11_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_11_load"/></StgValue>
</operation>

<operation id="1742" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:974 %sample_sliding_window_buffer_samples_timestamp_V_11_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_10_addr"/></StgValue>
</operation>

<operation id="1743" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:975 %sample_sliding_window_buffer_samples_timestamp_V_11_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_10_load"/></StgValue>
</operation>

<operation id="1744" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:976 %sample_sliding_window_buffer_samples_timestamp_V_11_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_9_addr"/></StgValue>
</operation>

<operation id="1745" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:977 %sample_sliding_window_buffer_samples_timestamp_V_11_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_9_load"/></StgValue>
</operation>

<operation id="1746" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:978 %sample_sliding_window_buffer_samples_timestamp_V_11_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_8_addr"/></StgValue>
</operation>

<operation id="1747" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:979 %sample_sliding_window_buffer_samples_timestamp_V_11_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_8_load"/></StgValue>
</operation>

<operation id="1748" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:980 %sample_sliding_window_buffer_samples_timestamp_V_11_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_7_addr"/></StgValue>
</operation>

<operation id="1749" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:981 %sample_sliding_window_buffer_samples_timestamp_V_11_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_7_load"/></StgValue>
</operation>

<operation id="1750" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:982 %sample_sliding_window_buffer_samples_timestamp_V_11_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_6_addr"/></StgValue>
</operation>

<operation id="1751" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:983 %sample_sliding_window_buffer_samples_timestamp_V_11_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_6_load"/></StgValue>
</operation>

<operation id="1752" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:984 %sample_sliding_window_buffer_samples_timestamp_V_11_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_5_addr"/></StgValue>
</operation>

<operation id="1753" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:985 %sample_sliding_window_buffer_samples_timestamp_V_11_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_5_load"/></StgValue>
</operation>

<operation id="1754" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:986 %sample_sliding_window_buffer_samples_timestamp_V_11_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_4_addr"/></StgValue>
</operation>

<operation id="1755" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:987 %sample_sliding_window_buffer_samples_timestamp_V_11_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_4_load"/></StgValue>
</operation>

<operation id="1756" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:988 %sample_sliding_window_buffer_samples_timestamp_V_11_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_3_addr"/></StgValue>
</operation>

<operation id="1757" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:989 %sample_sliding_window_buffer_samples_timestamp_V_11_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_3_load"/></StgValue>
</operation>

<operation id="1758" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:990 %sample_sliding_window_buffer_samples_timestamp_V_11_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_2_addr"/></StgValue>
</operation>

<operation id="1759" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:991 %sample_sliding_window_buffer_samples_timestamp_V_11_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_2_load"/></StgValue>
</operation>

<operation id="1760" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:992 %sample_sliding_window_buffer_samples_timestamp_V_11_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_1_addr"/></StgValue>
</operation>

<operation id="1761" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:993 %sample_sliding_window_buffer_samples_timestamp_V_11_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_1_load"/></StgValue>
</operation>

<operation id="1762" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:994 %sample_sliding_window_buffer_samples_timestamp_V_11_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_0_addr"/></StgValue>
</operation>

<operation id="1763" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:995 %sample_sliding_window_buffer_samples_timestamp_V_11_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_0_load"/></StgValue>
</operation>

<operation id="1764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:996 %sample_sliding_window_buffer_samples_sample_V_11_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_11_addr"/></StgValue>
</operation>

<operation id="1765" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:997 %sample_sliding_window_buffer_samples_sample_V_11_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_11_load"/></StgValue>
</operation>

<operation id="1766" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:998 %sample_sliding_window_buffer_samples_sample_V_11_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_10_addr"/></StgValue>
</operation>

<operation id="1767" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:999 %sample_sliding_window_buffer_samples_sample_V_11_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_10_load"/></StgValue>
</operation>

<operation id="1768" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1000 %sample_sliding_window_buffer_samples_sample_V_11_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_9_addr"/></StgValue>
</operation>

<operation id="1769" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1001 %sample_sliding_window_buffer_samples_sample_V_11_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_9_load"/></StgValue>
</operation>

<operation id="1770" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1002 %sample_sliding_window_buffer_samples_sample_V_11_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_8_addr"/></StgValue>
</operation>

<operation id="1771" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1003 %sample_sliding_window_buffer_samples_sample_V_11_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_8_load"/></StgValue>
</operation>

<operation id="1772" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1004 %sample_sliding_window_buffer_samples_sample_V_11_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_7_addr"/></StgValue>
</operation>

<operation id="1773" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1005 %sample_sliding_window_buffer_samples_sample_V_11_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_7_load"/></StgValue>
</operation>

<operation id="1774" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1006 %sample_sliding_window_buffer_samples_sample_V_11_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_6_addr"/></StgValue>
</operation>

<operation id="1775" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1007 %sample_sliding_window_buffer_samples_sample_V_11_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_6_load"/></StgValue>
</operation>

<operation id="1776" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1008 %sample_sliding_window_buffer_samples_sample_V_11_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_5_addr"/></StgValue>
</operation>

<operation id="1777" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1009 %sample_sliding_window_buffer_samples_sample_V_11_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_5_load"/></StgValue>
</operation>

<operation id="1778" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1010 %sample_sliding_window_buffer_samples_sample_V_11_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_4_addr"/></StgValue>
</operation>

<operation id="1779" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1011 %sample_sliding_window_buffer_samples_sample_V_11_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_4_load"/></StgValue>
</operation>

<operation id="1780" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1012 %sample_sliding_window_buffer_samples_sample_V_11_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_3_addr"/></StgValue>
</operation>

<operation id="1781" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1013 %sample_sliding_window_buffer_samples_sample_V_11_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_3_load"/></StgValue>
</operation>

<operation id="1782" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1014 %sample_sliding_window_buffer_samples_sample_V_11_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_2_addr"/></StgValue>
</operation>

<operation id="1783" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1015 %sample_sliding_window_buffer_samples_sample_V_11_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_2_load"/></StgValue>
</operation>

<operation id="1784" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1016 %sample_sliding_window_buffer_samples_sample_V_11_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_1_addr"/></StgValue>
</operation>

<operation id="1785" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1017 %sample_sliding_window_buffer_samples_sample_V_11_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_1_load"/></StgValue>
</operation>

<operation id="1786" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1018 %sample_sliding_window_buffer_samples_sample_V_11_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_0_addr"/></StgValue>
</operation>

<operation id="1787" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1019 %sample_sliding_window_buffer_samples_sample_V_11_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_0_load"/></StgValue>
</operation>

<operation id="1788" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1020 %sample_sliding_window_buffer_samples_timestamp_V_10_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_11_addr"/></StgValue>
</operation>

<operation id="1789" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1021 %sample_sliding_window_buffer_samples_timestamp_V_10_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_11_load"/></StgValue>
</operation>

<operation id="1790" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1022 %sample_sliding_window_buffer_samples_timestamp_V_10_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_10_addr"/></StgValue>
</operation>

<operation id="1791" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1023 %sample_sliding_window_buffer_samples_timestamp_V_10_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_10_load"/></StgValue>
</operation>

<operation id="1792" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1024 %sample_sliding_window_buffer_samples_timestamp_V_10_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_9_addr"/></StgValue>
</operation>

<operation id="1793" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1025 %sample_sliding_window_buffer_samples_timestamp_V_10_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_9_load"/></StgValue>
</operation>

<operation id="1794" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1026 %sample_sliding_window_buffer_samples_timestamp_V_10_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_8_addr"/></StgValue>
</operation>

<operation id="1795" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1027 %sample_sliding_window_buffer_samples_timestamp_V_10_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_8_load"/></StgValue>
</operation>

<operation id="1796" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1028 %sample_sliding_window_buffer_samples_timestamp_V_10_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_7_addr"/></StgValue>
</operation>

<operation id="1797" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1029 %sample_sliding_window_buffer_samples_timestamp_V_10_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_7_load"/></StgValue>
</operation>

<operation id="1798" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1030 %sample_sliding_window_buffer_samples_timestamp_V_10_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_6_addr"/></StgValue>
</operation>

<operation id="1799" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1031 %sample_sliding_window_buffer_samples_timestamp_V_10_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_6_load"/></StgValue>
</operation>

<operation id="1800" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1032 %sample_sliding_window_buffer_samples_timestamp_V_10_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_5_addr"/></StgValue>
</operation>

<operation id="1801" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1033 %sample_sliding_window_buffer_samples_timestamp_V_10_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_5_load"/></StgValue>
</operation>

<operation id="1802" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1034 %sample_sliding_window_buffer_samples_timestamp_V_10_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_4_addr"/></StgValue>
</operation>

<operation id="1803" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1035 %sample_sliding_window_buffer_samples_timestamp_V_10_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_4_load"/></StgValue>
</operation>

<operation id="1804" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1036 %sample_sliding_window_buffer_samples_timestamp_V_10_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_3_addr"/></StgValue>
</operation>

<operation id="1805" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1037 %sample_sliding_window_buffer_samples_timestamp_V_10_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_3_load"/></StgValue>
</operation>

<operation id="1806" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1038 %sample_sliding_window_buffer_samples_timestamp_V_10_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_2_addr"/></StgValue>
</operation>

<operation id="1807" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1039 %sample_sliding_window_buffer_samples_timestamp_V_10_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_2_load"/></StgValue>
</operation>

<operation id="1808" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1040 %sample_sliding_window_buffer_samples_timestamp_V_10_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_1_addr"/></StgValue>
</operation>

<operation id="1809" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1041 %sample_sliding_window_buffer_samples_timestamp_V_10_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_1_load"/></StgValue>
</operation>

<operation id="1810" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1042 %sample_sliding_window_buffer_samples_timestamp_V_10_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_0_addr"/></StgValue>
</operation>

<operation id="1811" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1043 %sample_sliding_window_buffer_samples_timestamp_V_10_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_0_load"/></StgValue>
</operation>

<operation id="1812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1044 %sample_sliding_window_buffer_samples_sample_V_10_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_11_addr"/></StgValue>
</operation>

<operation id="1813" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1045 %sample_sliding_window_buffer_samples_sample_V_10_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_11_load"/></StgValue>
</operation>

<operation id="1814" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1046 %sample_sliding_window_buffer_samples_sample_V_10_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_10_addr"/></StgValue>
</operation>

<operation id="1815" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1047 %sample_sliding_window_buffer_samples_sample_V_10_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_10_load"/></StgValue>
</operation>

<operation id="1816" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1048 %sample_sliding_window_buffer_samples_sample_V_10_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_9_addr"/></StgValue>
</operation>

<operation id="1817" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1049 %sample_sliding_window_buffer_samples_sample_V_10_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_9_load"/></StgValue>
</operation>

<operation id="1818" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1050 %sample_sliding_window_buffer_samples_sample_V_10_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_8_addr"/></StgValue>
</operation>

<operation id="1819" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1051 %sample_sliding_window_buffer_samples_sample_V_10_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_8_load"/></StgValue>
</operation>

<operation id="1820" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1052 %sample_sliding_window_buffer_samples_sample_V_10_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_7_addr"/></StgValue>
</operation>

<operation id="1821" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1053 %sample_sliding_window_buffer_samples_sample_V_10_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_7_load"/></StgValue>
</operation>

<operation id="1822" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1054 %sample_sliding_window_buffer_samples_sample_V_10_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_6_addr"/></StgValue>
</operation>

<operation id="1823" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1055 %sample_sliding_window_buffer_samples_sample_V_10_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_6_load"/></StgValue>
</operation>

<operation id="1824" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1056 %sample_sliding_window_buffer_samples_sample_V_10_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_5_addr"/></StgValue>
</operation>

<operation id="1825" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1057 %sample_sliding_window_buffer_samples_sample_V_10_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_5_load"/></StgValue>
</operation>

<operation id="1826" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1058 %sample_sliding_window_buffer_samples_sample_V_10_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_4_addr"/></StgValue>
</operation>

<operation id="1827" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1059 %sample_sliding_window_buffer_samples_sample_V_10_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_4_load"/></StgValue>
</operation>

<operation id="1828" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1060 %sample_sliding_window_buffer_samples_sample_V_10_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_3_addr"/></StgValue>
</operation>

<operation id="1829" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1061 %sample_sliding_window_buffer_samples_sample_V_10_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_3_load"/></StgValue>
</operation>

<operation id="1830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1062 %sample_sliding_window_buffer_samples_sample_V_10_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_2_addr"/></StgValue>
</operation>

<operation id="1831" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1063 %sample_sliding_window_buffer_samples_sample_V_10_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_2_load"/></StgValue>
</operation>

<operation id="1832" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1064 %sample_sliding_window_buffer_samples_sample_V_10_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_1_addr"/></StgValue>
</operation>

<operation id="1833" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1065 %sample_sliding_window_buffer_samples_sample_V_10_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_1_load"/></StgValue>
</operation>

<operation id="1834" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:1066 %sample_sliding_window_buffer_samples_sample_V_10_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_0_addr"/></StgValue>
</operation>

<operation id="1835" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1067 %sample_sliding_window_buffer_samples_sample_V_10_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_0_load"/></StgValue>
</operation>

<operation id="1836" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1069 %sample_sliding_window_buffer_samples_timestamp_V_9_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_11_load"/></StgValue>
</operation>

<operation id="1837" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1071 %sample_sliding_window_buffer_samples_timestamp_V_9_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_10_load"/></StgValue>
</operation>

<operation id="1838" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1073 %sample_sliding_window_buffer_samples_timestamp_V_9_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_9_load"/></StgValue>
</operation>

<operation id="1839" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1075 %sample_sliding_window_buffer_samples_timestamp_V_9_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_8_load"/></StgValue>
</operation>

<operation id="1840" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1077 %sample_sliding_window_buffer_samples_timestamp_V_9_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_7_load"/></StgValue>
</operation>

<operation id="1841" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1079 %sample_sliding_window_buffer_samples_timestamp_V_9_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_6_load"/></StgValue>
</operation>

<operation id="1842" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1081 %sample_sliding_window_buffer_samples_timestamp_V_9_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_5_load"/></StgValue>
</operation>

<operation id="1843" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1083 %sample_sliding_window_buffer_samples_timestamp_V_9_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_4_load"/></StgValue>
</operation>

<operation id="1844" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1085 %sample_sliding_window_buffer_samples_timestamp_V_9_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_3_load"/></StgValue>
</operation>

<operation id="1845" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1087 %sample_sliding_window_buffer_samples_timestamp_V_9_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_2_load"/></StgValue>
</operation>

<operation id="1846" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1089 %sample_sliding_window_buffer_samples_timestamp_V_9_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_1_load"/></StgValue>
</operation>

<operation id="1847" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1091 %sample_sliding_window_buffer_samples_timestamp_V_9_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_0_load"/></StgValue>
</operation>

<operation id="1848" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1093 %sample_sliding_window_buffer_samples_sample_V_9_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_11_load"/></StgValue>
</operation>

<operation id="1849" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1095 %sample_sliding_window_buffer_samples_sample_V_9_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_10_load"/></StgValue>
</operation>

<operation id="1850" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1097 %sample_sliding_window_buffer_samples_sample_V_9_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_9_load"/></StgValue>
</operation>

<operation id="1851" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1099 %sample_sliding_window_buffer_samples_sample_V_9_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_8_load"/></StgValue>
</operation>

<operation id="1852" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1101 %sample_sliding_window_buffer_samples_sample_V_9_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_7_load"/></StgValue>
</operation>

<operation id="1853" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1103 %sample_sliding_window_buffer_samples_sample_V_9_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_6_load"/></StgValue>
</operation>

<operation id="1854" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1105 %sample_sliding_window_buffer_samples_sample_V_9_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_5_load"/></StgValue>
</operation>

<operation id="1855" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1107 %sample_sliding_window_buffer_samples_sample_V_9_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_4_load"/></StgValue>
</operation>

<operation id="1856" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1109 %sample_sliding_window_buffer_samples_sample_V_9_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_3_load"/></StgValue>
</operation>

<operation id="1857" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1111 %sample_sliding_window_buffer_samples_sample_V_9_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_2_load"/></StgValue>
</operation>

<operation id="1858" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1113 %sample_sliding_window_buffer_samples_sample_V_9_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_1_load"/></StgValue>
</operation>

<operation id="1859" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1115 %sample_sliding_window_buffer_samples_sample_V_9_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_0_load"/></StgValue>
</operation>

<operation id="1860" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1117 %sample_sliding_window_buffer_samples_timestamp_V_8_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_11_load"/></StgValue>
</operation>

<operation id="1861" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1119 %sample_sliding_window_buffer_samples_timestamp_V_8_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_10_load"/></StgValue>
</operation>

<operation id="1862" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1121 %sample_sliding_window_buffer_samples_timestamp_V_8_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_9_load"/></StgValue>
</operation>

<operation id="1863" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1123 %sample_sliding_window_buffer_samples_timestamp_V_8_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_8_load"/></StgValue>
</operation>

<operation id="1864" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1125 %sample_sliding_window_buffer_samples_timestamp_V_8_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_7_load"/></StgValue>
</operation>

<operation id="1865" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1127 %sample_sliding_window_buffer_samples_timestamp_V_8_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_6_load"/></StgValue>
</operation>

<operation id="1866" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1129 %sample_sliding_window_buffer_samples_timestamp_V_8_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_5_load"/></StgValue>
</operation>

<operation id="1867" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1131 %sample_sliding_window_buffer_samples_timestamp_V_8_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_4_load"/></StgValue>
</operation>

<operation id="1868" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1133 %sample_sliding_window_buffer_samples_timestamp_V_8_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_3_load"/></StgValue>
</operation>

<operation id="1869" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1135 %sample_sliding_window_buffer_samples_timestamp_V_8_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_2_load"/></StgValue>
</operation>

<operation id="1870" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1137 %sample_sliding_window_buffer_samples_timestamp_V_8_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_1_load"/></StgValue>
</operation>

<operation id="1871" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1139 %sample_sliding_window_buffer_samples_timestamp_V_8_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_0_load"/></StgValue>
</operation>

<operation id="1872" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1141 %sample_sliding_window_buffer_samples_sample_V_8_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_11_load"/></StgValue>
</operation>

<operation id="1873" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1143 %sample_sliding_window_buffer_samples_sample_V_8_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_10_load"/></StgValue>
</operation>

<operation id="1874" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1145 %sample_sliding_window_buffer_samples_sample_V_8_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_9_load"/></StgValue>
</operation>

<operation id="1875" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1147 %sample_sliding_window_buffer_samples_sample_V_8_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_8_load"/></StgValue>
</operation>

<operation id="1876" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1149 %sample_sliding_window_buffer_samples_sample_V_8_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_7_load"/></StgValue>
</operation>

<operation id="1877" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1151 %sample_sliding_window_buffer_samples_sample_V_8_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_6_load"/></StgValue>
</operation>

<operation id="1878" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1153 %sample_sliding_window_buffer_samples_sample_V_8_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_5_load"/></StgValue>
</operation>

<operation id="1879" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1155 %sample_sliding_window_buffer_samples_sample_V_8_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_4_load"/></StgValue>
</operation>

<operation id="1880" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1157 %sample_sliding_window_buffer_samples_sample_V_8_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_3_load"/></StgValue>
</operation>

<operation id="1881" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1159 %sample_sliding_window_buffer_samples_sample_V_8_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_2_load"/></StgValue>
</operation>

<operation id="1882" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1161 %sample_sliding_window_buffer_samples_sample_V_8_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_1_load"/></StgValue>
</operation>

<operation id="1883" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1163 %sample_sliding_window_buffer_samples_sample_V_8_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_0_load"/></StgValue>
</operation>

<operation id="1884" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1740 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_0_load, i5 %period_samples_0_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1885" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1741 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_1_load, i5 %period_samples_1_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1886" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1742 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_2_load, i5 %period_samples_2_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1887" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1743 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_3_load, i5 %period_samples_3_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1888" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1744 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_4_load, i5 %period_samples_4_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1889" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1745 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_5_load, i5 %period_samples_5_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1890" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1746 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_6_load, i5 %period_samples_6_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1891" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1747 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_7_load, i5 %period_samples_7_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1892" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1748 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_8_load, i5 %period_samples_8_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1893" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1749 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_9_load, i5 %period_samples_9_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1894" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1750 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_10_load, i5 %period_samples_10_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1895" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1751 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_8_11_load, i5 %period_samples_11_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1896" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1752 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_0_load, i5 %period_samples_0_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1897" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1753 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_1_load, i5 %period_samples_1_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1898" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1754 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_2_load, i5 %period_samples_2_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1899" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1755 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_3_load, i5 %period_samples_3_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1900" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1756 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_4_load, i5 %period_samples_4_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1901" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1757 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_5_load, i5 %period_samples_5_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1902" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1758 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_6_load, i5 %period_samples_6_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1903" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1759 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_7_load, i5 %period_samples_7_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1904" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1760 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_8_load, i5 %period_samples_8_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1905" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1761 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_9_load, i5 %period_samples_9_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1906" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1762 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_10_load, i5 %period_samples_10_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1907" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1763 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_8_11_load, i5 %period_samples_11_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1908" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1764 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_0_load, i5 %period_samples_0_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1909" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1765 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_1_load, i5 %period_samples_1_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1910" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1766 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_2_load, i5 %period_samples_2_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1911" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1767 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_3_load, i5 %period_samples_3_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1912" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1768 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_4_load, i5 %period_samples_4_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1913" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1769 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_5_load, i5 %period_samples_5_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1914" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1770 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_6_load, i5 %period_samples_6_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1915" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1771 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_7_load, i5 %period_samples_7_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1916" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1772 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_8_load, i5 %period_samples_8_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1917" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1773 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_9_load, i5 %period_samples_9_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1918" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1774 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_10_load, i5 %period_samples_10_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1919" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1775 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_9_11_load, i5 %period_samples_11_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1920" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1776 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_0_load, i5 %period_samples_0_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1921" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1777 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_1_load, i5 %period_samples_1_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1922" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1778 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_2_load, i5 %period_samples_2_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1923" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1779 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_3_load, i5 %period_samples_3_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1924" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1780 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_4_load, i5 %period_samples_4_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1925" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1781 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_5_load, i5 %period_samples_5_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1926" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1782 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_6_load, i5 %period_samples_6_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1927" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1783 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_7_load, i5 %period_samples_7_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1928" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1784 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_8_load, i5 %period_samples_8_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1929" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1785 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_9_load, i5 %period_samples_9_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1930" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1786 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_10_load, i5 %period_samples_10_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1931" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1787 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_9_11_load, i5 %period_samples_11_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1932" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:876 %sample_sliding_window_buffer_samples_timestamp_V_13_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_11_addr"/></StgValue>
</operation>

<operation id="1933" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:877 %sample_sliding_window_buffer_samples_timestamp_V_13_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_11_load"/></StgValue>
</operation>

<operation id="1934" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:878 %sample_sliding_window_buffer_samples_timestamp_V_13_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_10_addr"/></StgValue>
</operation>

<operation id="1935" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:879 %sample_sliding_window_buffer_samples_timestamp_V_13_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_10_load"/></StgValue>
</operation>

<operation id="1936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:880 %sample_sliding_window_buffer_samples_timestamp_V_13_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_9_addr"/></StgValue>
</operation>

<operation id="1937" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:881 %sample_sliding_window_buffer_samples_timestamp_V_13_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_9_load"/></StgValue>
</operation>

<operation id="1938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:882 %sample_sliding_window_buffer_samples_timestamp_V_13_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_8_addr"/></StgValue>
</operation>

<operation id="1939" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:883 %sample_sliding_window_buffer_samples_timestamp_V_13_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_8_load"/></StgValue>
</operation>

<operation id="1940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:884 %sample_sliding_window_buffer_samples_timestamp_V_13_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_7_addr"/></StgValue>
</operation>

<operation id="1941" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:885 %sample_sliding_window_buffer_samples_timestamp_V_13_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_7_load"/></StgValue>
</operation>

<operation id="1942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:886 %sample_sliding_window_buffer_samples_timestamp_V_13_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_6_addr"/></StgValue>
</operation>

<operation id="1943" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:887 %sample_sliding_window_buffer_samples_timestamp_V_13_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_6_load"/></StgValue>
</operation>

<operation id="1944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:888 %sample_sliding_window_buffer_samples_timestamp_V_13_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_5_addr"/></StgValue>
</operation>

<operation id="1945" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:889 %sample_sliding_window_buffer_samples_timestamp_V_13_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_5_load"/></StgValue>
</operation>

<operation id="1946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:890 %sample_sliding_window_buffer_samples_timestamp_V_13_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_4_addr"/></StgValue>
</operation>

<operation id="1947" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:891 %sample_sliding_window_buffer_samples_timestamp_V_13_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_4_load"/></StgValue>
</operation>

<operation id="1948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:892 %sample_sliding_window_buffer_samples_timestamp_V_13_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_3_addr"/></StgValue>
</operation>

<operation id="1949" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:893 %sample_sliding_window_buffer_samples_timestamp_V_13_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_3_load"/></StgValue>
</operation>

<operation id="1950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:894 %sample_sliding_window_buffer_samples_timestamp_V_13_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_2_addr"/></StgValue>
</operation>

<operation id="1951" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:895 %sample_sliding_window_buffer_samples_timestamp_V_13_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_2_load"/></StgValue>
</operation>

<operation id="1952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:896 %sample_sliding_window_buffer_samples_timestamp_V_13_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_1_addr"/></StgValue>
</operation>

<operation id="1953" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:897 %sample_sliding_window_buffer_samples_timestamp_V_13_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_1_load"/></StgValue>
</operation>

<operation id="1954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:898 %sample_sliding_window_buffer_samples_timestamp_V_13_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_0_addr"/></StgValue>
</operation>

<operation id="1955" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:899 %sample_sliding_window_buffer_samples_timestamp_V_13_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_0_load"/></StgValue>
</operation>

<operation id="1956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:900 %sample_sliding_window_buffer_samples_sample_V_13_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_11_addr"/></StgValue>
</operation>

<operation id="1957" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:901 %sample_sliding_window_buffer_samples_sample_V_13_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_11_load"/></StgValue>
</operation>

<operation id="1958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:902 %sample_sliding_window_buffer_samples_sample_V_13_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_10_addr"/></StgValue>
</operation>

<operation id="1959" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:903 %sample_sliding_window_buffer_samples_sample_V_13_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_10_load"/></StgValue>
</operation>

<operation id="1960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:904 %sample_sliding_window_buffer_samples_sample_V_13_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_9_addr"/></StgValue>
</operation>

<operation id="1961" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:905 %sample_sliding_window_buffer_samples_sample_V_13_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_9_load"/></StgValue>
</operation>

<operation id="1962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:906 %sample_sliding_window_buffer_samples_sample_V_13_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_8_addr"/></StgValue>
</operation>

<operation id="1963" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:907 %sample_sliding_window_buffer_samples_sample_V_13_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_8_load"/></StgValue>
</operation>

<operation id="1964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:908 %sample_sliding_window_buffer_samples_sample_V_13_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_7_addr"/></StgValue>
</operation>

<operation id="1965" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:909 %sample_sliding_window_buffer_samples_sample_V_13_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_7_load"/></StgValue>
</operation>

<operation id="1966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:910 %sample_sliding_window_buffer_samples_sample_V_13_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_6_addr"/></StgValue>
</operation>

<operation id="1967" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:911 %sample_sliding_window_buffer_samples_sample_V_13_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_6_load"/></StgValue>
</operation>

<operation id="1968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:912 %sample_sliding_window_buffer_samples_sample_V_13_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_5_addr"/></StgValue>
</operation>

<operation id="1969" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:913 %sample_sliding_window_buffer_samples_sample_V_13_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_5_load"/></StgValue>
</operation>

<operation id="1970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:914 %sample_sliding_window_buffer_samples_sample_V_13_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_4_addr"/></StgValue>
</operation>

<operation id="1971" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:915 %sample_sliding_window_buffer_samples_sample_V_13_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_4_load"/></StgValue>
</operation>

<operation id="1972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:916 %sample_sliding_window_buffer_samples_sample_V_13_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_3_addr"/></StgValue>
</operation>

<operation id="1973" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:917 %sample_sliding_window_buffer_samples_sample_V_13_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_3_load"/></StgValue>
</operation>

<operation id="1974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:918 %sample_sliding_window_buffer_samples_sample_V_13_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_2_addr"/></StgValue>
</operation>

<operation id="1975" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:919 %sample_sliding_window_buffer_samples_sample_V_13_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_2_load"/></StgValue>
</operation>

<operation id="1976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:920 %sample_sliding_window_buffer_samples_sample_V_13_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_1_addr"/></StgValue>
</operation>

<operation id="1977" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:921 %sample_sliding_window_buffer_samples_sample_V_13_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_1_load"/></StgValue>
</operation>

<operation id="1978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:922 %sample_sliding_window_buffer_samples_sample_V_13_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_0_addr"/></StgValue>
</operation>

<operation id="1979" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:923 %sample_sliding_window_buffer_samples_sample_V_13_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_0_load"/></StgValue>
</operation>

<operation id="1980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:924 %sample_sliding_window_buffer_samples_timestamp_V_12_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_11_addr"/></StgValue>
</operation>

<operation id="1981" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:925 %sample_sliding_window_buffer_samples_timestamp_V_12_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_11_load"/></StgValue>
</operation>

<operation id="1982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:926 %sample_sliding_window_buffer_samples_timestamp_V_12_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_10_addr"/></StgValue>
</operation>

<operation id="1983" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:927 %sample_sliding_window_buffer_samples_timestamp_V_12_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_10_load"/></StgValue>
</operation>

<operation id="1984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:928 %sample_sliding_window_buffer_samples_timestamp_V_12_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_9_addr"/></StgValue>
</operation>

<operation id="1985" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:929 %sample_sliding_window_buffer_samples_timestamp_V_12_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_9_load"/></StgValue>
</operation>

<operation id="1986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:930 %sample_sliding_window_buffer_samples_timestamp_V_12_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_8_addr"/></StgValue>
</operation>

<operation id="1987" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:931 %sample_sliding_window_buffer_samples_timestamp_V_12_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_8_load"/></StgValue>
</operation>

<operation id="1988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:932 %sample_sliding_window_buffer_samples_timestamp_V_12_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_7_addr"/></StgValue>
</operation>

<operation id="1989" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:933 %sample_sliding_window_buffer_samples_timestamp_V_12_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_7_load"/></StgValue>
</operation>

<operation id="1990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:934 %sample_sliding_window_buffer_samples_timestamp_V_12_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_6_addr"/></StgValue>
</operation>

<operation id="1991" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:935 %sample_sliding_window_buffer_samples_timestamp_V_12_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_6_load"/></StgValue>
</operation>

<operation id="1992" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:936 %sample_sliding_window_buffer_samples_timestamp_V_12_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_5_addr"/></StgValue>
</operation>

<operation id="1993" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:937 %sample_sliding_window_buffer_samples_timestamp_V_12_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_5_load"/></StgValue>
</operation>

<operation id="1994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:938 %sample_sliding_window_buffer_samples_timestamp_V_12_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_4_addr"/></StgValue>
</operation>

<operation id="1995" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:939 %sample_sliding_window_buffer_samples_timestamp_V_12_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_4_load"/></StgValue>
</operation>

<operation id="1996" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:940 %sample_sliding_window_buffer_samples_timestamp_V_12_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_3_addr"/></StgValue>
</operation>

<operation id="1997" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:941 %sample_sliding_window_buffer_samples_timestamp_V_12_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_3_load"/></StgValue>
</operation>

<operation id="1998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:942 %sample_sliding_window_buffer_samples_timestamp_V_12_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_2_addr"/></StgValue>
</operation>

<operation id="1999" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:943 %sample_sliding_window_buffer_samples_timestamp_V_12_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_2_load"/></StgValue>
</operation>

<operation id="2000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:944 %sample_sliding_window_buffer_samples_timestamp_V_12_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_1_addr"/></StgValue>
</operation>

<operation id="2001" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:945 %sample_sliding_window_buffer_samples_timestamp_V_12_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_1_load"/></StgValue>
</operation>

<operation id="2002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:946 %sample_sliding_window_buffer_samples_timestamp_V_12_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_0_addr"/></StgValue>
</operation>

<operation id="2003" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:947 %sample_sliding_window_buffer_samples_timestamp_V_12_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_0_load"/></StgValue>
</operation>

<operation id="2004" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:948 %sample_sliding_window_buffer_samples_sample_V_12_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_11_addr"/></StgValue>
</operation>

<operation id="2005" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:949 %sample_sliding_window_buffer_samples_sample_V_12_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_11_load"/></StgValue>
</operation>

<operation id="2006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:950 %sample_sliding_window_buffer_samples_sample_V_12_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_10_addr"/></StgValue>
</operation>

<operation id="2007" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:951 %sample_sliding_window_buffer_samples_sample_V_12_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_10_load"/></StgValue>
</operation>

<operation id="2008" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:952 %sample_sliding_window_buffer_samples_sample_V_12_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_9_addr"/></StgValue>
</operation>

<operation id="2009" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:953 %sample_sliding_window_buffer_samples_sample_V_12_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_9_load"/></StgValue>
</operation>

<operation id="2010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:954 %sample_sliding_window_buffer_samples_sample_V_12_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_8_addr"/></StgValue>
</operation>

<operation id="2011" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:955 %sample_sliding_window_buffer_samples_sample_V_12_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_8_load"/></StgValue>
</operation>

<operation id="2012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:956 %sample_sliding_window_buffer_samples_sample_V_12_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_7_addr"/></StgValue>
</operation>

<operation id="2013" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:957 %sample_sliding_window_buffer_samples_sample_V_12_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_7_load"/></StgValue>
</operation>

<operation id="2014" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:958 %sample_sliding_window_buffer_samples_sample_V_12_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_6_addr"/></StgValue>
</operation>

<operation id="2015" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:959 %sample_sliding_window_buffer_samples_sample_V_12_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_6_load"/></StgValue>
</operation>

<operation id="2016" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:960 %sample_sliding_window_buffer_samples_sample_V_12_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_5_addr"/></StgValue>
</operation>

<operation id="2017" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:961 %sample_sliding_window_buffer_samples_sample_V_12_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_5_load"/></StgValue>
</operation>

<operation id="2018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:962 %sample_sliding_window_buffer_samples_sample_V_12_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_4_addr"/></StgValue>
</operation>

<operation id="2019" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:963 %sample_sliding_window_buffer_samples_sample_V_12_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_4_load"/></StgValue>
</operation>

<operation id="2020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:964 %sample_sliding_window_buffer_samples_sample_V_12_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_3_addr"/></StgValue>
</operation>

<operation id="2021" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:965 %sample_sliding_window_buffer_samples_sample_V_12_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_3_load"/></StgValue>
</operation>

<operation id="2022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:966 %sample_sliding_window_buffer_samples_sample_V_12_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_2_addr"/></StgValue>
</operation>

<operation id="2023" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:967 %sample_sliding_window_buffer_samples_sample_V_12_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_2_load"/></StgValue>
</operation>

<operation id="2024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:968 %sample_sliding_window_buffer_samples_sample_V_12_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_1_addr"/></StgValue>
</operation>

<operation id="2025" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:969 %sample_sliding_window_buffer_samples_sample_V_12_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_1_load"/></StgValue>
</operation>

<operation id="2026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:970 %sample_sliding_window_buffer_samples_sample_V_12_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_0_addr"/></StgValue>
</operation>

<operation id="2027" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:971 %sample_sliding_window_buffer_samples_sample_V_12_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_0_load"/></StgValue>
</operation>

<operation id="2028" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:973 %sample_sliding_window_buffer_samples_timestamp_V_11_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_11_load"/></StgValue>
</operation>

<operation id="2029" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:975 %sample_sliding_window_buffer_samples_timestamp_V_11_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_10_load"/></StgValue>
</operation>

<operation id="2030" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:977 %sample_sliding_window_buffer_samples_timestamp_V_11_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_9_load"/></StgValue>
</operation>

<operation id="2031" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:979 %sample_sliding_window_buffer_samples_timestamp_V_11_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_8_load"/></StgValue>
</operation>

<operation id="2032" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:981 %sample_sliding_window_buffer_samples_timestamp_V_11_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_7_load"/></StgValue>
</operation>

<operation id="2033" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:983 %sample_sliding_window_buffer_samples_timestamp_V_11_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_6_load"/></StgValue>
</operation>

<operation id="2034" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:985 %sample_sliding_window_buffer_samples_timestamp_V_11_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_5_load"/></StgValue>
</operation>

<operation id="2035" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:987 %sample_sliding_window_buffer_samples_timestamp_V_11_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_4_load"/></StgValue>
</operation>

<operation id="2036" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:989 %sample_sliding_window_buffer_samples_timestamp_V_11_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_3_load"/></StgValue>
</operation>

<operation id="2037" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:991 %sample_sliding_window_buffer_samples_timestamp_V_11_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_2_load"/></StgValue>
</operation>

<operation id="2038" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:993 %sample_sliding_window_buffer_samples_timestamp_V_11_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_1_load"/></StgValue>
</operation>

<operation id="2039" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:995 %sample_sliding_window_buffer_samples_timestamp_V_11_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_11_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_0_load"/></StgValue>
</operation>

<operation id="2040" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:997 %sample_sliding_window_buffer_samples_sample_V_11_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_11_load"/></StgValue>
</operation>

<operation id="2041" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:999 %sample_sliding_window_buffer_samples_sample_V_11_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_10_load"/></StgValue>
</operation>

<operation id="2042" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1001 %sample_sliding_window_buffer_samples_sample_V_11_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_9_load"/></StgValue>
</operation>

<operation id="2043" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1003 %sample_sliding_window_buffer_samples_sample_V_11_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_8_load"/></StgValue>
</operation>

<operation id="2044" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1005 %sample_sliding_window_buffer_samples_sample_V_11_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_7_load"/></StgValue>
</operation>

<operation id="2045" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1007 %sample_sliding_window_buffer_samples_sample_V_11_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_6_load"/></StgValue>
</operation>

<operation id="2046" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1009 %sample_sliding_window_buffer_samples_sample_V_11_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_5_load"/></StgValue>
</operation>

<operation id="2047" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1011 %sample_sliding_window_buffer_samples_sample_V_11_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_4_load"/></StgValue>
</operation>

<operation id="2048" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1013 %sample_sliding_window_buffer_samples_sample_V_11_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_3_load"/></StgValue>
</operation>

<operation id="2049" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1015 %sample_sliding_window_buffer_samples_sample_V_11_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_2_load"/></StgValue>
</operation>

<operation id="2050" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1017 %sample_sliding_window_buffer_samples_sample_V_11_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_1_load"/></StgValue>
</operation>

<operation id="2051" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1019 %sample_sliding_window_buffer_samples_sample_V_11_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_11_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_0_load"/></StgValue>
</operation>

<operation id="2052" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1021 %sample_sliding_window_buffer_samples_timestamp_V_10_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_11_load"/></StgValue>
</operation>

<operation id="2053" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1023 %sample_sliding_window_buffer_samples_timestamp_V_10_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_10_load"/></StgValue>
</operation>

<operation id="2054" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1025 %sample_sliding_window_buffer_samples_timestamp_V_10_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_9_load"/></StgValue>
</operation>

<operation id="2055" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1027 %sample_sliding_window_buffer_samples_timestamp_V_10_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_8_load"/></StgValue>
</operation>

<operation id="2056" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1029 %sample_sliding_window_buffer_samples_timestamp_V_10_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_7_load"/></StgValue>
</operation>

<operation id="2057" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1031 %sample_sliding_window_buffer_samples_timestamp_V_10_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_6_load"/></StgValue>
</operation>

<operation id="2058" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1033 %sample_sliding_window_buffer_samples_timestamp_V_10_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_5_load"/></StgValue>
</operation>

<operation id="2059" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1035 %sample_sliding_window_buffer_samples_timestamp_V_10_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_4_load"/></StgValue>
</operation>

<operation id="2060" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1037 %sample_sliding_window_buffer_samples_timestamp_V_10_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_3_load"/></StgValue>
</operation>

<operation id="2061" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1039 %sample_sliding_window_buffer_samples_timestamp_V_10_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_2_load"/></StgValue>
</operation>

<operation id="2062" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1041 %sample_sliding_window_buffer_samples_timestamp_V_10_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_1_load"/></StgValue>
</operation>

<operation id="2063" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:1043 %sample_sliding_window_buffer_samples_timestamp_V_10_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_10_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_0_load"/></StgValue>
</operation>

<operation id="2064" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1045 %sample_sliding_window_buffer_samples_sample_V_10_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_11_load"/></StgValue>
</operation>

<operation id="2065" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1047 %sample_sliding_window_buffer_samples_sample_V_10_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_10_load"/></StgValue>
</operation>

<operation id="2066" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1049 %sample_sliding_window_buffer_samples_sample_V_10_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_9_load"/></StgValue>
</operation>

<operation id="2067" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1051 %sample_sliding_window_buffer_samples_sample_V_10_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_8_load"/></StgValue>
</operation>

<operation id="2068" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1053 %sample_sliding_window_buffer_samples_sample_V_10_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_7_load"/></StgValue>
</operation>

<operation id="2069" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1055 %sample_sliding_window_buffer_samples_sample_V_10_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_6_load"/></StgValue>
</operation>

<operation id="2070" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1057 %sample_sliding_window_buffer_samples_sample_V_10_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_5_load"/></StgValue>
</operation>

<operation id="2071" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1059 %sample_sliding_window_buffer_samples_sample_V_10_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_4_load"/></StgValue>
</operation>

<operation id="2072" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1061 %sample_sliding_window_buffer_samples_sample_V_10_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_3_load"/></StgValue>
</operation>

<operation id="2073" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1063 %sample_sliding_window_buffer_samples_sample_V_10_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_2_load"/></StgValue>
</operation>

<operation id="2074" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1065 %sample_sliding_window_buffer_samples_sample_V_10_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_1_load"/></StgValue>
</operation>

<operation id="2075" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:1067 %sample_sliding_window_buffer_samples_sample_V_10_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_10_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_0_load"/></StgValue>
</operation>

<operation id="2076" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1788 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_0_load, i5 %period_samples_0_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2077" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1789 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_1_load, i5 %period_samples_1_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2078" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1790 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_2_load, i5 %period_samples_2_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2079" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1791 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_3_load, i5 %period_samples_3_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2080" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1792 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_4_load, i5 %period_samples_4_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2081" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1793 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_5_load, i5 %period_samples_5_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2082" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1794 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_6_load, i5 %period_samples_6_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2083" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1795 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_7_load, i5 %period_samples_7_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2084" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1796 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_8_load, i5 %period_samples_8_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2085" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1797 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_9_load, i5 %period_samples_9_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2086" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1798 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_10_load, i5 %period_samples_10_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2087" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1799 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_10_11_load, i5 %period_samples_11_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2088" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1800 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_0_load, i5 %period_samples_0_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2089" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1801 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_1_load, i5 %period_samples_1_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2090" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1802 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_2_load, i5 %period_samples_2_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2091" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1803 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_3_load, i5 %period_samples_3_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2092" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1804 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_4_load, i5 %period_samples_4_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2093" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1805 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_5_load, i5 %period_samples_5_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2094" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1806 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_6_load, i5 %period_samples_6_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2095" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1807 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_7_load, i5 %period_samples_7_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2096" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1808 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_8_load, i5 %period_samples_8_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2097" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1809 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_9_load, i5 %period_samples_9_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2098" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1810 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_10_load, i5 %period_samples_10_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2099" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1811 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_10_11_load, i5 %period_samples_11_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2100" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1812 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_0_load, i5 %period_samples_0_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2101" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1813 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_1_load, i5 %period_samples_1_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2102" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1814 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_2_load, i5 %period_samples_2_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2103" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1815 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_3_load, i5 %period_samples_3_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2104" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1816 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_4_load, i5 %period_samples_4_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2105" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1817 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_5_load, i5 %period_samples_5_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2106" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1818 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_6_load, i5 %period_samples_6_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2107" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1819 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_7_load, i5 %period_samples_7_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2108" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1820 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_8_load, i5 %period_samples_8_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2109" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1821 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_9_load, i5 %period_samples_9_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2110" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1822 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_10_load, i5 %period_samples_10_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2111" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1823 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_11_11_load, i5 %period_samples_11_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2112" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1824 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_0_load, i5 %period_samples_0_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2113" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1825 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_1_load, i5 %period_samples_1_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2114" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1826 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_2_load, i5 %period_samples_2_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2115" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1827 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_3_load, i5 %period_samples_3_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2116" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1828 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_4_load, i5 %period_samples_4_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2117" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1829 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_5_load, i5 %period_samples_5_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2118" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1830 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_6_load, i5 %period_samples_6_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2119" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1831 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_7_load, i5 %period_samples_7_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2120" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1832 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_8_load, i5 %period_samples_8_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2121" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1833 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_9_load, i5 %period_samples_9_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2122" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1834 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_10_load, i5 %period_samples_10_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2123" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1835 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_11_11_load, i5 %period_samples_11_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="2124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:780 %sample_sliding_window_buffer_samples_timestamp_V_15_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_11_addr"/></StgValue>
</operation>

<operation id="2125" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:781 %sample_sliding_window_buffer_samples_timestamp_V_15_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_11_load"/></StgValue>
</operation>

<operation id="2126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:782 %sample_sliding_window_buffer_samples_timestamp_V_15_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_10_addr"/></StgValue>
</operation>

<operation id="2127" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:783 %sample_sliding_window_buffer_samples_timestamp_V_15_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_10_load"/></StgValue>
</operation>

<operation id="2128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:784 %sample_sliding_window_buffer_samples_timestamp_V_15_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_9_addr"/></StgValue>
</operation>

<operation id="2129" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:785 %sample_sliding_window_buffer_samples_timestamp_V_15_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_9_load"/></StgValue>
</operation>

<operation id="2130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:786 %sample_sliding_window_buffer_samples_timestamp_V_15_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_8_addr"/></StgValue>
</operation>

<operation id="2131" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:787 %sample_sliding_window_buffer_samples_timestamp_V_15_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_8_load"/></StgValue>
</operation>

<operation id="2132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:788 %sample_sliding_window_buffer_samples_timestamp_V_15_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_7_addr"/></StgValue>
</operation>

<operation id="2133" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:789 %sample_sliding_window_buffer_samples_timestamp_V_15_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_7_load"/></StgValue>
</operation>

<operation id="2134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:790 %sample_sliding_window_buffer_samples_timestamp_V_15_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_6_addr"/></StgValue>
</operation>

<operation id="2135" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:791 %sample_sliding_window_buffer_samples_timestamp_V_15_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_6_load"/></StgValue>
</operation>

<operation id="2136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:792 %sample_sliding_window_buffer_samples_timestamp_V_15_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_5_addr"/></StgValue>
</operation>

<operation id="2137" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:793 %sample_sliding_window_buffer_samples_timestamp_V_15_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_5_load"/></StgValue>
</operation>

<operation id="2138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:794 %sample_sliding_window_buffer_samples_timestamp_V_15_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_4_addr"/></StgValue>
</operation>

<operation id="2139" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:795 %sample_sliding_window_buffer_samples_timestamp_V_15_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_4_load"/></StgValue>
</operation>

<operation id="2140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:796 %sample_sliding_window_buffer_samples_timestamp_V_15_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_3_addr"/></StgValue>
</operation>

<operation id="2141" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:797 %sample_sliding_window_buffer_samples_timestamp_V_15_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_3_load"/></StgValue>
</operation>

<operation id="2142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:798 %sample_sliding_window_buffer_samples_timestamp_V_15_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_2_addr"/></StgValue>
</operation>

<operation id="2143" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:799 %sample_sliding_window_buffer_samples_timestamp_V_15_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_2_load"/></StgValue>
</operation>

<operation id="2144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:800 %sample_sliding_window_buffer_samples_timestamp_V_15_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_1_addr"/></StgValue>
</operation>

<operation id="2145" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:801 %sample_sliding_window_buffer_samples_timestamp_V_15_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_1_load"/></StgValue>
</operation>

<operation id="2146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:802 %sample_sliding_window_buffer_samples_timestamp_V_15_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_0_addr"/></StgValue>
</operation>

<operation id="2147" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:803 %sample_sliding_window_buffer_samples_timestamp_V_15_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_0_load"/></StgValue>
</operation>

<operation id="2148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:804 %sample_sliding_window_buffer_samples_sample_V_15_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_11_addr"/></StgValue>
</operation>

<operation id="2149" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:805 %sample_sliding_window_buffer_samples_sample_V_15_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_11_load"/></StgValue>
</operation>

<operation id="2150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:806 %sample_sliding_window_buffer_samples_sample_V_15_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_10_addr"/></StgValue>
</operation>

<operation id="2151" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:807 %sample_sliding_window_buffer_samples_sample_V_15_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_10_load"/></StgValue>
</operation>

<operation id="2152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:808 %sample_sliding_window_buffer_samples_sample_V_15_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_9_addr"/></StgValue>
</operation>

<operation id="2153" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:809 %sample_sliding_window_buffer_samples_sample_V_15_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_9_load"/></StgValue>
</operation>

<operation id="2154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:810 %sample_sliding_window_buffer_samples_sample_V_15_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_8_addr"/></StgValue>
</operation>

<operation id="2155" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:811 %sample_sliding_window_buffer_samples_sample_V_15_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_8_load"/></StgValue>
</operation>

<operation id="2156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:812 %sample_sliding_window_buffer_samples_sample_V_15_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_7_addr"/></StgValue>
</operation>

<operation id="2157" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:813 %sample_sliding_window_buffer_samples_sample_V_15_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_7_load"/></StgValue>
</operation>

<operation id="2158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:814 %sample_sliding_window_buffer_samples_sample_V_15_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_6_addr"/></StgValue>
</operation>

<operation id="2159" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:815 %sample_sliding_window_buffer_samples_sample_V_15_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_6_load"/></StgValue>
</operation>

<operation id="2160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:816 %sample_sliding_window_buffer_samples_sample_V_15_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_5_addr"/></StgValue>
</operation>

<operation id="2161" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:817 %sample_sliding_window_buffer_samples_sample_V_15_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_5_load"/></StgValue>
</operation>

<operation id="2162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:818 %sample_sliding_window_buffer_samples_sample_V_15_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_4_addr"/></StgValue>
</operation>

<operation id="2163" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:819 %sample_sliding_window_buffer_samples_sample_V_15_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_4_load"/></StgValue>
</operation>

<operation id="2164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:820 %sample_sliding_window_buffer_samples_sample_V_15_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_3_addr"/></StgValue>
</operation>

<operation id="2165" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:821 %sample_sliding_window_buffer_samples_sample_V_15_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_3_load"/></StgValue>
</operation>

<operation id="2166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:822 %sample_sliding_window_buffer_samples_sample_V_15_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_2_addr"/></StgValue>
</operation>

<operation id="2167" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:823 %sample_sliding_window_buffer_samples_sample_V_15_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_2_load"/></StgValue>
</operation>

<operation id="2168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:824 %sample_sliding_window_buffer_samples_sample_V_15_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_1_addr"/></StgValue>
</operation>

<operation id="2169" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:825 %sample_sliding_window_buffer_samples_sample_V_15_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_1_load"/></StgValue>
</operation>

<operation id="2170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:826 %sample_sliding_window_buffer_samples_sample_V_15_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_0_addr"/></StgValue>
</operation>

<operation id="2171" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:827 %sample_sliding_window_buffer_samples_sample_V_15_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_0_load"/></StgValue>
</operation>

<operation id="2172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:828 %sample_sliding_window_buffer_samples_timestamp_V_14_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_11_addr"/></StgValue>
</operation>

<operation id="2173" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:829 %sample_sliding_window_buffer_samples_timestamp_V_14_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_11_load"/></StgValue>
</operation>

<operation id="2174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:830 %sample_sliding_window_buffer_samples_timestamp_V_14_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_10_addr"/></StgValue>
</operation>

<operation id="2175" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:831 %sample_sliding_window_buffer_samples_timestamp_V_14_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_10_load"/></StgValue>
</operation>

<operation id="2176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:832 %sample_sliding_window_buffer_samples_timestamp_V_14_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_9_addr"/></StgValue>
</operation>

<operation id="2177" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:833 %sample_sliding_window_buffer_samples_timestamp_V_14_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_9_load"/></StgValue>
</operation>

<operation id="2178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:834 %sample_sliding_window_buffer_samples_timestamp_V_14_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_8_addr"/></StgValue>
</operation>

<operation id="2179" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:835 %sample_sliding_window_buffer_samples_timestamp_V_14_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_8_load"/></StgValue>
</operation>

<operation id="2180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:836 %sample_sliding_window_buffer_samples_timestamp_V_14_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_7_addr"/></StgValue>
</operation>

<operation id="2181" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:837 %sample_sliding_window_buffer_samples_timestamp_V_14_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_7_load"/></StgValue>
</operation>

<operation id="2182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:838 %sample_sliding_window_buffer_samples_timestamp_V_14_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_6_addr"/></StgValue>
</operation>

<operation id="2183" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:839 %sample_sliding_window_buffer_samples_timestamp_V_14_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_6_load"/></StgValue>
</operation>

<operation id="2184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:840 %sample_sliding_window_buffer_samples_timestamp_V_14_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_5_addr"/></StgValue>
</operation>

<operation id="2185" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:841 %sample_sliding_window_buffer_samples_timestamp_V_14_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_5_load"/></StgValue>
</operation>

<operation id="2186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:842 %sample_sliding_window_buffer_samples_timestamp_V_14_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_4_addr"/></StgValue>
</operation>

<operation id="2187" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:843 %sample_sliding_window_buffer_samples_timestamp_V_14_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_4_load"/></StgValue>
</operation>

<operation id="2188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:844 %sample_sliding_window_buffer_samples_timestamp_V_14_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_3_addr"/></StgValue>
</operation>

<operation id="2189" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:845 %sample_sliding_window_buffer_samples_timestamp_V_14_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_3_load"/></StgValue>
</operation>

<operation id="2190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:846 %sample_sliding_window_buffer_samples_timestamp_V_14_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_2_addr"/></StgValue>
</operation>

<operation id="2191" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:847 %sample_sliding_window_buffer_samples_timestamp_V_14_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_2_load"/></StgValue>
</operation>

<operation id="2192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:848 %sample_sliding_window_buffer_samples_timestamp_V_14_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_1_addr"/></StgValue>
</operation>

<operation id="2193" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:849 %sample_sliding_window_buffer_samples_timestamp_V_14_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_1_load"/></StgValue>
</operation>

<operation id="2194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:850 %sample_sliding_window_buffer_samples_timestamp_V_14_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_0_addr"/></StgValue>
</operation>

<operation id="2195" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:851 %sample_sliding_window_buffer_samples_timestamp_V_14_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_0_load"/></StgValue>
</operation>

<operation id="2196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:852 %sample_sliding_window_buffer_samples_sample_V_14_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_11_addr"/></StgValue>
</operation>

<operation id="2197" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:853 %sample_sliding_window_buffer_samples_sample_V_14_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_11_load"/></StgValue>
</operation>

<operation id="2198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:854 %sample_sliding_window_buffer_samples_sample_V_14_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_10_addr"/></StgValue>
</operation>

<operation id="2199" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:855 %sample_sliding_window_buffer_samples_sample_V_14_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_10_load"/></StgValue>
</operation>

<operation id="2200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:856 %sample_sliding_window_buffer_samples_sample_V_14_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_9_addr"/></StgValue>
</operation>

<operation id="2201" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:857 %sample_sliding_window_buffer_samples_sample_V_14_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_9_load"/></StgValue>
</operation>

<operation id="2202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:858 %sample_sliding_window_buffer_samples_sample_V_14_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_8_addr"/></StgValue>
</operation>

<operation id="2203" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:859 %sample_sliding_window_buffer_samples_sample_V_14_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_8_load"/></StgValue>
</operation>

<operation id="2204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:860 %sample_sliding_window_buffer_samples_sample_V_14_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_7_addr"/></StgValue>
</operation>

<operation id="2205" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:861 %sample_sliding_window_buffer_samples_sample_V_14_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_7_load"/></StgValue>
</operation>

<operation id="2206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:862 %sample_sliding_window_buffer_samples_sample_V_14_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_6_addr"/></StgValue>
</operation>

<operation id="2207" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:863 %sample_sliding_window_buffer_samples_sample_V_14_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_6_load"/></StgValue>
</operation>

<operation id="2208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:864 %sample_sliding_window_buffer_samples_sample_V_14_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_5_addr"/></StgValue>
</operation>

<operation id="2209" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:865 %sample_sliding_window_buffer_samples_sample_V_14_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_5_load"/></StgValue>
</operation>

<operation id="2210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:866 %sample_sliding_window_buffer_samples_sample_V_14_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_4_addr"/></StgValue>
</operation>

<operation id="2211" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:867 %sample_sliding_window_buffer_samples_sample_V_14_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_4_load"/></StgValue>
</operation>

<operation id="2212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:868 %sample_sliding_window_buffer_samples_sample_V_14_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_3_addr"/></StgValue>
</operation>

<operation id="2213" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:869 %sample_sliding_window_buffer_samples_sample_V_14_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_3_load"/></StgValue>
</operation>

<operation id="2214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:870 %sample_sliding_window_buffer_samples_sample_V_14_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_2_addr"/></StgValue>
</operation>

<operation id="2215" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:871 %sample_sliding_window_buffer_samples_sample_V_14_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_2_load"/></StgValue>
</operation>

<operation id="2216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:872 %sample_sliding_window_buffer_samples_sample_V_14_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_1_addr"/></StgValue>
</operation>

<operation id="2217" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:873 %sample_sliding_window_buffer_samples_sample_V_14_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_1_load"/></StgValue>
</operation>

<operation id="2218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:874 %sample_sliding_window_buffer_samples_sample_V_14_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_0_addr"/></StgValue>
</operation>

<operation id="2219" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:875 %sample_sliding_window_buffer_samples_sample_V_14_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_0_load"/></StgValue>
</operation>

<operation id="2220" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:877 %sample_sliding_window_buffer_samples_timestamp_V_13_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_11_load"/></StgValue>
</operation>

<operation id="2221" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:879 %sample_sliding_window_buffer_samples_timestamp_V_13_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_10_load"/></StgValue>
</operation>

<operation id="2222" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:881 %sample_sliding_window_buffer_samples_timestamp_V_13_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_9_load"/></StgValue>
</operation>

<operation id="2223" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:883 %sample_sliding_window_buffer_samples_timestamp_V_13_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_8_load"/></StgValue>
</operation>

<operation id="2224" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:885 %sample_sliding_window_buffer_samples_timestamp_V_13_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_7_load"/></StgValue>
</operation>

<operation id="2225" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:887 %sample_sliding_window_buffer_samples_timestamp_V_13_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_6_load"/></StgValue>
</operation>

<operation id="2226" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:889 %sample_sliding_window_buffer_samples_timestamp_V_13_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_5_load"/></StgValue>
</operation>

<operation id="2227" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:891 %sample_sliding_window_buffer_samples_timestamp_V_13_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_4_load"/></StgValue>
</operation>

<operation id="2228" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:893 %sample_sliding_window_buffer_samples_timestamp_V_13_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_3_load"/></StgValue>
</operation>

<operation id="2229" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:895 %sample_sliding_window_buffer_samples_timestamp_V_13_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_2_load"/></StgValue>
</operation>

<operation id="2230" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:897 %sample_sliding_window_buffer_samples_timestamp_V_13_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_1_load"/></StgValue>
</operation>

<operation id="2231" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:899 %sample_sliding_window_buffer_samples_timestamp_V_13_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_13_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_0_load"/></StgValue>
</operation>

<operation id="2232" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:901 %sample_sliding_window_buffer_samples_sample_V_13_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_11_load"/></StgValue>
</operation>

<operation id="2233" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:903 %sample_sliding_window_buffer_samples_sample_V_13_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_10_load"/></StgValue>
</operation>

<operation id="2234" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:905 %sample_sliding_window_buffer_samples_sample_V_13_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_9_load"/></StgValue>
</operation>

<operation id="2235" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:907 %sample_sliding_window_buffer_samples_sample_V_13_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_8_load"/></StgValue>
</operation>

<operation id="2236" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:909 %sample_sliding_window_buffer_samples_sample_V_13_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_7_load"/></StgValue>
</operation>

<operation id="2237" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:911 %sample_sliding_window_buffer_samples_sample_V_13_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_6_load"/></StgValue>
</operation>

<operation id="2238" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:913 %sample_sliding_window_buffer_samples_sample_V_13_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_5_load"/></StgValue>
</operation>

<operation id="2239" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:915 %sample_sliding_window_buffer_samples_sample_V_13_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_4_load"/></StgValue>
</operation>

<operation id="2240" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:917 %sample_sliding_window_buffer_samples_sample_V_13_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_3_load"/></StgValue>
</operation>

<operation id="2241" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:919 %sample_sliding_window_buffer_samples_sample_V_13_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_2_load"/></StgValue>
</operation>

<operation id="2242" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:921 %sample_sliding_window_buffer_samples_sample_V_13_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_1_load"/></StgValue>
</operation>

<operation id="2243" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:923 %sample_sliding_window_buffer_samples_sample_V_13_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_13_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_0_load"/></StgValue>
</operation>

<operation id="2244" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:925 %sample_sliding_window_buffer_samples_timestamp_V_12_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_11_load"/></StgValue>
</operation>

<operation id="2245" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:927 %sample_sliding_window_buffer_samples_timestamp_V_12_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_10_load"/></StgValue>
</operation>

<operation id="2246" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:929 %sample_sliding_window_buffer_samples_timestamp_V_12_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_9_load"/></StgValue>
</operation>

<operation id="2247" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:931 %sample_sliding_window_buffer_samples_timestamp_V_12_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_8_load"/></StgValue>
</operation>

<operation id="2248" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:933 %sample_sliding_window_buffer_samples_timestamp_V_12_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_7_load"/></StgValue>
</operation>

<operation id="2249" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:935 %sample_sliding_window_buffer_samples_timestamp_V_12_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_6_load"/></StgValue>
</operation>

<operation id="2250" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:937 %sample_sliding_window_buffer_samples_timestamp_V_12_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_5_load"/></StgValue>
</operation>

<operation id="2251" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:939 %sample_sliding_window_buffer_samples_timestamp_V_12_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_4_load"/></StgValue>
</operation>

<operation id="2252" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:941 %sample_sliding_window_buffer_samples_timestamp_V_12_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_3_load"/></StgValue>
</operation>

<operation id="2253" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:943 %sample_sliding_window_buffer_samples_timestamp_V_12_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_2_load"/></StgValue>
</operation>

<operation id="2254" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:945 %sample_sliding_window_buffer_samples_timestamp_V_12_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_1_load"/></StgValue>
</operation>

<operation id="2255" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:947 %sample_sliding_window_buffer_samples_timestamp_V_12_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_12_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_0_load"/></StgValue>
</operation>

<operation id="2256" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:949 %sample_sliding_window_buffer_samples_sample_V_12_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_11_load"/></StgValue>
</operation>

<operation id="2257" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:951 %sample_sliding_window_buffer_samples_sample_V_12_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_10_load"/></StgValue>
</operation>

<operation id="2258" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:953 %sample_sliding_window_buffer_samples_sample_V_12_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_9_load"/></StgValue>
</operation>

<operation id="2259" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:955 %sample_sliding_window_buffer_samples_sample_V_12_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_8_load"/></StgValue>
</operation>

<operation id="2260" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:957 %sample_sliding_window_buffer_samples_sample_V_12_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_7_load"/></StgValue>
</operation>

<operation id="2261" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:959 %sample_sliding_window_buffer_samples_sample_V_12_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_6_load"/></StgValue>
</operation>

<operation id="2262" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:961 %sample_sliding_window_buffer_samples_sample_V_12_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_5_load"/></StgValue>
</operation>

<operation id="2263" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:963 %sample_sliding_window_buffer_samples_sample_V_12_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_4_load"/></StgValue>
</operation>

<operation id="2264" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:965 %sample_sliding_window_buffer_samples_sample_V_12_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_3_load"/></StgValue>
</operation>

<operation id="2265" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:967 %sample_sliding_window_buffer_samples_sample_V_12_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_2_load"/></StgValue>
</operation>

<operation id="2266" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:969 %sample_sliding_window_buffer_samples_sample_V_12_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_1_load"/></StgValue>
</operation>

<operation id="2267" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:971 %sample_sliding_window_buffer_samples_sample_V_12_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_12_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_0_load"/></StgValue>
</operation>

<operation id="2268" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1836 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_0_load, i5 %period_samples_0_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2269" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1837 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_1_load, i5 %period_samples_1_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2270" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1838 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_2_load, i5 %period_samples_2_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2271" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1839 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_3_load, i5 %period_samples_3_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2272" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1840 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_4_load, i5 %period_samples_4_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2273" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1841 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_5_load, i5 %period_samples_5_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2274" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1842 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_6_load, i5 %period_samples_6_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2275" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1843 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_7_load, i5 %period_samples_7_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2276" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1844 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_8_load, i5 %period_samples_8_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2277" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1845 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_9_load, i5 %period_samples_9_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2278" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1846 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_10_load, i5 %period_samples_10_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2279" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1847 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_12_11_load, i5 %period_samples_11_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2280" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1848 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_0_load, i5 %period_samples_0_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2281" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1849 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_1_load, i5 %period_samples_1_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2282" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1850 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_2_load, i5 %period_samples_2_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2283" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1851 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_3_load, i5 %period_samples_3_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2284" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1852 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_4_load, i5 %period_samples_4_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2285" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1853 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_5_load, i5 %period_samples_5_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2286" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1854 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_6_load, i5 %period_samples_6_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2287" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1855 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_7_load, i5 %period_samples_7_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2288" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1856 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_8_load, i5 %period_samples_8_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2289" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1857 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_9_load, i5 %period_samples_9_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2290" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1858 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_10_load, i5 %period_samples_10_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2291" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1859 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_12_11_load, i5 %period_samples_11_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2292" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1860 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_0_load, i5 %period_samples_0_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2293" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1861 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_1_load, i5 %period_samples_1_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2294" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1862 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_2_load, i5 %period_samples_2_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2295" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1863 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_3_load, i5 %period_samples_3_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2296" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1864 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_4_load, i5 %period_samples_4_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2297" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1865 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_5_load, i5 %period_samples_5_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2298" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1866 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_6_load, i5 %period_samples_6_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2299" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1867 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_7_load, i5 %period_samples_7_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2300" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1868 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_8_load, i5 %period_samples_8_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2301" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1869 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_9_load, i5 %period_samples_9_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2302" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1870 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_10_load, i5 %period_samples_10_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2303" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1871 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_13_11_load, i5 %period_samples_11_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2304" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1872 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_0_load, i5 %period_samples_0_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2305" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1873 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_1_load, i5 %period_samples_1_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2306" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1874 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_2_load, i5 %period_samples_2_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2307" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1875 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_3_load, i5 %period_samples_3_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2308" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1876 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_4_load, i5 %period_samples_4_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2309" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1877 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_5_load, i5 %period_samples_5_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2310" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1878 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_6_load, i5 %period_samples_6_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2311" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1879 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_7_load, i5 %period_samples_7_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2312" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1880 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_8_load, i5 %period_samples_8_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2313" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1881 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_9_load, i5 %period_samples_9_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2314" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1882 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_10_load, i5 %period_samples_10_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2315" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1883 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_13_11_load, i5 %period_samples_11_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="2316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:684 %sample_sliding_window_buffer_samples_timestamp_V_17_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_11_addr"/></StgValue>
</operation>

<operation id="2317" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:685 %sample_sliding_window_buffer_samples_timestamp_V_17_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_11_load"/></StgValue>
</operation>

<operation id="2318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:686 %sample_sliding_window_buffer_samples_timestamp_V_17_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_10_addr"/></StgValue>
</operation>

<operation id="2319" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:687 %sample_sliding_window_buffer_samples_timestamp_V_17_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_10_load"/></StgValue>
</operation>

<operation id="2320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:688 %sample_sliding_window_buffer_samples_timestamp_V_17_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_9_addr"/></StgValue>
</operation>

<operation id="2321" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:689 %sample_sliding_window_buffer_samples_timestamp_V_17_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_9_load"/></StgValue>
</operation>

<operation id="2322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:690 %sample_sliding_window_buffer_samples_timestamp_V_17_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_8_addr"/></StgValue>
</operation>

<operation id="2323" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:691 %sample_sliding_window_buffer_samples_timestamp_V_17_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_8_load"/></StgValue>
</operation>

<operation id="2324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:692 %sample_sliding_window_buffer_samples_timestamp_V_17_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_7_addr"/></StgValue>
</operation>

<operation id="2325" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:693 %sample_sliding_window_buffer_samples_timestamp_V_17_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_7_load"/></StgValue>
</operation>

<operation id="2326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:694 %sample_sliding_window_buffer_samples_timestamp_V_17_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_6_addr"/></StgValue>
</operation>

<operation id="2327" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:695 %sample_sliding_window_buffer_samples_timestamp_V_17_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_6_load"/></StgValue>
</operation>

<operation id="2328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:696 %sample_sliding_window_buffer_samples_timestamp_V_17_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_5_addr"/></StgValue>
</operation>

<operation id="2329" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:697 %sample_sliding_window_buffer_samples_timestamp_V_17_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_5_load"/></StgValue>
</operation>

<operation id="2330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:698 %sample_sliding_window_buffer_samples_timestamp_V_17_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_4_addr"/></StgValue>
</operation>

<operation id="2331" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:699 %sample_sliding_window_buffer_samples_timestamp_V_17_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_4_load"/></StgValue>
</operation>

<operation id="2332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:700 %sample_sliding_window_buffer_samples_timestamp_V_17_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_3_addr"/></StgValue>
</operation>

<operation id="2333" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:701 %sample_sliding_window_buffer_samples_timestamp_V_17_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_3_load"/></StgValue>
</operation>

<operation id="2334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:702 %sample_sliding_window_buffer_samples_timestamp_V_17_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_2_addr"/></StgValue>
</operation>

<operation id="2335" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:703 %sample_sliding_window_buffer_samples_timestamp_V_17_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_2_load"/></StgValue>
</operation>

<operation id="2336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:704 %sample_sliding_window_buffer_samples_timestamp_V_17_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_1_addr"/></StgValue>
</operation>

<operation id="2337" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:705 %sample_sliding_window_buffer_samples_timestamp_V_17_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_1_load"/></StgValue>
</operation>

<operation id="2338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:706 %sample_sliding_window_buffer_samples_timestamp_V_17_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_0_addr"/></StgValue>
</operation>

<operation id="2339" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:707 %sample_sliding_window_buffer_samples_timestamp_V_17_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_0_load"/></StgValue>
</operation>

<operation id="2340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:708 %sample_sliding_window_buffer_samples_sample_V_17_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_11_addr"/></StgValue>
</operation>

<operation id="2341" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:709 %sample_sliding_window_buffer_samples_sample_V_17_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_11_load"/></StgValue>
</operation>

<operation id="2342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:710 %sample_sliding_window_buffer_samples_sample_V_17_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_10_addr"/></StgValue>
</operation>

<operation id="2343" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:711 %sample_sliding_window_buffer_samples_sample_V_17_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_10_load"/></StgValue>
</operation>

<operation id="2344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:712 %sample_sliding_window_buffer_samples_sample_V_17_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_9_addr"/></StgValue>
</operation>

<operation id="2345" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:713 %sample_sliding_window_buffer_samples_sample_V_17_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_9_load"/></StgValue>
</operation>

<operation id="2346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:714 %sample_sliding_window_buffer_samples_sample_V_17_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_8_addr"/></StgValue>
</operation>

<operation id="2347" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:715 %sample_sliding_window_buffer_samples_sample_V_17_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_8_load"/></StgValue>
</operation>

<operation id="2348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:716 %sample_sliding_window_buffer_samples_sample_V_17_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_7_addr"/></StgValue>
</operation>

<operation id="2349" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:717 %sample_sliding_window_buffer_samples_sample_V_17_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_7_load"/></StgValue>
</operation>

<operation id="2350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:718 %sample_sliding_window_buffer_samples_sample_V_17_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_6_addr"/></StgValue>
</operation>

<operation id="2351" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:719 %sample_sliding_window_buffer_samples_sample_V_17_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_6_load"/></StgValue>
</operation>

<operation id="2352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:720 %sample_sliding_window_buffer_samples_sample_V_17_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_5_addr"/></StgValue>
</operation>

<operation id="2353" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:721 %sample_sliding_window_buffer_samples_sample_V_17_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_5_load"/></StgValue>
</operation>

<operation id="2354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:722 %sample_sliding_window_buffer_samples_sample_V_17_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_4_addr"/></StgValue>
</operation>

<operation id="2355" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:723 %sample_sliding_window_buffer_samples_sample_V_17_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_4_load"/></StgValue>
</operation>

<operation id="2356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:724 %sample_sliding_window_buffer_samples_sample_V_17_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_3_addr"/></StgValue>
</operation>

<operation id="2357" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:725 %sample_sliding_window_buffer_samples_sample_V_17_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_3_load"/></StgValue>
</operation>

<operation id="2358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:726 %sample_sliding_window_buffer_samples_sample_V_17_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_2_addr"/></StgValue>
</operation>

<operation id="2359" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:727 %sample_sliding_window_buffer_samples_sample_V_17_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_2_load"/></StgValue>
</operation>

<operation id="2360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:728 %sample_sliding_window_buffer_samples_sample_V_17_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_1_addr"/></StgValue>
</operation>

<operation id="2361" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:729 %sample_sliding_window_buffer_samples_sample_V_17_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_1_load"/></StgValue>
</operation>

<operation id="2362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:730 %sample_sliding_window_buffer_samples_sample_V_17_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_0_addr"/></StgValue>
</operation>

<operation id="2363" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:731 %sample_sliding_window_buffer_samples_sample_V_17_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_0_load"/></StgValue>
</operation>

<operation id="2364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:732 %sample_sliding_window_buffer_samples_timestamp_V_16_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_11_addr"/></StgValue>
</operation>

<operation id="2365" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:733 %sample_sliding_window_buffer_samples_timestamp_V_16_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_11_load"/></StgValue>
</operation>

<operation id="2366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:734 %sample_sliding_window_buffer_samples_timestamp_V_16_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_10_addr"/></StgValue>
</operation>

<operation id="2367" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:735 %sample_sliding_window_buffer_samples_timestamp_V_16_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_10_load"/></StgValue>
</operation>

<operation id="2368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:736 %sample_sliding_window_buffer_samples_timestamp_V_16_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_9_addr"/></StgValue>
</operation>

<operation id="2369" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:737 %sample_sliding_window_buffer_samples_timestamp_V_16_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_9_load"/></StgValue>
</operation>

<operation id="2370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:738 %sample_sliding_window_buffer_samples_timestamp_V_16_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_8_addr"/></StgValue>
</operation>

<operation id="2371" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:739 %sample_sliding_window_buffer_samples_timestamp_V_16_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_8_load"/></StgValue>
</operation>

<operation id="2372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:740 %sample_sliding_window_buffer_samples_timestamp_V_16_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_7_addr"/></StgValue>
</operation>

<operation id="2373" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:741 %sample_sliding_window_buffer_samples_timestamp_V_16_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_7_load"/></StgValue>
</operation>

<operation id="2374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:742 %sample_sliding_window_buffer_samples_timestamp_V_16_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_6_addr"/></StgValue>
</operation>

<operation id="2375" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:743 %sample_sliding_window_buffer_samples_timestamp_V_16_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_6_load"/></StgValue>
</operation>

<operation id="2376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:744 %sample_sliding_window_buffer_samples_timestamp_V_16_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_5_addr"/></StgValue>
</operation>

<operation id="2377" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:745 %sample_sliding_window_buffer_samples_timestamp_V_16_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_5_load"/></StgValue>
</operation>

<operation id="2378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:746 %sample_sliding_window_buffer_samples_timestamp_V_16_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_4_addr"/></StgValue>
</operation>

<operation id="2379" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:747 %sample_sliding_window_buffer_samples_timestamp_V_16_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_4_load"/></StgValue>
</operation>

<operation id="2380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:748 %sample_sliding_window_buffer_samples_timestamp_V_16_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_3_addr"/></StgValue>
</operation>

<operation id="2381" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:749 %sample_sliding_window_buffer_samples_timestamp_V_16_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_3_load"/></StgValue>
</operation>

<operation id="2382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:750 %sample_sliding_window_buffer_samples_timestamp_V_16_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_2_addr"/></StgValue>
</operation>

<operation id="2383" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:751 %sample_sliding_window_buffer_samples_timestamp_V_16_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_2_load"/></StgValue>
</operation>

<operation id="2384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:752 %sample_sliding_window_buffer_samples_timestamp_V_16_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_1_addr"/></StgValue>
</operation>

<operation id="2385" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:753 %sample_sliding_window_buffer_samples_timestamp_V_16_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_1_load"/></StgValue>
</operation>

<operation id="2386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:754 %sample_sliding_window_buffer_samples_timestamp_V_16_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_0_addr"/></StgValue>
</operation>

<operation id="2387" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:755 %sample_sliding_window_buffer_samples_timestamp_V_16_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_0_load"/></StgValue>
</operation>

<operation id="2388" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:756 %sample_sliding_window_buffer_samples_sample_V_16_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_11_addr"/></StgValue>
</operation>

<operation id="2389" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:757 %sample_sliding_window_buffer_samples_sample_V_16_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_11_load"/></StgValue>
</operation>

<operation id="2390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:758 %sample_sliding_window_buffer_samples_sample_V_16_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_10_addr"/></StgValue>
</operation>

<operation id="2391" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:759 %sample_sliding_window_buffer_samples_sample_V_16_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_10_load"/></StgValue>
</operation>

<operation id="2392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:760 %sample_sliding_window_buffer_samples_sample_V_16_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_9_addr"/></StgValue>
</operation>

<operation id="2393" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:761 %sample_sliding_window_buffer_samples_sample_V_16_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_9_load"/></StgValue>
</operation>

<operation id="2394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:762 %sample_sliding_window_buffer_samples_sample_V_16_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_8_addr"/></StgValue>
</operation>

<operation id="2395" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:763 %sample_sliding_window_buffer_samples_sample_V_16_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_8_load"/></StgValue>
</operation>

<operation id="2396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:764 %sample_sliding_window_buffer_samples_sample_V_16_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_7_addr"/></StgValue>
</operation>

<operation id="2397" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:765 %sample_sliding_window_buffer_samples_sample_V_16_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_7_load"/></StgValue>
</operation>

<operation id="2398" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:766 %sample_sliding_window_buffer_samples_sample_V_16_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_6_addr"/></StgValue>
</operation>

<operation id="2399" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:767 %sample_sliding_window_buffer_samples_sample_V_16_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_6_load"/></StgValue>
</operation>

<operation id="2400" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:768 %sample_sliding_window_buffer_samples_sample_V_16_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_5_addr"/></StgValue>
</operation>

<operation id="2401" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:769 %sample_sliding_window_buffer_samples_sample_V_16_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_5_load"/></StgValue>
</operation>

<operation id="2402" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:770 %sample_sliding_window_buffer_samples_sample_V_16_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_4_addr"/></StgValue>
</operation>

<operation id="2403" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:771 %sample_sliding_window_buffer_samples_sample_V_16_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_4_load"/></StgValue>
</operation>

<operation id="2404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:772 %sample_sliding_window_buffer_samples_sample_V_16_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_3_addr"/></StgValue>
</operation>

<operation id="2405" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:773 %sample_sliding_window_buffer_samples_sample_V_16_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_3_load"/></StgValue>
</operation>

<operation id="2406" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:774 %sample_sliding_window_buffer_samples_sample_V_16_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_2_addr"/></StgValue>
</operation>

<operation id="2407" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:775 %sample_sliding_window_buffer_samples_sample_V_16_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_2_load"/></StgValue>
</operation>

<operation id="2408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:776 %sample_sliding_window_buffer_samples_sample_V_16_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_1_addr"/></StgValue>
</operation>

<operation id="2409" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:777 %sample_sliding_window_buffer_samples_sample_V_16_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_1_load"/></StgValue>
</operation>

<operation id="2410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:778 %sample_sliding_window_buffer_samples_sample_V_16_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_0_addr"/></StgValue>
</operation>

<operation id="2411" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:779 %sample_sliding_window_buffer_samples_sample_V_16_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_0_load"/></StgValue>
</operation>

<operation id="2412" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:781 %sample_sliding_window_buffer_samples_timestamp_V_15_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_11_load"/></StgValue>
</operation>

<operation id="2413" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:783 %sample_sliding_window_buffer_samples_timestamp_V_15_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_10_load"/></StgValue>
</operation>

<operation id="2414" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:785 %sample_sliding_window_buffer_samples_timestamp_V_15_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_9_load"/></StgValue>
</operation>

<operation id="2415" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:787 %sample_sliding_window_buffer_samples_timestamp_V_15_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_8_load"/></StgValue>
</operation>

<operation id="2416" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:789 %sample_sliding_window_buffer_samples_timestamp_V_15_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_7_load"/></StgValue>
</operation>

<operation id="2417" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:791 %sample_sliding_window_buffer_samples_timestamp_V_15_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_6_load"/></StgValue>
</operation>

<operation id="2418" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:793 %sample_sliding_window_buffer_samples_timestamp_V_15_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_5_load"/></StgValue>
</operation>

<operation id="2419" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:795 %sample_sliding_window_buffer_samples_timestamp_V_15_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_4_load"/></StgValue>
</operation>

<operation id="2420" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:797 %sample_sliding_window_buffer_samples_timestamp_V_15_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_3_load"/></StgValue>
</operation>

<operation id="2421" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:799 %sample_sliding_window_buffer_samples_timestamp_V_15_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_2_load"/></StgValue>
</operation>

<operation id="2422" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:801 %sample_sliding_window_buffer_samples_timestamp_V_15_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_1_load"/></StgValue>
</operation>

<operation id="2423" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:803 %sample_sliding_window_buffer_samples_timestamp_V_15_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_15_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_0_load"/></StgValue>
</operation>

<operation id="2424" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:805 %sample_sliding_window_buffer_samples_sample_V_15_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_11_load"/></StgValue>
</operation>

<operation id="2425" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:807 %sample_sliding_window_buffer_samples_sample_V_15_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_10_load"/></StgValue>
</operation>

<operation id="2426" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:809 %sample_sliding_window_buffer_samples_sample_V_15_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_9_load"/></StgValue>
</operation>

<operation id="2427" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:811 %sample_sliding_window_buffer_samples_sample_V_15_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_8_load"/></StgValue>
</operation>

<operation id="2428" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:813 %sample_sliding_window_buffer_samples_sample_V_15_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_7_load"/></StgValue>
</operation>

<operation id="2429" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:815 %sample_sliding_window_buffer_samples_sample_V_15_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_6_load"/></StgValue>
</operation>

<operation id="2430" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:817 %sample_sliding_window_buffer_samples_sample_V_15_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_5_load"/></StgValue>
</operation>

<operation id="2431" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:819 %sample_sliding_window_buffer_samples_sample_V_15_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_4_load"/></StgValue>
</operation>

<operation id="2432" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:821 %sample_sliding_window_buffer_samples_sample_V_15_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_3_load"/></StgValue>
</operation>

<operation id="2433" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:823 %sample_sliding_window_buffer_samples_sample_V_15_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_2_load"/></StgValue>
</operation>

<operation id="2434" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:825 %sample_sliding_window_buffer_samples_sample_V_15_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_1_load"/></StgValue>
</operation>

<operation id="2435" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:827 %sample_sliding_window_buffer_samples_sample_V_15_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_15_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_0_load"/></StgValue>
</operation>

<operation id="2436" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:829 %sample_sliding_window_buffer_samples_timestamp_V_14_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_11_load"/></StgValue>
</operation>

<operation id="2437" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:831 %sample_sliding_window_buffer_samples_timestamp_V_14_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_10_load"/></StgValue>
</operation>

<operation id="2438" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:833 %sample_sliding_window_buffer_samples_timestamp_V_14_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_9_load"/></StgValue>
</operation>

<operation id="2439" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:835 %sample_sliding_window_buffer_samples_timestamp_V_14_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_8_load"/></StgValue>
</operation>

<operation id="2440" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:837 %sample_sliding_window_buffer_samples_timestamp_V_14_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_7_load"/></StgValue>
</operation>

<operation id="2441" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:839 %sample_sliding_window_buffer_samples_timestamp_V_14_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_6_load"/></StgValue>
</operation>

<operation id="2442" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:841 %sample_sliding_window_buffer_samples_timestamp_V_14_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_5_load"/></StgValue>
</operation>

<operation id="2443" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:843 %sample_sliding_window_buffer_samples_timestamp_V_14_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_4_load"/></StgValue>
</operation>

<operation id="2444" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:845 %sample_sliding_window_buffer_samples_timestamp_V_14_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_3_load"/></StgValue>
</operation>

<operation id="2445" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:847 %sample_sliding_window_buffer_samples_timestamp_V_14_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_2_load"/></StgValue>
</operation>

<operation id="2446" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:849 %sample_sliding_window_buffer_samples_timestamp_V_14_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_1_load"/></StgValue>
</operation>

<operation id="2447" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:851 %sample_sliding_window_buffer_samples_timestamp_V_14_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_14_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_0_load"/></StgValue>
</operation>

<operation id="2448" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:853 %sample_sliding_window_buffer_samples_sample_V_14_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_11_load"/></StgValue>
</operation>

<operation id="2449" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:855 %sample_sliding_window_buffer_samples_sample_V_14_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_10_load"/></StgValue>
</operation>

<operation id="2450" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:857 %sample_sliding_window_buffer_samples_sample_V_14_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_9_load"/></StgValue>
</operation>

<operation id="2451" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:859 %sample_sliding_window_buffer_samples_sample_V_14_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_8_load"/></StgValue>
</operation>

<operation id="2452" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:861 %sample_sliding_window_buffer_samples_sample_V_14_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_7_load"/></StgValue>
</operation>

<operation id="2453" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:863 %sample_sliding_window_buffer_samples_sample_V_14_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_6_load"/></StgValue>
</operation>

<operation id="2454" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:865 %sample_sliding_window_buffer_samples_sample_V_14_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_5_load"/></StgValue>
</operation>

<operation id="2455" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:867 %sample_sliding_window_buffer_samples_sample_V_14_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_4_load"/></StgValue>
</operation>

<operation id="2456" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:869 %sample_sliding_window_buffer_samples_sample_V_14_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_3_load"/></StgValue>
</operation>

<operation id="2457" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:871 %sample_sliding_window_buffer_samples_sample_V_14_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_2_load"/></StgValue>
</operation>

<operation id="2458" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:873 %sample_sliding_window_buffer_samples_sample_V_14_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_1_load"/></StgValue>
</operation>

<operation id="2459" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:875 %sample_sliding_window_buffer_samples_sample_V_14_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_14_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_0_load"/></StgValue>
</operation>

<operation id="2460" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1884 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_0_load, i5 %period_samples_0_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2461" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1885 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_1_load, i5 %period_samples_1_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2462" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1886 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_2_load, i5 %period_samples_2_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2463" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1887 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_3_load, i5 %period_samples_3_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2464" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1888 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_4_load, i5 %period_samples_4_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2465" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1889 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_5_load, i5 %period_samples_5_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2466" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1890 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_6_load, i5 %period_samples_6_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2467" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1891 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_7_load, i5 %period_samples_7_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2468" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1892 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_8_load, i5 %period_samples_8_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2469" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1893 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_9_load, i5 %period_samples_9_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2470" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1894 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_10_load, i5 %period_samples_10_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2471" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1895 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_14_11_load, i5 %period_samples_11_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2472" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1896 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_0_load, i5 %period_samples_0_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2473" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1897 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_1_load, i5 %period_samples_1_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2474" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1898 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_2_load, i5 %period_samples_2_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2475" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1899 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_3_load, i5 %period_samples_3_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2476" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1900 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_4_load, i5 %period_samples_4_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2477" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1901 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_5_load, i5 %period_samples_5_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2478" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1902 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_6_load, i5 %period_samples_6_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2479" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1903 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_7_load, i5 %period_samples_7_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2480" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1904 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_8_load, i5 %period_samples_8_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2481" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1905 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_9_load, i5 %period_samples_9_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2482" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1906 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_10_load, i5 %period_samples_10_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2483" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1907 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_14_11_load, i5 %period_samples_11_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2484" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1908 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_0_load, i5 %period_samples_0_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2485" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1909 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_1_load, i5 %period_samples_1_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2486" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1910 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_2_load, i5 %period_samples_2_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2487" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1911 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_3_load, i5 %period_samples_3_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2488" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1912 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_4_load, i5 %period_samples_4_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2489" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1913 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_5_load, i5 %period_samples_5_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2490" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1914 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_6_load, i5 %period_samples_6_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2491" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1915 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_7_load, i5 %period_samples_7_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2492" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1916 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_8_load, i5 %period_samples_8_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2493" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1917 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_9_load, i5 %period_samples_9_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2494" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1918 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_10_load, i5 %period_samples_10_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2495" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1919 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_15_11_load, i5 %period_samples_11_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2496" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1920 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_0_load, i5 %period_samples_0_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2497" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1921 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_1_load, i5 %period_samples_1_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2498" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1922 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_2_load, i5 %period_samples_2_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2499" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1923 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_3_load, i5 %period_samples_3_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2500" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1924 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_4_load, i5 %period_samples_4_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2501" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1925 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_5_load, i5 %period_samples_5_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2502" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1926 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_6_load, i5 %period_samples_6_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2503" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1927 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_7_load, i5 %period_samples_7_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2504" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1928 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_8_load, i5 %period_samples_8_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2505" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1929 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_9_load, i5 %period_samples_9_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2506" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1930 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_10_load, i5 %period_samples_10_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2507" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1931 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_15_11_load, i5 %period_samples_11_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="2508" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:588 %sample_sliding_window_buffer_samples_timestamp_V_19_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_11_addr"/></StgValue>
</operation>

<operation id="2509" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:589 %sample_sliding_window_buffer_samples_timestamp_V_19_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_11_load"/></StgValue>
</operation>

<operation id="2510" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:590 %sample_sliding_window_buffer_samples_timestamp_V_19_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_10_addr"/></StgValue>
</operation>

<operation id="2511" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:591 %sample_sliding_window_buffer_samples_timestamp_V_19_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_10_load"/></StgValue>
</operation>

<operation id="2512" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:592 %sample_sliding_window_buffer_samples_timestamp_V_19_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_9_addr"/></StgValue>
</operation>

<operation id="2513" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:593 %sample_sliding_window_buffer_samples_timestamp_V_19_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_9_load"/></StgValue>
</operation>

<operation id="2514" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:594 %sample_sliding_window_buffer_samples_timestamp_V_19_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_8_addr"/></StgValue>
</operation>

<operation id="2515" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:595 %sample_sliding_window_buffer_samples_timestamp_V_19_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_8_load"/></StgValue>
</operation>

<operation id="2516" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:596 %sample_sliding_window_buffer_samples_timestamp_V_19_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_7_addr"/></StgValue>
</operation>

<operation id="2517" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:597 %sample_sliding_window_buffer_samples_timestamp_V_19_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_7_load"/></StgValue>
</operation>

<operation id="2518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:598 %sample_sliding_window_buffer_samples_timestamp_V_19_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_6_addr"/></StgValue>
</operation>

<operation id="2519" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:599 %sample_sliding_window_buffer_samples_timestamp_V_19_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_6_load"/></StgValue>
</operation>

<operation id="2520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:600 %sample_sliding_window_buffer_samples_timestamp_V_19_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_5_addr"/></StgValue>
</operation>

<operation id="2521" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:601 %sample_sliding_window_buffer_samples_timestamp_V_19_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_5_load"/></StgValue>
</operation>

<operation id="2522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:602 %sample_sliding_window_buffer_samples_timestamp_V_19_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_4_addr"/></StgValue>
</operation>

<operation id="2523" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:603 %sample_sliding_window_buffer_samples_timestamp_V_19_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_4_load"/></StgValue>
</operation>

<operation id="2524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:604 %sample_sliding_window_buffer_samples_timestamp_V_19_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_3_addr"/></StgValue>
</operation>

<operation id="2525" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:605 %sample_sliding_window_buffer_samples_timestamp_V_19_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_3_load"/></StgValue>
</operation>

<operation id="2526" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:606 %sample_sliding_window_buffer_samples_timestamp_V_19_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_2_addr"/></StgValue>
</operation>

<operation id="2527" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:607 %sample_sliding_window_buffer_samples_timestamp_V_19_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_2_load"/></StgValue>
</operation>

<operation id="2528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:608 %sample_sliding_window_buffer_samples_timestamp_V_19_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_1_addr"/></StgValue>
</operation>

<operation id="2529" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:609 %sample_sliding_window_buffer_samples_timestamp_V_19_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_1_load"/></StgValue>
</operation>

<operation id="2530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:610 %sample_sliding_window_buffer_samples_timestamp_V_19_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_0_addr"/></StgValue>
</operation>

<operation id="2531" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:611 %sample_sliding_window_buffer_samples_timestamp_V_19_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_0_load"/></StgValue>
</operation>

<operation id="2532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:612 %sample_sliding_window_buffer_samples_sample_V_19_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_11_addr"/></StgValue>
</operation>

<operation id="2533" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:613 %sample_sliding_window_buffer_samples_sample_V_19_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_11_load"/></StgValue>
</operation>

<operation id="2534" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:614 %sample_sliding_window_buffer_samples_sample_V_19_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_10_addr"/></StgValue>
</operation>

<operation id="2535" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:615 %sample_sliding_window_buffer_samples_sample_V_19_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_10_load"/></StgValue>
</operation>

<operation id="2536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:616 %sample_sliding_window_buffer_samples_sample_V_19_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_9_addr"/></StgValue>
</operation>

<operation id="2537" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:617 %sample_sliding_window_buffer_samples_sample_V_19_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_9_load"/></StgValue>
</operation>

<operation id="2538" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:618 %sample_sliding_window_buffer_samples_sample_V_19_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_8_addr"/></StgValue>
</operation>

<operation id="2539" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:619 %sample_sliding_window_buffer_samples_sample_V_19_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_8_load"/></StgValue>
</operation>

<operation id="2540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:620 %sample_sliding_window_buffer_samples_sample_V_19_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_7_addr"/></StgValue>
</operation>

<operation id="2541" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:621 %sample_sliding_window_buffer_samples_sample_V_19_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_7_load"/></StgValue>
</operation>

<operation id="2542" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:622 %sample_sliding_window_buffer_samples_sample_V_19_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_6_addr"/></StgValue>
</operation>

<operation id="2543" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:623 %sample_sliding_window_buffer_samples_sample_V_19_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_6_load"/></StgValue>
</operation>

<operation id="2544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:624 %sample_sliding_window_buffer_samples_sample_V_19_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_5_addr"/></StgValue>
</operation>

<operation id="2545" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:625 %sample_sliding_window_buffer_samples_sample_V_19_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_5_load"/></StgValue>
</operation>

<operation id="2546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:626 %sample_sliding_window_buffer_samples_sample_V_19_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_4_addr"/></StgValue>
</operation>

<operation id="2547" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:627 %sample_sliding_window_buffer_samples_sample_V_19_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_4_load"/></StgValue>
</operation>

<operation id="2548" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:628 %sample_sliding_window_buffer_samples_sample_V_19_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_3_addr"/></StgValue>
</operation>

<operation id="2549" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:629 %sample_sliding_window_buffer_samples_sample_V_19_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_3_load"/></StgValue>
</operation>

<operation id="2550" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:630 %sample_sliding_window_buffer_samples_sample_V_19_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_2_addr"/></StgValue>
</operation>

<operation id="2551" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:631 %sample_sliding_window_buffer_samples_sample_V_19_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_2_load"/></StgValue>
</operation>

<operation id="2552" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:632 %sample_sliding_window_buffer_samples_sample_V_19_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_1_addr"/></StgValue>
</operation>

<operation id="2553" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:633 %sample_sliding_window_buffer_samples_sample_V_19_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_1_load"/></StgValue>
</operation>

<operation id="2554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:634 %sample_sliding_window_buffer_samples_sample_V_19_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_0_addr"/></StgValue>
</operation>

<operation id="2555" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:635 %sample_sliding_window_buffer_samples_sample_V_19_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_0_load"/></StgValue>
</operation>

<operation id="2556" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:636 %sample_sliding_window_buffer_samples_timestamp_V_18_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_11_addr"/></StgValue>
</operation>

<operation id="2557" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:637 %sample_sliding_window_buffer_samples_timestamp_V_18_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_11_load"/></StgValue>
</operation>

<operation id="2558" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:638 %sample_sliding_window_buffer_samples_timestamp_V_18_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_10_addr"/></StgValue>
</operation>

<operation id="2559" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:639 %sample_sliding_window_buffer_samples_timestamp_V_18_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_10_load"/></StgValue>
</operation>

<operation id="2560" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:640 %sample_sliding_window_buffer_samples_timestamp_V_18_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_9_addr"/></StgValue>
</operation>

<operation id="2561" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:641 %sample_sliding_window_buffer_samples_timestamp_V_18_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_9_load"/></StgValue>
</operation>

<operation id="2562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:642 %sample_sliding_window_buffer_samples_timestamp_V_18_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_8_addr"/></StgValue>
</operation>

<operation id="2563" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:643 %sample_sliding_window_buffer_samples_timestamp_V_18_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_8_load"/></StgValue>
</operation>

<operation id="2564" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:644 %sample_sliding_window_buffer_samples_timestamp_V_18_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_7_addr"/></StgValue>
</operation>

<operation id="2565" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:645 %sample_sliding_window_buffer_samples_timestamp_V_18_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_7_load"/></StgValue>
</operation>

<operation id="2566" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:646 %sample_sliding_window_buffer_samples_timestamp_V_18_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_6_addr"/></StgValue>
</operation>

<operation id="2567" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:647 %sample_sliding_window_buffer_samples_timestamp_V_18_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_6_load"/></StgValue>
</operation>

<operation id="2568" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:648 %sample_sliding_window_buffer_samples_timestamp_V_18_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_5_addr"/></StgValue>
</operation>

<operation id="2569" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:649 %sample_sliding_window_buffer_samples_timestamp_V_18_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_5_load"/></StgValue>
</operation>

<operation id="2570" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:650 %sample_sliding_window_buffer_samples_timestamp_V_18_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_4_addr"/></StgValue>
</operation>

<operation id="2571" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:651 %sample_sliding_window_buffer_samples_timestamp_V_18_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_4_load"/></StgValue>
</operation>

<operation id="2572" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:652 %sample_sliding_window_buffer_samples_timestamp_V_18_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_3_addr"/></StgValue>
</operation>

<operation id="2573" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:653 %sample_sliding_window_buffer_samples_timestamp_V_18_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_3_load"/></StgValue>
</operation>

<operation id="2574" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:654 %sample_sliding_window_buffer_samples_timestamp_V_18_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_2_addr"/></StgValue>
</operation>

<operation id="2575" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:655 %sample_sliding_window_buffer_samples_timestamp_V_18_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_2_load"/></StgValue>
</operation>

<operation id="2576" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:656 %sample_sliding_window_buffer_samples_timestamp_V_18_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_1_addr"/></StgValue>
</operation>

<operation id="2577" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:657 %sample_sliding_window_buffer_samples_timestamp_V_18_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_1_load"/></StgValue>
</operation>

<operation id="2578" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:658 %sample_sliding_window_buffer_samples_timestamp_V_18_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_0_addr"/></StgValue>
</operation>

<operation id="2579" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:659 %sample_sliding_window_buffer_samples_timestamp_V_18_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_0_load"/></StgValue>
</operation>

<operation id="2580" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:660 %sample_sliding_window_buffer_samples_sample_V_18_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_11_addr"/></StgValue>
</operation>

<operation id="2581" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:661 %sample_sliding_window_buffer_samples_sample_V_18_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_11_load"/></StgValue>
</operation>

<operation id="2582" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:662 %sample_sliding_window_buffer_samples_sample_V_18_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_10_addr"/></StgValue>
</operation>

<operation id="2583" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:663 %sample_sliding_window_buffer_samples_sample_V_18_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_10_load"/></StgValue>
</operation>

<operation id="2584" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:664 %sample_sliding_window_buffer_samples_sample_V_18_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_9_addr"/></StgValue>
</operation>

<operation id="2585" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:665 %sample_sliding_window_buffer_samples_sample_V_18_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_9_load"/></StgValue>
</operation>

<operation id="2586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:666 %sample_sliding_window_buffer_samples_sample_V_18_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_8_addr"/></StgValue>
</operation>

<operation id="2587" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:667 %sample_sliding_window_buffer_samples_sample_V_18_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_8_load"/></StgValue>
</operation>

<operation id="2588" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:668 %sample_sliding_window_buffer_samples_sample_V_18_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_7_addr"/></StgValue>
</operation>

<operation id="2589" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:669 %sample_sliding_window_buffer_samples_sample_V_18_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_7_load"/></StgValue>
</operation>

<operation id="2590" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:670 %sample_sliding_window_buffer_samples_sample_V_18_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_6_addr"/></StgValue>
</operation>

<operation id="2591" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:671 %sample_sliding_window_buffer_samples_sample_V_18_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_6_load"/></StgValue>
</operation>

<operation id="2592" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:672 %sample_sliding_window_buffer_samples_sample_V_18_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_5_addr"/></StgValue>
</operation>

<operation id="2593" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:673 %sample_sliding_window_buffer_samples_sample_V_18_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_5_load"/></StgValue>
</operation>

<operation id="2594" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:674 %sample_sliding_window_buffer_samples_sample_V_18_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_4_addr"/></StgValue>
</operation>

<operation id="2595" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:675 %sample_sliding_window_buffer_samples_sample_V_18_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_4_load"/></StgValue>
</operation>

<operation id="2596" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:676 %sample_sliding_window_buffer_samples_sample_V_18_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_3_addr"/></StgValue>
</operation>

<operation id="2597" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:677 %sample_sliding_window_buffer_samples_sample_V_18_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_3_load"/></StgValue>
</operation>

<operation id="2598" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:678 %sample_sliding_window_buffer_samples_sample_V_18_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_2_addr"/></StgValue>
</operation>

<operation id="2599" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:679 %sample_sliding_window_buffer_samples_sample_V_18_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_2_load"/></StgValue>
</operation>

<operation id="2600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:680 %sample_sliding_window_buffer_samples_sample_V_18_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_1_addr"/></StgValue>
</operation>

<operation id="2601" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:681 %sample_sliding_window_buffer_samples_sample_V_18_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_1_load"/></StgValue>
</operation>

<operation id="2602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:682 %sample_sliding_window_buffer_samples_sample_V_18_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_0_addr"/></StgValue>
</operation>

<operation id="2603" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:683 %sample_sliding_window_buffer_samples_sample_V_18_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_0_load"/></StgValue>
</operation>

<operation id="2604" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:685 %sample_sliding_window_buffer_samples_timestamp_V_17_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_11_load"/></StgValue>
</operation>

<operation id="2605" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:687 %sample_sliding_window_buffer_samples_timestamp_V_17_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_10_load"/></StgValue>
</operation>

<operation id="2606" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:689 %sample_sliding_window_buffer_samples_timestamp_V_17_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_9_load"/></StgValue>
</operation>

<operation id="2607" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:691 %sample_sliding_window_buffer_samples_timestamp_V_17_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_8_load"/></StgValue>
</operation>

<operation id="2608" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:693 %sample_sliding_window_buffer_samples_timestamp_V_17_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_7_load"/></StgValue>
</operation>

<operation id="2609" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:695 %sample_sliding_window_buffer_samples_timestamp_V_17_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_6_load"/></StgValue>
</operation>

<operation id="2610" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:697 %sample_sliding_window_buffer_samples_timestamp_V_17_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_5_load"/></StgValue>
</operation>

<operation id="2611" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:699 %sample_sliding_window_buffer_samples_timestamp_V_17_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_4_load"/></StgValue>
</operation>

<operation id="2612" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:701 %sample_sliding_window_buffer_samples_timestamp_V_17_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_3_load"/></StgValue>
</operation>

<operation id="2613" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:703 %sample_sliding_window_buffer_samples_timestamp_V_17_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_2_load"/></StgValue>
</operation>

<operation id="2614" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:705 %sample_sliding_window_buffer_samples_timestamp_V_17_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_1_load"/></StgValue>
</operation>

<operation id="2615" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:707 %sample_sliding_window_buffer_samples_timestamp_V_17_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_17_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_0_load"/></StgValue>
</operation>

<operation id="2616" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:709 %sample_sliding_window_buffer_samples_sample_V_17_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_11_load"/></StgValue>
</operation>

<operation id="2617" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:711 %sample_sliding_window_buffer_samples_sample_V_17_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_10_load"/></StgValue>
</operation>

<operation id="2618" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:713 %sample_sliding_window_buffer_samples_sample_V_17_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_9_load"/></StgValue>
</operation>

<operation id="2619" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:715 %sample_sliding_window_buffer_samples_sample_V_17_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_8_load"/></StgValue>
</operation>

<operation id="2620" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:717 %sample_sliding_window_buffer_samples_sample_V_17_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_7_load"/></StgValue>
</operation>

<operation id="2621" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:719 %sample_sliding_window_buffer_samples_sample_V_17_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_6_load"/></StgValue>
</operation>

<operation id="2622" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:721 %sample_sliding_window_buffer_samples_sample_V_17_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_5_load"/></StgValue>
</operation>

<operation id="2623" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:723 %sample_sliding_window_buffer_samples_sample_V_17_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_4_load"/></StgValue>
</operation>

<operation id="2624" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:725 %sample_sliding_window_buffer_samples_sample_V_17_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_3_load"/></StgValue>
</operation>

<operation id="2625" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:727 %sample_sliding_window_buffer_samples_sample_V_17_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_2_load"/></StgValue>
</operation>

<operation id="2626" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:729 %sample_sliding_window_buffer_samples_sample_V_17_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_1_load"/></StgValue>
</operation>

<operation id="2627" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:731 %sample_sliding_window_buffer_samples_sample_V_17_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_17_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_0_load"/></StgValue>
</operation>

<operation id="2628" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:733 %sample_sliding_window_buffer_samples_timestamp_V_16_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_11_load"/></StgValue>
</operation>

<operation id="2629" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:735 %sample_sliding_window_buffer_samples_timestamp_V_16_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_10_load"/></StgValue>
</operation>

<operation id="2630" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:737 %sample_sliding_window_buffer_samples_timestamp_V_16_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_9_load"/></StgValue>
</operation>

<operation id="2631" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:739 %sample_sliding_window_buffer_samples_timestamp_V_16_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_8_load"/></StgValue>
</operation>

<operation id="2632" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:741 %sample_sliding_window_buffer_samples_timestamp_V_16_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_7_load"/></StgValue>
</operation>

<operation id="2633" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:743 %sample_sliding_window_buffer_samples_timestamp_V_16_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_6_load"/></StgValue>
</operation>

<operation id="2634" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:745 %sample_sliding_window_buffer_samples_timestamp_V_16_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_5_load"/></StgValue>
</operation>

<operation id="2635" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:747 %sample_sliding_window_buffer_samples_timestamp_V_16_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_4_load"/></StgValue>
</operation>

<operation id="2636" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:749 %sample_sliding_window_buffer_samples_timestamp_V_16_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_3_load"/></StgValue>
</operation>

<operation id="2637" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:751 %sample_sliding_window_buffer_samples_timestamp_V_16_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_2_load"/></StgValue>
</operation>

<operation id="2638" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:753 %sample_sliding_window_buffer_samples_timestamp_V_16_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_1_load"/></StgValue>
</operation>

<operation id="2639" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:755 %sample_sliding_window_buffer_samples_timestamp_V_16_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_16_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_0_load"/></StgValue>
</operation>

<operation id="2640" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:757 %sample_sliding_window_buffer_samples_sample_V_16_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_11_load"/></StgValue>
</operation>

<operation id="2641" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:759 %sample_sliding_window_buffer_samples_sample_V_16_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_10_load"/></StgValue>
</operation>

<operation id="2642" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:761 %sample_sliding_window_buffer_samples_sample_V_16_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_9_load"/></StgValue>
</operation>

<operation id="2643" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:763 %sample_sliding_window_buffer_samples_sample_V_16_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_8_load"/></StgValue>
</operation>

<operation id="2644" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:765 %sample_sliding_window_buffer_samples_sample_V_16_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_7_load"/></StgValue>
</operation>

<operation id="2645" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:767 %sample_sliding_window_buffer_samples_sample_V_16_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_6_load"/></StgValue>
</operation>

<operation id="2646" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:769 %sample_sliding_window_buffer_samples_sample_V_16_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_5_load"/></StgValue>
</operation>

<operation id="2647" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:771 %sample_sliding_window_buffer_samples_sample_V_16_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_4_load"/></StgValue>
</operation>

<operation id="2648" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:773 %sample_sliding_window_buffer_samples_sample_V_16_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_3_load"/></StgValue>
</operation>

<operation id="2649" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:775 %sample_sliding_window_buffer_samples_sample_V_16_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_2_load"/></StgValue>
</operation>

<operation id="2650" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:777 %sample_sliding_window_buffer_samples_sample_V_16_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_1_load"/></StgValue>
</operation>

<operation id="2651" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:779 %sample_sliding_window_buffer_samples_sample_V_16_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_16_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_0_load"/></StgValue>
</operation>

<operation id="2652" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1932 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_0_load, i5 %period_samples_0_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2653" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1933 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_1_load, i5 %period_samples_1_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2654" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1934 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_2_load, i5 %period_samples_2_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2655" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1935 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_3_load, i5 %period_samples_3_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2656" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1936 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_4_load, i5 %period_samples_4_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2657" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1937 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_5_load, i5 %period_samples_5_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2658" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1938 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_6_load, i5 %period_samples_6_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2659" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1939 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_7_load, i5 %period_samples_7_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2660" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1940 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_8_load, i5 %period_samples_8_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2661" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1941 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_9_load, i5 %period_samples_9_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2662" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1942 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_10_load, i5 %period_samples_10_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2663" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1943 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_16_11_load, i5 %period_samples_11_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2664" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1944 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_0_load, i5 %period_samples_0_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2665" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1945 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_1_load, i5 %period_samples_1_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2666" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1946 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_2_load, i5 %period_samples_2_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2667" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1947 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_3_load, i5 %period_samples_3_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2668" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1948 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_4_load, i5 %period_samples_4_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2669" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1949 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_5_load, i5 %period_samples_5_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2670" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1950 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_6_load, i5 %period_samples_6_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2671" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1951 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_7_load, i5 %period_samples_7_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2672" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1952 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_8_load, i5 %period_samples_8_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2673" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1953 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_9_load, i5 %period_samples_9_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2674" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1954 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_10_load, i5 %period_samples_10_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2675" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1955 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_16_11_load, i5 %period_samples_11_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2676" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1956 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_0_load, i5 %period_samples_0_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2677" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1957 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_1_load, i5 %period_samples_1_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2678" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1958 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_2_load, i5 %period_samples_2_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2679" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1959 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_3_load, i5 %period_samples_3_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2680" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1960 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_4_load, i5 %period_samples_4_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2681" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1961 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_5_load, i5 %period_samples_5_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2682" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1962 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_6_load, i5 %period_samples_6_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2683" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1963 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_7_load, i5 %period_samples_7_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2684" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1964 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_8_load, i5 %period_samples_8_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2685" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1965 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_9_load, i5 %period_samples_9_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2686" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1966 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_10_load, i5 %period_samples_10_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2687" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1967 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_17_11_load, i5 %period_samples_11_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2688" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1968 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_0_load, i5 %period_samples_0_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2689" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1969 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_1_load, i5 %period_samples_1_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2690" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1970 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_2_load, i5 %period_samples_2_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2691" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1971 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_3_load, i5 %period_samples_3_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2692" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1972 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_4_load, i5 %period_samples_4_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2693" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1973 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_5_load, i5 %period_samples_5_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2694" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1974 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_6_load, i5 %period_samples_6_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2695" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1975 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_7_load, i5 %period_samples_7_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2696" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1976 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_8_load, i5 %period_samples_8_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2697" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1977 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_9_load, i5 %period_samples_9_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2698" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1978 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_10_load, i5 %period_samples_10_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2699" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1979 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_17_11_load, i5 %period_samples_11_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="2700" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:492 %sample_sliding_window_buffer_samples_timestamp_V_21_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_11_addr"/></StgValue>
</operation>

<operation id="2701" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:493 %sample_sliding_window_buffer_samples_timestamp_V_21_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_11_load"/></StgValue>
</operation>

<operation id="2702" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:494 %sample_sliding_window_buffer_samples_timestamp_V_21_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_10_addr"/></StgValue>
</operation>

<operation id="2703" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:495 %sample_sliding_window_buffer_samples_timestamp_V_21_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_10_load"/></StgValue>
</operation>

<operation id="2704" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:496 %sample_sliding_window_buffer_samples_timestamp_V_21_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_9_addr"/></StgValue>
</operation>

<operation id="2705" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:497 %sample_sliding_window_buffer_samples_timestamp_V_21_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_9_load"/></StgValue>
</operation>

<operation id="2706" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:498 %sample_sliding_window_buffer_samples_timestamp_V_21_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_8_addr"/></StgValue>
</operation>

<operation id="2707" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:499 %sample_sliding_window_buffer_samples_timestamp_V_21_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_8_load"/></StgValue>
</operation>

<operation id="2708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:500 %sample_sliding_window_buffer_samples_timestamp_V_21_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_7_addr"/></StgValue>
</operation>

<operation id="2709" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:501 %sample_sliding_window_buffer_samples_timestamp_V_21_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_7_load"/></StgValue>
</operation>

<operation id="2710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:502 %sample_sliding_window_buffer_samples_timestamp_V_21_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_6_addr"/></StgValue>
</operation>

<operation id="2711" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:503 %sample_sliding_window_buffer_samples_timestamp_V_21_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_6_load"/></StgValue>
</operation>

<operation id="2712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:504 %sample_sliding_window_buffer_samples_timestamp_V_21_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_5_addr"/></StgValue>
</operation>

<operation id="2713" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:505 %sample_sliding_window_buffer_samples_timestamp_V_21_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_5_load"/></StgValue>
</operation>

<operation id="2714" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:506 %sample_sliding_window_buffer_samples_timestamp_V_21_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_4_addr"/></StgValue>
</operation>

<operation id="2715" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:507 %sample_sliding_window_buffer_samples_timestamp_V_21_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_4_load"/></StgValue>
</operation>

<operation id="2716" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:508 %sample_sliding_window_buffer_samples_timestamp_V_21_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_3_addr"/></StgValue>
</operation>

<operation id="2717" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:509 %sample_sliding_window_buffer_samples_timestamp_V_21_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_3_load"/></StgValue>
</operation>

<operation id="2718" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:510 %sample_sliding_window_buffer_samples_timestamp_V_21_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_2_addr"/></StgValue>
</operation>

<operation id="2719" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:511 %sample_sliding_window_buffer_samples_timestamp_V_21_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_2_load"/></StgValue>
</operation>

<operation id="2720" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:512 %sample_sliding_window_buffer_samples_timestamp_V_21_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_1_addr"/></StgValue>
</operation>

<operation id="2721" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:513 %sample_sliding_window_buffer_samples_timestamp_V_21_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_1_load"/></StgValue>
</operation>

<operation id="2722" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:514 %sample_sliding_window_buffer_samples_timestamp_V_21_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_0_addr"/></StgValue>
</operation>

<operation id="2723" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:515 %sample_sliding_window_buffer_samples_timestamp_V_21_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_0_load"/></StgValue>
</operation>

<operation id="2724" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:516 %sample_sliding_window_buffer_samples_sample_V_21_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_11_addr"/></StgValue>
</operation>

<operation id="2725" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:517 %sample_sliding_window_buffer_samples_sample_V_21_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_11_load"/></StgValue>
</operation>

<operation id="2726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:518 %sample_sliding_window_buffer_samples_sample_V_21_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_10_addr"/></StgValue>
</operation>

<operation id="2727" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:519 %sample_sliding_window_buffer_samples_sample_V_21_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_10_load"/></StgValue>
</operation>

<operation id="2728" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:520 %sample_sliding_window_buffer_samples_sample_V_21_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_9_addr"/></StgValue>
</operation>

<operation id="2729" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:521 %sample_sliding_window_buffer_samples_sample_V_21_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_9_load"/></StgValue>
</operation>

<operation id="2730" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:522 %sample_sliding_window_buffer_samples_sample_V_21_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_8_addr"/></StgValue>
</operation>

<operation id="2731" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:523 %sample_sliding_window_buffer_samples_sample_V_21_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_8_load"/></StgValue>
</operation>

<operation id="2732" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:524 %sample_sliding_window_buffer_samples_sample_V_21_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_7_addr"/></StgValue>
</operation>

<operation id="2733" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:525 %sample_sliding_window_buffer_samples_sample_V_21_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_7_load"/></StgValue>
</operation>

<operation id="2734" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:526 %sample_sliding_window_buffer_samples_sample_V_21_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_6_addr"/></StgValue>
</operation>

<operation id="2735" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:527 %sample_sliding_window_buffer_samples_sample_V_21_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_6_load"/></StgValue>
</operation>

<operation id="2736" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:528 %sample_sliding_window_buffer_samples_sample_V_21_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_5_addr"/></StgValue>
</operation>

<operation id="2737" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:529 %sample_sliding_window_buffer_samples_sample_V_21_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_5_load"/></StgValue>
</operation>

<operation id="2738" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:530 %sample_sliding_window_buffer_samples_sample_V_21_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_4_addr"/></StgValue>
</operation>

<operation id="2739" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:531 %sample_sliding_window_buffer_samples_sample_V_21_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_4_load"/></StgValue>
</operation>

<operation id="2740" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:532 %sample_sliding_window_buffer_samples_sample_V_21_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_3_addr"/></StgValue>
</operation>

<operation id="2741" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:533 %sample_sliding_window_buffer_samples_sample_V_21_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_3_load"/></StgValue>
</operation>

<operation id="2742" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:534 %sample_sliding_window_buffer_samples_sample_V_21_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_2_addr"/></StgValue>
</operation>

<operation id="2743" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:535 %sample_sliding_window_buffer_samples_sample_V_21_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_2_load"/></StgValue>
</operation>

<operation id="2744" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:536 %sample_sliding_window_buffer_samples_sample_V_21_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_1_addr"/></StgValue>
</operation>

<operation id="2745" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:537 %sample_sliding_window_buffer_samples_sample_V_21_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_1_load"/></StgValue>
</operation>

<operation id="2746" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:538 %sample_sliding_window_buffer_samples_sample_V_21_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_0_addr"/></StgValue>
</operation>

<operation id="2747" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:539 %sample_sliding_window_buffer_samples_sample_V_21_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_0_load"/></StgValue>
</operation>

<operation id="2748" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:540 %sample_sliding_window_buffer_samples_timestamp_V_20_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_11_addr"/></StgValue>
</operation>

<operation id="2749" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:541 %sample_sliding_window_buffer_samples_timestamp_V_20_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_11_load"/></StgValue>
</operation>

<operation id="2750" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:542 %sample_sliding_window_buffer_samples_timestamp_V_20_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_10_addr"/></StgValue>
</operation>

<operation id="2751" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:543 %sample_sliding_window_buffer_samples_timestamp_V_20_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_10_load"/></StgValue>
</operation>

<operation id="2752" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:544 %sample_sliding_window_buffer_samples_timestamp_V_20_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_9_addr"/></StgValue>
</operation>

<operation id="2753" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:545 %sample_sliding_window_buffer_samples_timestamp_V_20_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_9_load"/></StgValue>
</operation>

<operation id="2754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:546 %sample_sliding_window_buffer_samples_timestamp_V_20_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_8_addr"/></StgValue>
</operation>

<operation id="2755" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:547 %sample_sliding_window_buffer_samples_timestamp_V_20_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_8_load"/></StgValue>
</operation>

<operation id="2756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:548 %sample_sliding_window_buffer_samples_timestamp_V_20_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_7_addr"/></StgValue>
</operation>

<operation id="2757" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:549 %sample_sliding_window_buffer_samples_timestamp_V_20_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_7_load"/></StgValue>
</operation>

<operation id="2758" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:550 %sample_sliding_window_buffer_samples_timestamp_V_20_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_6_addr"/></StgValue>
</operation>

<operation id="2759" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:551 %sample_sliding_window_buffer_samples_timestamp_V_20_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_6_load"/></StgValue>
</operation>

<operation id="2760" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:552 %sample_sliding_window_buffer_samples_timestamp_V_20_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_5_addr"/></StgValue>
</operation>

<operation id="2761" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:553 %sample_sliding_window_buffer_samples_timestamp_V_20_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_5_load"/></StgValue>
</operation>

<operation id="2762" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:554 %sample_sliding_window_buffer_samples_timestamp_V_20_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_4_addr"/></StgValue>
</operation>

<operation id="2763" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:555 %sample_sliding_window_buffer_samples_timestamp_V_20_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_4_load"/></StgValue>
</operation>

<operation id="2764" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:556 %sample_sliding_window_buffer_samples_timestamp_V_20_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_3_addr"/></StgValue>
</operation>

<operation id="2765" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:557 %sample_sliding_window_buffer_samples_timestamp_V_20_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_3_load"/></StgValue>
</operation>

<operation id="2766" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:558 %sample_sliding_window_buffer_samples_timestamp_V_20_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_2_addr"/></StgValue>
</operation>

<operation id="2767" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:559 %sample_sliding_window_buffer_samples_timestamp_V_20_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_2_load"/></StgValue>
</operation>

<operation id="2768" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:560 %sample_sliding_window_buffer_samples_timestamp_V_20_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_1_addr"/></StgValue>
</operation>

<operation id="2769" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:561 %sample_sliding_window_buffer_samples_timestamp_V_20_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_1_load"/></StgValue>
</operation>

<operation id="2770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:562 %sample_sliding_window_buffer_samples_timestamp_V_20_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_0_addr"/></StgValue>
</operation>

<operation id="2771" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:563 %sample_sliding_window_buffer_samples_timestamp_V_20_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_0_load"/></StgValue>
</operation>

<operation id="2772" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:564 %sample_sliding_window_buffer_samples_sample_V_20_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_11_addr"/></StgValue>
</operation>

<operation id="2773" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:565 %sample_sliding_window_buffer_samples_sample_V_20_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_11_load"/></StgValue>
</operation>

<operation id="2774" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:566 %sample_sliding_window_buffer_samples_sample_V_20_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_10_addr"/></StgValue>
</operation>

<operation id="2775" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:567 %sample_sliding_window_buffer_samples_sample_V_20_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_10_load"/></StgValue>
</operation>

<operation id="2776" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:568 %sample_sliding_window_buffer_samples_sample_V_20_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_9_addr"/></StgValue>
</operation>

<operation id="2777" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:569 %sample_sliding_window_buffer_samples_sample_V_20_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_9_load"/></StgValue>
</operation>

<operation id="2778" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:570 %sample_sliding_window_buffer_samples_sample_V_20_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_8_addr"/></StgValue>
</operation>

<operation id="2779" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:571 %sample_sliding_window_buffer_samples_sample_V_20_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_8_load"/></StgValue>
</operation>

<operation id="2780" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:572 %sample_sliding_window_buffer_samples_sample_V_20_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_7_addr"/></StgValue>
</operation>

<operation id="2781" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:573 %sample_sliding_window_buffer_samples_sample_V_20_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_7_load"/></StgValue>
</operation>

<operation id="2782" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:574 %sample_sliding_window_buffer_samples_sample_V_20_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_6_addr"/></StgValue>
</operation>

<operation id="2783" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:575 %sample_sliding_window_buffer_samples_sample_V_20_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_6_load"/></StgValue>
</operation>

<operation id="2784" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:576 %sample_sliding_window_buffer_samples_sample_V_20_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_5_addr"/></StgValue>
</operation>

<operation id="2785" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:577 %sample_sliding_window_buffer_samples_sample_V_20_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_5_load"/></StgValue>
</operation>

<operation id="2786" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:578 %sample_sliding_window_buffer_samples_sample_V_20_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_4_addr"/></StgValue>
</operation>

<operation id="2787" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:579 %sample_sliding_window_buffer_samples_sample_V_20_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_4_load"/></StgValue>
</operation>

<operation id="2788" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:580 %sample_sliding_window_buffer_samples_sample_V_20_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_3_addr"/></StgValue>
</operation>

<operation id="2789" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:581 %sample_sliding_window_buffer_samples_sample_V_20_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_3_load"/></StgValue>
</operation>

<operation id="2790" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:582 %sample_sliding_window_buffer_samples_sample_V_20_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_2_addr"/></StgValue>
</operation>

<operation id="2791" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:583 %sample_sliding_window_buffer_samples_sample_V_20_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_2_load"/></StgValue>
</operation>

<operation id="2792" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:584 %sample_sliding_window_buffer_samples_sample_V_20_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_1_addr"/></StgValue>
</operation>

<operation id="2793" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:585 %sample_sliding_window_buffer_samples_sample_V_20_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_1_load"/></StgValue>
</operation>

<operation id="2794" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:586 %sample_sliding_window_buffer_samples_sample_V_20_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_0_addr"/></StgValue>
</operation>

<operation id="2795" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:587 %sample_sliding_window_buffer_samples_sample_V_20_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_0_load"/></StgValue>
</operation>

<operation id="2796" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:589 %sample_sliding_window_buffer_samples_timestamp_V_19_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_11_load"/></StgValue>
</operation>

<operation id="2797" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:591 %sample_sliding_window_buffer_samples_timestamp_V_19_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_10_load"/></StgValue>
</operation>

<operation id="2798" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:593 %sample_sliding_window_buffer_samples_timestamp_V_19_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_9_load"/></StgValue>
</operation>

<operation id="2799" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:595 %sample_sliding_window_buffer_samples_timestamp_V_19_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_8_load"/></StgValue>
</operation>

<operation id="2800" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:597 %sample_sliding_window_buffer_samples_timestamp_V_19_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_7_load"/></StgValue>
</operation>

<operation id="2801" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:599 %sample_sliding_window_buffer_samples_timestamp_V_19_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_6_load"/></StgValue>
</operation>

<operation id="2802" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:601 %sample_sliding_window_buffer_samples_timestamp_V_19_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_5_load"/></StgValue>
</operation>

<operation id="2803" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:603 %sample_sliding_window_buffer_samples_timestamp_V_19_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_4_load"/></StgValue>
</operation>

<operation id="2804" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:605 %sample_sliding_window_buffer_samples_timestamp_V_19_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_3_load"/></StgValue>
</operation>

<operation id="2805" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:607 %sample_sliding_window_buffer_samples_timestamp_V_19_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_2_load"/></StgValue>
</operation>

<operation id="2806" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:609 %sample_sliding_window_buffer_samples_timestamp_V_19_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_1_load"/></StgValue>
</operation>

<operation id="2807" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:611 %sample_sliding_window_buffer_samples_timestamp_V_19_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_19_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_0_load"/></StgValue>
</operation>

<operation id="2808" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:613 %sample_sliding_window_buffer_samples_sample_V_19_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_11_load"/></StgValue>
</operation>

<operation id="2809" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:615 %sample_sliding_window_buffer_samples_sample_V_19_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_10_load"/></StgValue>
</operation>

<operation id="2810" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:617 %sample_sliding_window_buffer_samples_sample_V_19_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_9_load"/></StgValue>
</operation>

<operation id="2811" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:619 %sample_sliding_window_buffer_samples_sample_V_19_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_8_load"/></StgValue>
</operation>

<operation id="2812" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:621 %sample_sliding_window_buffer_samples_sample_V_19_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_7_load"/></StgValue>
</operation>

<operation id="2813" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:623 %sample_sliding_window_buffer_samples_sample_V_19_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_6_load"/></StgValue>
</operation>

<operation id="2814" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:625 %sample_sliding_window_buffer_samples_sample_V_19_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_5_load"/></StgValue>
</operation>

<operation id="2815" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:627 %sample_sliding_window_buffer_samples_sample_V_19_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_4_load"/></StgValue>
</operation>

<operation id="2816" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:629 %sample_sliding_window_buffer_samples_sample_V_19_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_3_load"/></StgValue>
</operation>

<operation id="2817" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:631 %sample_sliding_window_buffer_samples_sample_V_19_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_2_load"/></StgValue>
</operation>

<operation id="2818" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:633 %sample_sliding_window_buffer_samples_sample_V_19_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_1_load"/></StgValue>
</operation>

<operation id="2819" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:635 %sample_sliding_window_buffer_samples_sample_V_19_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_19_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_0_load"/></StgValue>
</operation>

<operation id="2820" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:637 %sample_sliding_window_buffer_samples_timestamp_V_18_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_11_load"/></StgValue>
</operation>

<operation id="2821" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:639 %sample_sliding_window_buffer_samples_timestamp_V_18_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_10_load"/></StgValue>
</operation>

<operation id="2822" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:641 %sample_sliding_window_buffer_samples_timestamp_V_18_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_9_load"/></StgValue>
</operation>

<operation id="2823" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:643 %sample_sliding_window_buffer_samples_timestamp_V_18_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_8_load"/></StgValue>
</operation>

<operation id="2824" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:645 %sample_sliding_window_buffer_samples_timestamp_V_18_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_7_load"/></StgValue>
</operation>

<operation id="2825" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:647 %sample_sliding_window_buffer_samples_timestamp_V_18_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_6_load"/></StgValue>
</operation>

<operation id="2826" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:649 %sample_sliding_window_buffer_samples_timestamp_V_18_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_5_load"/></StgValue>
</operation>

<operation id="2827" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:651 %sample_sliding_window_buffer_samples_timestamp_V_18_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_4_load"/></StgValue>
</operation>

<operation id="2828" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:653 %sample_sliding_window_buffer_samples_timestamp_V_18_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_3_load"/></StgValue>
</operation>

<operation id="2829" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:655 %sample_sliding_window_buffer_samples_timestamp_V_18_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_2_load"/></StgValue>
</operation>

<operation id="2830" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:657 %sample_sliding_window_buffer_samples_timestamp_V_18_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_1_load"/></StgValue>
</operation>

<operation id="2831" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:659 %sample_sliding_window_buffer_samples_timestamp_V_18_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_18_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_0_load"/></StgValue>
</operation>

<operation id="2832" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:661 %sample_sliding_window_buffer_samples_sample_V_18_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_11_load"/></StgValue>
</operation>

<operation id="2833" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:663 %sample_sliding_window_buffer_samples_sample_V_18_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_10_load"/></StgValue>
</operation>

<operation id="2834" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:665 %sample_sliding_window_buffer_samples_sample_V_18_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_9_load"/></StgValue>
</operation>

<operation id="2835" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:667 %sample_sliding_window_buffer_samples_sample_V_18_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_8_load"/></StgValue>
</operation>

<operation id="2836" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:669 %sample_sliding_window_buffer_samples_sample_V_18_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_7_load"/></StgValue>
</operation>

<operation id="2837" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:671 %sample_sliding_window_buffer_samples_sample_V_18_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_6_load"/></StgValue>
</operation>

<operation id="2838" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:673 %sample_sliding_window_buffer_samples_sample_V_18_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_5_load"/></StgValue>
</operation>

<operation id="2839" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:675 %sample_sliding_window_buffer_samples_sample_V_18_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_4_load"/></StgValue>
</operation>

<operation id="2840" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:677 %sample_sliding_window_buffer_samples_sample_V_18_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_3_load"/></StgValue>
</operation>

<operation id="2841" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:679 %sample_sliding_window_buffer_samples_sample_V_18_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_2_load"/></StgValue>
</operation>

<operation id="2842" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:681 %sample_sliding_window_buffer_samples_sample_V_18_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_1_load"/></StgValue>
</operation>

<operation id="2843" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:683 %sample_sliding_window_buffer_samples_sample_V_18_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_18_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_0_load"/></StgValue>
</operation>

<operation id="2844" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1980 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_0_load, i5 %period_samples_0_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2845" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1981 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_1_load, i5 %period_samples_1_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2846" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1982 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_2_load, i5 %period_samples_2_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2847" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1983 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_3_load, i5 %period_samples_3_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2848" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1984 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_4_load, i5 %period_samples_4_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2849" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1985 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_5_load, i5 %period_samples_5_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2850" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1986 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_6_load, i5 %period_samples_6_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2851" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1987 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_7_load, i5 %period_samples_7_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2852" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1988 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_8_load, i5 %period_samples_8_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2853" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1989 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_9_load, i5 %period_samples_9_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2854" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1990 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_10_load, i5 %period_samples_10_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2855" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:1991 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_18_11_load, i5 %period_samples_11_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2856" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1992 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_0_load, i5 %period_samples_0_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2857" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1993 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_1_load, i5 %period_samples_1_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2858" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1994 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_2_load, i5 %period_samples_2_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2859" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1995 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_3_load, i5 %period_samples_3_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2860" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1996 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_4_load, i5 %period_samples_4_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2861" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1997 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_5_load, i5 %period_samples_5_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2862" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1998 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_6_load, i5 %period_samples_6_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2863" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:1999 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_7_load, i5 %period_samples_7_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2864" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2000 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_8_load, i5 %period_samples_8_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2865" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2001 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_9_load, i5 %period_samples_9_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2866" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2002 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_10_load, i5 %period_samples_10_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2867" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2003 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_18_11_load, i5 %period_samples_11_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2868" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2004 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_0_load, i5 %period_samples_0_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2869" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2005 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_1_load, i5 %period_samples_1_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2870" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2006 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_2_load, i5 %period_samples_2_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2871" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2007 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_3_load, i5 %period_samples_3_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2872" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2008 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_4_load, i5 %period_samples_4_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2873" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2009 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_5_load, i5 %period_samples_5_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2874" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2010 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_6_load, i5 %period_samples_6_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2875" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2011 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_7_load, i5 %period_samples_7_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2876" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2012 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_8_load, i5 %period_samples_8_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2877" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2013 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_9_load, i5 %period_samples_9_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2878" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2014 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_10_load, i5 %period_samples_10_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2879" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2015 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_19_11_load, i5 %period_samples_11_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2880" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2016 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_0_load, i5 %period_samples_0_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2881" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2017 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_1_load, i5 %period_samples_1_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2882" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2018 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_2_load, i5 %period_samples_2_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2883" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2019 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_3_load, i5 %period_samples_3_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2884" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2020 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_4_load, i5 %period_samples_4_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2885" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2021 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_5_load, i5 %period_samples_5_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2886" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2022 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_6_load, i5 %period_samples_6_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2887" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2023 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_7_load, i5 %period_samples_7_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2888" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2024 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_8_load, i5 %period_samples_8_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2889" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2025 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_9_load, i5 %period_samples_9_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2890" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2026 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_10_load, i5 %period_samples_10_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="2891" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2027 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_19_11_load, i5 %period_samples_11_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="2892" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:396 %sample_sliding_window_buffer_samples_timestamp_V_23_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_11_addr"/></StgValue>
</operation>

<operation id="2893" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:397 %sample_sliding_window_buffer_samples_timestamp_V_23_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_11_load"/></StgValue>
</operation>

<operation id="2894" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:398 %sample_sliding_window_buffer_samples_timestamp_V_23_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_10_addr"/></StgValue>
</operation>

<operation id="2895" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:399 %sample_sliding_window_buffer_samples_timestamp_V_23_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_10_load"/></StgValue>
</operation>

<operation id="2896" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:400 %sample_sliding_window_buffer_samples_timestamp_V_23_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_9_addr"/></StgValue>
</operation>

<operation id="2897" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:401 %sample_sliding_window_buffer_samples_timestamp_V_23_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_9_load"/></StgValue>
</operation>

<operation id="2898" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:402 %sample_sliding_window_buffer_samples_timestamp_V_23_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_8_addr"/></StgValue>
</operation>

<operation id="2899" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:403 %sample_sliding_window_buffer_samples_timestamp_V_23_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_8_load"/></StgValue>
</operation>

<operation id="2900" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:404 %sample_sliding_window_buffer_samples_timestamp_V_23_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_7_addr"/></StgValue>
</operation>

<operation id="2901" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:405 %sample_sliding_window_buffer_samples_timestamp_V_23_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_7_load"/></StgValue>
</operation>

<operation id="2902" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:406 %sample_sliding_window_buffer_samples_timestamp_V_23_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_6_addr"/></StgValue>
</operation>

<operation id="2903" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:407 %sample_sliding_window_buffer_samples_timestamp_V_23_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_6_load"/></StgValue>
</operation>

<operation id="2904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:408 %sample_sliding_window_buffer_samples_timestamp_V_23_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_5_addr"/></StgValue>
</operation>

<operation id="2905" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:409 %sample_sliding_window_buffer_samples_timestamp_V_23_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_5_load"/></StgValue>
</operation>

<operation id="2906" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:410 %sample_sliding_window_buffer_samples_timestamp_V_23_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_4_addr"/></StgValue>
</operation>

<operation id="2907" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:411 %sample_sliding_window_buffer_samples_timestamp_V_23_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_4_load"/></StgValue>
</operation>

<operation id="2908" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:412 %sample_sliding_window_buffer_samples_timestamp_V_23_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_3_addr"/></StgValue>
</operation>

<operation id="2909" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:413 %sample_sliding_window_buffer_samples_timestamp_V_23_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_3_load"/></StgValue>
</operation>

<operation id="2910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:414 %sample_sliding_window_buffer_samples_timestamp_V_23_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_2_addr"/></StgValue>
</operation>

<operation id="2911" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:415 %sample_sliding_window_buffer_samples_timestamp_V_23_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_2_load"/></StgValue>
</operation>

<operation id="2912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:416 %sample_sliding_window_buffer_samples_timestamp_V_23_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_1_addr"/></StgValue>
</operation>

<operation id="2913" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:417 %sample_sliding_window_buffer_samples_timestamp_V_23_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_1_load"/></StgValue>
</operation>

<operation id="2914" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:418 %sample_sliding_window_buffer_samples_timestamp_V_23_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_0_addr"/></StgValue>
</operation>

<operation id="2915" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:419 %sample_sliding_window_buffer_samples_timestamp_V_23_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_0_load"/></StgValue>
</operation>

<operation id="2916" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:420 %sample_sliding_window_buffer_samples_sample_V_23_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_11_addr"/></StgValue>
</operation>

<operation id="2917" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:421 %sample_sliding_window_buffer_samples_sample_V_23_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_11_load"/></StgValue>
</operation>

<operation id="2918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:422 %sample_sliding_window_buffer_samples_sample_V_23_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_10_addr"/></StgValue>
</operation>

<operation id="2919" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:423 %sample_sliding_window_buffer_samples_sample_V_23_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_10_load"/></StgValue>
</operation>

<operation id="2920" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:424 %sample_sliding_window_buffer_samples_sample_V_23_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_9_addr"/></StgValue>
</operation>

<operation id="2921" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:425 %sample_sliding_window_buffer_samples_sample_V_23_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_9_load"/></StgValue>
</operation>

<operation id="2922" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:426 %sample_sliding_window_buffer_samples_sample_V_23_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_8_addr"/></StgValue>
</operation>

<operation id="2923" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:427 %sample_sliding_window_buffer_samples_sample_V_23_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_8_load"/></StgValue>
</operation>

<operation id="2924" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:428 %sample_sliding_window_buffer_samples_sample_V_23_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_7_addr"/></StgValue>
</operation>

<operation id="2925" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:429 %sample_sliding_window_buffer_samples_sample_V_23_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_7_load"/></StgValue>
</operation>

<operation id="2926" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:430 %sample_sliding_window_buffer_samples_sample_V_23_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_6_addr"/></StgValue>
</operation>

<operation id="2927" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:431 %sample_sliding_window_buffer_samples_sample_V_23_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_6_load"/></StgValue>
</operation>

<operation id="2928" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:432 %sample_sliding_window_buffer_samples_sample_V_23_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_5_addr"/></StgValue>
</operation>

<operation id="2929" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:433 %sample_sliding_window_buffer_samples_sample_V_23_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_5_load"/></StgValue>
</operation>

<operation id="2930" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:434 %sample_sliding_window_buffer_samples_sample_V_23_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_4_addr"/></StgValue>
</operation>

<operation id="2931" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:435 %sample_sliding_window_buffer_samples_sample_V_23_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_4_load"/></StgValue>
</operation>

<operation id="2932" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:436 %sample_sliding_window_buffer_samples_sample_V_23_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_3_addr"/></StgValue>
</operation>

<operation id="2933" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:437 %sample_sliding_window_buffer_samples_sample_V_23_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_3_load"/></StgValue>
</operation>

<operation id="2934" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:438 %sample_sliding_window_buffer_samples_sample_V_23_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_2_addr"/></StgValue>
</operation>

<operation id="2935" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:439 %sample_sliding_window_buffer_samples_sample_V_23_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_2_load"/></StgValue>
</operation>

<operation id="2936" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:440 %sample_sliding_window_buffer_samples_sample_V_23_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_1_addr"/></StgValue>
</operation>

<operation id="2937" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:441 %sample_sliding_window_buffer_samples_sample_V_23_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_1_load"/></StgValue>
</operation>

<operation id="2938" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:442 %sample_sliding_window_buffer_samples_sample_V_23_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_0_addr"/></StgValue>
</operation>

<operation id="2939" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:443 %sample_sliding_window_buffer_samples_sample_V_23_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_0_load"/></StgValue>
</operation>

<operation id="2940" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:444 %sample_sliding_window_buffer_samples_timestamp_V_22_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_11_addr"/></StgValue>
</operation>

<operation id="2941" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:445 %sample_sliding_window_buffer_samples_timestamp_V_22_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_11_load"/></StgValue>
</operation>

<operation id="2942" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:446 %sample_sliding_window_buffer_samples_timestamp_V_22_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_10_addr"/></StgValue>
</operation>

<operation id="2943" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:447 %sample_sliding_window_buffer_samples_timestamp_V_22_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_10_load"/></StgValue>
</operation>

<operation id="2944" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:448 %sample_sliding_window_buffer_samples_timestamp_V_22_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_9_addr"/></StgValue>
</operation>

<operation id="2945" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:449 %sample_sliding_window_buffer_samples_timestamp_V_22_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_9_load"/></StgValue>
</operation>

<operation id="2946" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:450 %sample_sliding_window_buffer_samples_timestamp_V_22_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_8_addr"/></StgValue>
</operation>

<operation id="2947" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:451 %sample_sliding_window_buffer_samples_timestamp_V_22_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_8_load"/></StgValue>
</operation>

<operation id="2948" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:452 %sample_sliding_window_buffer_samples_timestamp_V_22_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_7_addr"/></StgValue>
</operation>

<operation id="2949" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:453 %sample_sliding_window_buffer_samples_timestamp_V_22_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_7_load"/></StgValue>
</operation>

<operation id="2950" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:454 %sample_sliding_window_buffer_samples_timestamp_V_22_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_6_addr"/></StgValue>
</operation>

<operation id="2951" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:455 %sample_sliding_window_buffer_samples_timestamp_V_22_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_6_load"/></StgValue>
</operation>

<operation id="2952" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:456 %sample_sliding_window_buffer_samples_timestamp_V_22_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_5_addr"/></StgValue>
</operation>

<operation id="2953" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:457 %sample_sliding_window_buffer_samples_timestamp_V_22_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_5_load"/></StgValue>
</operation>

<operation id="2954" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:458 %sample_sliding_window_buffer_samples_timestamp_V_22_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_4_addr"/></StgValue>
</operation>

<operation id="2955" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:459 %sample_sliding_window_buffer_samples_timestamp_V_22_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_4_load"/></StgValue>
</operation>

<operation id="2956" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:460 %sample_sliding_window_buffer_samples_timestamp_V_22_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_3_addr"/></StgValue>
</operation>

<operation id="2957" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:461 %sample_sliding_window_buffer_samples_timestamp_V_22_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_3_load"/></StgValue>
</operation>

<operation id="2958" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:462 %sample_sliding_window_buffer_samples_timestamp_V_22_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_2_addr"/></StgValue>
</operation>

<operation id="2959" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:463 %sample_sliding_window_buffer_samples_timestamp_V_22_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_2_load"/></StgValue>
</operation>

<operation id="2960" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:464 %sample_sliding_window_buffer_samples_timestamp_V_22_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_1_addr"/></StgValue>
</operation>

<operation id="2961" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:465 %sample_sliding_window_buffer_samples_timestamp_V_22_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_1_load"/></StgValue>
</operation>

<operation id="2962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:466 %sample_sliding_window_buffer_samples_timestamp_V_22_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_0_addr"/></StgValue>
</operation>

<operation id="2963" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:467 %sample_sliding_window_buffer_samples_timestamp_V_22_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_0_load"/></StgValue>
</operation>

<operation id="2964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:468 %sample_sliding_window_buffer_samples_sample_V_22_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_11_addr"/></StgValue>
</operation>

<operation id="2965" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:469 %sample_sliding_window_buffer_samples_sample_V_22_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_11_load"/></StgValue>
</operation>

<operation id="2966" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:470 %sample_sliding_window_buffer_samples_sample_V_22_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_10_addr"/></StgValue>
</operation>

<operation id="2967" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:471 %sample_sliding_window_buffer_samples_sample_V_22_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_10_load"/></StgValue>
</operation>

<operation id="2968" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:472 %sample_sliding_window_buffer_samples_sample_V_22_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_9_addr"/></StgValue>
</operation>

<operation id="2969" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:473 %sample_sliding_window_buffer_samples_sample_V_22_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_9_load"/></StgValue>
</operation>

<operation id="2970" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:474 %sample_sliding_window_buffer_samples_sample_V_22_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_8_addr"/></StgValue>
</operation>

<operation id="2971" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:475 %sample_sliding_window_buffer_samples_sample_V_22_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_8_load"/></StgValue>
</operation>

<operation id="2972" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:476 %sample_sliding_window_buffer_samples_sample_V_22_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_7_addr"/></StgValue>
</operation>

<operation id="2973" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:477 %sample_sliding_window_buffer_samples_sample_V_22_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_7_load"/></StgValue>
</operation>

<operation id="2974" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:478 %sample_sliding_window_buffer_samples_sample_V_22_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_6_addr"/></StgValue>
</operation>

<operation id="2975" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:479 %sample_sliding_window_buffer_samples_sample_V_22_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_6_load"/></StgValue>
</operation>

<operation id="2976" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:480 %sample_sliding_window_buffer_samples_sample_V_22_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_5_addr"/></StgValue>
</operation>

<operation id="2977" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:481 %sample_sliding_window_buffer_samples_sample_V_22_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_5_load"/></StgValue>
</operation>

<operation id="2978" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:482 %sample_sliding_window_buffer_samples_sample_V_22_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_4_addr"/></StgValue>
</operation>

<operation id="2979" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:483 %sample_sliding_window_buffer_samples_sample_V_22_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_4_load"/></StgValue>
</operation>

<operation id="2980" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:484 %sample_sliding_window_buffer_samples_sample_V_22_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_3_addr"/></StgValue>
</operation>

<operation id="2981" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:485 %sample_sliding_window_buffer_samples_sample_V_22_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_3_load"/></StgValue>
</operation>

<operation id="2982" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:486 %sample_sliding_window_buffer_samples_sample_V_22_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_2_addr"/></StgValue>
</operation>

<operation id="2983" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:487 %sample_sliding_window_buffer_samples_sample_V_22_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_2_load"/></StgValue>
</operation>

<operation id="2984" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:488 %sample_sliding_window_buffer_samples_sample_V_22_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_1_addr"/></StgValue>
</operation>

<operation id="2985" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:489 %sample_sliding_window_buffer_samples_sample_V_22_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_1_load"/></StgValue>
</operation>

<operation id="2986" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:490 %sample_sliding_window_buffer_samples_sample_V_22_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_0_addr"/></StgValue>
</operation>

<operation id="2987" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:491 %sample_sliding_window_buffer_samples_sample_V_22_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_0_load"/></StgValue>
</operation>

<operation id="2988" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:493 %sample_sliding_window_buffer_samples_timestamp_V_21_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_11_load"/></StgValue>
</operation>

<operation id="2989" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:495 %sample_sliding_window_buffer_samples_timestamp_V_21_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_10_load"/></StgValue>
</operation>

<operation id="2990" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:497 %sample_sliding_window_buffer_samples_timestamp_V_21_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_9_load"/></StgValue>
</operation>

<operation id="2991" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:499 %sample_sliding_window_buffer_samples_timestamp_V_21_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_8_load"/></StgValue>
</operation>

<operation id="2992" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:501 %sample_sliding_window_buffer_samples_timestamp_V_21_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_7_load"/></StgValue>
</operation>

<operation id="2993" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:503 %sample_sliding_window_buffer_samples_timestamp_V_21_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_6_load"/></StgValue>
</operation>

<operation id="2994" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:505 %sample_sliding_window_buffer_samples_timestamp_V_21_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_5_load"/></StgValue>
</operation>

<operation id="2995" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:507 %sample_sliding_window_buffer_samples_timestamp_V_21_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_4_load"/></StgValue>
</operation>

<operation id="2996" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:509 %sample_sliding_window_buffer_samples_timestamp_V_21_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_3_load"/></StgValue>
</operation>

<operation id="2997" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:511 %sample_sliding_window_buffer_samples_timestamp_V_21_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_2_load"/></StgValue>
</operation>

<operation id="2998" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:513 %sample_sliding_window_buffer_samples_timestamp_V_21_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_1_load"/></StgValue>
</operation>

<operation id="2999" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:515 %sample_sliding_window_buffer_samples_timestamp_V_21_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_21_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_0_load"/></StgValue>
</operation>

<operation id="3000" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:517 %sample_sliding_window_buffer_samples_sample_V_21_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_11_load"/></StgValue>
</operation>

<operation id="3001" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:519 %sample_sliding_window_buffer_samples_sample_V_21_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_10_load"/></StgValue>
</operation>

<operation id="3002" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:521 %sample_sliding_window_buffer_samples_sample_V_21_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_9_load"/></StgValue>
</operation>

<operation id="3003" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:523 %sample_sliding_window_buffer_samples_sample_V_21_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_8_load"/></StgValue>
</operation>

<operation id="3004" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:525 %sample_sliding_window_buffer_samples_sample_V_21_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_7_load"/></StgValue>
</operation>

<operation id="3005" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:527 %sample_sliding_window_buffer_samples_sample_V_21_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_6_load"/></StgValue>
</operation>

<operation id="3006" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:529 %sample_sliding_window_buffer_samples_sample_V_21_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_5_load"/></StgValue>
</operation>

<operation id="3007" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:531 %sample_sliding_window_buffer_samples_sample_V_21_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_4_load"/></StgValue>
</operation>

<operation id="3008" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:533 %sample_sliding_window_buffer_samples_sample_V_21_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_3_load"/></StgValue>
</operation>

<operation id="3009" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:535 %sample_sliding_window_buffer_samples_sample_V_21_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_2_load"/></StgValue>
</operation>

<operation id="3010" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:537 %sample_sliding_window_buffer_samples_sample_V_21_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_1_load"/></StgValue>
</operation>

<operation id="3011" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:539 %sample_sliding_window_buffer_samples_sample_V_21_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_21_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_0_load"/></StgValue>
</operation>

<operation id="3012" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:541 %sample_sliding_window_buffer_samples_timestamp_V_20_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_11_load"/></StgValue>
</operation>

<operation id="3013" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:543 %sample_sliding_window_buffer_samples_timestamp_V_20_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_10_load"/></StgValue>
</operation>

<operation id="3014" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:545 %sample_sliding_window_buffer_samples_timestamp_V_20_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_9_load"/></StgValue>
</operation>

<operation id="3015" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:547 %sample_sliding_window_buffer_samples_timestamp_V_20_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_8_load"/></StgValue>
</operation>

<operation id="3016" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:549 %sample_sliding_window_buffer_samples_timestamp_V_20_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_7_load"/></StgValue>
</operation>

<operation id="3017" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:551 %sample_sliding_window_buffer_samples_timestamp_V_20_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_6_load"/></StgValue>
</operation>

<operation id="3018" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:553 %sample_sliding_window_buffer_samples_timestamp_V_20_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_5_load"/></StgValue>
</operation>

<operation id="3019" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:555 %sample_sliding_window_buffer_samples_timestamp_V_20_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_4_load"/></StgValue>
</operation>

<operation id="3020" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:557 %sample_sliding_window_buffer_samples_timestamp_V_20_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_3_load"/></StgValue>
</operation>

<operation id="3021" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:559 %sample_sliding_window_buffer_samples_timestamp_V_20_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_2_load"/></StgValue>
</operation>

<operation id="3022" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:561 %sample_sliding_window_buffer_samples_timestamp_V_20_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_1_load"/></StgValue>
</operation>

<operation id="3023" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:563 %sample_sliding_window_buffer_samples_timestamp_V_20_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_20_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_0_load"/></StgValue>
</operation>

<operation id="3024" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:565 %sample_sliding_window_buffer_samples_sample_V_20_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_11_load"/></StgValue>
</operation>

<operation id="3025" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:567 %sample_sliding_window_buffer_samples_sample_V_20_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_10_load"/></StgValue>
</operation>

<operation id="3026" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:569 %sample_sliding_window_buffer_samples_sample_V_20_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_9_load"/></StgValue>
</operation>

<operation id="3027" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:571 %sample_sliding_window_buffer_samples_sample_V_20_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_8_load"/></StgValue>
</operation>

<operation id="3028" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:573 %sample_sliding_window_buffer_samples_sample_V_20_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_7_load"/></StgValue>
</operation>

<operation id="3029" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:575 %sample_sliding_window_buffer_samples_sample_V_20_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_6_load"/></StgValue>
</operation>

<operation id="3030" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:577 %sample_sliding_window_buffer_samples_sample_V_20_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_5_load"/></StgValue>
</operation>

<operation id="3031" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:579 %sample_sliding_window_buffer_samples_sample_V_20_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_4_load"/></StgValue>
</operation>

<operation id="3032" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:581 %sample_sliding_window_buffer_samples_sample_V_20_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_3_load"/></StgValue>
</operation>

<operation id="3033" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:583 %sample_sliding_window_buffer_samples_sample_V_20_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_2_load"/></StgValue>
</operation>

<operation id="3034" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:585 %sample_sliding_window_buffer_samples_sample_V_20_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_1_load"/></StgValue>
</operation>

<operation id="3035" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:587 %sample_sliding_window_buffer_samples_sample_V_20_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_20_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_0_load"/></StgValue>
</operation>

<operation id="3036" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2028 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_0_load, i5 %period_samples_0_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3037" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2029 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_1_load, i5 %period_samples_1_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3038" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2030 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_2_load, i5 %period_samples_2_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3039" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2031 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_3_load, i5 %period_samples_3_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3040" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2032 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_4_load, i5 %period_samples_4_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3041" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2033 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_5_load, i5 %period_samples_5_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3042" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2034 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_6_load, i5 %period_samples_6_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3043" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2035 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_7_load, i5 %period_samples_7_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3044" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2036 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_8_load, i5 %period_samples_8_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3045" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2037 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_9_load, i5 %period_samples_9_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3046" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2038 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_10_load, i5 %period_samples_10_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3047" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2039 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_20_11_load, i5 %period_samples_11_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3048" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2040 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_0_load, i5 %period_samples_0_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3049" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2041 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_1_load, i5 %period_samples_1_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3050" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2042 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_2_load, i5 %period_samples_2_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3051" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2043 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_3_load, i5 %period_samples_3_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3052" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2044 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_4_load, i5 %period_samples_4_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3053" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2045 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_5_load, i5 %period_samples_5_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3054" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2046 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_6_load, i5 %period_samples_6_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3055" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2047 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_7_load, i5 %period_samples_7_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3056" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2048 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_8_load, i5 %period_samples_8_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3057" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2049 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_9_load, i5 %period_samples_9_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3058" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2050 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_10_load, i5 %period_samples_10_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3059" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2051 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_20_11_load, i5 %period_samples_11_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3060" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2052 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_0_load, i5 %period_samples_0_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3061" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2053 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_1_load, i5 %period_samples_1_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3062" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2054 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_2_load, i5 %period_samples_2_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3063" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2055 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_3_load, i5 %period_samples_3_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3064" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2056 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_4_load, i5 %period_samples_4_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3065" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2057 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_5_load, i5 %period_samples_5_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3066" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2058 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_6_load, i5 %period_samples_6_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3067" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2059 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_7_load, i5 %period_samples_7_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3068" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2060 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_8_load, i5 %period_samples_8_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3069" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2061 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_9_load, i5 %period_samples_9_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3070" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2062 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_10_load, i5 %period_samples_10_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3071" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2063 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_21_11_load, i5 %period_samples_11_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3072" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2064 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_0_load, i5 %period_samples_0_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3073" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2065 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_1_load, i5 %period_samples_1_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3074" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2066 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_2_load, i5 %period_samples_2_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3075" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2067 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_3_load, i5 %period_samples_3_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3076" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2068 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_4_load, i5 %period_samples_4_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3077" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2069 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_5_load, i5 %period_samples_5_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3078" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2070 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_6_load, i5 %period_samples_6_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3079" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2071 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_7_load, i5 %period_samples_7_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3080" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2072 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_8_load, i5 %period_samples_8_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3081" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2073 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_9_load, i5 %period_samples_9_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3082" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2074 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_10_load, i5 %period_samples_10_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3083" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2075 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_21_11_load, i5 %period_samples_11_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="3084" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:300 %sample_sliding_window_buffer_samples_timestamp_V_25_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_11_addr"/></StgValue>
</operation>

<operation id="3085" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:301 %sample_sliding_window_buffer_samples_timestamp_V_25_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_11_load"/></StgValue>
</operation>

<operation id="3086" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:302 %sample_sliding_window_buffer_samples_timestamp_V_25_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_10_addr"/></StgValue>
</operation>

<operation id="3087" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:303 %sample_sliding_window_buffer_samples_timestamp_V_25_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_10_load"/></StgValue>
</operation>

<operation id="3088" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:304 %sample_sliding_window_buffer_samples_timestamp_V_25_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_9_addr"/></StgValue>
</operation>

<operation id="3089" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:305 %sample_sliding_window_buffer_samples_timestamp_V_25_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_9_load"/></StgValue>
</operation>

<operation id="3090" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:306 %sample_sliding_window_buffer_samples_timestamp_V_25_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_8_addr"/></StgValue>
</operation>

<operation id="3091" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:307 %sample_sliding_window_buffer_samples_timestamp_V_25_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_8_load"/></StgValue>
</operation>

<operation id="3092" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:308 %sample_sliding_window_buffer_samples_timestamp_V_25_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_7_addr"/></StgValue>
</operation>

<operation id="3093" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:309 %sample_sliding_window_buffer_samples_timestamp_V_25_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_7_load"/></StgValue>
</operation>

<operation id="3094" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:310 %sample_sliding_window_buffer_samples_timestamp_V_25_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_6_addr"/></StgValue>
</operation>

<operation id="3095" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:311 %sample_sliding_window_buffer_samples_timestamp_V_25_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_6_load"/></StgValue>
</operation>

<operation id="3096" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:312 %sample_sliding_window_buffer_samples_timestamp_V_25_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_5_addr"/></StgValue>
</operation>

<operation id="3097" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:313 %sample_sliding_window_buffer_samples_timestamp_V_25_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_5_load"/></StgValue>
</operation>

<operation id="3098" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:314 %sample_sliding_window_buffer_samples_timestamp_V_25_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_4_addr"/></StgValue>
</operation>

<operation id="3099" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:315 %sample_sliding_window_buffer_samples_timestamp_V_25_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_4_load"/></StgValue>
</operation>

<operation id="3100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:316 %sample_sliding_window_buffer_samples_timestamp_V_25_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_3_addr"/></StgValue>
</operation>

<operation id="3101" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:317 %sample_sliding_window_buffer_samples_timestamp_V_25_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_3_load"/></StgValue>
</operation>

<operation id="3102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:318 %sample_sliding_window_buffer_samples_timestamp_V_25_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_2_addr"/></StgValue>
</operation>

<operation id="3103" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:319 %sample_sliding_window_buffer_samples_timestamp_V_25_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_2_load"/></StgValue>
</operation>

<operation id="3104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:320 %sample_sliding_window_buffer_samples_timestamp_V_25_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_1_addr"/></StgValue>
</operation>

<operation id="3105" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:321 %sample_sliding_window_buffer_samples_timestamp_V_25_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_1_load"/></StgValue>
</operation>

<operation id="3106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:322 %sample_sliding_window_buffer_samples_timestamp_V_25_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_0_addr"/></StgValue>
</operation>

<operation id="3107" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:323 %sample_sliding_window_buffer_samples_timestamp_V_25_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_0_load"/></StgValue>
</operation>

<operation id="3108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:324 %sample_sliding_window_buffer_samples_sample_V_25_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_11_addr"/></StgValue>
</operation>

<operation id="3109" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:325 %sample_sliding_window_buffer_samples_sample_V_25_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_11_load"/></StgValue>
</operation>

<operation id="3110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:326 %sample_sliding_window_buffer_samples_sample_V_25_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_10_addr"/></StgValue>
</operation>

<operation id="3111" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:327 %sample_sliding_window_buffer_samples_sample_V_25_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_10_load"/></StgValue>
</operation>

<operation id="3112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:328 %sample_sliding_window_buffer_samples_sample_V_25_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_9_addr"/></StgValue>
</operation>

<operation id="3113" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:329 %sample_sliding_window_buffer_samples_sample_V_25_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_9_load"/></StgValue>
</operation>

<operation id="3114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:330 %sample_sliding_window_buffer_samples_sample_V_25_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_8_addr"/></StgValue>
</operation>

<operation id="3115" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:331 %sample_sliding_window_buffer_samples_sample_V_25_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_8_load"/></StgValue>
</operation>

<operation id="3116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:332 %sample_sliding_window_buffer_samples_sample_V_25_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_7_addr"/></StgValue>
</operation>

<operation id="3117" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:333 %sample_sliding_window_buffer_samples_sample_V_25_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_7_load"/></StgValue>
</operation>

<operation id="3118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:334 %sample_sliding_window_buffer_samples_sample_V_25_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_6_addr"/></StgValue>
</operation>

<operation id="3119" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:335 %sample_sliding_window_buffer_samples_sample_V_25_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_6_load"/></StgValue>
</operation>

<operation id="3120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:336 %sample_sliding_window_buffer_samples_sample_V_25_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_5_addr"/></StgValue>
</operation>

<operation id="3121" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:337 %sample_sliding_window_buffer_samples_sample_V_25_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_5_load"/></StgValue>
</operation>

<operation id="3122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:338 %sample_sliding_window_buffer_samples_sample_V_25_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_4_addr"/></StgValue>
</operation>

<operation id="3123" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:339 %sample_sliding_window_buffer_samples_sample_V_25_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_4_load"/></StgValue>
</operation>

<operation id="3124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:340 %sample_sliding_window_buffer_samples_sample_V_25_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_3_addr"/></StgValue>
</operation>

<operation id="3125" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:341 %sample_sliding_window_buffer_samples_sample_V_25_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_3_load"/></StgValue>
</operation>

<operation id="3126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:342 %sample_sliding_window_buffer_samples_sample_V_25_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_2_addr"/></StgValue>
</operation>

<operation id="3127" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:343 %sample_sliding_window_buffer_samples_sample_V_25_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_2_load"/></StgValue>
</operation>

<operation id="3128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:344 %sample_sliding_window_buffer_samples_sample_V_25_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_1_addr"/></StgValue>
</operation>

<operation id="3129" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:345 %sample_sliding_window_buffer_samples_sample_V_25_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_1_load"/></StgValue>
</operation>

<operation id="3130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:346 %sample_sliding_window_buffer_samples_sample_V_25_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_0_addr"/></StgValue>
</operation>

<operation id="3131" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:347 %sample_sliding_window_buffer_samples_sample_V_25_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_0_load"/></StgValue>
</operation>

<operation id="3132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:348 %sample_sliding_window_buffer_samples_timestamp_V_24_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_11_addr"/></StgValue>
</operation>

<operation id="3133" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:349 %sample_sliding_window_buffer_samples_timestamp_V_24_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_11_load"/></StgValue>
</operation>

<operation id="3134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:350 %sample_sliding_window_buffer_samples_timestamp_V_24_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_10_addr"/></StgValue>
</operation>

<operation id="3135" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:351 %sample_sliding_window_buffer_samples_timestamp_V_24_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_10_load"/></StgValue>
</operation>

<operation id="3136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:352 %sample_sliding_window_buffer_samples_timestamp_V_24_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_9_addr"/></StgValue>
</operation>

<operation id="3137" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:353 %sample_sliding_window_buffer_samples_timestamp_V_24_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_9_load"/></StgValue>
</operation>

<operation id="3138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:354 %sample_sliding_window_buffer_samples_timestamp_V_24_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_8_addr"/></StgValue>
</operation>

<operation id="3139" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:355 %sample_sliding_window_buffer_samples_timestamp_V_24_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_8_load"/></StgValue>
</operation>

<operation id="3140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:356 %sample_sliding_window_buffer_samples_timestamp_V_24_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_7_addr"/></StgValue>
</operation>

<operation id="3141" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:357 %sample_sliding_window_buffer_samples_timestamp_V_24_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_7_load"/></StgValue>
</operation>

<operation id="3142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:358 %sample_sliding_window_buffer_samples_timestamp_V_24_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_6_addr"/></StgValue>
</operation>

<operation id="3143" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:359 %sample_sliding_window_buffer_samples_timestamp_V_24_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_6_load"/></StgValue>
</operation>

<operation id="3144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:360 %sample_sliding_window_buffer_samples_timestamp_V_24_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_5_addr"/></StgValue>
</operation>

<operation id="3145" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:361 %sample_sliding_window_buffer_samples_timestamp_V_24_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_5_load"/></StgValue>
</operation>

<operation id="3146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:362 %sample_sliding_window_buffer_samples_timestamp_V_24_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_4_addr"/></StgValue>
</operation>

<operation id="3147" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:363 %sample_sliding_window_buffer_samples_timestamp_V_24_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_4_load"/></StgValue>
</operation>

<operation id="3148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:364 %sample_sliding_window_buffer_samples_timestamp_V_24_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_3_addr"/></StgValue>
</operation>

<operation id="3149" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:365 %sample_sliding_window_buffer_samples_timestamp_V_24_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_3_load"/></StgValue>
</operation>

<operation id="3150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:366 %sample_sliding_window_buffer_samples_timestamp_V_24_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_2_addr"/></StgValue>
</operation>

<operation id="3151" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:367 %sample_sliding_window_buffer_samples_timestamp_V_24_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_2_load"/></StgValue>
</operation>

<operation id="3152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:368 %sample_sliding_window_buffer_samples_timestamp_V_24_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_1_addr"/></StgValue>
</operation>

<operation id="3153" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:369 %sample_sliding_window_buffer_samples_timestamp_V_24_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_1_load"/></StgValue>
</operation>

<operation id="3154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:370 %sample_sliding_window_buffer_samples_timestamp_V_24_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_0_addr"/></StgValue>
</operation>

<operation id="3155" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:371 %sample_sliding_window_buffer_samples_timestamp_V_24_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_0_load"/></StgValue>
</operation>

<operation id="3156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:372 %sample_sliding_window_buffer_samples_sample_V_24_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_11_addr"/></StgValue>
</operation>

<operation id="3157" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:373 %sample_sliding_window_buffer_samples_sample_V_24_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_11_load"/></StgValue>
</operation>

<operation id="3158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:374 %sample_sliding_window_buffer_samples_sample_V_24_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_10_addr"/></StgValue>
</operation>

<operation id="3159" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:375 %sample_sliding_window_buffer_samples_sample_V_24_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_10_load"/></StgValue>
</operation>

<operation id="3160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:376 %sample_sliding_window_buffer_samples_sample_V_24_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_9_addr"/></StgValue>
</operation>

<operation id="3161" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:377 %sample_sliding_window_buffer_samples_sample_V_24_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_9_load"/></StgValue>
</operation>

<operation id="3162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:378 %sample_sliding_window_buffer_samples_sample_V_24_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_8_addr"/></StgValue>
</operation>

<operation id="3163" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:379 %sample_sliding_window_buffer_samples_sample_V_24_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_8_load"/></StgValue>
</operation>

<operation id="3164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:380 %sample_sliding_window_buffer_samples_sample_V_24_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_7_addr"/></StgValue>
</operation>

<operation id="3165" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:381 %sample_sliding_window_buffer_samples_sample_V_24_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_7_load"/></StgValue>
</operation>

<operation id="3166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:382 %sample_sliding_window_buffer_samples_sample_V_24_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_6_addr"/></StgValue>
</operation>

<operation id="3167" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:383 %sample_sliding_window_buffer_samples_sample_V_24_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_6_load"/></StgValue>
</operation>

<operation id="3168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:384 %sample_sliding_window_buffer_samples_sample_V_24_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_5_addr"/></StgValue>
</operation>

<operation id="3169" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:385 %sample_sliding_window_buffer_samples_sample_V_24_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_5_load"/></StgValue>
</operation>

<operation id="3170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:386 %sample_sliding_window_buffer_samples_sample_V_24_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_4_addr"/></StgValue>
</operation>

<operation id="3171" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:387 %sample_sliding_window_buffer_samples_sample_V_24_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_4_load"/></StgValue>
</operation>

<operation id="3172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:388 %sample_sliding_window_buffer_samples_sample_V_24_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_3_addr"/></StgValue>
</operation>

<operation id="3173" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:389 %sample_sliding_window_buffer_samples_sample_V_24_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_3_load"/></StgValue>
</operation>

<operation id="3174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:390 %sample_sliding_window_buffer_samples_sample_V_24_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_2_addr"/></StgValue>
</operation>

<operation id="3175" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:391 %sample_sliding_window_buffer_samples_sample_V_24_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_2_load"/></StgValue>
</operation>

<operation id="3176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:392 %sample_sliding_window_buffer_samples_sample_V_24_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_1_addr"/></StgValue>
</operation>

<operation id="3177" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:393 %sample_sliding_window_buffer_samples_sample_V_24_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_1_load"/></StgValue>
</operation>

<operation id="3178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:394 %sample_sliding_window_buffer_samples_sample_V_24_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_0_addr"/></StgValue>
</operation>

<operation id="3179" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:395 %sample_sliding_window_buffer_samples_sample_V_24_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_0_load"/></StgValue>
</operation>

<operation id="3180" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:397 %sample_sliding_window_buffer_samples_timestamp_V_23_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_11_load"/></StgValue>
</operation>

<operation id="3181" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:399 %sample_sliding_window_buffer_samples_timestamp_V_23_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_10_load"/></StgValue>
</operation>

<operation id="3182" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:401 %sample_sliding_window_buffer_samples_timestamp_V_23_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_9_load"/></StgValue>
</operation>

<operation id="3183" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:403 %sample_sliding_window_buffer_samples_timestamp_V_23_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_8_load"/></StgValue>
</operation>

<operation id="3184" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:405 %sample_sliding_window_buffer_samples_timestamp_V_23_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_7_load"/></StgValue>
</operation>

<operation id="3185" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:407 %sample_sliding_window_buffer_samples_timestamp_V_23_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_6_load"/></StgValue>
</operation>

<operation id="3186" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:409 %sample_sliding_window_buffer_samples_timestamp_V_23_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_5_load"/></StgValue>
</operation>

<operation id="3187" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:411 %sample_sliding_window_buffer_samples_timestamp_V_23_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_4_load"/></StgValue>
</operation>

<operation id="3188" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:413 %sample_sliding_window_buffer_samples_timestamp_V_23_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_3_load"/></StgValue>
</operation>

<operation id="3189" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:415 %sample_sliding_window_buffer_samples_timestamp_V_23_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_2_load"/></StgValue>
</operation>

<operation id="3190" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:417 %sample_sliding_window_buffer_samples_timestamp_V_23_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_1_load"/></StgValue>
</operation>

<operation id="3191" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:419 %sample_sliding_window_buffer_samples_timestamp_V_23_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_23_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_0_load"/></StgValue>
</operation>

<operation id="3192" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:421 %sample_sliding_window_buffer_samples_sample_V_23_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_11_load"/></StgValue>
</operation>

<operation id="3193" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:423 %sample_sliding_window_buffer_samples_sample_V_23_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_10_load"/></StgValue>
</operation>

<operation id="3194" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:425 %sample_sliding_window_buffer_samples_sample_V_23_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_9_load"/></StgValue>
</operation>

<operation id="3195" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:427 %sample_sliding_window_buffer_samples_sample_V_23_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_8_load"/></StgValue>
</operation>

<operation id="3196" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:429 %sample_sliding_window_buffer_samples_sample_V_23_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_7_load"/></StgValue>
</operation>

<operation id="3197" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:431 %sample_sliding_window_buffer_samples_sample_V_23_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_6_load"/></StgValue>
</operation>

<operation id="3198" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:433 %sample_sliding_window_buffer_samples_sample_V_23_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_5_load"/></StgValue>
</operation>

<operation id="3199" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:435 %sample_sliding_window_buffer_samples_sample_V_23_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_4_load"/></StgValue>
</operation>

<operation id="3200" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:437 %sample_sliding_window_buffer_samples_sample_V_23_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_3_load"/></StgValue>
</operation>

<operation id="3201" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:439 %sample_sliding_window_buffer_samples_sample_V_23_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_2_load"/></StgValue>
</operation>

<operation id="3202" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:441 %sample_sliding_window_buffer_samples_sample_V_23_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_1_load"/></StgValue>
</operation>

<operation id="3203" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:443 %sample_sliding_window_buffer_samples_sample_V_23_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_23_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_0_load"/></StgValue>
</operation>

<operation id="3204" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:445 %sample_sliding_window_buffer_samples_timestamp_V_22_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_11_load"/></StgValue>
</operation>

<operation id="3205" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:447 %sample_sliding_window_buffer_samples_timestamp_V_22_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_10_load"/></StgValue>
</operation>

<operation id="3206" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:449 %sample_sliding_window_buffer_samples_timestamp_V_22_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_9_load"/></StgValue>
</operation>

<operation id="3207" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:451 %sample_sliding_window_buffer_samples_timestamp_V_22_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_8_load"/></StgValue>
</operation>

<operation id="3208" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:453 %sample_sliding_window_buffer_samples_timestamp_V_22_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_7_load"/></StgValue>
</operation>

<operation id="3209" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:455 %sample_sliding_window_buffer_samples_timestamp_V_22_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_6_load"/></StgValue>
</operation>

<operation id="3210" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:457 %sample_sliding_window_buffer_samples_timestamp_V_22_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_5_load"/></StgValue>
</operation>

<operation id="3211" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:459 %sample_sliding_window_buffer_samples_timestamp_V_22_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_4_load"/></StgValue>
</operation>

<operation id="3212" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:461 %sample_sliding_window_buffer_samples_timestamp_V_22_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_3_load"/></StgValue>
</operation>

<operation id="3213" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:463 %sample_sliding_window_buffer_samples_timestamp_V_22_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_2_load"/></StgValue>
</operation>

<operation id="3214" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:465 %sample_sliding_window_buffer_samples_timestamp_V_22_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_1_load"/></StgValue>
</operation>

<operation id="3215" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:467 %sample_sliding_window_buffer_samples_timestamp_V_22_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_22_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_0_load"/></StgValue>
</operation>

<operation id="3216" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:469 %sample_sliding_window_buffer_samples_sample_V_22_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_11_load"/></StgValue>
</operation>

<operation id="3217" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:471 %sample_sliding_window_buffer_samples_sample_V_22_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_10_load"/></StgValue>
</operation>

<operation id="3218" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:473 %sample_sliding_window_buffer_samples_sample_V_22_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_9_load"/></StgValue>
</operation>

<operation id="3219" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:475 %sample_sliding_window_buffer_samples_sample_V_22_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_8_load"/></StgValue>
</operation>

<operation id="3220" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:477 %sample_sliding_window_buffer_samples_sample_V_22_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_7_load"/></StgValue>
</operation>

<operation id="3221" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:479 %sample_sliding_window_buffer_samples_sample_V_22_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_6_load"/></StgValue>
</operation>

<operation id="3222" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:481 %sample_sliding_window_buffer_samples_sample_V_22_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_5_load"/></StgValue>
</operation>

<operation id="3223" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:483 %sample_sliding_window_buffer_samples_sample_V_22_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_4_load"/></StgValue>
</operation>

<operation id="3224" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:485 %sample_sliding_window_buffer_samples_sample_V_22_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_3_load"/></StgValue>
</operation>

<operation id="3225" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:487 %sample_sliding_window_buffer_samples_sample_V_22_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_2_load"/></StgValue>
</operation>

<operation id="3226" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:489 %sample_sliding_window_buffer_samples_sample_V_22_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_1_load"/></StgValue>
</operation>

<operation id="3227" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:491 %sample_sliding_window_buffer_samples_sample_V_22_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_22_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_0_load"/></StgValue>
</operation>

<operation id="3228" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2076 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_0_load, i5 %period_samples_0_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3229" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2077 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_1_load, i5 %period_samples_1_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3230" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2078 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_2_load, i5 %period_samples_2_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3231" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2079 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_3_load, i5 %period_samples_3_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3232" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2080 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_4_load, i5 %period_samples_4_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3233" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2081 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_5_load, i5 %period_samples_5_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3234" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2082 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_6_load, i5 %period_samples_6_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3235" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2083 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_7_load, i5 %period_samples_7_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3236" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2084 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_8_load, i5 %period_samples_8_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3237" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2085 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_9_load, i5 %period_samples_9_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3238" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2086 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_10_load, i5 %period_samples_10_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3239" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2087 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_22_11_load, i5 %period_samples_11_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3240" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2088 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_0_load, i5 %period_samples_0_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3241" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2089 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_1_load, i5 %period_samples_1_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3242" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2090 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_2_load, i5 %period_samples_2_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3243" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2091 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_3_load, i5 %period_samples_3_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3244" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2092 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_4_load, i5 %period_samples_4_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3245" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2093 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_5_load, i5 %period_samples_5_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3246" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2094 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_6_load, i5 %period_samples_6_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3247" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2095 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_7_load, i5 %period_samples_7_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3248" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2096 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_8_load, i5 %period_samples_8_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3249" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2097 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_9_load, i5 %period_samples_9_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3250" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2098 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_10_load, i5 %period_samples_10_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3251" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2099 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_22_11_load, i5 %period_samples_11_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3252" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2100 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_0_load, i5 %period_samples_0_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3253" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2101 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_1_load, i5 %period_samples_1_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3254" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2102 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_2_load, i5 %period_samples_2_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3255" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2103 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_3_load, i5 %period_samples_3_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3256" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2104 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_4_load, i5 %period_samples_4_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3257" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2105 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_5_load, i5 %period_samples_5_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3258" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2106 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_6_load, i5 %period_samples_6_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3259" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2107 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_7_load, i5 %period_samples_7_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3260" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2108 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_8_load, i5 %period_samples_8_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3261" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2109 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_9_load, i5 %period_samples_9_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3262" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2110 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_10_load, i5 %period_samples_10_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3263" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2111 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_23_11_load, i5 %period_samples_11_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3264" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2112 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_0_load, i5 %period_samples_0_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3265" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2113 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_1_load, i5 %period_samples_1_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3266" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2114 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_2_load, i5 %period_samples_2_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3267" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2115 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_3_load, i5 %period_samples_3_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3268" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2116 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_4_load, i5 %period_samples_4_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3269" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2117 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_5_load, i5 %period_samples_5_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3270" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2118 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_6_load, i5 %period_samples_6_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3271" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2119 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_7_load, i5 %period_samples_7_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3272" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2120 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_8_load, i5 %period_samples_8_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3273" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2121 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_9_load, i5 %period_samples_9_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3274" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2122 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_10_load, i5 %period_samples_10_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3275" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2123 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_23_11_load, i5 %period_samples_11_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="3276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:204 %sample_sliding_window_buffer_samples_timestamp_V_27_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_11_addr"/></StgValue>
</operation>

<operation id="3277" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:205 %sample_sliding_window_buffer_samples_timestamp_V_27_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_11_load"/></StgValue>
</operation>

<operation id="3278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:206 %sample_sliding_window_buffer_samples_timestamp_V_27_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_10_addr"/></StgValue>
</operation>

<operation id="3279" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:207 %sample_sliding_window_buffer_samples_timestamp_V_27_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_10_load"/></StgValue>
</operation>

<operation id="3280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:208 %sample_sliding_window_buffer_samples_timestamp_V_27_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_9_addr"/></StgValue>
</operation>

<operation id="3281" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:209 %sample_sliding_window_buffer_samples_timestamp_V_27_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_9_load"/></StgValue>
</operation>

<operation id="3282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:210 %sample_sliding_window_buffer_samples_timestamp_V_27_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_8_addr"/></StgValue>
</operation>

<operation id="3283" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:211 %sample_sliding_window_buffer_samples_timestamp_V_27_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_8_load"/></StgValue>
</operation>

<operation id="3284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:212 %sample_sliding_window_buffer_samples_timestamp_V_27_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_7_addr"/></StgValue>
</operation>

<operation id="3285" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:213 %sample_sliding_window_buffer_samples_timestamp_V_27_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_7_load"/></StgValue>
</operation>

<operation id="3286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:214 %sample_sliding_window_buffer_samples_timestamp_V_27_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_6_addr"/></StgValue>
</operation>

<operation id="3287" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:215 %sample_sliding_window_buffer_samples_timestamp_V_27_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_6_load"/></StgValue>
</operation>

<operation id="3288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:216 %sample_sliding_window_buffer_samples_timestamp_V_27_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_5_addr"/></StgValue>
</operation>

<operation id="3289" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:217 %sample_sliding_window_buffer_samples_timestamp_V_27_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_5_load"/></StgValue>
</operation>

<operation id="3290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:218 %sample_sliding_window_buffer_samples_timestamp_V_27_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_4_addr"/></StgValue>
</operation>

<operation id="3291" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:219 %sample_sliding_window_buffer_samples_timestamp_V_27_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_4_load"/></StgValue>
</operation>

<operation id="3292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:220 %sample_sliding_window_buffer_samples_timestamp_V_27_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_3_addr"/></StgValue>
</operation>

<operation id="3293" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:221 %sample_sliding_window_buffer_samples_timestamp_V_27_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_3_load"/></StgValue>
</operation>

<operation id="3294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:222 %sample_sliding_window_buffer_samples_timestamp_V_27_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_2_addr"/></StgValue>
</operation>

<operation id="3295" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:223 %sample_sliding_window_buffer_samples_timestamp_V_27_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_2_load"/></StgValue>
</operation>

<operation id="3296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:224 %sample_sliding_window_buffer_samples_timestamp_V_27_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_1_addr"/></StgValue>
</operation>

<operation id="3297" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:225 %sample_sliding_window_buffer_samples_timestamp_V_27_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_1_load"/></StgValue>
</operation>

<operation id="3298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:226 %sample_sliding_window_buffer_samples_timestamp_V_27_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_0_addr"/></StgValue>
</operation>

<operation id="3299" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:227 %sample_sliding_window_buffer_samples_timestamp_V_27_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_0_load"/></StgValue>
</operation>

<operation id="3300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:228 %sample_sliding_window_buffer_samples_sample_V_27_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_11_addr"/></StgValue>
</operation>

<operation id="3301" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:229 %sample_sliding_window_buffer_samples_sample_V_27_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_11_load"/></StgValue>
</operation>

<operation id="3302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:230 %sample_sliding_window_buffer_samples_sample_V_27_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_10_addr"/></StgValue>
</operation>

<operation id="3303" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:231 %sample_sliding_window_buffer_samples_sample_V_27_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_10_load"/></StgValue>
</operation>

<operation id="3304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:232 %sample_sliding_window_buffer_samples_sample_V_27_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_9_addr"/></StgValue>
</operation>

<operation id="3305" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:233 %sample_sliding_window_buffer_samples_sample_V_27_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_9_load"/></StgValue>
</operation>

<operation id="3306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:234 %sample_sliding_window_buffer_samples_sample_V_27_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_8_addr"/></StgValue>
</operation>

<operation id="3307" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:235 %sample_sliding_window_buffer_samples_sample_V_27_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_8_load"/></StgValue>
</operation>

<operation id="3308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:236 %sample_sliding_window_buffer_samples_sample_V_27_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_7_addr"/></StgValue>
</operation>

<operation id="3309" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:237 %sample_sliding_window_buffer_samples_sample_V_27_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_7_load"/></StgValue>
</operation>

<operation id="3310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:238 %sample_sliding_window_buffer_samples_sample_V_27_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_6_addr"/></StgValue>
</operation>

<operation id="3311" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:239 %sample_sliding_window_buffer_samples_sample_V_27_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_6_load"/></StgValue>
</operation>

<operation id="3312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:240 %sample_sliding_window_buffer_samples_sample_V_27_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_5_addr"/></StgValue>
</operation>

<operation id="3313" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:241 %sample_sliding_window_buffer_samples_sample_V_27_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_5_load"/></StgValue>
</operation>

<operation id="3314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:242 %sample_sliding_window_buffer_samples_sample_V_27_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_4_addr"/></StgValue>
</operation>

<operation id="3315" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:243 %sample_sliding_window_buffer_samples_sample_V_27_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_4_load"/></StgValue>
</operation>

<operation id="3316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:244 %sample_sliding_window_buffer_samples_sample_V_27_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_3_addr"/></StgValue>
</operation>

<operation id="3317" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:245 %sample_sliding_window_buffer_samples_sample_V_27_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_3_load"/></StgValue>
</operation>

<operation id="3318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:246 %sample_sliding_window_buffer_samples_sample_V_27_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_2_addr"/></StgValue>
</operation>

<operation id="3319" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:247 %sample_sliding_window_buffer_samples_sample_V_27_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_2_load"/></StgValue>
</operation>

<operation id="3320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:248 %sample_sliding_window_buffer_samples_sample_V_27_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_1_addr"/></StgValue>
</operation>

<operation id="3321" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:249 %sample_sliding_window_buffer_samples_sample_V_27_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_1_load"/></StgValue>
</operation>

<operation id="3322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:250 %sample_sliding_window_buffer_samples_sample_V_27_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_0_addr"/></StgValue>
</operation>

<operation id="3323" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:251 %sample_sliding_window_buffer_samples_sample_V_27_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_0_load"/></StgValue>
</operation>

<operation id="3324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:252 %sample_sliding_window_buffer_samples_timestamp_V_26_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_11_addr"/></StgValue>
</operation>

<operation id="3325" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:253 %sample_sliding_window_buffer_samples_timestamp_V_26_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_11_load"/></StgValue>
</operation>

<operation id="3326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:254 %sample_sliding_window_buffer_samples_timestamp_V_26_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_10_addr"/></StgValue>
</operation>

<operation id="3327" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:255 %sample_sliding_window_buffer_samples_timestamp_V_26_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_10_load"/></StgValue>
</operation>

<operation id="3328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:256 %sample_sliding_window_buffer_samples_timestamp_V_26_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_9_addr"/></StgValue>
</operation>

<operation id="3329" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:257 %sample_sliding_window_buffer_samples_timestamp_V_26_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_9_load"/></StgValue>
</operation>

<operation id="3330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:258 %sample_sliding_window_buffer_samples_timestamp_V_26_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_8_addr"/></StgValue>
</operation>

<operation id="3331" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:259 %sample_sliding_window_buffer_samples_timestamp_V_26_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_8_load"/></StgValue>
</operation>

<operation id="3332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:260 %sample_sliding_window_buffer_samples_timestamp_V_26_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_7_addr"/></StgValue>
</operation>

<operation id="3333" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:261 %sample_sliding_window_buffer_samples_timestamp_V_26_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_7_load"/></StgValue>
</operation>

<operation id="3334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:262 %sample_sliding_window_buffer_samples_timestamp_V_26_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_6_addr"/></StgValue>
</operation>

<operation id="3335" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:263 %sample_sliding_window_buffer_samples_timestamp_V_26_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_6_load"/></StgValue>
</operation>

<operation id="3336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:264 %sample_sliding_window_buffer_samples_timestamp_V_26_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_5_addr"/></StgValue>
</operation>

<operation id="3337" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:265 %sample_sliding_window_buffer_samples_timestamp_V_26_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_5_load"/></StgValue>
</operation>

<operation id="3338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:266 %sample_sliding_window_buffer_samples_timestamp_V_26_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_4_addr"/></StgValue>
</operation>

<operation id="3339" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:267 %sample_sliding_window_buffer_samples_timestamp_V_26_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_4_load"/></StgValue>
</operation>

<operation id="3340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:268 %sample_sliding_window_buffer_samples_timestamp_V_26_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_3_addr"/></StgValue>
</operation>

<operation id="3341" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:269 %sample_sliding_window_buffer_samples_timestamp_V_26_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_3_load"/></StgValue>
</operation>

<operation id="3342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:270 %sample_sliding_window_buffer_samples_timestamp_V_26_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_2_addr"/></StgValue>
</operation>

<operation id="3343" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:271 %sample_sliding_window_buffer_samples_timestamp_V_26_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_2_load"/></StgValue>
</operation>

<operation id="3344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:272 %sample_sliding_window_buffer_samples_timestamp_V_26_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_1_addr"/></StgValue>
</operation>

<operation id="3345" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:273 %sample_sliding_window_buffer_samples_timestamp_V_26_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_1_load"/></StgValue>
</operation>

<operation id="3346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:274 %sample_sliding_window_buffer_samples_timestamp_V_26_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_0_addr"/></StgValue>
</operation>

<operation id="3347" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:275 %sample_sliding_window_buffer_samples_timestamp_V_26_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_0_load"/></StgValue>
</operation>

<operation id="3348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:276 %sample_sliding_window_buffer_samples_sample_V_26_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_11_addr"/></StgValue>
</operation>

<operation id="3349" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:277 %sample_sliding_window_buffer_samples_sample_V_26_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_11_load"/></StgValue>
</operation>

<operation id="3350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:278 %sample_sliding_window_buffer_samples_sample_V_26_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_10_addr"/></StgValue>
</operation>

<operation id="3351" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:279 %sample_sliding_window_buffer_samples_sample_V_26_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_10_load"/></StgValue>
</operation>

<operation id="3352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:280 %sample_sliding_window_buffer_samples_sample_V_26_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_9_addr"/></StgValue>
</operation>

<operation id="3353" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:281 %sample_sliding_window_buffer_samples_sample_V_26_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_9_load"/></StgValue>
</operation>

<operation id="3354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:282 %sample_sliding_window_buffer_samples_sample_V_26_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_8_addr"/></StgValue>
</operation>

<operation id="3355" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:283 %sample_sliding_window_buffer_samples_sample_V_26_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_8_load"/></StgValue>
</operation>

<operation id="3356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:284 %sample_sliding_window_buffer_samples_sample_V_26_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_7_addr"/></StgValue>
</operation>

<operation id="3357" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:285 %sample_sliding_window_buffer_samples_sample_V_26_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_7_load"/></StgValue>
</operation>

<operation id="3358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:286 %sample_sliding_window_buffer_samples_sample_V_26_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_6_addr"/></StgValue>
</operation>

<operation id="3359" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:287 %sample_sliding_window_buffer_samples_sample_V_26_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_6_load"/></StgValue>
</operation>

<operation id="3360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:288 %sample_sliding_window_buffer_samples_sample_V_26_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_5_addr"/></StgValue>
</operation>

<operation id="3361" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:289 %sample_sliding_window_buffer_samples_sample_V_26_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_5_load"/></StgValue>
</operation>

<operation id="3362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:290 %sample_sliding_window_buffer_samples_sample_V_26_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_4_addr"/></StgValue>
</operation>

<operation id="3363" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:291 %sample_sliding_window_buffer_samples_sample_V_26_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_4_load"/></StgValue>
</operation>

<operation id="3364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:292 %sample_sliding_window_buffer_samples_sample_V_26_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_3_addr"/></StgValue>
</operation>

<operation id="3365" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:293 %sample_sliding_window_buffer_samples_sample_V_26_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_3_load"/></StgValue>
</operation>

<operation id="3366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:294 %sample_sliding_window_buffer_samples_sample_V_26_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_2_addr"/></StgValue>
</operation>

<operation id="3367" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:295 %sample_sliding_window_buffer_samples_sample_V_26_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_2_load"/></StgValue>
</operation>

<operation id="3368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:296 %sample_sliding_window_buffer_samples_sample_V_26_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_1_addr"/></StgValue>
</operation>

<operation id="3369" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:297 %sample_sliding_window_buffer_samples_sample_V_26_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_1_load"/></StgValue>
</operation>

<operation id="3370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:298 %sample_sliding_window_buffer_samples_sample_V_26_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_0_addr"/></StgValue>
</operation>

<operation id="3371" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:299 %sample_sliding_window_buffer_samples_sample_V_26_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_0_load"/></StgValue>
</operation>

<operation id="3372" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:301 %sample_sliding_window_buffer_samples_timestamp_V_25_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_11_load"/></StgValue>
</operation>

<operation id="3373" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:303 %sample_sliding_window_buffer_samples_timestamp_V_25_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_10_load"/></StgValue>
</operation>

<operation id="3374" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:305 %sample_sliding_window_buffer_samples_timestamp_V_25_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_9_load"/></StgValue>
</operation>

<operation id="3375" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:307 %sample_sliding_window_buffer_samples_timestamp_V_25_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_8_load"/></StgValue>
</operation>

<operation id="3376" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:309 %sample_sliding_window_buffer_samples_timestamp_V_25_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_7_load"/></StgValue>
</operation>

<operation id="3377" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:311 %sample_sliding_window_buffer_samples_timestamp_V_25_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_6_load"/></StgValue>
</operation>

<operation id="3378" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:313 %sample_sliding_window_buffer_samples_timestamp_V_25_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_5_load"/></StgValue>
</operation>

<operation id="3379" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:315 %sample_sliding_window_buffer_samples_timestamp_V_25_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_4_load"/></StgValue>
</operation>

<operation id="3380" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:317 %sample_sliding_window_buffer_samples_timestamp_V_25_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_3_load"/></StgValue>
</operation>

<operation id="3381" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:319 %sample_sliding_window_buffer_samples_timestamp_V_25_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_2_load"/></StgValue>
</operation>

<operation id="3382" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:321 %sample_sliding_window_buffer_samples_timestamp_V_25_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_1_load"/></StgValue>
</operation>

<operation id="3383" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:323 %sample_sliding_window_buffer_samples_timestamp_V_25_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_25_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_0_load"/></StgValue>
</operation>

<operation id="3384" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:325 %sample_sliding_window_buffer_samples_sample_V_25_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_11_load"/></StgValue>
</operation>

<operation id="3385" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:327 %sample_sliding_window_buffer_samples_sample_V_25_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_10_load"/></StgValue>
</operation>

<operation id="3386" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:329 %sample_sliding_window_buffer_samples_sample_V_25_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_9_load"/></StgValue>
</operation>

<operation id="3387" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:331 %sample_sliding_window_buffer_samples_sample_V_25_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_8_load"/></StgValue>
</operation>

<operation id="3388" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:333 %sample_sliding_window_buffer_samples_sample_V_25_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_7_load"/></StgValue>
</operation>

<operation id="3389" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:335 %sample_sliding_window_buffer_samples_sample_V_25_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_6_load"/></StgValue>
</operation>

<operation id="3390" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:337 %sample_sliding_window_buffer_samples_sample_V_25_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_5_load"/></StgValue>
</operation>

<operation id="3391" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:339 %sample_sliding_window_buffer_samples_sample_V_25_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_4_load"/></StgValue>
</operation>

<operation id="3392" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:341 %sample_sliding_window_buffer_samples_sample_V_25_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_3_load"/></StgValue>
</operation>

<operation id="3393" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:343 %sample_sliding_window_buffer_samples_sample_V_25_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_2_load"/></StgValue>
</operation>

<operation id="3394" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:345 %sample_sliding_window_buffer_samples_sample_V_25_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_1_load"/></StgValue>
</operation>

<operation id="3395" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:347 %sample_sliding_window_buffer_samples_sample_V_25_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_25_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_0_load"/></StgValue>
</operation>

<operation id="3396" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:349 %sample_sliding_window_buffer_samples_timestamp_V_24_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_11_load"/></StgValue>
</operation>

<operation id="3397" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:351 %sample_sliding_window_buffer_samples_timestamp_V_24_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_10_load"/></StgValue>
</operation>

<operation id="3398" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:353 %sample_sliding_window_buffer_samples_timestamp_V_24_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_9_load"/></StgValue>
</operation>

<operation id="3399" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:355 %sample_sliding_window_buffer_samples_timestamp_V_24_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_8_load"/></StgValue>
</operation>

<operation id="3400" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:357 %sample_sliding_window_buffer_samples_timestamp_V_24_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_7_load"/></StgValue>
</operation>

<operation id="3401" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:359 %sample_sliding_window_buffer_samples_timestamp_V_24_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_6_load"/></StgValue>
</operation>

<operation id="3402" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:361 %sample_sliding_window_buffer_samples_timestamp_V_24_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_5_load"/></StgValue>
</operation>

<operation id="3403" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:363 %sample_sliding_window_buffer_samples_timestamp_V_24_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_4_load"/></StgValue>
</operation>

<operation id="3404" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:365 %sample_sliding_window_buffer_samples_timestamp_V_24_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_3_load"/></StgValue>
</operation>

<operation id="3405" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:367 %sample_sliding_window_buffer_samples_timestamp_V_24_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_2_load"/></StgValue>
</operation>

<operation id="3406" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:369 %sample_sliding_window_buffer_samples_timestamp_V_24_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_1_load"/></StgValue>
</operation>

<operation id="3407" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:371 %sample_sliding_window_buffer_samples_timestamp_V_24_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_24_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_0_load"/></StgValue>
</operation>

<operation id="3408" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:373 %sample_sliding_window_buffer_samples_sample_V_24_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_11_load"/></StgValue>
</operation>

<operation id="3409" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:375 %sample_sliding_window_buffer_samples_sample_V_24_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_10_load"/></StgValue>
</operation>

<operation id="3410" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:377 %sample_sliding_window_buffer_samples_sample_V_24_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_9_load"/></StgValue>
</operation>

<operation id="3411" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:379 %sample_sliding_window_buffer_samples_sample_V_24_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_8_load"/></StgValue>
</operation>

<operation id="3412" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:381 %sample_sliding_window_buffer_samples_sample_V_24_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_7_load"/></StgValue>
</operation>

<operation id="3413" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:383 %sample_sliding_window_buffer_samples_sample_V_24_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_6_load"/></StgValue>
</operation>

<operation id="3414" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:385 %sample_sliding_window_buffer_samples_sample_V_24_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_5_load"/></StgValue>
</operation>

<operation id="3415" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:387 %sample_sliding_window_buffer_samples_sample_V_24_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_4_load"/></StgValue>
</operation>

<operation id="3416" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:389 %sample_sliding_window_buffer_samples_sample_V_24_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_3_load"/></StgValue>
</operation>

<operation id="3417" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:391 %sample_sliding_window_buffer_samples_sample_V_24_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_2_load"/></StgValue>
</operation>

<operation id="3418" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:393 %sample_sliding_window_buffer_samples_sample_V_24_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_1_load"/></StgValue>
</operation>

<operation id="3419" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:395 %sample_sliding_window_buffer_samples_sample_V_24_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_24_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_0_load"/></StgValue>
</operation>

<operation id="3420" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2124 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_0_load, i5 %period_samples_0_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3421" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2125 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_1_load, i5 %period_samples_1_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3422" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2126 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_2_load, i5 %period_samples_2_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3423" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2127 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_3_load, i5 %period_samples_3_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3424" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2128 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_4_load, i5 %period_samples_4_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3425" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2129 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_5_load, i5 %period_samples_5_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3426" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2130 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_6_load, i5 %period_samples_6_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3427" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2131 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_7_load, i5 %period_samples_7_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3428" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2132 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_8_load, i5 %period_samples_8_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3429" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2133 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_9_load, i5 %period_samples_9_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3430" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2134 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_10_load, i5 %period_samples_10_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3431" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2135 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_24_11_load, i5 %period_samples_11_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3432" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2136 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_0_load, i5 %period_samples_0_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3433" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2137 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_1_load, i5 %period_samples_1_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3434" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2138 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_2_load, i5 %period_samples_2_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3435" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2139 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_3_load, i5 %period_samples_3_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3436" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2140 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_4_load, i5 %period_samples_4_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3437" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2141 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_5_load, i5 %period_samples_5_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3438" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2142 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_6_load, i5 %period_samples_6_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3439" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2143 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_7_load, i5 %period_samples_7_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3440" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2144 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_8_load, i5 %period_samples_8_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3441" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2145 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_9_load, i5 %period_samples_9_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3442" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2146 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_10_load, i5 %period_samples_10_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3443" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2147 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_24_11_load, i5 %period_samples_11_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3444" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2148 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_0_load, i5 %period_samples_0_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3445" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2149 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_1_load, i5 %period_samples_1_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3446" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2150 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_2_load, i5 %period_samples_2_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3447" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2151 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_3_load, i5 %period_samples_3_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3448" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2152 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_4_load, i5 %period_samples_4_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3449" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2153 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_5_load, i5 %period_samples_5_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3450" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2154 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_6_load, i5 %period_samples_6_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3451" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2155 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_7_load, i5 %period_samples_7_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3452" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2156 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_8_load, i5 %period_samples_8_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3453" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2157 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_9_load, i5 %period_samples_9_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3454" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2158 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_10_load, i5 %period_samples_10_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3455" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2159 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_25_11_load, i5 %period_samples_11_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3456" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2160 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_0_load, i5 %period_samples_0_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3457" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2161 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_1_load, i5 %period_samples_1_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3458" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2162 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_2_load, i5 %period_samples_2_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3459" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2163 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_3_load, i5 %period_samples_3_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3460" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2164 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_4_load, i5 %period_samples_4_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3461" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2165 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_5_load, i5 %period_samples_5_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3462" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2166 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_6_load, i5 %period_samples_6_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3463" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2167 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_7_load, i5 %period_samples_7_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3464" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2168 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_8_load, i5 %period_samples_8_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3465" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2169 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_9_load, i5 %period_samples_9_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3466" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2170 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_10_load, i5 %period_samples_10_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3467" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2171 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_25_11_load, i5 %period_samples_11_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="3468" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:108 %sample_sliding_window_buffer_samples_timestamp_V_29_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_11_addr"/></StgValue>
</operation>

<operation id="3469" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:109 %sample_sliding_window_buffer_samples_timestamp_V_29_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_11_load"/></StgValue>
</operation>

<operation id="3470" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:110 %sample_sliding_window_buffer_samples_timestamp_V_29_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_10_addr"/></StgValue>
</operation>

<operation id="3471" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:111 %sample_sliding_window_buffer_samples_timestamp_V_29_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_10_load"/></StgValue>
</operation>

<operation id="3472" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:112 %sample_sliding_window_buffer_samples_timestamp_V_29_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_9_addr"/></StgValue>
</operation>

<operation id="3473" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:113 %sample_sliding_window_buffer_samples_timestamp_V_29_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_9_load"/></StgValue>
</operation>

<operation id="3474" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:114 %sample_sliding_window_buffer_samples_timestamp_V_29_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_8_addr"/></StgValue>
</operation>

<operation id="3475" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:115 %sample_sliding_window_buffer_samples_timestamp_V_29_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_8_load"/></StgValue>
</operation>

<operation id="3476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:116 %sample_sliding_window_buffer_samples_timestamp_V_29_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_7_addr"/></StgValue>
</operation>

<operation id="3477" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:117 %sample_sliding_window_buffer_samples_timestamp_V_29_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_7_load"/></StgValue>
</operation>

<operation id="3478" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:118 %sample_sliding_window_buffer_samples_timestamp_V_29_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_6_addr"/></StgValue>
</operation>

<operation id="3479" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:119 %sample_sliding_window_buffer_samples_timestamp_V_29_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_6_load"/></StgValue>
</operation>

<operation id="3480" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:120 %sample_sliding_window_buffer_samples_timestamp_V_29_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_5_addr"/></StgValue>
</operation>

<operation id="3481" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:121 %sample_sliding_window_buffer_samples_timestamp_V_29_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_5_load"/></StgValue>
</operation>

<operation id="3482" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:122 %sample_sliding_window_buffer_samples_timestamp_V_29_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_4_addr"/></StgValue>
</operation>

<operation id="3483" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:123 %sample_sliding_window_buffer_samples_timestamp_V_29_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_4_load"/></StgValue>
</operation>

<operation id="3484" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:124 %sample_sliding_window_buffer_samples_timestamp_V_29_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_3_addr"/></StgValue>
</operation>

<operation id="3485" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:125 %sample_sliding_window_buffer_samples_timestamp_V_29_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_3_load"/></StgValue>
</operation>

<operation id="3486" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:126 %sample_sliding_window_buffer_samples_timestamp_V_29_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_2_addr"/></StgValue>
</operation>

<operation id="3487" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:127 %sample_sliding_window_buffer_samples_timestamp_V_29_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_2_load"/></StgValue>
</operation>

<operation id="3488" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:128 %sample_sliding_window_buffer_samples_timestamp_V_29_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_1_addr"/></StgValue>
</operation>

<operation id="3489" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:129 %sample_sliding_window_buffer_samples_timestamp_V_29_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_1_load"/></StgValue>
</operation>

<operation id="3490" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:130 %sample_sliding_window_buffer_samples_timestamp_V_29_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_0_addr"/></StgValue>
</operation>

<operation id="3491" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:131 %sample_sliding_window_buffer_samples_timestamp_V_29_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_0_load"/></StgValue>
</operation>

<operation id="3492" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:132 %sample_sliding_window_buffer_samples_sample_V_29_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_11_addr"/></StgValue>
</operation>

<operation id="3493" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:133 %sample_sliding_window_buffer_samples_sample_V_29_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_11_load"/></StgValue>
</operation>

<operation id="3494" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:134 %sample_sliding_window_buffer_samples_sample_V_29_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_10_addr"/></StgValue>
</operation>

<operation id="3495" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:135 %sample_sliding_window_buffer_samples_sample_V_29_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_10_load"/></StgValue>
</operation>

<operation id="3496" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:136 %sample_sliding_window_buffer_samples_sample_V_29_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_9_addr"/></StgValue>
</operation>

<operation id="3497" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:137 %sample_sliding_window_buffer_samples_sample_V_29_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_9_load"/></StgValue>
</operation>

<operation id="3498" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:138 %sample_sliding_window_buffer_samples_sample_V_29_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_8_addr"/></StgValue>
</operation>

<operation id="3499" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:139 %sample_sliding_window_buffer_samples_sample_V_29_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_8_load"/></StgValue>
</operation>

<operation id="3500" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:140 %sample_sliding_window_buffer_samples_sample_V_29_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_7_addr"/></StgValue>
</operation>

<operation id="3501" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:141 %sample_sliding_window_buffer_samples_sample_V_29_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_7_load"/></StgValue>
</operation>

<operation id="3502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:142 %sample_sliding_window_buffer_samples_sample_V_29_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_6_addr"/></StgValue>
</operation>

<operation id="3503" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:143 %sample_sliding_window_buffer_samples_sample_V_29_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_6_load"/></StgValue>
</operation>

<operation id="3504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:144 %sample_sliding_window_buffer_samples_sample_V_29_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_5_addr"/></StgValue>
</operation>

<operation id="3505" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:145 %sample_sliding_window_buffer_samples_sample_V_29_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_5_load"/></StgValue>
</operation>

<operation id="3506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:146 %sample_sliding_window_buffer_samples_sample_V_29_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_4_addr"/></StgValue>
</operation>

<operation id="3507" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:147 %sample_sliding_window_buffer_samples_sample_V_29_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_4_load"/></StgValue>
</operation>

<operation id="3508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:148 %sample_sliding_window_buffer_samples_sample_V_29_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_3_addr"/></StgValue>
</operation>

<operation id="3509" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:149 %sample_sliding_window_buffer_samples_sample_V_29_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_3_load"/></StgValue>
</operation>

<operation id="3510" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:150 %sample_sliding_window_buffer_samples_sample_V_29_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_2_addr"/></StgValue>
</operation>

<operation id="3511" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:151 %sample_sliding_window_buffer_samples_sample_V_29_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_2_load"/></StgValue>
</operation>

<operation id="3512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:152 %sample_sliding_window_buffer_samples_sample_V_29_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_1_addr"/></StgValue>
</operation>

<operation id="3513" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:153 %sample_sliding_window_buffer_samples_sample_V_29_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_1_load"/></StgValue>
</operation>

<operation id="3514" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:154 %sample_sliding_window_buffer_samples_sample_V_29_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_0_addr"/></StgValue>
</operation>

<operation id="3515" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:155 %sample_sliding_window_buffer_samples_sample_V_29_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_0_load"/></StgValue>
</operation>

<operation id="3516" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:156 %sample_sliding_window_buffer_samples_timestamp_V_28_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_11_addr"/></StgValue>
</operation>

<operation id="3517" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:157 %sample_sliding_window_buffer_samples_timestamp_V_28_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_11_load"/></StgValue>
</operation>

<operation id="3518" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:158 %sample_sliding_window_buffer_samples_timestamp_V_28_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_10_addr"/></StgValue>
</operation>

<operation id="3519" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:159 %sample_sliding_window_buffer_samples_timestamp_V_28_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_10_load"/></StgValue>
</operation>

<operation id="3520" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:160 %sample_sliding_window_buffer_samples_timestamp_V_28_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_9_addr"/></StgValue>
</operation>

<operation id="3521" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:161 %sample_sliding_window_buffer_samples_timestamp_V_28_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_9_load"/></StgValue>
</operation>

<operation id="3522" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:162 %sample_sliding_window_buffer_samples_timestamp_V_28_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_8_addr"/></StgValue>
</operation>

<operation id="3523" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:163 %sample_sliding_window_buffer_samples_timestamp_V_28_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_8_load"/></StgValue>
</operation>

<operation id="3524" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:164 %sample_sliding_window_buffer_samples_timestamp_V_28_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_7_addr"/></StgValue>
</operation>

<operation id="3525" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:165 %sample_sliding_window_buffer_samples_timestamp_V_28_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_7_load"/></StgValue>
</operation>

<operation id="3526" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:166 %sample_sliding_window_buffer_samples_timestamp_V_28_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_6_addr"/></StgValue>
</operation>

<operation id="3527" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:167 %sample_sliding_window_buffer_samples_timestamp_V_28_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_6_load"/></StgValue>
</operation>

<operation id="3528" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:168 %sample_sliding_window_buffer_samples_timestamp_V_28_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_5_addr"/></StgValue>
</operation>

<operation id="3529" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:169 %sample_sliding_window_buffer_samples_timestamp_V_28_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_5_load"/></StgValue>
</operation>

<operation id="3530" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:170 %sample_sliding_window_buffer_samples_timestamp_V_28_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_4_addr"/></StgValue>
</operation>

<operation id="3531" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:171 %sample_sliding_window_buffer_samples_timestamp_V_28_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_4_load"/></StgValue>
</operation>

<operation id="3532" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:172 %sample_sliding_window_buffer_samples_timestamp_V_28_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_3_addr"/></StgValue>
</operation>

<operation id="3533" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:173 %sample_sliding_window_buffer_samples_timestamp_V_28_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_3_load"/></StgValue>
</operation>

<operation id="3534" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:174 %sample_sliding_window_buffer_samples_timestamp_V_28_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_2_addr"/></StgValue>
</operation>

<operation id="3535" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:175 %sample_sliding_window_buffer_samples_timestamp_V_28_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_2_load"/></StgValue>
</operation>

<operation id="3536" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:176 %sample_sliding_window_buffer_samples_timestamp_V_28_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_1_addr"/></StgValue>
</operation>

<operation id="3537" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:177 %sample_sliding_window_buffer_samples_timestamp_V_28_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_1_load"/></StgValue>
</operation>

<operation id="3538" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:178 %sample_sliding_window_buffer_samples_timestamp_V_28_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_0_addr"/></StgValue>
</operation>

<operation id="3539" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:179 %sample_sliding_window_buffer_samples_timestamp_V_28_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_0_load"/></StgValue>
</operation>

<operation id="3540" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:180 %sample_sliding_window_buffer_samples_sample_V_28_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_11_addr"/></StgValue>
</operation>

<operation id="3541" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:181 %sample_sliding_window_buffer_samples_sample_V_28_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_11_load"/></StgValue>
</operation>

<operation id="3542" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:182 %sample_sliding_window_buffer_samples_sample_V_28_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_10_addr"/></StgValue>
</operation>

<operation id="3543" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:183 %sample_sliding_window_buffer_samples_sample_V_28_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_10_load"/></StgValue>
</operation>

<operation id="3544" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:184 %sample_sliding_window_buffer_samples_sample_V_28_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_9_addr"/></StgValue>
</operation>

<operation id="3545" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:185 %sample_sliding_window_buffer_samples_sample_V_28_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_9_load"/></StgValue>
</operation>

<operation id="3546" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:186 %sample_sliding_window_buffer_samples_sample_V_28_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_8_addr"/></StgValue>
</operation>

<operation id="3547" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:187 %sample_sliding_window_buffer_samples_sample_V_28_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_8_load"/></StgValue>
</operation>

<operation id="3548" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:188 %sample_sliding_window_buffer_samples_sample_V_28_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_7_addr"/></StgValue>
</operation>

<operation id="3549" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:189 %sample_sliding_window_buffer_samples_sample_V_28_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_7_load"/></StgValue>
</operation>

<operation id="3550" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:190 %sample_sliding_window_buffer_samples_sample_V_28_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_6_addr"/></StgValue>
</operation>

<operation id="3551" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:191 %sample_sliding_window_buffer_samples_sample_V_28_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_6_load"/></StgValue>
</operation>

<operation id="3552" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:192 %sample_sliding_window_buffer_samples_sample_V_28_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_5_addr"/></StgValue>
</operation>

<operation id="3553" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:193 %sample_sliding_window_buffer_samples_sample_V_28_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_5_load"/></StgValue>
</operation>

<operation id="3554" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:194 %sample_sliding_window_buffer_samples_sample_V_28_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_4_addr"/></StgValue>
</operation>

<operation id="3555" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:195 %sample_sliding_window_buffer_samples_sample_V_28_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_4_load"/></StgValue>
</operation>

<operation id="3556" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:196 %sample_sliding_window_buffer_samples_sample_V_28_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_3_addr"/></StgValue>
</operation>

<operation id="3557" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:197 %sample_sliding_window_buffer_samples_sample_V_28_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_3_load"/></StgValue>
</operation>

<operation id="3558" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:198 %sample_sliding_window_buffer_samples_sample_V_28_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_2_addr"/></StgValue>
</operation>

<operation id="3559" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:199 %sample_sliding_window_buffer_samples_sample_V_28_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_2_load"/></StgValue>
</operation>

<operation id="3560" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:200 %sample_sliding_window_buffer_samples_sample_V_28_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_1_addr"/></StgValue>
</operation>

<operation id="3561" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:201 %sample_sliding_window_buffer_samples_sample_V_28_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_1_load"/></StgValue>
</operation>

<operation id="3562" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:202 %sample_sliding_window_buffer_samples_sample_V_28_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_0_addr"/></StgValue>
</operation>

<operation id="3563" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:203 %sample_sliding_window_buffer_samples_sample_V_28_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_0_load"/></StgValue>
</operation>

<operation id="3564" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:205 %sample_sliding_window_buffer_samples_timestamp_V_27_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_11_load"/></StgValue>
</operation>

<operation id="3565" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:207 %sample_sliding_window_buffer_samples_timestamp_V_27_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_10_load"/></StgValue>
</operation>

<operation id="3566" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:209 %sample_sliding_window_buffer_samples_timestamp_V_27_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_9_load"/></StgValue>
</operation>

<operation id="3567" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:211 %sample_sliding_window_buffer_samples_timestamp_V_27_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_8_load"/></StgValue>
</operation>

<operation id="3568" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:213 %sample_sliding_window_buffer_samples_timestamp_V_27_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_7_load"/></StgValue>
</operation>

<operation id="3569" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:215 %sample_sliding_window_buffer_samples_timestamp_V_27_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_6_load"/></StgValue>
</operation>

<operation id="3570" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:217 %sample_sliding_window_buffer_samples_timestamp_V_27_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_5_load"/></StgValue>
</operation>

<operation id="3571" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:219 %sample_sliding_window_buffer_samples_timestamp_V_27_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_4_load"/></StgValue>
</operation>

<operation id="3572" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:221 %sample_sliding_window_buffer_samples_timestamp_V_27_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_3_load"/></StgValue>
</operation>

<operation id="3573" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:223 %sample_sliding_window_buffer_samples_timestamp_V_27_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_2_load"/></StgValue>
</operation>

<operation id="3574" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:225 %sample_sliding_window_buffer_samples_timestamp_V_27_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_1_load"/></StgValue>
</operation>

<operation id="3575" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:227 %sample_sliding_window_buffer_samples_timestamp_V_27_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_27_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_0_load"/></StgValue>
</operation>

<operation id="3576" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:229 %sample_sliding_window_buffer_samples_sample_V_27_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_11_load"/></StgValue>
</operation>

<operation id="3577" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:231 %sample_sliding_window_buffer_samples_sample_V_27_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_10_load"/></StgValue>
</operation>

<operation id="3578" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:233 %sample_sliding_window_buffer_samples_sample_V_27_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_9_load"/></StgValue>
</operation>

<operation id="3579" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:235 %sample_sliding_window_buffer_samples_sample_V_27_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_8_load"/></StgValue>
</operation>

<operation id="3580" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:237 %sample_sliding_window_buffer_samples_sample_V_27_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_7_load"/></StgValue>
</operation>

<operation id="3581" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:239 %sample_sliding_window_buffer_samples_sample_V_27_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_6_load"/></StgValue>
</operation>

<operation id="3582" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:241 %sample_sliding_window_buffer_samples_sample_V_27_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_5_load"/></StgValue>
</operation>

<operation id="3583" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:243 %sample_sliding_window_buffer_samples_sample_V_27_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_4_load"/></StgValue>
</operation>

<operation id="3584" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:245 %sample_sliding_window_buffer_samples_sample_V_27_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_3_load"/></StgValue>
</operation>

<operation id="3585" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:247 %sample_sliding_window_buffer_samples_sample_V_27_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_2_load"/></StgValue>
</operation>

<operation id="3586" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:249 %sample_sliding_window_buffer_samples_sample_V_27_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_1_load"/></StgValue>
</operation>

<operation id="3587" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:251 %sample_sliding_window_buffer_samples_sample_V_27_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_27_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_0_load"/></StgValue>
</operation>

<operation id="3588" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:253 %sample_sliding_window_buffer_samples_timestamp_V_26_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_11_load"/></StgValue>
</operation>

<operation id="3589" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:255 %sample_sliding_window_buffer_samples_timestamp_V_26_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_10_load"/></StgValue>
</operation>

<operation id="3590" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:257 %sample_sliding_window_buffer_samples_timestamp_V_26_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_9_load"/></StgValue>
</operation>

<operation id="3591" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:259 %sample_sliding_window_buffer_samples_timestamp_V_26_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_8_load"/></StgValue>
</operation>

<operation id="3592" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:261 %sample_sliding_window_buffer_samples_timestamp_V_26_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_7_load"/></StgValue>
</operation>

<operation id="3593" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:263 %sample_sliding_window_buffer_samples_timestamp_V_26_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_6_load"/></StgValue>
</operation>

<operation id="3594" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:265 %sample_sliding_window_buffer_samples_timestamp_V_26_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_5_load"/></StgValue>
</operation>

<operation id="3595" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:267 %sample_sliding_window_buffer_samples_timestamp_V_26_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_4_load"/></StgValue>
</operation>

<operation id="3596" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:269 %sample_sliding_window_buffer_samples_timestamp_V_26_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_3_load"/></StgValue>
</operation>

<operation id="3597" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:271 %sample_sliding_window_buffer_samples_timestamp_V_26_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_2_load"/></StgValue>
</operation>

<operation id="3598" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:273 %sample_sliding_window_buffer_samples_timestamp_V_26_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_1_load"/></StgValue>
</operation>

<operation id="3599" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:275 %sample_sliding_window_buffer_samples_timestamp_V_26_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_26_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_0_load"/></StgValue>
</operation>

<operation id="3600" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:277 %sample_sliding_window_buffer_samples_sample_V_26_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_11_load"/></StgValue>
</operation>

<operation id="3601" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:279 %sample_sliding_window_buffer_samples_sample_V_26_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_10_load"/></StgValue>
</operation>

<operation id="3602" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:281 %sample_sliding_window_buffer_samples_sample_V_26_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_9_load"/></StgValue>
</operation>

<operation id="3603" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:283 %sample_sliding_window_buffer_samples_sample_V_26_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_8_load"/></StgValue>
</operation>

<operation id="3604" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:285 %sample_sliding_window_buffer_samples_sample_V_26_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_7_load"/></StgValue>
</operation>

<operation id="3605" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:287 %sample_sliding_window_buffer_samples_sample_V_26_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_6_load"/></StgValue>
</operation>

<operation id="3606" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:289 %sample_sliding_window_buffer_samples_sample_V_26_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_5_load"/></StgValue>
</operation>

<operation id="3607" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:291 %sample_sliding_window_buffer_samples_sample_V_26_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_4_load"/></StgValue>
</operation>

<operation id="3608" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:293 %sample_sliding_window_buffer_samples_sample_V_26_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_3_load"/></StgValue>
</operation>

<operation id="3609" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:295 %sample_sliding_window_buffer_samples_sample_V_26_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_2_load"/></StgValue>
</operation>

<operation id="3610" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:297 %sample_sliding_window_buffer_samples_sample_V_26_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_1_load"/></StgValue>
</operation>

<operation id="3611" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:299 %sample_sliding_window_buffer_samples_sample_V_26_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_26_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_0_load"/></StgValue>
</operation>

<operation id="3612" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2172 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_0_load, i5 %period_samples_0_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3613" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2173 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_1_load, i5 %period_samples_1_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3614" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2174 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_2_load, i5 %period_samples_2_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3615" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2175 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_3_load, i5 %period_samples_3_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3616" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2176 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_4_load, i5 %period_samples_4_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3617" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2177 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_5_load, i5 %period_samples_5_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3618" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2178 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_6_load, i5 %period_samples_6_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3619" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2179 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_7_load, i5 %period_samples_7_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3620" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2180 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_8_load, i5 %period_samples_8_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3621" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2181 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_9_load, i5 %period_samples_9_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3622" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2182 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_10_load, i5 %period_samples_10_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3623" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2183 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_26_11_load, i5 %period_samples_11_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3624" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2184 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_0_load, i5 %period_samples_0_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3625" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2185 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_1_load, i5 %period_samples_1_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3626" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2186 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_2_load, i5 %period_samples_2_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3627" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2187 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_3_load, i5 %period_samples_3_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3628" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2188 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_4_load, i5 %period_samples_4_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3629" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2189 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_5_load, i5 %period_samples_5_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3630" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2190 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_6_load, i5 %period_samples_6_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3631" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2191 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_7_load, i5 %period_samples_7_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3632" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2192 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_8_load, i5 %period_samples_8_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3633" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2193 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_9_load, i5 %period_samples_9_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3634" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2194 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_10_load, i5 %period_samples_10_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3635" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2195 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_26_11_load, i5 %period_samples_11_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3636" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2196 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_0_load, i5 %period_samples_0_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3637" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2197 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_1_load, i5 %period_samples_1_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3638" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2198 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_2_load, i5 %period_samples_2_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3639" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2199 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_3_load, i5 %period_samples_3_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3640" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2200 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_4_load, i5 %period_samples_4_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3641" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2201 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_5_load, i5 %period_samples_5_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3642" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2202 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_6_load, i5 %period_samples_6_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3643" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2203 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_7_load, i5 %period_samples_7_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3644" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2204 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_8_load, i5 %period_samples_8_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3645" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2205 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_9_load, i5 %period_samples_9_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3646" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2206 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_10_load, i5 %period_samples_10_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3647" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2207 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_27_11_load, i5 %period_samples_11_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3648" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2208 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_0_load, i5 %period_samples_0_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3649" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2209 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_1_load, i5 %period_samples_1_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3650" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2210 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_2_load, i5 %period_samples_2_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3651" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2211 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_3_load, i5 %period_samples_3_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3652" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2212 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_4_load, i5 %period_samples_4_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3653" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2213 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_5_load, i5 %period_samples_5_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3654" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2214 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_6_load, i5 %period_samples_6_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3655" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2215 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_7_load, i5 %period_samples_7_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3656" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2216 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_8_load, i5 %period_samples_8_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3657" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2217 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_9_load, i5 %period_samples_9_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3658" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2218 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_10_load, i5 %period_samples_10_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3659" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2219 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_27_11_load, i5 %period_samples_11_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="3660" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:9 %sample_sliding_window_buffer_count_addr = getelementptr i6 %sample_sliding_window_buffer_count_s, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_count_addr"/></StgValue>
</operation>

<operation id="3661" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="6" op_0_bw="5">
<![CDATA[
.split4_ifconv:10 %period_count_s = load i5 %sample_sliding_window_buffer_count_addr

]]></Node>
<StgValue><ssdm name="period_count_s"/></StgValue>
</operation>

<operation id="3662" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:12 %sample_sliding_window_buffer_samples_timestamp_V_31_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_11_addr"/></StgValue>
</operation>

<operation id="3663" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:13 %sample_sliding_window_buffer_samples_timestamp_V_31_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_11_load"/></StgValue>
</operation>

<operation id="3664" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:14 %sample_sliding_window_buffer_samples_timestamp_V_31_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_10_addr"/></StgValue>
</operation>

<operation id="3665" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:15 %sample_sliding_window_buffer_samples_timestamp_V_31_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_10_load"/></StgValue>
</operation>

<operation id="3666" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:16 %sample_sliding_window_buffer_samples_timestamp_V_31_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_9_addr"/></StgValue>
</operation>

<operation id="3667" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:17 %sample_sliding_window_buffer_samples_timestamp_V_31_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_9_load"/></StgValue>
</operation>

<operation id="3668" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:18 %sample_sliding_window_buffer_samples_timestamp_V_31_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_8_addr"/></StgValue>
</operation>

<operation id="3669" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:19 %sample_sliding_window_buffer_samples_timestamp_V_31_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_8_load"/></StgValue>
</operation>

<operation id="3670" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:20 %sample_sliding_window_buffer_samples_timestamp_V_31_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_7_addr"/></StgValue>
</operation>

<operation id="3671" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:21 %sample_sliding_window_buffer_samples_timestamp_V_31_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_7_load"/></StgValue>
</operation>

<operation id="3672" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:22 %sample_sliding_window_buffer_samples_timestamp_V_31_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_6_addr"/></StgValue>
</operation>

<operation id="3673" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:23 %sample_sliding_window_buffer_samples_timestamp_V_31_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_6_load"/></StgValue>
</operation>

<operation id="3674" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:24 %sample_sliding_window_buffer_samples_timestamp_V_31_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_5_addr"/></StgValue>
</operation>

<operation id="3675" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:25 %sample_sliding_window_buffer_samples_timestamp_V_31_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_5_load"/></StgValue>
</operation>

<operation id="3676" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:26 %sample_sliding_window_buffer_samples_timestamp_V_31_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_4_addr"/></StgValue>
</operation>

<operation id="3677" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:27 %sample_sliding_window_buffer_samples_timestamp_V_31_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_4_load"/></StgValue>
</operation>

<operation id="3678" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:28 %sample_sliding_window_buffer_samples_timestamp_V_31_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_3_addr"/></StgValue>
</operation>

<operation id="3679" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:29 %sample_sliding_window_buffer_samples_timestamp_V_31_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_3_load"/></StgValue>
</operation>

<operation id="3680" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:30 %sample_sliding_window_buffer_samples_timestamp_V_31_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_2_addr"/></StgValue>
</operation>

<operation id="3681" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:31 %sample_sliding_window_buffer_samples_timestamp_V_31_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_2_load"/></StgValue>
</operation>

<operation id="3682" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:32 %sample_sliding_window_buffer_samples_timestamp_V_31_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_1_addr"/></StgValue>
</operation>

<operation id="3683" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:33 %sample_sliding_window_buffer_samples_timestamp_V_31_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_1_load"/></StgValue>
</operation>

<operation id="3684" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:34 %sample_sliding_window_buffer_samples_timestamp_V_31_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_0_addr"/></StgValue>
</operation>

<operation id="3685" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:35 %sample_sliding_window_buffer_samples_timestamp_V_31_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_0_load"/></StgValue>
</operation>

<operation id="3686" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:36 %sample_sliding_window_buffer_samples_sample_V_31_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_11_addr"/></StgValue>
</operation>

<operation id="3687" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:37 %sample_sliding_window_buffer_samples_sample_V_31_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_11_load"/></StgValue>
</operation>

<operation id="3688" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:38 %sample_sliding_window_buffer_samples_sample_V_31_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_10_addr"/></StgValue>
</operation>

<operation id="3689" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:39 %sample_sliding_window_buffer_samples_sample_V_31_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_10_load"/></StgValue>
</operation>

<operation id="3690" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:40 %sample_sliding_window_buffer_samples_sample_V_31_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_9_addr"/></StgValue>
</operation>

<operation id="3691" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:41 %sample_sliding_window_buffer_samples_sample_V_31_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_9_load"/></StgValue>
</operation>

<operation id="3692" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:42 %sample_sliding_window_buffer_samples_sample_V_31_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_8_addr"/></StgValue>
</operation>

<operation id="3693" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:43 %sample_sliding_window_buffer_samples_sample_V_31_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_8_load"/></StgValue>
</operation>

<operation id="3694" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:44 %sample_sliding_window_buffer_samples_sample_V_31_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_7_addr"/></StgValue>
</operation>

<operation id="3695" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:45 %sample_sliding_window_buffer_samples_sample_V_31_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_7_load"/></StgValue>
</operation>

<operation id="3696" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:46 %sample_sliding_window_buffer_samples_sample_V_31_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_6_addr"/></StgValue>
</operation>

<operation id="3697" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:47 %sample_sliding_window_buffer_samples_sample_V_31_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_6_load"/></StgValue>
</operation>

<operation id="3698" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:48 %sample_sliding_window_buffer_samples_sample_V_31_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_5_addr"/></StgValue>
</operation>

<operation id="3699" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:49 %sample_sliding_window_buffer_samples_sample_V_31_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_5_load"/></StgValue>
</operation>

<operation id="3700" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:50 %sample_sliding_window_buffer_samples_sample_V_31_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_4_addr"/></StgValue>
</operation>

<operation id="3701" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:51 %sample_sliding_window_buffer_samples_sample_V_31_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_4_load"/></StgValue>
</operation>

<operation id="3702" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:52 %sample_sliding_window_buffer_samples_sample_V_31_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_3_addr"/></StgValue>
</operation>

<operation id="3703" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:53 %sample_sliding_window_buffer_samples_sample_V_31_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_3_load"/></StgValue>
</operation>

<operation id="3704" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:54 %sample_sliding_window_buffer_samples_sample_V_31_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_2_addr"/></StgValue>
</operation>

<operation id="3705" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:55 %sample_sliding_window_buffer_samples_sample_V_31_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_2_load"/></StgValue>
</operation>

<operation id="3706" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:56 %sample_sliding_window_buffer_samples_sample_V_31_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_1_addr"/></StgValue>
</operation>

<operation id="3707" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:57 %sample_sliding_window_buffer_samples_sample_V_31_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_1_load"/></StgValue>
</operation>

<operation id="3708" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:58 %sample_sliding_window_buffer_samples_sample_V_31_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_0_addr"/></StgValue>
</operation>

<operation id="3709" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:59 %sample_sliding_window_buffer_samples_sample_V_31_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_0_load"/></StgValue>
</operation>

<operation id="3710" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:60 %sample_sliding_window_buffer_samples_timestamp_V_30_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_11_addr"/></StgValue>
</operation>

<operation id="3711" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:61 %sample_sliding_window_buffer_samples_timestamp_V_30_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_11_load"/></StgValue>
</operation>

<operation id="3712" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:62 %sample_sliding_window_buffer_samples_timestamp_V_30_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_10_addr"/></StgValue>
</operation>

<operation id="3713" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:63 %sample_sliding_window_buffer_samples_timestamp_V_30_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_10_load"/></StgValue>
</operation>

<operation id="3714" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:64 %sample_sliding_window_buffer_samples_timestamp_V_30_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_9_addr"/></StgValue>
</operation>

<operation id="3715" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:65 %sample_sliding_window_buffer_samples_timestamp_V_30_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_9_load"/></StgValue>
</operation>

<operation id="3716" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:66 %sample_sliding_window_buffer_samples_timestamp_V_30_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_8_addr"/></StgValue>
</operation>

<operation id="3717" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:67 %sample_sliding_window_buffer_samples_timestamp_V_30_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_8_load"/></StgValue>
</operation>

<operation id="3718" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:68 %sample_sliding_window_buffer_samples_timestamp_V_30_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_7_addr"/></StgValue>
</operation>

<operation id="3719" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:69 %sample_sliding_window_buffer_samples_timestamp_V_30_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_7_load"/></StgValue>
</operation>

<operation id="3720" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:70 %sample_sliding_window_buffer_samples_timestamp_V_30_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_6_addr"/></StgValue>
</operation>

<operation id="3721" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:71 %sample_sliding_window_buffer_samples_timestamp_V_30_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_6_load"/></StgValue>
</operation>

<operation id="3722" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:72 %sample_sliding_window_buffer_samples_timestamp_V_30_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_5_addr"/></StgValue>
</operation>

<operation id="3723" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:73 %sample_sliding_window_buffer_samples_timestamp_V_30_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_5_load"/></StgValue>
</operation>

<operation id="3724" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:74 %sample_sliding_window_buffer_samples_timestamp_V_30_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_4_addr"/></StgValue>
</operation>

<operation id="3725" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:75 %sample_sliding_window_buffer_samples_timestamp_V_30_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_4_load"/></StgValue>
</operation>

<operation id="3726" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:76 %sample_sliding_window_buffer_samples_timestamp_V_30_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_3_addr"/></StgValue>
</operation>

<operation id="3727" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:77 %sample_sliding_window_buffer_samples_timestamp_V_30_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_3_load"/></StgValue>
</operation>

<operation id="3728" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:78 %sample_sliding_window_buffer_samples_timestamp_V_30_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_2_addr"/></StgValue>
</operation>

<operation id="3729" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:79 %sample_sliding_window_buffer_samples_timestamp_V_30_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_2_load"/></StgValue>
</operation>

<operation id="3730" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:80 %sample_sliding_window_buffer_samples_timestamp_V_30_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_1_addr"/></StgValue>
</operation>

<operation id="3731" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:81 %sample_sliding_window_buffer_samples_timestamp_V_30_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_1_load"/></StgValue>
</operation>

<operation id="3732" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:82 %sample_sliding_window_buffer_samples_timestamp_V_30_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_0_addr"/></StgValue>
</operation>

<operation id="3733" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:83 %sample_sliding_window_buffer_samples_timestamp_V_30_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_0_load"/></StgValue>
</operation>

<operation id="3734" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:84 %sample_sliding_window_buffer_samples_sample_V_30_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_11_addr"/></StgValue>
</operation>

<operation id="3735" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:85 %sample_sliding_window_buffer_samples_sample_V_30_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_11_load"/></StgValue>
</operation>

<operation id="3736" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:86 %sample_sliding_window_buffer_samples_sample_V_30_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_10_addr"/></StgValue>
</operation>

<operation id="3737" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:87 %sample_sliding_window_buffer_samples_sample_V_30_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_10_load"/></StgValue>
</operation>

<operation id="3738" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:88 %sample_sliding_window_buffer_samples_sample_V_30_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_9_addr"/></StgValue>
</operation>

<operation id="3739" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:89 %sample_sliding_window_buffer_samples_sample_V_30_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_9_load"/></StgValue>
</operation>

<operation id="3740" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:90 %sample_sliding_window_buffer_samples_sample_V_30_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_8_addr"/></StgValue>
</operation>

<operation id="3741" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:91 %sample_sliding_window_buffer_samples_sample_V_30_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_8_load"/></StgValue>
</operation>

<operation id="3742" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:92 %sample_sliding_window_buffer_samples_sample_V_30_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_7_addr"/></StgValue>
</operation>

<operation id="3743" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:93 %sample_sliding_window_buffer_samples_sample_V_30_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_7_load"/></StgValue>
</operation>

<operation id="3744" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:94 %sample_sliding_window_buffer_samples_sample_V_30_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_6_addr"/></StgValue>
</operation>

<operation id="3745" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:95 %sample_sliding_window_buffer_samples_sample_V_30_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_6_load"/></StgValue>
</operation>

<operation id="3746" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:96 %sample_sliding_window_buffer_samples_sample_V_30_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_5_addr"/></StgValue>
</operation>

<operation id="3747" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:97 %sample_sliding_window_buffer_samples_sample_V_30_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_5_load"/></StgValue>
</operation>

<operation id="3748" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:98 %sample_sliding_window_buffer_samples_sample_V_30_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_4_addr"/></StgValue>
</operation>

<operation id="3749" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:99 %sample_sliding_window_buffer_samples_sample_V_30_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_4_load"/></StgValue>
</operation>

<operation id="3750" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:100 %sample_sliding_window_buffer_samples_sample_V_30_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_3_addr"/></StgValue>
</operation>

<operation id="3751" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:101 %sample_sliding_window_buffer_samples_sample_V_30_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_3_load"/></StgValue>
</operation>

<operation id="3752" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:102 %sample_sliding_window_buffer_samples_sample_V_30_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_2_addr"/></StgValue>
</operation>

<operation id="3753" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:103 %sample_sliding_window_buffer_samples_sample_V_30_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_2_load"/></StgValue>
</operation>

<operation id="3754" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:104 %sample_sliding_window_buffer_samples_sample_V_30_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_1_addr"/></StgValue>
</operation>

<operation id="3755" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:105 %sample_sliding_window_buffer_samples_sample_V_30_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_1_load"/></StgValue>
</operation>

<operation id="3756" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4_ifconv:106 %sample_sliding_window_buffer_samples_sample_V_30_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_0_addr"/></StgValue>
</operation>

<operation id="3757" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:107 %sample_sliding_window_buffer_samples_sample_V_30_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_0_load"/></StgValue>
</operation>

<operation id="3758" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:109 %sample_sliding_window_buffer_samples_timestamp_V_29_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_11_load"/></StgValue>
</operation>

<operation id="3759" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:111 %sample_sliding_window_buffer_samples_timestamp_V_29_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_10_load"/></StgValue>
</operation>

<operation id="3760" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:113 %sample_sliding_window_buffer_samples_timestamp_V_29_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_9_load"/></StgValue>
</operation>

<operation id="3761" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:115 %sample_sliding_window_buffer_samples_timestamp_V_29_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_8_load"/></StgValue>
</operation>

<operation id="3762" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:117 %sample_sliding_window_buffer_samples_timestamp_V_29_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_7_load"/></StgValue>
</operation>

<operation id="3763" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:119 %sample_sliding_window_buffer_samples_timestamp_V_29_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_6_load"/></StgValue>
</operation>

<operation id="3764" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:121 %sample_sliding_window_buffer_samples_timestamp_V_29_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_5_load"/></StgValue>
</operation>

<operation id="3765" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:123 %sample_sliding_window_buffer_samples_timestamp_V_29_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_4_load"/></StgValue>
</operation>

<operation id="3766" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:125 %sample_sliding_window_buffer_samples_timestamp_V_29_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_3_load"/></StgValue>
</operation>

<operation id="3767" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:127 %sample_sliding_window_buffer_samples_timestamp_V_29_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_2_load"/></StgValue>
</operation>

<operation id="3768" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:129 %sample_sliding_window_buffer_samples_timestamp_V_29_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_1_load"/></StgValue>
</operation>

<operation id="3769" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:131 %sample_sliding_window_buffer_samples_timestamp_V_29_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_29_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_0_load"/></StgValue>
</operation>

<operation id="3770" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:133 %sample_sliding_window_buffer_samples_sample_V_29_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_11_load"/></StgValue>
</operation>

<operation id="3771" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:135 %sample_sliding_window_buffer_samples_sample_V_29_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_10_load"/></StgValue>
</operation>

<operation id="3772" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:137 %sample_sliding_window_buffer_samples_sample_V_29_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_9_load"/></StgValue>
</operation>

<operation id="3773" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:139 %sample_sliding_window_buffer_samples_sample_V_29_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_8_load"/></StgValue>
</operation>

<operation id="3774" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:141 %sample_sliding_window_buffer_samples_sample_V_29_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_7_load"/></StgValue>
</operation>

<operation id="3775" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:143 %sample_sliding_window_buffer_samples_sample_V_29_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_6_load"/></StgValue>
</operation>

<operation id="3776" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:145 %sample_sliding_window_buffer_samples_sample_V_29_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_5_load"/></StgValue>
</operation>

<operation id="3777" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:147 %sample_sliding_window_buffer_samples_sample_V_29_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_4_load"/></StgValue>
</operation>

<operation id="3778" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:149 %sample_sliding_window_buffer_samples_sample_V_29_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_3_load"/></StgValue>
</operation>

<operation id="3779" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:151 %sample_sliding_window_buffer_samples_sample_V_29_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_2_load"/></StgValue>
</operation>

<operation id="3780" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:153 %sample_sliding_window_buffer_samples_sample_V_29_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_1_load"/></StgValue>
</operation>

<operation id="3781" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:155 %sample_sliding_window_buffer_samples_sample_V_29_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_29_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_0_load"/></StgValue>
</operation>

<operation id="3782" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:157 %sample_sliding_window_buffer_samples_timestamp_V_28_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_11_load"/></StgValue>
</operation>

<operation id="3783" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:159 %sample_sliding_window_buffer_samples_timestamp_V_28_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_10_load"/></StgValue>
</operation>

<operation id="3784" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:161 %sample_sliding_window_buffer_samples_timestamp_V_28_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_9_load"/></StgValue>
</operation>

<operation id="3785" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:163 %sample_sliding_window_buffer_samples_timestamp_V_28_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_8_load"/></StgValue>
</operation>

<operation id="3786" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:165 %sample_sliding_window_buffer_samples_timestamp_V_28_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_7_load"/></StgValue>
</operation>

<operation id="3787" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:167 %sample_sliding_window_buffer_samples_timestamp_V_28_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_6_load"/></StgValue>
</operation>

<operation id="3788" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:169 %sample_sliding_window_buffer_samples_timestamp_V_28_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_5_load"/></StgValue>
</operation>

<operation id="3789" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:171 %sample_sliding_window_buffer_samples_timestamp_V_28_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_4_load"/></StgValue>
</operation>

<operation id="3790" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:173 %sample_sliding_window_buffer_samples_timestamp_V_28_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_3_load"/></StgValue>
</operation>

<operation id="3791" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:175 %sample_sliding_window_buffer_samples_timestamp_V_28_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_2_load"/></StgValue>
</operation>

<operation id="3792" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:177 %sample_sliding_window_buffer_samples_timestamp_V_28_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_1_load"/></StgValue>
</operation>

<operation id="3793" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:179 %sample_sliding_window_buffer_samples_timestamp_V_28_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_28_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_0_load"/></StgValue>
</operation>

<operation id="3794" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:181 %sample_sliding_window_buffer_samples_sample_V_28_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_11_load"/></StgValue>
</operation>

<operation id="3795" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:183 %sample_sliding_window_buffer_samples_sample_V_28_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_10_load"/></StgValue>
</operation>

<operation id="3796" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:185 %sample_sliding_window_buffer_samples_sample_V_28_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_9_load"/></StgValue>
</operation>

<operation id="3797" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:187 %sample_sliding_window_buffer_samples_sample_V_28_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_8_load"/></StgValue>
</operation>

<operation id="3798" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:189 %sample_sliding_window_buffer_samples_sample_V_28_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_7_load"/></StgValue>
</operation>

<operation id="3799" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:191 %sample_sliding_window_buffer_samples_sample_V_28_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_6_load"/></StgValue>
</operation>

<operation id="3800" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:193 %sample_sliding_window_buffer_samples_sample_V_28_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_5_load"/></StgValue>
</operation>

<operation id="3801" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:195 %sample_sliding_window_buffer_samples_sample_V_28_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_4_load"/></StgValue>
</operation>

<operation id="3802" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:197 %sample_sliding_window_buffer_samples_sample_V_28_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_3_load"/></StgValue>
</operation>

<operation id="3803" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:199 %sample_sliding_window_buffer_samples_sample_V_28_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_2_load"/></StgValue>
</operation>

<operation id="3804" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:201 %sample_sliding_window_buffer_samples_sample_V_28_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_1_load"/></StgValue>
</operation>

<operation id="3805" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:203 %sample_sliding_window_buffer_samples_sample_V_28_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_28_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_0_load"/></StgValue>
</operation>

<operation id="3806" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2220 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_0_load, i5 %period_samples_0_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3807" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2221 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_1_load, i5 %period_samples_1_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3808" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2222 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_2_load, i5 %period_samples_2_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3809" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2223 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_3_load, i5 %period_samples_3_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3810" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2224 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_4_load, i5 %period_samples_4_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3811" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2225 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_5_load, i5 %period_samples_5_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3812" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2226 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_6_load, i5 %period_samples_6_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3813" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2227 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_7_load, i5 %period_samples_7_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3814" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2228 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_8_load, i5 %period_samples_8_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3815" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2229 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_9_load, i5 %period_samples_9_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3816" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2230 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_10_load, i5 %period_samples_10_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3817" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2231 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_28_11_load, i5 %period_samples_11_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3818" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2232 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_0_load, i5 %period_samples_0_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3819" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2233 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_1_load, i5 %period_samples_1_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3820" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2234 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_2_load, i5 %period_samples_2_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3821" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2235 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_3_load, i5 %period_samples_3_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3822" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2236 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_4_load, i5 %period_samples_4_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3823" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2237 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_5_load, i5 %period_samples_5_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3824" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2238 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_6_load, i5 %period_samples_6_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3825" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2239 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_7_load, i5 %period_samples_7_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3826" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2240 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_8_load, i5 %period_samples_8_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3827" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2241 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_9_load, i5 %period_samples_9_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3828" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2242 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_10_load, i5 %period_samples_10_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3829" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2243 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_28_11_load, i5 %period_samples_11_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3830" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2244 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_0_load, i5 %period_samples_0_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3831" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2245 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_1_load, i5 %period_samples_1_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3832" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2246 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_2_load, i5 %period_samples_2_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3833" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2247 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_3_load, i5 %period_samples_3_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3834" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2248 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_4_load, i5 %period_samples_4_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3835" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2249 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_5_load, i5 %period_samples_5_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3836" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2250 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_6_load, i5 %period_samples_6_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3837" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2251 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_7_load, i5 %period_samples_7_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3838" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2252 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_8_load, i5 %period_samples_8_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3839" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2253 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_9_load, i5 %period_samples_9_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3840" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2254 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_10_load, i5 %period_samples_10_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3841" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2255 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_29_11_load, i5 %period_samples_11_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3842" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2256 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_0_load, i5 %period_samples_0_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3843" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2257 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_1_load, i5 %period_samples_1_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3844" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2258 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_2_load, i5 %period_samples_2_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3845" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2259 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_3_load, i5 %period_samples_3_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3846" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2260 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_4_load, i5 %period_samples_4_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3847" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2261 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_5_load, i5 %period_samples_5_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3848" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2262 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_6_load, i5 %period_samples_6_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3849" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2263 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_7_load, i5 %period_samples_7_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3850" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2264 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_8_load, i5 %period_samples_8_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3851" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2265 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_9_load, i5 %period_samples_9_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3852" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2266 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_10_load, i5 %period_samples_10_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3853" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2267 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_29_11_load, i5 %period_samples_11_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="3854" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4_ifconv:0 %specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln222"/></StgValue>
</operation>

<operation id="3855" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="6" op_0_bw="5">
<![CDATA[
.split4_ifconv:10 %period_count_s = load i5 %sample_sliding_window_buffer_count_addr

]]></Node>
<StgValue><ssdm name="period_count_s"/></StgValue>
</operation>

<operation id="3856" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="6">
<![CDATA[
.split4_ifconv:11 %zext_ln225 = zext i6 %period_count_s

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="3857" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:13 %sample_sliding_window_buffer_samples_timestamp_V_31_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_11_load"/></StgValue>
</operation>

<operation id="3858" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:15 %sample_sliding_window_buffer_samples_timestamp_V_31_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_10_load"/></StgValue>
</operation>

<operation id="3859" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:17 %sample_sliding_window_buffer_samples_timestamp_V_31_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_9_load"/></StgValue>
</operation>

<operation id="3860" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:19 %sample_sliding_window_buffer_samples_timestamp_V_31_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_8_load"/></StgValue>
</operation>

<operation id="3861" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:21 %sample_sliding_window_buffer_samples_timestamp_V_31_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_7_load"/></StgValue>
</operation>

<operation id="3862" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:23 %sample_sliding_window_buffer_samples_timestamp_V_31_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_6_load"/></StgValue>
</operation>

<operation id="3863" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:25 %sample_sliding_window_buffer_samples_timestamp_V_31_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_5_load"/></StgValue>
</operation>

<operation id="3864" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:27 %sample_sliding_window_buffer_samples_timestamp_V_31_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_4_load"/></StgValue>
</operation>

<operation id="3865" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:29 %sample_sliding_window_buffer_samples_timestamp_V_31_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_3_load"/></StgValue>
</operation>

<operation id="3866" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:31 %sample_sliding_window_buffer_samples_timestamp_V_31_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_2_load"/></StgValue>
</operation>

<operation id="3867" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:33 %sample_sliding_window_buffer_samples_timestamp_V_31_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_1_load"/></StgValue>
</operation>

<operation id="3868" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:35 %sample_sliding_window_buffer_samples_timestamp_V_31_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_31_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_0_load"/></StgValue>
</operation>

<operation id="3869" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:37 %sample_sliding_window_buffer_samples_sample_V_31_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_11_load"/></StgValue>
</operation>

<operation id="3870" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:39 %sample_sliding_window_buffer_samples_sample_V_31_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_10_load"/></StgValue>
</operation>

<operation id="3871" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:41 %sample_sliding_window_buffer_samples_sample_V_31_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_9_load"/></StgValue>
</operation>

<operation id="3872" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:43 %sample_sliding_window_buffer_samples_sample_V_31_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_8_load"/></StgValue>
</operation>

<operation id="3873" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:45 %sample_sliding_window_buffer_samples_sample_V_31_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_7_load"/></StgValue>
</operation>

<operation id="3874" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:47 %sample_sliding_window_buffer_samples_sample_V_31_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_6_load"/></StgValue>
</operation>

<operation id="3875" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:49 %sample_sliding_window_buffer_samples_sample_V_31_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_5_load"/></StgValue>
</operation>

<operation id="3876" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:51 %sample_sliding_window_buffer_samples_sample_V_31_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_4_load"/></StgValue>
</operation>

<operation id="3877" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:53 %sample_sliding_window_buffer_samples_sample_V_31_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_3_load"/></StgValue>
</operation>

<operation id="3878" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:55 %sample_sliding_window_buffer_samples_sample_V_31_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_2_load"/></StgValue>
</operation>

<operation id="3879" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:57 %sample_sliding_window_buffer_samples_sample_V_31_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_1_load"/></StgValue>
</operation>

<operation id="3880" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:59 %sample_sliding_window_buffer_samples_sample_V_31_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_31_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_0_load"/></StgValue>
</operation>

<operation id="3881" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:61 %sample_sliding_window_buffer_samples_timestamp_V_30_11_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_11_load"/></StgValue>
</operation>

<operation id="3882" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:63 %sample_sliding_window_buffer_samples_timestamp_V_30_10_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_10_load"/></StgValue>
</operation>

<operation id="3883" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:65 %sample_sliding_window_buffer_samples_timestamp_V_30_9_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_9_load"/></StgValue>
</operation>

<operation id="3884" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:67 %sample_sliding_window_buffer_samples_timestamp_V_30_8_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_8_load"/></StgValue>
</operation>

<operation id="3885" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:69 %sample_sliding_window_buffer_samples_timestamp_V_30_7_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_7_load"/></StgValue>
</operation>

<operation id="3886" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:71 %sample_sliding_window_buffer_samples_timestamp_V_30_6_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_6_load"/></StgValue>
</operation>

<operation id="3887" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:73 %sample_sliding_window_buffer_samples_timestamp_V_30_5_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_5_load"/></StgValue>
</operation>

<operation id="3888" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:75 %sample_sliding_window_buffer_samples_timestamp_V_30_4_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_4_load"/></StgValue>
</operation>

<operation id="3889" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:77 %sample_sliding_window_buffer_samples_timestamp_V_30_3_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_3_load"/></StgValue>
</operation>

<operation id="3890" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:79 %sample_sliding_window_buffer_samples_timestamp_V_30_2_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_2_load"/></StgValue>
</operation>

<operation id="3891" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:81 %sample_sliding_window_buffer_samples_timestamp_V_30_1_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_1_load"/></StgValue>
</operation>

<operation id="3892" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="20" op_0_bw="5">
<![CDATA[
.split4_ifconv:83 %sample_sliding_window_buffer_samples_timestamp_V_30_0_load = load i5 %sample_sliding_window_buffer_samples_timestamp_V_30_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_0_load"/></StgValue>
</operation>

<operation id="3893" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:85 %sample_sliding_window_buffer_samples_sample_V_30_11_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_11_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_11_load"/></StgValue>
</operation>

<operation id="3894" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:87 %sample_sliding_window_buffer_samples_sample_V_30_10_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_10_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_10_load"/></StgValue>
</operation>

<operation id="3895" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:89 %sample_sliding_window_buffer_samples_sample_V_30_9_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_9_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_9_load"/></StgValue>
</operation>

<operation id="3896" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:91 %sample_sliding_window_buffer_samples_sample_V_30_8_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_8_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_8_load"/></StgValue>
</operation>

<operation id="3897" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:93 %sample_sliding_window_buffer_samples_sample_V_30_7_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_7_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_7_load"/></StgValue>
</operation>

<operation id="3898" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:95 %sample_sliding_window_buffer_samples_sample_V_30_6_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_6_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_6_load"/></StgValue>
</operation>

<operation id="3899" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:97 %sample_sliding_window_buffer_samples_sample_V_30_5_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_5_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_5_load"/></StgValue>
</operation>

<operation id="3900" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:99 %sample_sliding_window_buffer_samples_sample_V_30_4_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_4_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_4_load"/></StgValue>
</operation>

<operation id="3901" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:101 %sample_sliding_window_buffer_samples_sample_V_30_3_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_3_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_3_load"/></StgValue>
</operation>

<operation id="3902" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:103 %sample_sliding_window_buffer_samples_sample_V_30_2_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_2_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_2_load"/></StgValue>
</operation>

<operation id="3903" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:105 %sample_sliding_window_buffer_samples_sample_V_30_1_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_1_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_1_load"/></StgValue>
</operation>

<operation id="3904" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="12" op_0_bw="5">
<![CDATA[
.split4_ifconv:107 %sample_sliding_window_buffer_samples_sample_V_30_0_load = load i5 %sample_sliding_window_buffer_samples_sample_V_30_0_addr

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_0_load"/></StgValue>
</operation>

<operation id="3905" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2268 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_0_load, i5 %period_samples_0_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3906" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2269 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_1_load, i5 %period_samples_1_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3907" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2270 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_2_load, i5 %period_samples_2_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3908" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2271 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_3_load, i5 %period_samples_3_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3909" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2272 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_4_load, i5 %period_samples_4_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3910" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2273 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_5_load, i5 %period_samples_5_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3911" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2274 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_6_load, i5 %period_samples_6_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3912" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2275 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_7_load, i5 %period_samples_7_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3913" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2276 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_8_load, i5 %period_samples_8_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3914" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2277 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_9_load, i5 %period_samples_9_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3915" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2278 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_10_load, i5 %period_samples_10_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3916" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2279 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_30_11_load, i5 %period_samples_11_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3917" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2280 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_0_load, i5 %period_samples_0_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3918" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2281 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_1_load, i5 %period_samples_1_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3919" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2282 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_2_load, i5 %period_samples_2_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3920" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2283 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_3_load, i5 %period_samples_3_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3921" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2284 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_4_load, i5 %period_samples_4_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3922" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2285 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_5_load, i5 %period_samples_5_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3923" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2286 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_6_load, i5 %period_samples_6_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3924" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2287 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_7_load, i5 %period_samples_7_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3925" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2288 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_8_load, i5 %period_samples_8_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3926" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2289 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_9_load, i5 %period_samples_9_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3927" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2290 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_10_load, i5 %period_samples_10_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3928" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2291 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_30_11_load, i5 %period_samples_11_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3929" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2292 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_0_load, i5 %period_samples_0_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3930" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2293 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_1_load, i5 %period_samples_1_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3931" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2294 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_2_load, i5 %period_samples_2_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3932" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2295 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_3_load, i5 %period_samples_3_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3933" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2296 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_4_load, i5 %period_samples_4_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3934" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2297 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_5_load, i5 %period_samples_5_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3935" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2298 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_6_load, i5 %period_samples_6_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3936" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2299 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_7_load, i5 %period_samples_7_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3937" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2300 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_8_load, i5 %period_samples_8_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3938" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2301 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_9_load, i5 %period_samples_9_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3939" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2302 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_10_load, i5 %period_samples_10_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3940" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split4_ifconv:2303 %store_ln225 = store i12 %sample_sliding_window_buffer_samples_sample_V_31_11_load, i5 %period_samples_11_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3941" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2304 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_0_load, i5 %period_samples_0_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3942" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2305 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_1_load, i5 %period_samples_1_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3943" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2306 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_2_load, i5 %period_samples_2_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3944" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2307 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_3_load, i5 %period_samples_3_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3945" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2308 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_4_load, i5 %period_samples_4_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3946" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2309 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_5_load, i5 %period_samples_5_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3947" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2310 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_6_load, i5 %period_samples_6_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3948" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2311 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_7_load, i5 %period_samples_7_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3949" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2312 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_8_load, i5 %period_samples_8_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3950" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2313 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_9_load, i5 %period_samples_9_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3951" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2314 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_10_load, i5 %period_samples_10_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3952" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split4_ifconv:2315 %store_ln225 = store i20 %sample_sliding_window_buffer_samples_timestamp_V_31_11_load, i5 %period_samples_11_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="3953" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4_ifconv:2316 %icmp_ln229 = icmp_eq  i6 %period_count_s, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="3954" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4_ifconv:2317 %br_ln229 = br i1 %icmp_ln229, void %.lr.ph.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="3955" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln229 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="3956" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.lr.ph:0 %j = phi i6 %j_1, void, i6 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="3957" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph:1 %idx_2 = phi i32 %add_ln236, void, i32 %idx_1, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="3958" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:2 %j_1 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="3959" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="5" op_0_bw="6">
<![CDATA[
.lr.ph:3 %trunc_ln229 = trunc i6 %j

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="3960" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:4 %icmp_ln229_1 = icmp_eq  i6 %j, i6 %period_count_s

]]></Node>
<StgValue><ssdm name="icmp_ln229_1"/></StgValue>
</operation>

<operation id="3961" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="3962" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:6 %br_ln229 = br i1 %icmp_ln229_1, void %.split2, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="3963" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2:1 %icmp_ln34 = icmp_ugt  i6 %j, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="3964" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:2 %select_ln34 = select i1 %icmp_ln34, i5 31, i5 %trunc_ln229

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="3965" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="64" op_0_bw="5">
<![CDATA[
.split2:3 %zext_ln40 = zext i5 %select_ln34

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="3966" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:4 %period_samples_0_sample_V_addr = getelementptr i12 %period_samples_0_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="3967" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="12" op_0_bw="5">
<![CDATA[
.split2:5 %period_samples_0_sample_V_load = load i5 %period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="3968" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:6 %period_samples_1_sample_V_addr = getelementptr i12 %period_samples_1_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="3969" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="12" op_0_bw="5">
<![CDATA[
.split2:7 %period_samples_1_sample_V_load = load i5 %period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="3970" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:28 %period_samples_0_timestamp_V_addr = getelementptr i20 %period_samples_0_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="3971" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="20" op_0_bw="5">
<![CDATA[
.split2:29 %period_samples_0_timestamp_V_load = load i5 %period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="3972" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:30 %period_samples_1_timestamp_V_addr = getelementptr i20 %period_samples_1_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="3973" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="20" op_0_bw="5">
<![CDATA[
.split2:31 %period_samples_1_timestamp_V_load = load i5 %period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="3974" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4051" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.loopexit:0 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %period_count_s, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="3975" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:1 %zext_ln229 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="3976" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
._crit_edge.loopexit:2 %shl_ln229_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %period_count_s, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln229_1"/></StgValue>
</operation>

<operation id="3977" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:3 %zext_ln229_1 = zext i8 %shl_ln229_1

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="3978" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit:4 %sub_ln229 = sub i11 %zext_ln229, i11 %zext_ln229_1

]]></Node>
<StgValue><ssdm name="sub_ln229"/></StgValue>
</operation>

<operation id="3979" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge.loopexit:5 %sext_ln229 = sext i11 %sub_ln229

]]></Node>
<StgValue><ssdm name="sext_ln229"/></StgValue>
</operation>

<operation id="3980" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:6 %add_ln229 = add i32 %sext_ln229, i32 %idx_1

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="3981" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:7 %store_ln249 = store i32 %add_ln229, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="3982" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln229_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:8 %br_ln249 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="3983" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0 %n_samples_counter_1 = add i32 %zext_ln225, i32 %n_samples_counter

]]></Node>
<StgValue><ssdm name="n_samples_counter_1"/></StgValue>
</operation>

<operation id="3984" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1 %i_2 = add i32 %i_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="3985" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="3986" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="12" op_0_bw="5">
<![CDATA[
.split2:5 %period_samples_0_sample_V_load = load i5 %period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="3987" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="12" op_0_bw="5">
<![CDATA[
.split2:7 %period_samples_1_sample_V_load = load i5 %period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="3988" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:8 %period_samples_2_sample_V_addr = getelementptr i12 %period_samples_2_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="3989" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="12" op_0_bw="5">
<![CDATA[
.split2:9 %period_samples_2_sample_V_load = load i5 %period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="3990" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:10 %period_samples_3_sample_V_addr = getelementptr i12 %period_samples_3_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="3991" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="12" op_0_bw="5">
<![CDATA[
.split2:11 %period_samples_3_sample_V_load = load i5 %period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="3992" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="20" op_0_bw="5">
<![CDATA[
.split2:29 %period_samples_0_timestamp_V_load = load i5 %period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="3993" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="20" op_0_bw="5">
<![CDATA[
.split2:31 %period_samples_1_timestamp_V_load = load i5 %period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="3994" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:32 %period_samples_2_timestamp_V_addr = getelementptr i20 %period_samples_2_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="3995" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="20" op_0_bw="5">
<![CDATA[
.split2:33 %period_samples_2_timestamp_V_load = load i5 %period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="3996" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:34 %period_samples_3_timestamp_V_addr = getelementptr i20 %period_samples_3_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="3997" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="20" op_0_bw="5">
<![CDATA[
.split2:35 %period_samples_3_timestamp_V_load = load i5 %period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="3998" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:52 %store_ln233 = store i12 %period_samples_0_sample_V_load, i4 %sample_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="3999" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:53 %store_ln233 = store i12 %period_samples_1_sample_V_load, i4 %sample_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4000" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:64 %store_ln233 = store i20 %period_samples_0_timestamp_V_load, i4 %sample_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4001" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:65 %store_ln233 = store i20 %period_samples_1_timestamp_V_load, i4 %sample_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="4002" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="12" op_0_bw="5">
<![CDATA[
.split2:9 %period_samples_2_sample_V_load = load i5 %period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="4003" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="12" op_0_bw="5">
<![CDATA[
.split2:11 %period_samples_3_sample_V_load = load i5 %period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="4004" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:12 %period_samples_4_sample_V_addr = getelementptr i12 %period_samples_4_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="4005" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="12" op_0_bw="5">
<![CDATA[
.split2:13 %period_samples_4_sample_V_load = load i5 %period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="4006" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:14 %period_samples_5_sample_V_addr = getelementptr i12 %period_samples_5_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="4007" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="12" op_0_bw="5">
<![CDATA[
.split2:15 %period_samples_5_sample_V_load = load i5 %period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="4008" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="20" op_0_bw="5">
<![CDATA[
.split2:33 %period_samples_2_timestamp_V_load = load i5 %period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="4009" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="20" op_0_bw="5">
<![CDATA[
.split2:35 %period_samples_3_timestamp_V_load = load i5 %period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="4010" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:36 %period_samples_4_timestamp_V_addr = getelementptr i20 %period_samples_4_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4011" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="20" op_0_bw="5">
<![CDATA[
.split2:37 %period_samples_4_timestamp_V_load = load i5 %period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="4012" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:38 %period_samples_5_timestamp_V_addr = getelementptr i20 %period_samples_5_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4013" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="20" op_0_bw="5">
<![CDATA[
.split2:39 %period_samples_5_timestamp_V_load = load i5 %period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="4014" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:54 %store_ln233 = store i12 %period_samples_2_sample_V_load, i4 %sample_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4015" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:55 %store_ln233 = store i12 %period_samples_3_sample_V_load, i4 %sample_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4016" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:66 %store_ln233 = store i20 %period_samples_2_timestamp_V_load, i4 %sample_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4017" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:67 %store_ln233 = store i20 %period_samples_3_timestamp_V_load, i4 %sample_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="4018" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="12" op_0_bw="5">
<![CDATA[
.split2:13 %period_samples_4_sample_V_load = load i5 %period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="4019" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="12" op_0_bw="5">
<![CDATA[
.split2:15 %period_samples_5_sample_V_load = load i5 %period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="4020" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:16 %period_samples_6_sample_V_addr = getelementptr i12 %period_samples_6_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="4021" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="12" op_0_bw="5">
<![CDATA[
.split2:17 %period_samples_6_sample_V_load = load i5 %period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="4022" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:18 %period_samples_7_sample_V_addr = getelementptr i12 %period_samples_7_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="4023" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="12" op_0_bw="5">
<![CDATA[
.split2:19 %period_samples_7_sample_V_load = load i5 %period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="4024" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="20" op_0_bw="5">
<![CDATA[
.split2:37 %period_samples_4_timestamp_V_load = load i5 %period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="4025" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="20" op_0_bw="5">
<![CDATA[
.split2:39 %period_samples_5_timestamp_V_load = load i5 %period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="4026" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:40 %period_samples_6_timestamp_V_addr = getelementptr i20 %period_samples_6_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4027" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="20" op_0_bw="5">
<![CDATA[
.split2:41 %period_samples_6_timestamp_V_load = load i5 %period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="4028" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:42 %period_samples_7_timestamp_V_addr = getelementptr i20 %period_samples_7_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4029" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="20" op_0_bw="5">
<![CDATA[
.split2:43 %period_samples_7_timestamp_V_load = load i5 %period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="4030" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:56 %store_ln233 = store i12 %period_samples_4_sample_V_load, i4 %sample_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4031" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:57 %store_ln233 = store i12 %period_samples_5_sample_V_load, i4 %sample_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4032" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:68 %store_ln233 = store i20 %period_samples_4_timestamp_V_load, i4 %sample_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4033" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:69 %store_ln233 = store i20 %period_samples_5_timestamp_V_load, i4 %sample_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="4034" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="12" op_0_bw="5">
<![CDATA[
.split2:17 %period_samples_6_sample_V_load = load i5 %period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="4035" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="12" op_0_bw="5">
<![CDATA[
.split2:19 %period_samples_7_sample_V_load = load i5 %period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="4036" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:20 %period_samples_8_sample_V_addr = getelementptr i12 %period_samples_8_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="4037" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="12" op_0_bw="5">
<![CDATA[
.split2:21 %period_samples_8_sample_V_load = load i5 %period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="4038" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:22 %period_samples_9_sample_V_addr = getelementptr i12 %period_samples_9_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="4039" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="12" op_0_bw="5">
<![CDATA[
.split2:23 %period_samples_9_sample_V_load = load i5 %period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="4040" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="20" op_0_bw="5">
<![CDATA[
.split2:41 %period_samples_6_timestamp_V_load = load i5 %period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="4041" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="20" op_0_bw="5">
<![CDATA[
.split2:43 %period_samples_7_timestamp_V_load = load i5 %period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="4042" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:44 %period_samples_8_timestamp_V_addr = getelementptr i20 %period_samples_8_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4043" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="20" op_0_bw="5">
<![CDATA[
.split2:45 %period_samples_8_timestamp_V_load = load i5 %period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="4044" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:46 %period_samples_9_timestamp_V_addr = getelementptr i20 %period_samples_9_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4045" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="20" op_0_bw="5">
<![CDATA[
.split2:47 %period_samples_9_timestamp_V_load = load i5 %period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="4046" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:58 %store_ln233 = store i12 %period_samples_6_sample_V_load, i4 %sample_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4047" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:59 %store_ln233 = store i12 %period_samples_7_sample_V_load, i4 %sample_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4048" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:70 %store_ln233 = store i20 %period_samples_6_timestamp_V_load, i4 %sample_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4049" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:71 %store_ln233 = store i20 %period_samples_7_timestamp_V_load, i4 %sample_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="4050" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="12" op_0_bw="5">
<![CDATA[
.split2:21 %period_samples_8_sample_V_load = load i5 %period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="4051" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="12" op_0_bw="5">
<![CDATA[
.split2:23 %period_samples_9_sample_V_load = load i5 %period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="4052" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:24 %period_samples_10_sample_V_addr = getelementptr i12 %period_samples_10_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="4053" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="12" op_0_bw="5">
<![CDATA[
.split2:25 %period_samples_10_sample_V_load = load i5 %period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="4054" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:26 %period_samples_11_sample_V_addr = getelementptr i12 %period_samples_11_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="4055" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="12" op_0_bw="5">
<![CDATA[
.split2:27 %period_samples_11_sample_V_load = load i5 %period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="4056" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="20" op_0_bw="5">
<![CDATA[
.split2:45 %period_samples_8_timestamp_V_load = load i5 %period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="4057" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="20" op_0_bw="5">
<![CDATA[
.split2:47 %period_samples_9_timestamp_V_load = load i5 %period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="4058" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:48 %period_samples_10_timestamp_V_addr = getelementptr i20 %period_samples_10_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4059" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="20" op_0_bw="5">
<![CDATA[
.split2:49 %period_samples_10_timestamp_V_load = load i5 %period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="4060" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:50 %period_samples_11_timestamp_V_addr = getelementptr i20 %period_samples_11_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4061" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="20" op_0_bw="5">
<![CDATA[
.split2:51 %period_samples_11_timestamp_V_load = load i5 %period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="4062" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:60 %store_ln233 = store i12 %period_samples_8_sample_V_load, i4 %sample_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4063" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:61 %store_ln233 = store i12 %period_samples_9_sample_V_load, i4 %sample_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4064" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:72 %store_ln233 = store i20 %period_samples_8_timestamp_V_load, i4 %sample_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4065" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:73 %store_ln233 = store i20 %period_samples_9_timestamp_V_load, i4 %sample_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="4066" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln218"/></StgValue>
</operation>

<operation id="4067" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="12" op_0_bw="5">
<![CDATA[
.split2:25 %period_samples_10_sample_V_load = load i5 %period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="4068" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="12" op_0_bw="5">
<![CDATA[
.split2:27 %period_samples_11_sample_V_load = load i5 %period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="4069" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="20" op_0_bw="5">
<![CDATA[
.split2:49 %period_samples_10_timestamp_V_load = load i5 %period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="4070" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="20" op_0_bw="5">
<![CDATA[
.split2:51 %period_samples_11_timestamp_V_load = load i5 %period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="4071" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:62 %store_ln233 = store i12 %period_samples_10_sample_V_load, i4 %sample_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4072" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split2:63 %store_ln233 = store i12 %period_samples_11_sample_V_load, i4 %sample_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4073" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:74 %store_ln233 = store i20 %period_samples_10_timestamp_V_load, i4 %sample_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4074" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split2:75 %store_ln233 = store i20 %period_samples_11_timestamp_V_load, i4 %sample_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="4075" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="0" op_0_bw="0">
<![CDATA[
.split2:76 %br_ln236 = br void

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="4076" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %k = phi i4 %add_ln236_1, void %.split, i4 0, void %.split2

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="4077" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %idx_5 = phi i32 %idx_6, void %.split, i32 %idx_2, void %.split2

]]></Node>
<StgValue><ssdm name="idx_5"/></StgValue>
</operation>

<operation id="4078" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln236_1 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln236_1"/></StgValue>
</operation>

<operation id="4079" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="64" op_0_bw="4">
<![CDATA[
:3 %k_cast = zext i4 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="4080" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4081" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln236 = icmp_eq  i4 %k, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="4082" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="4083" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln236 = br i1 %icmp_ln236, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="4084" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %sample_timestamp_V_addr = getelementptr i20 %sample_timestamp_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr"/></StgValue>
</operation>

<operation id="4085" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="20" op_0_bw="4">
<![CDATA[
.split:2 %timestamp_V = load i4 %sample_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="timestamp_V"/></StgValue>
</operation>

<operation id="4086" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %sample_sample_V_addr = getelementptr i12 %sample_sample_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr"/></StgValue>
</operation>

<operation id="4087" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="12" op_0_bw="4">
<![CDATA[
.split:4 %data_V = load i4 %sample_sample_V_addr

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="4088" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:6 %idx_6 = add i32 %idx_5, i32 1

]]></Node>
<StgValue><ssdm name="idx_6"/></StgValue>
</operation>

<operation id="4089" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="13" op_0_bw="32">
<![CDATA[
.split:7 %empty_40 = trunc i32 %idx_5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="4090" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln218"/></StgValue>
</operation>

<operation id="4091" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="20" op_0_bw="4">
<![CDATA[
.split:2 %timestamp_V = load i4 %sample_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="timestamp_V"/></StgValue>
</operation>

<operation id="4092" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="12" op_0_bw="4">
<![CDATA[
.split:4 %data_V = load i4 %sample_sample_V_addr

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="4093" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.split:5 %item = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %timestamp_V, i12 %data_V

]]></Node>
<StgValue><ssdm name="item"/></StgValue>
</operation>

<operation id="4094" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:8 %add_ln244_1 = add i13 %empty_40, i13 3

]]></Node>
<StgValue><ssdm name="add_ln244_1"/></StgValue>
</operation>

<operation id="4095" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="64" op_0_bw="13">
<![CDATA[
.split:9 %zext_ln244 = zext i13 %add_ln244_1

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="4096" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %samples_buffer_out_addr = getelementptr i32 %samples_buffer_out, i64 0, i64 %zext_ln244

]]></Node>
<StgValue><ssdm name="samples_buffer_out_addr"/></StgValue>
</operation>

<operation id="4097" st_id="27" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split:11 %store_ln244 = store i32 %item, i13 %samples_buffer_out_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="4098" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="0" op_0_bw="0">
<![CDATA[
.split:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="4099" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln236 = add i32 %idx_2, i32 12

]]></Node>
<StgValue><ssdm name="add_ln236"/></StgValue>
</operation>

<operation id="4100" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="4139" name="samples_buffer_out" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="samples_buffer_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="4140" name="n_periods" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n_periods"/></StgValue>
</port>
<port id="4141" name="sample_sliding_window_front_ptr_s" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample_sliding_window_front_ptr_s"/></StgValue>
</port>
<port id="4142" name="sample_sliding_window_back_ptr_s" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample_sliding_window_back_ptr_s"/></StgValue>
</port>
<port id="4143" name="sample_sliding_window_buffer_count_s" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_count_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4144" name="sample_sliding_window_buffer_samples_timestamp_V_31_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4145" name="sample_sliding_window_buffer_samples_timestamp_V_31_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4146" name="sample_sliding_window_buffer_samples_timestamp_V_31_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4147" name="sample_sliding_window_buffer_samples_timestamp_V_31_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4148" name="sample_sliding_window_buffer_samples_timestamp_V_31_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4149" name="sample_sliding_window_buffer_samples_timestamp_V_31_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4150" name="sample_sliding_window_buffer_samples_timestamp_V_31_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4151" name="sample_sliding_window_buffer_samples_timestamp_V_31_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4152" name="sample_sliding_window_buffer_samples_timestamp_V_31_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4153" name="sample_sliding_window_buffer_samples_timestamp_V_31_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4154" name="sample_sliding_window_buffer_samples_timestamp_V_31_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4155" name="sample_sliding_window_buffer_samples_timestamp_V_31_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4156" name="sample_sliding_window_buffer_samples_sample_V_31_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4157" name="sample_sliding_window_buffer_samples_sample_V_31_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4158" name="sample_sliding_window_buffer_samples_sample_V_31_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4159" name="sample_sliding_window_buffer_samples_sample_V_31_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4160" name="sample_sliding_window_buffer_samples_sample_V_31_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4161" name="sample_sliding_window_buffer_samples_sample_V_31_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4162" name="sample_sliding_window_buffer_samples_sample_V_31_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4163" name="sample_sliding_window_buffer_samples_sample_V_31_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4164" name="sample_sliding_window_buffer_samples_sample_V_31_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4165" name="sample_sliding_window_buffer_samples_sample_V_31_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4166" name="sample_sliding_window_buffer_samples_sample_V_31_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4167" name="sample_sliding_window_buffer_samples_sample_V_31_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4168" name="sample_sliding_window_buffer_samples_timestamp_V_30_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4169" name="sample_sliding_window_buffer_samples_timestamp_V_30_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4170" name="sample_sliding_window_buffer_samples_timestamp_V_30_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4171" name="sample_sliding_window_buffer_samples_timestamp_V_30_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4172" name="sample_sliding_window_buffer_samples_timestamp_V_30_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4173" name="sample_sliding_window_buffer_samples_timestamp_V_30_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4174" name="sample_sliding_window_buffer_samples_timestamp_V_30_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4175" name="sample_sliding_window_buffer_samples_timestamp_V_30_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4176" name="sample_sliding_window_buffer_samples_timestamp_V_30_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4177" name="sample_sliding_window_buffer_samples_timestamp_V_30_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4178" name="sample_sliding_window_buffer_samples_timestamp_V_30_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4179" name="sample_sliding_window_buffer_samples_timestamp_V_30_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4180" name="sample_sliding_window_buffer_samples_sample_V_30_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4181" name="sample_sliding_window_buffer_samples_sample_V_30_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4182" name="sample_sliding_window_buffer_samples_sample_V_30_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4183" name="sample_sliding_window_buffer_samples_sample_V_30_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4184" name="sample_sliding_window_buffer_samples_sample_V_30_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4185" name="sample_sliding_window_buffer_samples_sample_V_30_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4186" name="sample_sliding_window_buffer_samples_sample_V_30_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4187" name="sample_sliding_window_buffer_samples_sample_V_30_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4188" name="sample_sliding_window_buffer_samples_sample_V_30_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4189" name="sample_sliding_window_buffer_samples_sample_V_30_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4190" name="sample_sliding_window_buffer_samples_sample_V_30_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4191" name="sample_sliding_window_buffer_samples_sample_V_30_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4192" name="sample_sliding_window_buffer_samples_timestamp_V_29_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4193" name="sample_sliding_window_buffer_samples_timestamp_V_29_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4194" name="sample_sliding_window_buffer_samples_timestamp_V_29_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4195" name="sample_sliding_window_buffer_samples_timestamp_V_29_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4196" name="sample_sliding_window_buffer_samples_timestamp_V_29_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4197" name="sample_sliding_window_buffer_samples_timestamp_V_29_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4198" name="sample_sliding_window_buffer_samples_timestamp_V_29_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4199" name="sample_sliding_window_buffer_samples_timestamp_V_29_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4200" name="sample_sliding_window_buffer_samples_timestamp_V_29_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4201" name="sample_sliding_window_buffer_samples_timestamp_V_29_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4202" name="sample_sliding_window_buffer_samples_timestamp_V_29_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4203" name="sample_sliding_window_buffer_samples_timestamp_V_29_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4204" name="sample_sliding_window_buffer_samples_sample_V_29_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4205" name="sample_sliding_window_buffer_samples_sample_V_29_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4206" name="sample_sliding_window_buffer_samples_sample_V_29_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4207" name="sample_sliding_window_buffer_samples_sample_V_29_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4208" name="sample_sliding_window_buffer_samples_sample_V_29_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4209" name="sample_sliding_window_buffer_samples_sample_V_29_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4210" name="sample_sliding_window_buffer_samples_sample_V_29_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4211" name="sample_sliding_window_buffer_samples_sample_V_29_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4212" name="sample_sliding_window_buffer_samples_sample_V_29_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4213" name="sample_sliding_window_buffer_samples_sample_V_29_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4214" name="sample_sliding_window_buffer_samples_sample_V_29_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4215" name="sample_sliding_window_buffer_samples_sample_V_29_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4216" name="sample_sliding_window_buffer_samples_timestamp_V_28_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4217" name="sample_sliding_window_buffer_samples_timestamp_V_28_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4218" name="sample_sliding_window_buffer_samples_timestamp_V_28_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4219" name="sample_sliding_window_buffer_samples_timestamp_V_28_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4220" name="sample_sliding_window_buffer_samples_timestamp_V_28_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4221" name="sample_sliding_window_buffer_samples_timestamp_V_28_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4222" name="sample_sliding_window_buffer_samples_timestamp_V_28_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4223" name="sample_sliding_window_buffer_samples_timestamp_V_28_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4224" name="sample_sliding_window_buffer_samples_timestamp_V_28_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4225" name="sample_sliding_window_buffer_samples_timestamp_V_28_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4226" name="sample_sliding_window_buffer_samples_timestamp_V_28_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4227" name="sample_sliding_window_buffer_samples_timestamp_V_28_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4228" name="sample_sliding_window_buffer_samples_sample_V_28_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4229" name="sample_sliding_window_buffer_samples_sample_V_28_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4230" name="sample_sliding_window_buffer_samples_sample_V_28_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4231" name="sample_sliding_window_buffer_samples_sample_V_28_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4232" name="sample_sliding_window_buffer_samples_sample_V_28_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4233" name="sample_sliding_window_buffer_samples_sample_V_28_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4234" name="sample_sliding_window_buffer_samples_sample_V_28_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4235" name="sample_sliding_window_buffer_samples_sample_V_28_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4236" name="sample_sliding_window_buffer_samples_sample_V_28_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4237" name="sample_sliding_window_buffer_samples_sample_V_28_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4238" name="sample_sliding_window_buffer_samples_sample_V_28_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4239" name="sample_sliding_window_buffer_samples_sample_V_28_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4240" name="sample_sliding_window_buffer_samples_timestamp_V_27_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4241" name="sample_sliding_window_buffer_samples_timestamp_V_27_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4242" name="sample_sliding_window_buffer_samples_timestamp_V_27_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4243" name="sample_sliding_window_buffer_samples_timestamp_V_27_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4244" name="sample_sliding_window_buffer_samples_timestamp_V_27_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4245" name="sample_sliding_window_buffer_samples_timestamp_V_27_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4246" name="sample_sliding_window_buffer_samples_timestamp_V_27_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4247" name="sample_sliding_window_buffer_samples_timestamp_V_27_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4248" name="sample_sliding_window_buffer_samples_timestamp_V_27_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4249" name="sample_sliding_window_buffer_samples_timestamp_V_27_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4250" name="sample_sliding_window_buffer_samples_timestamp_V_27_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4251" name="sample_sliding_window_buffer_samples_timestamp_V_27_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4252" name="sample_sliding_window_buffer_samples_sample_V_27_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4253" name="sample_sliding_window_buffer_samples_sample_V_27_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4254" name="sample_sliding_window_buffer_samples_sample_V_27_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4255" name="sample_sliding_window_buffer_samples_sample_V_27_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4256" name="sample_sliding_window_buffer_samples_sample_V_27_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4257" name="sample_sliding_window_buffer_samples_sample_V_27_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4258" name="sample_sliding_window_buffer_samples_sample_V_27_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4259" name="sample_sliding_window_buffer_samples_sample_V_27_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4260" name="sample_sliding_window_buffer_samples_sample_V_27_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4261" name="sample_sliding_window_buffer_samples_sample_V_27_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4262" name="sample_sliding_window_buffer_samples_sample_V_27_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4263" name="sample_sliding_window_buffer_samples_sample_V_27_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4264" name="sample_sliding_window_buffer_samples_timestamp_V_26_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4265" name="sample_sliding_window_buffer_samples_timestamp_V_26_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4266" name="sample_sliding_window_buffer_samples_timestamp_V_26_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4267" name="sample_sliding_window_buffer_samples_timestamp_V_26_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4268" name="sample_sliding_window_buffer_samples_timestamp_V_26_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4269" name="sample_sliding_window_buffer_samples_timestamp_V_26_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4270" name="sample_sliding_window_buffer_samples_timestamp_V_26_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4271" name="sample_sliding_window_buffer_samples_timestamp_V_26_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4272" name="sample_sliding_window_buffer_samples_timestamp_V_26_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4273" name="sample_sliding_window_buffer_samples_timestamp_V_26_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4274" name="sample_sliding_window_buffer_samples_timestamp_V_26_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4275" name="sample_sliding_window_buffer_samples_timestamp_V_26_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4276" name="sample_sliding_window_buffer_samples_sample_V_26_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4277" name="sample_sliding_window_buffer_samples_sample_V_26_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4278" name="sample_sliding_window_buffer_samples_sample_V_26_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4279" name="sample_sliding_window_buffer_samples_sample_V_26_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4280" name="sample_sliding_window_buffer_samples_sample_V_26_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4281" name="sample_sliding_window_buffer_samples_sample_V_26_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4282" name="sample_sliding_window_buffer_samples_sample_V_26_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4283" name="sample_sliding_window_buffer_samples_sample_V_26_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4284" name="sample_sliding_window_buffer_samples_sample_V_26_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4285" name="sample_sliding_window_buffer_samples_sample_V_26_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4286" name="sample_sliding_window_buffer_samples_sample_V_26_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4287" name="sample_sliding_window_buffer_samples_sample_V_26_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4288" name="sample_sliding_window_buffer_samples_timestamp_V_25_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4289" name="sample_sliding_window_buffer_samples_timestamp_V_25_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4290" name="sample_sliding_window_buffer_samples_timestamp_V_25_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4291" name="sample_sliding_window_buffer_samples_timestamp_V_25_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4292" name="sample_sliding_window_buffer_samples_timestamp_V_25_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4293" name="sample_sliding_window_buffer_samples_timestamp_V_25_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4294" name="sample_sliding_window_buffer_samples_timestamp_V_25_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4295" name="sample_sliding_window_buffer_samples_timestamp_V_25_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4296" name="sample_sliding_window_buffer_samples_timestamp_V_25_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4297" name="sample_sliding_window_buffer_samples_timestamp_V_25_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4298" name="sample_sliding_window_buffer_samples_timestamp_V_25_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4299" name="sample_sliding_window_buffer_samples_timestamp_V_25_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4300" name="sample_sliding_window_buffer_samples_sample_V_25_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4301" name="sample_sliding_window_buffer_samples_sample_V_25_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4302" name="sample_sliding_window_buffer_samples_sample_V_25_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4303" name="sample_sliding_window_buffer_samples_sample_V_25_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4304" name="sample_sliding_window_buffer_samples_sample_V_25_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4305" name="sample_sliding_window_buffer_samples_sample_V_25_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4306" name="sample_sliding_window_buffer_samples_sample_V_25_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4307" name="sample_sliding_window_buffer_samples_sample_V_25_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4308" name="sample_sliding_window_buffer_samples_sample_V_25_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4309" name="sample_sliding_window_buffer_samples_sample_V_25_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4310" name="sample_sliding_window_buffer_samples_sample_V_25_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4311" name="sample_sliding_window_buffer_samples_sample_V_25_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4312" name="sample_sliding_window_buffer_samples_timestamp_V_24_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4313" name="sample_sliding_window_buffer_samples_timestamp_V_24_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4314" name="sample_sliding_window_buffer_samples_timestamp_V_24_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4315" name="sample_sliding_window_buffer_samples_timestamp_V_24_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4316" name="sample_sliding_window_buffer_samples_timestamp_V_24_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4317" name="sample_sliding_window_buffer_samples_timestamp_V_24_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4318" name="sample_sliding_window_buffer_samples_timestamp_V_24_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4319" name="sample_sliding_window_buffer_samples_timestamp_V_24_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4320" name="sample_sliding_window_buffer_samples_timestamp_V_24_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4321" name="sample_sliding_window_buffer_samples_timestamp_V_24_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4322" name="sample_sliding_window_buffer_samples_timestamp_V_24_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4323" name="sample_sliding_window_buffer_samples_timestamp_V_24_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4324" name="sample_sliding_window_buffer_samples_sample_V_24_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4325" name="sample_sliding_window_buffer_samples_sample_V_24_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4326" name="sample_sliding_window_buffer_samples_sample_V_24_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4327" name="sample_sliding_window_buffer_samples_sample_V_24_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4328" name="sample_sliding_window_buffer_samples_sample_V_24_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4329" name="sample_sliding_window_buffer_samples_sample_V_24_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4330" name="sample_sliding_window_buffer_samples_sample_V_24_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4331" name="sample_sliding_window_buffer_samples_sample_V_24_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4332" name="sample_sliding_window_buffer_samples_sample_V_24_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4333" name="sample_sliding_window_buffer_samples_sample_V_24_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4334" name="sample_sliding_window_buffer_samples_sample_V_24_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4335" name="sample_sliding_window_buffer_samples_sample_V_24_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4336" name="sample_sliding_window_buffer_samples_timestamp_V_23_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4337" name="sample_sliding_window_buffer_samples_timestamp_V_23_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4338" name="sample_sliding_window_buffer_samples_timestamp_V_23_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4339" name="sample_sliding_window_buffer_samples_timestamp_V_23_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4340" name="sample_sliding_window_buffer_samples_timestamp_V_23_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4341" name="sample_sliding_window_buffer_samples_timestamp_V_23_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4342" name="sample_sliding_window_buffer_samples_timestamp_V_23_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4343" name="sample_sliding_window_buffer_samples_timestamp_V_23_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4344" name="sample_sliding_window_buffer_samples_timestamp_V_23_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4345" name="sample_sliding_window_buffer_samples_timestamp_V_23_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4346" name="sample_sliding_window_buffer_samples_timestamp_V_23_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4347" name="sample_sliding_window_buffer_samples_timestamp_V_23_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4348" name="sample_sliding_window_buffer_samples_sample_V_23_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4349" name="sample_sliding_window_buffer_samples_sample_V_23_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4350" name="sample_sliding_window_buffer_samples_sample_V_23_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4351" name="sample_sliding_window_buffer_samples_sample_V_23_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4352" name="sample_sliding_window_buffer_samples_sample_V_23_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4353" name="sample_sliding_window_buffer_samples_sample_V_23_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4354" name="sample_sliding_window_buffer_samples_sample_V_23_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4355" name="sample_sliding_window_buffer_samples_sample_V_23_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4356" name="sample_sliding_window_buffer_samples_sample_V_23_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4357" name="sample_sliding_window_buffer_samples_sample_V_23_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4358" name="sample_sliding_window_buffer_samples_sample_V_23_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4359" name="sample_sliding_window_buffer_samples_sample_V_23_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4360" name="sample_sliding_window_buffer_samples_timestamp_V_22_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4361" name="sample_sliding_window_buffer_samples_timestamp_V_22_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4362" name="sample_sliding_window_buffer_samples_timestamp_V_22_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4363" name="sample_sliding_window_buffer_samples_timestamp_V_22_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4364" name="sample_sliding_window_buffer_samples_timestamp_V_22_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4365" name="sample_sliding_window_buffer_samples_timestamp_V_22_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4366" name="sample_sliding_window_buffer_samples_timestamp_V_22_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4367" name="sample_sliding_window_buffer_samples_timestamp_V_22_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4368" name="sample_sliding_window_buffer_samples_timestamp_V_22_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4369" name="sample_sliding_window_buffer_samples_timestamp_V_22_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4370" name="sample_sliding_window_buffer_samples_timestamp_V_22_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4371" name="sample_sliding_window_buffer_samples_timestamp_V_22_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4372" name="sample_sliding_window_buffer_samples_sample_V_22_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4373" name="sample_sliding_window_buffer_samples_sample_V_22_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4374" name="sample_sliding_window_buffer_samples_sample_V_22_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4375" name="sample_sliding_window_buffer_samples_sample_V_22_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4376" name="sample_sliding_window_buffer_samples_sample_V_22_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4377" name="sample_sliding_window_buffer_samples_sample_V_22_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4378" name="sample_sliding_window_buffer_samples_sample_V_22_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4379" name="sample_sliding_window_buffer_samples_sample_V_22_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4380" name="sample_sliding_window_buffer_samples_sample_V_22_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4381" name="sample_sliding_window_buffer_samples_sample_V_22_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4382" name="sample_sliding_window_buffer_samples_sample_V_22_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4383" name="sample_sliding_window_buffer_samples_sample_V_22_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4384" name="sample_sliding_window_buffer_samples_timestamp_V_21_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4385" name="sample_sliding_window_buffer_samples_timestamp_V_21_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4386" name="sample_sliding_window_buffer_samples_timestamp_V_21_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4387" name="sample_sliding_window_buffer_samples_timestamp_V_21_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4388" name="sample_sliding_window_buffer_samples_timestamp_V_21_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4389" name="sample_sliding_window_buffer_samples_timestamp_V_21_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4390" name="sample_sliding_window_buffer_samples_timestamp_V_21_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4391" name="sample_sliding_window_buffer_samples_timestamp_V_21_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4392" name="sample_sliding_window_buffer_samples_timestamp_V_21_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4393" name="sample_sliding_window_buffer_samples_timestamp_V_21_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4394" name="sample_sliding_window_buffer_samples_timestamp_V_21_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4395" name="sample_sliding_window_buffer_samples_timestamp_V_21_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4396" name="sample_sliding_window_buffer_samples_sample_V_21_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4397" name="sample_sliding_window_buffer_samples_sample_V_21_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4398" name="sample_sliding_window_buffer_samples_sample_V_21_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4399" name="sample_sliding_window_buffer_samples_sample_V_21_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4400" name="sample_sliding_window_buffer_samples_sample_V_21_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4401" name="sample_sliding_window_buffer_samples_sample_V_21_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4402" name="sample_sliding_window_buffer_samples_sample_V_21_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4403" name="sample_sliding_window_buffer_samples_sample_V_21_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4404" name="sample_sliding_window_buffer_samples_sample_V_21_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4405" name="sample_sliding_window_buffer_samples_sample_V_21_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4406" name="sample_sliding_window_buffer_samples_sample_V_21_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4407" name="sample_sliding_window_buffer_samples_sample_V_21_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4408" name="sample_sliding_window_buffer_samples_timestamp_V_20_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4409" name="sample_sliding_window_buffer_samples_timestamp_V_20_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4410" name="sample_sliding_window_buffer_samples_timestamp_V_20_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4411" name="sample_sliding_window_buffer_samples_timestamp_V_20_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4412" name="sample_sliding_window_buffer_samples_timestamp_V_20_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4413" name="sample_sliding_window_buffer_samples_timestamp_V_20_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4414" name="sample_sliding_window_buffer_samples_timestamp_V_20_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4415" name="sample_sliding_window_buffer_samples_timestamp_V_20_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4416" name="sample_sliding_window_buffer_samples_timestamp_V_20_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4417" name="sample_sliding_window_buffer_samples_timestamp_V_20_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4418" name="sample_sliding_window_buffer_samples_timestamp_V_20_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4419" name="sample_sliding_window_buffer_samples_timestamp_V_20_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4420" name="sample_sliding_window_buffer_samples_sample_V_20_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4421" name="sample_sliding_window_buffer_samples_sample_V_20_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4422" name="sample_sliding_window_buffer_samples_sample_V_20_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4423" name="sample_sliding_window_buffer_samples_sample_V_20_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4424" name="sample_sliding_window_buffer_samples_sample_V_20_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4425" name="sample_sliding_window_buffer_samples_sample_V_20_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4426" name="sample_sliding_window_buffer_samples_sample_V_20_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4427" name="sample_sliding_window_buffer_samples_sample_V_20_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4428" name="sample_sliding_window_buffer_samples_sample_V_20_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4429" name="sample_sliding_window_buffer_samples_sample_V_20_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4430" name="sample_sliding_window_buffer_samples_sample_V_20_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4431" name="sample_sliding_window_buffer_samples_sample_V_20_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4432" name="sample_sliding_window_buffer_samples_timestamp_V_19_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4433" name="sample_sliding_window_buffer_samples_timestamp_V_19_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4434" name="sample_sliding_window_buffer_samples_timestamp_V_19_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4435" name="sample_sliding_window_buffer_samples_timestamp_V_19_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4436" name="sample_sliding_window_buffer_samples_timestamp_V_19_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4437" name="sample_sliding_window_buffer_samples_timestamp_V_19_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4438" name="sample_sliding_window_buffer_samples_timestamp_V_19_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4439" name="sample_sliding_window_buffer_samples_timestamp_V_19_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4440" name="sample_sliding_window_buffer_samples_timestamp_V_19_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4441" name="sample_sliding_window_buffer_samples_timestamp_V_19_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4442" name="sample_sliding_window_buffer_samples_timestamp_V_19_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4443" name="sample_sliding_window_buffer_samples_timestamp_V_19_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4444" name="sample_sliding_window_buffer_samples_sample_V_19_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4445" name="sample_sliding_window_buffer_samples_sample_V_19_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4446" name="sample_sliding_window_buffer_samples_sample_V_19_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4447" name="sample_sliding_window_buffer_samples_sample_V_19_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4448" name="sample_sliding_window_buffer_samples_sample_V_19_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4449" name="sample_sliding_window_buffer_samples_sample_V_19_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4450" name="sample_sliding_window_buffer_samples_sample_V_19_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4451" name="sample_sliding_window_buffer_samples_sample_V_19_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4452" name="sample_sliding_window_buffer_samples_sample_V_19_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4453" name="sample_sliding_window_buffer_samples_sample_V_19_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4454" name="sample_sliding_window_buffer_samples_sample_V_19_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4455" name="sample_sliding_window_buffer_samples_sample_V_19_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4456" name="sample_sliding_window_buffer_samples_timestamp_V_18_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4457" name="sample_sliding_window_buffer_samples_timestamp_V_18_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4458" name="sample_sliding_window_buffer_samples_timestamp_V_18_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4459" name="sample_sliding_window_buffer_samples_timestamp_V_18_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4460" name="sample_sliding_window_buffer_samples_timestamp_V_18_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4461" name="sample_sliding_window_buffer_samples_timestamp_V_18_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4462" name="sample_sliding_window_buffer_samples_timestamp_V_18_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4463" name="sample_sliding_window_buffer_samples_timestamp_V_18_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4464" name="sample_sliding_window_buffer_samples_timestamp_V_18_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4465" name="sample_sliding_window_buffer_samples_timestamp_V_18_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4466" name="sample_sliding_window_buffer_samples_timestamp_V_18_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4467" name="sample_sliding_window_buffer_samples_timestamp_V_18_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4468" name="sample_sliding_window_buffer_samples_sample_V_18_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4469" name="sample_sliding_window_buffer_samples_sample_V_18_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4470" name="sample_sliding_window_buffer_samples_sample_V_18_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4471" name="sample_sliding_window_buffer_samples_sample_V_18_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4472" name="sample_sliding_window_buffer_samples_sample_V_18_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4473" name="sample_sliding_window_buffer_samples_sample_V_18_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4474" name="sample_sliding_window_buffer_samples_sample_V_18_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4475" name="sample_sliding_window_buffer_samples_sample_V_18_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4476" name="sample_sliding_window_buffer_samples_sample_V_18_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4477" name="sample_sliding_window_buffer_samples_sample_V_18_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4478" name="sample_sliding_window_buffer_samples_sample_V_18_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4479" name="sample_sliding_window_buffer_samples_sample_V_18_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4480" name="sample_sliding_window_buffer_samples_timestamp_V_17_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4481" name="sample_sliding_window_buffer_samples_timestamp_V_17_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4482" name="sample_sliding_window_buffer_samples_timestamp_V_17_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4483" name="sample_sliding_window_buffer_samples_timestamp_V_17_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4484" name="sample_sliding_window_buffer_samples_timestamp_V_17_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4485" name="sample_sliding_window_buffer_samples_timestamp_V_17_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4486" name="sample_sliding_window_buffer_samples_timestamp_V_17_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4487" name="sample_sliding_window_buffer_samples_timestamp_V_17_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4488" name="sample_sliding_window_buffer_samples_timestamp_V_17_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4489" name="sample_sliding_window_buffer_samples_timestamp_V_17_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4490" name="sample_sliding_window_buffer_samples_timestamp_V_17_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4491" name="sample_sliding_window_buffer_samples_timestamp_V_17_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4492" name="sample_sliding_window_buffer_samples_sample_V_17_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4493" name="sample_sliding_window_buffer_samples_sample_V_17_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4494" name="sample_sliding_window_buffer_samples_sample_V_17_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4495" name="sample_sliding_window_buffer_samples_sample_V_17_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4496" name="sample_sliding_window_buffer_samples_sample_V_17_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4497" name="sample_sliding_window_buffer_samples_sample_V_17_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4498" name="sample_sliding_window_buffer_samples_sample_V_17_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4499" name="sample_sliding_window_buffer_samples_sample_V_17_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4500" name="sample_sliding_window_buffer_samples_sample_V_17_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4501" name="sample_sliding_window_buffer_samples_sample_V_17_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4502" name="sample_sliding_window_buffer_samples_sample_V_17_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4503" name="sample_sliding_window_buffer_samples_sample_V_17_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4504" name="sample_sliding_window_buffer_samples_timestamp_V_16_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4505" name="sample_sliding_window_buffer_samples_timestamp_V_16_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4506" name="sample_sliding_window_buffer_samples_timestamp_V_16_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4507" name="sample_sliding_window_buffer_samples_timestamp_V_16_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4508" name="sample_sliding_window_buffer_samples_timestamp_V_16_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4509" name="sample_sliding_window_buffer_samples_timestamp_V_16_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4510" name="sample_sliding_window_buffer_samples_timestamp_V_16_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4511" name="sample_sliding_window_buffer_samples_timestamp_V_16_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4512" name="sample_sliding_window_buffer_samples_timestamp_V_16_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4513" name="sample_sliding_window_buffer_samples_timestamp_V_16_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4514" name="sample_sliding_window_buffer_samples_timestamp_V_16_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4515" name="sample_sliding_window_buffer_samples_timestamp_V_16_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4516" name="sample_sliding_window_buffer_samples_sample_V_16_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4517" name="sample_sliding_window_buffer_samples_sample_V_16_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4518" name="sample_sliding_window_buffer_samples_sample_V_16_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4519" name="sample_sliding_window_buffer_samples_sample_V_16_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4520" name="sample_sliding_window_buffer_samples_sample_V_16_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4521" name="sample_sliding_window_buffer_samples_sample_V_16_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4522" name="sample_sliding_window_buffer_samples_sample_V_16_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4523" name="sample_sliding_window_buffer_samples_sample_V_16_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4524" name="sample_sliding_window_buffer_samples_sample_V_16_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4525" name="sample_sliding_window_buffer_samples_sample_V_16_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4526" name="sample_sliding_window_buffer_samples_sample_V_16_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4527" name="sample_sliding_window_buffer_samples_sample_V_16_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4528" name="sample_sliding_window_buffer_samples_timestamp_V_15_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4529" name="sample_sliding_window_buffer_samples_timestamp_V_15_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4530" name="sample_sliding_window_buffer_samples_timestamp_V_15_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4531" name="sample_sliding_window_buffer_samples_timestamp_V_15_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4532" name="sample_sliding_window_buffer_samples_timestamp_V_15_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4533" name="sample_sliding_window_buffer_samples_timestamp_V_15_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4534" name="sample_sliding_window_buffer_samples_timestamp_V_15_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4535" name="sample_sliding_window_buffer_samples_timestamp_V_15_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4536" name="sample_sliding_window_buffer_samples_timestamp_V_15_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4537" name="sample_sliding_window_buffer_samples_timestamp_V_15_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4538" name="sample_sliding_window_buffer_samples_timestamp_V_15_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4539" name="sample_sliding_window_buffer_samples_timestamp_V_15_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4540" name="sample_sliding_window_buffer_samples_sample_V_15_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4541" name="sample_sliding_window_buffer_samples_sample_V_15_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4542" name="sample_sliding_window_buffer_samples_sample_V_15_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4543" name="sample_sliding_window_buffer_samples_sample_V_15_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4544" name="sample_sliding_window_buffer_samples_sample_V_15_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4545" name="sample_sliding_window_buffer_samples_sample_V_15_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4546" name="sample_sliding_window_buffer_samples_sample_V_15_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4547" name="sample_sliding_window_buffer_samples_sample_V_15_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4548" name="sample_sliding_window_buffer_samples_sample_V_15_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4549" name="sample_sliding_window_buffer_samples_sample_V_15_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4550" name="sample_sliding_window_buffer_samples_sample_V_15_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4551" name="sample_sliding_window_buffer_samples_sample_V_15_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4552" name="sample_sliding_window_buffer_samples_timestamp_V_14_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4553" name="sample_sliding_window_buffer_samples_timestamp_V_14_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4554" name="sample_sliding_window_buffer_samples_timestamp_V_14_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4555" name="sample_sliding_window_buffer_samples_timestamp_V_14_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4556" name="sample_sliding_window_buffer_samples_timestamp_V_14_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4557" name="sample_sliding_window_buffer_samples_timestamp_V_14_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4558" name="sample_sliding_window_buffer_samples_timestamp_V_14_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4559" name="sample_sliding_window_buffer_samples_timestamp_V_14_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4560" name="sample_sliding_window_buffer_samples_timestamp_V_14_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4561" name="sample_sliding_window_buffer_samples_timestamp_V_14_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4562" name="sample_sliding_window_buffer_samples_timestamp_V_14_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4563" name="sample_sliding_window_buffer_samples_timestamp_V_14_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4564" name="sample_sliding_window_buffer_samples_sample_V_14_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4565" name="sample_sliding_window_buffer_samples_sample_V_14_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4566" name="sample_sliding_window_buffer_samples_sample_V_14_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4567" name="sample_sliding_window_buffer_samples_sample_V_14_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4568" name="sample_sliding_window_buffer_samples_sample_V_14_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4569" name="sample_sliding_window_buffer_samples_sample_V_14_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4570" name="sample_sliding_window_buffer_samples_sample_V_14_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4571" name="sample_sliding_window_buffer_samples_sample_V_14_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4572" name="sample_sliding_window_buffer_samples_sample_V_14_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4573" name="sample_sliding_window_buffer_samples_sample_V_14_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4574" name="sample_sliding_window_buffer_samples_sample_V_14_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4575" name="sample_sliding_window_buffer_samples_sample_V_14_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4576" name="sample_sliding_window_buffer_samples_timestamp_V_13_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4577" name="sample_sliding_window_buffer_samples_timestamp_V_13_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4578" name="sample_sliding_window_buffer_samples_timestamp_V_13_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4579" name="sample_sliding_window_buffer_samples_timestamp_V_13_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4580" name="sample_sliding_window_buffer_samples_timestamp_V_13_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4581" name="sample_sliding_window_buffer_samples_timestamp_V_13_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4582" name="sample_sliding_window_buffer_samples_timestamp_V_13_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4583" name="sample_sliding_window_buffer_samples_timestamp_V_13_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4584" name="sample_sliding_window_buffer_samples_timestamp_V_13_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4585" name="sample_sliding_window_buffer_samples_timestamp_V_13_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4586" name="sample_sliding_window_buffer_samples_timestamp_V_13_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4587" name="sample_sliding_window_buffer_samples_timestamp_V_13_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4588" name="sample_sliding_window_buffer_samples_sample_V_13_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4589" name="sample_sliding_window_buffer_samples_sample_V_13_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4590" name="sample_sliding_window_buffer_samples_sample_V_13_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4591" name="sample_sliding_window_buffer_samples_sample_V_13_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4592" name="sample_sliding_window_buffer_samples_sample_V_13_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4593" name="sample_sliding_window_buffer_samples_sample_V_13_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4594" name="sample_sliding_window_buffer_samples_sample_V_13_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4595" name="sample_sliding_window_buffer_samples_sample_V_13_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4596" name="sample_sliding_window_buffer_samples_sample_V_13_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4597" name="sample_sliding_window_buffer_samples_sample_V_13_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4598" name="sample_sliding_window_buffer_samples_sample_V_13_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4599" name="sample_sliding_window_buffer_samples_sample_V_13_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4600" name="sample_sliding_window_buffer_samples_timestamp_V_12_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4601" name="sample_sliding_window_buffer_samples_timestamp_V_12_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4602" name="sample_sliding_window_buffer_samples_timestamp_V_12_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4603" name="sample_sliding_window_buffer_samples_timestamp_V_12_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4604" name="sample_sliding_window_buffer_samples_timestamp_V_12_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4605" name="sample_sliding_window_buffer_samples_timestamp_V_12_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4606" name="sample_sliding_window_buffer_samples_timestamp_V_12_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4607" name="sample_sliding_window_buffer_samples_timestamp_V_12_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4608" name="sample_sliding_window_buffer_samples_timestamp_V_12_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4609" name="sample_sliding_window_buffer_samples_timestamp_V_12_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4610" name="sample_sliding_window_buffer_samples_timestamp_V_12_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4611" name="sample_sliding_window_buffer_samples_timestamp_V_12_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4612" name="sample_sliding_window_buffer_samples_sample_V_12_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4613" name="sample_sliding_window_buffer_samples_sample_V_12_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4614" name="sample_sliding_window_buffer_samples_sample_V_12_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4615" name="sample_sliding_window_buffer_samples_sample_V_12_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4616" name="sample_sliding_window_buffer_samples_sample_V_12_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4617" name="sample_sliding_window_buffer_samples_sample_V_12_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4618" name="sample_sliding_window_buffer_samples_sample_V_12_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4619" name="sample_sliding_window_buffer_samples_sample_V_12_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4620" name="sample_sliding_window_buffer_samples_sample_V_12_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4621" name="sample_sliding_window_buffer_samples_sample_V_12_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4622" name="sample_sliding_window_buffer_samples_sample_V_12_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4623" name="sample_sliding_window_buffer_samples_sample_V_12_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4624" name="sample_sliding_window_buffer_samples_timestamp_V_11_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4625" name="sample_sliding_window_buffer_samples_timestamp_V_11_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4626" name="sample_sliding_window_buffer_samples_timestamp_V_11_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4627" name="sample_sliding_window_buffer_samples_timestamp_V_11_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4628" name="sample_sliding_window_buffer_samples_timestamp_V_11_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4629" name="sample_sliding_window_buffer_samples_timestamp_V_11_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4630" name="sample_sliding_window_buffer_samples_timestamp_V_11_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4631" name="sample_sliding_window_buffer_samples_timestamp_V_11_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4632" name="sample_sliding_window_buffer_samples_timestamp_V_11_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4633" name="sample_sliding_window_buffer_samples_timestamp_V_11_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4634" name="sample_sliding_window_buffer_samples_timestamp_V_11_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4635" name="sample_sliding_window_buffer_samples_timestamp_V_11_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4636" name="sample_sliding_window_buffer_samples_sample_V_11_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4637" name="sample_sliding_window_buffer_samples_sample_V_11_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4638" name="sample_sliding_window_buffer_samples_sample_V_11_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4639" name="sample_sliding_window_buffer_samples_sample_V_11_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4640" name="sample_sliding_window_buffer_samples_sample_V_11_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4641" name="sample_sliding_window_buffer_samples_sample_V_11_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4642" name="sample_sliding_window_buffer_samples_sample_V_11_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4643" name="sample_sliding_window_buffer_samples_sample_V_11_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4644" name="sample_sliding_window_buffer_samples_sample_V_11_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4645" name="sample_sliding_window_buffer_samples_sample_V_11_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4646" name="sample_sliding_window_buffer_samples_sample_V_11_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4647" name="sample_sliding_window_buffer_samples_sample_V_11_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4648" name="sample_sliding_window_buffer_samples_timestamp_V_10_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4649" name="sample_sliding_window_buffer_samples_timestamp_V_10_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4650" name="sample_sliding_window_buffer_samples_timestamp_V_10_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4651" name="sample_sliding_window_buffer_samples_timestamp_V_10_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4652" name="sample_sliding_window_buffer_samples_timestamp_V_10_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4653" name="sample_sliding_window_buffer_samples_timestamp_V_10_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4654" name="sample_sliding_window_buffer_samples_timestamp_V_10_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4655" name="sample_sliding_window_buffer_samples_timestamp_V_10_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4656" name="sample_sliding_window_buffer_samples_timestamp_V_10_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4657" name="sample_sliding_window_buffer_samples_timestamp_V_10_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4658" name="sample_sliding_window_buffer_samples_timestamp_V_10_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4659" name="sample_sliding_window_buffer_samples_timestamp_V_10_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4660" name="sample_sliding_window_buffer_samples_sample_V_10_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4661" name="sample_sliding_window_buffer_samples_sample_V_10_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4662" name="sample_sliding_window_buffer_samples_sample_V_10_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4663" name="sample_sliding_window_buffer_samples_sample_V_10_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4664" name="sample_sliding_window_buffer_samples_sample_V_10_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4665" name="sample_sliding_window_buffer_samples_sample_V_10_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4666" name="sample_sliding_window_buffer_samples_sample_V_10_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4667" name="sample_sliding_window_buffer_samples_sample_V_10_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4668" name="sample_sliding_window_buffer_samples_sample_V_10_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4669" name="sample_sliding_window_buffer_samples_sample_V_10_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4670" name="sample_sliding_window_buffer_samples_sample_V_10_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4671" name="sample_sliding_window_buffer_samples_sample_V_10_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4672" name="sample_sliding_window_buffer_samples_timestamp_V_9_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4673" name="sample_sliding_window_buffer_samples_timestamp_V_9_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4674" name="sample_sliding_window_buffer_samples_timestamp_V_9_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4675" name="sample_sliding_window_buffer_samples_timestamp_V_9_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4676" name="sample_sliding_window_buffer_samples_timestamp_V_9_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4677" name="sample_sliding_window_buffer_samples_timestamp_V_9_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4678" name="sample_sliding_window_buffer_samples_timestamp_V_9_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4679" name="sample_sliding_window_buffer_samples_timestamp_V_9_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4680" name="sample_sliding_window_buffer_samples_timestamp_V_9_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4681" name="sample_sliding_window_buffer_samples_timestamp_V_9_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4682" name="sample_sliding_window_buffer_samples_timestamp_V_9_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4683" name="sample_sliding_window_buffer_samples_timestamp_V_9_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4684" name="sample_sliding_window_buffer_samples_sample_V_9_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4685" name="sample_sliding_window_buffer_samples_sample_V_9_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4686" name="sample_sliding_window_buffer_samples_sample_V_9_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4687" name="sample_sliding_window_buffer_samples_sample_V_9_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4688" name="sample_sliding_window_buffer_samples_sample_V_9_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4689" name="sample_sliding_window_buffer_samples_sample_V_9_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4690" name="sample_sliding_window_buffer_samples_sample_V_9_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4691" name="sample_sliding_window_buffer_samples_sample_V_9_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4692" name="sample_sliding_window_buffer_samples_sample_V_9_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4693" name="sample_sliding_window_buffer_samples_sample_V_9_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4694" name="sample_sliding_window_buffer_samples_sample_V_9_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4695" name="sample_sliding_window_buffer_samples_sample_V_9_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4696" name="sample_sliding_window_buffer_samples_timestamp_V_8_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4697" name="sample_sliding_window_buffer_samples_timestamp_V_8_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4698" name="sample_sliding_window_buffer_samples_timestamp_V_8_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4699" name="sample_sliding_window_buffer_samples_timestamp_V_8_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4700" name="sample_sliding_window_buffer_samples_timestamp_V_8_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4701" name="sample_sliding_window_buffer_samples_timestamp_V_8_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4702" name="sample_sliding_window_buffer_samples_timestamp_V_8_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4703" name="sample_sliding_window_buffer_samples_timestamp_V_8_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4704" name="sample_sliding_window_buffer_samples_timestamp_V_8_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4705" name="sample_sliding_window_buffer_samples_timestamp_V_8_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4706" name="sample_sliding_window_buffer_samples_timestamp_V_8_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4707" name="sample_sliding_window_buffer_samples_timestamp_V_8_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4708" name="sample_sliding_window_buffer_samples_sample_V_8_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4709" name="sample_sliding_window_buffer_samples_sample_V_8_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4710" name="sample_sliding_window_buffer_samples_sample_V_8_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4711" name="sample_sliding_window_buffer_samples_sample_V_8_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4712" name="sample_sliding_window_buffer_samples_sample_V_8_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4713" name="sample_sliding_window_buffer_samples_sample_V_8_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4714" name="sample_sliding_window_buffer_samples_sample_V_8_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4715" name="sample_sliding_window_buffer_samples_sample_V_8_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4716" name="sample_sliding_window_buffer_samples_sample_V_8_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4717" name="sample_sliding_window_buffer_samples_sample_V_8_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4718" name="sample_sliding_window_buffer_samples_sample_V_8_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4719" name="sample_sliding_window_buffer_samples_sample_V_8_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4720" name="sample_sliding_window_buffer_samples_timestamp_V_7_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4721" name="sample_sliding_window_buffer_samples_timestamp_V_7_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4722" name="sample_sliding_window_buffer_samples_timestamp_V_7_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4723" name="sample_sliding_window_buffer_samples_timestamp_V_7_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4724" name="sample_sliding_window_buffer_samples_timestamp_V_7_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4725" name="sample_sliding_window_buffer_samples_timestamp_V_7_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4726" name="sample_sliding_window_buffer_samples_timestamp_V_7_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4727" name="sample_sliding_window_buffer_samples_timestamp_V_7_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4728" name="sample_sliding_window_buffer_samples_timestamp_V_7_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4729" name="sample_sliding_window_buffer_samples_timestamp_V_7_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4730" name="sample_sliding_window_buffer_samples_timestamp_V_7_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4731" name="sample_sliding_window_buffer_samples_timestamp_V_7_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4732" name="sample_sliding_window_buffer_samples_sample_V_7_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4733" name="sample_sliding_window_buffer_samples_sample_V_7_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4734" name="sample_sliding_window_buffer_samples_sample_V_7_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4735" name="sample_sliding_window_buffer_samples_sample_V_7_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4736" name="sample_sliding_window_buffer_samples_sample_V_7_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4737" name="sample_sliding_window_buffer_samples_sample_V_7_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4738" name="sample_sliding_window_buffer_samples_sample_V_7_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4739" name="sample_sliding_window_buffer_samples_sample_V_7_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4740" name="sample_sliding_window_buffer_samples_sample_V_7_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4741" name="sample_sliding_window_buffer_samples_sample_V_7_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4742" name="sample_sliding_window_buffer_samples_sample_V_7_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4743" name="sample_sliding_window_buffer_samples_sample_V_7_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4744" name="sample_sliding_window_buffer_samples_timestamp_V_6_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4745" name="sample_sliding_window_buffer_samples_timestamp_V_6_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4746" name="sample_sliding_window_buffer_samples_timestamp_V_6_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4747" name="sample_sliding_window_buffer_samples_timestamp_V_6_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4748" name="sample_sliding_window_buffer_samples_timestamp_V_6_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4749" name="sample_sliding_window_buffer_samples_timestamp_V_6_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4750" name="sample_sliding_window_buffer_samples_timestamp_V_6_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4751" name="sample_sliding_window_buffer_samples_timestamp_V_6_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4752" name="sample_sliding_window_buffer_samples_timestamp_V_6_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4753" name="sample_sliding_window_buffer_samples_timestamp_V_6_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4754" name="sample_sliding_window_buffer_samples_timestamp_V_6_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4755" name="sample_sliding_window_buffer_samples_timestamp_V_6_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4756" name="sample_sliding_window_buffer_samples_sample_V_6_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4757" name="sample_sliding_window_buffer_samples_sample_V_6_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4758" name="sample_sliding_window_buffer_samples_sample_V_6_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4759" name="sample_sliding_window_buffer_samples_sample_V_6_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4760" name="sample_sliding_window_buffer_samples_sample_V_6_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4761" name="sample_sliding_window_buffer_samples_sample_V_6_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4762" name="sample_sliding_window_buffer_samples_sample_V_6_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4763" name="sample_sliding_window_buffer_samples_sample_V_6_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4764" name="sample_sliding_window_buffer_samples_sample_V_6_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4765" name="sample_sliding_window_buffer_samples_sample_V_6_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4766" name="sample_sliding_window_buffer_samples_sample_V_6_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4767" name="sample_sliding_window_buffer_samples_sample_V_6_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4768" name="sample_sliding_window_buffer_samples_timestamp_V_5_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4769" name="sample_sliding_window_buffer_samples_timestamp_V_5_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4770" name="sample_sliding_window_buffer_samples_timestamp_V_5_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4771" name="sample_sliding_window_buffer_samples_timestamp_V_5_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4772" name="sample_sliding_window_buffer_samples_timestamp_V_5_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4773" name="sample_sliding_window_buffer_samples_timestamp_V_5_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4774" name="sample_sliding_window_buffer_samples_timestamp_V_5_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4775" name="sample_sliding_window_buffer_samples_timestamp_V_5_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4776" name="sample_sliding_window_buffer_samples_timestamp_V_5_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4777" name="sample_sliding_window_buffer_samples_timestamp_V_5_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4778" name="sample_sliding_window_buffer_samples_timestamp_V_5_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4779" name="sample_sliding_window_buffer_samples_timestamp_V_5_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4780" name="sample_sliding_window_buffer_samples_sample_V_5_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4781" name="sample_sliding_window_buffer_samples_sample_V_5_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4782" name="sample_sliding_window_buffer_samples_sample_V_5_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4783" name="sample_sliding_window_buffer_samples_sample_V_5_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4784" name="sample_sliding_window_buffer_samples_sample_V_5_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4785" name="sample_sliding_window_buffer_samples_sample_V_5_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4786" name="sample_sliding_window_buffer_samples_sample_V_5_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4787" name="sample_sliding_window_buffer_samples_sample_V_5_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4788" name="sample_sliding_window_buffer_samples_sample_V_5_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4789" name="sample_sliding_window_buffer_samples_sample_V_5_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4790" name="sample_sliding_window_buffer_samples_sample_V_5_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4791" name="sample_sliding_window_buffer_samples_sample_V_5_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4792" name="sample_sliding_window_buffer_samples_timestamp_V_4_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4793" name="sample_sliding_window_buffer_samples_timestamp_V_4_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4794" name="sample_sliding_window_buffer_samples_timestamp_V_4_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4795" name="sample_sliding_window_buffer_samples_timestamp_V_4_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4796" name="sample_sliding_window_buffer_samples_timestamp_V_4_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4797" name="sample_sliding_window_buffer_samples_timestamp_V_4_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4798" name="sample_sliding_window_buffer_samples_timestamp_V_4_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4799" name="sample_sliding_window_buffer_samples_timestamp_V_4_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4800" name="sample_sliding_window_buffer_samples_timestamp_V_4_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4801" name="sample_sliding_window_buffer_samples_timestamp_V_4_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4802" name="sample_sliding_window_buffer_samples_timestamp_V_4_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4803" name="sample_sliding_window_buffer_samples_timestamp_V_4_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4804" name="sample_sliding_window_buffer_samples_sample_V_4_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4805" name="sample_sliding_window_buffer_samples_sample_V_4_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4806" name="sample_sliding_window_buffer_samples_sample_V_4_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4807" name="sample_sliding_window_buffer_samples_sample_V_4_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4808" name="sample_sliding_window_buffer_samples_sample_V_4_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4809" name="sample_sliding_window_buffer_samples_sample_V_4_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4810" name="sample_sliding_window_buffer_samples_sample_V_4_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4811" name="sample_sliding_window_buffer_samples_sample_V_4_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4812" name="sample_sliding_window_buffer_samples_sample_V_4_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4813" name="sample_sliding_window_buffer_samples_sample_V_4_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4814" name="sample_sliding_window_buffer_samples_sample_V_4_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4815" name="sample_sliding_window_buffer_samples_sample_V_4_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4816" name="sample_sliding_window_buffer_samples_timestamp_V_3_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4817" name="sample_sliding_window_buffer_samples_timestamp_V_3_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4818" name="sample_sliding_window_buffer_samples_timestamp_V_3_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4819" name="sample_sliding_window_buffer_samples_timestamp_V_3_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4820" name="sample_sliding_window_buffer_samples_timestamp_V_3_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4821" name="sample_sliding_window_buffer_samples_timestamp_V_3_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4822" name="sample_sliding_window_buffer_samples_timestamp_V_3_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4823" name="sample_sliding_window_buffer_samples_timestamp_V_3_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4824" name="sample_sliding_window_buffer_samples_timestamp_V_3_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4825" name="sample_sliding_window_buffer_samples_timestamp_V_3_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4826" name="sample_sliding_window_buffer_samples_timestamp_V_3_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4827" name="sample_sliding_window_buffer_samples_timestamp_V_3_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4828" name="sample_sliding_window_buffer_samples_sample_V_3_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4829" name="sample_sliding_window_buffer_samples_sample_V_3_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4830" name="sample_sliding_window_buffer_samples_sample_V_3_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4831" name="sample_sliding_window_buffer_samples_sample_V_3_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4832" name="sample_sliding_window_buffer_samples_sample_V_3_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4833" name="sample_sliding_window_buffer_samples_sample_V_3_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4834" name="sample_sliding_window_buffer_samples_sample_V_3_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4835" name="sample_sliding_window_buffer_samples_sample_V_3_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4836" name="sample_sliding_window_buffer_samples_sample_V_3_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4837" name="sample_sliding_window_buffer_samples_sample_V_3_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4838" name="sample_sliding_window_buffer_samples_sample_V_3_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4839" name="sample_sliding_window_buffer_samples_sample_V_3_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4840" name="sample_sliding_window_buffer_samples_timestamp_V_2_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4841" name="sample_sliding_window_buffer_samples_timestamp_V_2_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4842" name="sample_sliding_window_buffer_samples_timestamp_V_2_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4843" name="sample_sliding_window_buffer_samples_timestamp_V_2_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4844" name="sample_sliding_window_buffer_samples_timestamp_V_2_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4845" name="sample_sliding_window_buffer_samples_timestamp_V_2_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4846" name="sample_sliding_window_buffer_samples_timestamp_V_2_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4847" name="sample_sliding_window_buffer_samples_timestamp_V_2_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4848" name="sample_sliding_window_buffer_samples_timestamp_V_2_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4849" name="sample_sliding_window_buffer_samples_timestamp_V_2_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4850" name="sample_sliding_window_buffer_samples_timestamp_V_2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4851" name="sample_sliding_window_buffer_samples_timestamp_V_2_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4852" name="sample_sliding_window_buffer_samples_sample_V_2_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4853" name="sample_sliding_window_buffer_samples_sample_V_2_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4854" name="sample_sliding_window_buffer_samples_sample_V_2_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4855" name="sample_sliding_window_buffer_samples_sample_V_2_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4856" name="sample_sliding_window_buffer_samples_sample_V_2_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4857" name="sample_sliding_window_buffer_samples_sample_V_2_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4858" name="sample_sliding_window_buffer_samples_sample_V_2_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4859" name="sample_sliding_window_buffer_samples_sample_V_2_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4860" name="sample_sliding_window_buffer_samples_sample_V_2_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4861" name="sample_sliding_window_buffer_samples_sample_V_2_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4862" name="sample_sliding_window_buffer_samples_sample_V_2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4863" name="sample_sliding_window_buffer_samples_sample_V_2_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4864" name="sample_sliding_window_buffer_samples_timestamp_V_1_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4865" name="sample_sliding_window_buffer_samples_timestamp_V_1_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4866" name="sample_sliding_window_buffer_samples_timestamp_V_1_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4867" name="sample_sliding_window_buffer_samples_timestamp_V_1_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4868" name="sample_sliding_window_buffer_samples_timestamp_V_1_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4869" name="sample_sliding_window_buffer_samples_timestamp_V_1_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4870" name="sample_sliding_window_buffer_samples_timestamp_V_1_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4871" name="sample_sliding_window_buffer_samples_timestamp_V_1_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4872" name="sample_sliding_window_buffer_samples_timestamp_V_1_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4873" name="sample_sliding_window_buffer_samples_timestamp_V_1_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4874" name="sample_sliding_window_buffer_samples_timestamp_V_1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4875" name="sample_sliding_window_buffer_samples_timestamp_V_1_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4876" name="sample_sliding_window_buffer_samples_sample_V_1_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4877" name="sample_sliding_window_buffer_samples_sample_V_1_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4878" name="sample_sliding_window_buffer_samples_sample_V_1_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4879" name="sample_sliding_window_buffer_samples_sample_V_1_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4880" name="sample_sliding_window_buffer_samples_sample_V_1_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4881" name="sample_sliding_window_buffer_samples_sample_V_1_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4882" name="sample_sliding_window_buffer_samples_sample_V_1_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4883" name="sample_sliding_window_buffer_samples_sample_V_1_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4884" name="sample_sliding_window_buffer_samples_sample_V_1_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4885" name="sample_sliding_window_buffer_samples_sample_V_1_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4886" name="sample_sliding_window_buffer_samples_sample_V_1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4887" name="sample_sliding_window_buffer_samples_sample_V_1_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4888" name="sample_sliding_window_buffer_samples_timestamp_V_0_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4889" name="sample_sliding_window_buffer_samples_timestamp_V_0_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4890" name="sample_sliding_window_buffer_samples_timestamp_V_0_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4891" name="sample_sliding_window_buffer_samples_timestamp_V_0_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4892" name="sample_sliding_window_buffer_samples_timestamp_V_0_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4893" name="sample_sliding_window_buffer_samples_timestamp_V_0_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4894" name="sample_sliding_window_buffer_samples_timestamp_V_0_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4895" name="sample_sliding_window_buffer_samples_timestamp_V_0_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4896" name="sample_sliding_window_buffer_samples_timestamp_V_0_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4897" name="sample_sliding_window_buffer_samples_timestamp_V_0_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4898" name="sample_sliding_window_buffer_samples_timestamp_V_0_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4899" name="sample_sliding_window_buffer_samples_timestamp_V_0_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4900" name="sample_sliding_window_buffer_samples_sample_V_0_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4901" name="sample_sliding_window_buffer_samples_sample_V_0_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4902" name="sample_sliding_window_buffer_samples_sample_V_0_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4903" name="sample_sliding_window_buffer_samples_sample_V_0_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4904" name="sample_sliding_window_buffer_samples_sample_V_0_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4905" name="sample_sliding_window_buffer_samples_sample_V_0_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4906" name="sample_sliding_window_buffer_samples_sample_V_0_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4907" name="sample_sliding_window_buffer_samples_sample_V_0_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4908" name="sample_sliding_window_buffer_samples_sample_V_0_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4909" name="sample_sliding_window_buffer_samples_sample_V_0_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4910" name="sample_sliding_window_buffer_samples_sample_V_0_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="4911" name="sample_sliding_window_buffer_samples_sample_V_0_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="4913" from="StgValue_4912" to="idx" fromId="4912" toId="29">
</dataflow>
<dataflow id="4915" from="_ssdm_op_Read.ap_auto.i32" to="n_periods_read" fromId="4914" toId="30">
</dataflow>
<dataflow id="4916" from="n_periods" to="n_periods_read" fromId="4140" toId="30">
</dataflow>
<dataflow id="4917" from="n_periods_read" to="empty" fromId="30" toId="31">
</dataflow>
<dataflow id="4919" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="4918" toId="32">
</dataflow>
<dataflow id="4920" from="samples_buffer_out" to="specmemcore_ln0" fromId="4139" toId="32">
</dataflow>
<dataflow id="4922" from="StgValue_4921" to="specmemcore_ln0" fromId="4921" toId="32">
</dataflow>
<dataflow id="4924" from="StgValue_4923" to="specmemcore_ln0" fromId="4923" toId="32">
</dataflow>
<dataflow id="4926" from="StgValue_4925" to="specmemcore_ln0" fromId="4925" toId="32">
</dataflow>
<dataflow id="4928" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="4927" toId="33">
</dataflow>
<dataflow id="4929" from="samples_buffer_out" to="specinterface_ln0" fromId="4139" toId="33">
</dataflow>
<dataflow id="4931" from="empty_16" to="specinterface_ln0" fromId="4930" toId="33">
</dataflow>
<dataflow id="4933" from="StgValue_4932" to="specinterface_ln0" fromId="4932" toId="33">
</dataflow>
<dataflow id="4934" from="StgValue_4932" to="specinterface_ln0" fromId="4932" toId="33">
</dataflow>
<dataflow id="4936" from="empty_7" to="specinterface_ln0" fromId="4935" toId="33">
</dataflow>
<dataflow id="4938" from="StgValue_4937" to="specinterface_ln0" fromId="4937" toId="33">
</dataflow>
<dataflow id="4939" from="StgValue_4932" to="specinterface_ln0" fromId="4932" toId="33">
</dataflow>
<dataflow id="4940" from="empty_7" to="specinterface_ln0" fromId="4935" toId="33">
</dataflow>
<dataflow id="4941" from="empty_7" to="specinterface_ln0" fromId="4935" toId="33">
</dataflow>
<dataflow id="4942" from="empty_7" to="specinterface_ln0" fromId="4935" toId="33">
</dataflow>
<dataflow id="4943" from="StgValue_4932" to="specinterface_ln0" fromId="4932" toId="33">
</dataflow>
<dataflow id="4944" from="StgValue_4932" to="specinterface_ln0" fromId="4932" toId="33">
</dataflow>
<dataflow id="4945" from="StgValue_4932" to="specinterface_ln0" fromId="4932" toId="33">
</dataflow>
<dataflow id="4946" from="StgValue_4932" to="specinterface_ln0" fromId="4932" toId="33">
</dataflow>
<dataflow id="4947" from="empty_7" to="specinterface_ln0" fromId="4935" toId="33">
</dataflow>
<dataflow id="4948" from="empty_7" to="specinterface_ln0" fromId="4935" toId="33">
</dataflow>
<dataflow id="4950" from="StgValue_4949" to="period_samples_0_sample_V" fromId="4949" toId="34">
</dataflow>
<dataflow id="4951" from="StgValue_4949" to="period_samples_1_sample_V" fromId="4949" toId="35">
</dataflow>
<dataflow id="4952" from="StgValue_4949" to="period_samples_2_sample_V" fromId="4949" toId="36">
</dataflow>
<dataflow id="4953" from="StgValue_4949" to="period_samples_3_sample_V" fromId="4949" toId="37">
</dataflow>
<dataflow id="4954" from="StgValue_4949" to="period_samples_4_sample_V" fromId="4949" toId="38">
</dataflow>
<dataflow id="4955" from="StgValue_4949" to="period_samples_5_sample_V" fromId="4949" toId="39">
</dataflow>
<dataflow id="4956" from="StgValue_4949" to="period_samples_6_sample_V" fromId="4949" toId="40">
</dataflow>
<dataflow id="4957" from="StgValue_4949" to="period_samples_7_sample_V" fromId="4949" toId="41">
</dataflow>
<dataflow id="4958" from="StgValue_4949" to="period_samples_8_sample_V" fromId="4949" toId="42">
</dataflow>
<dataflow id="4959" from="StgValue_4949" to="period_samples_9_sample_V" fromId="4949" toId="43">
</dataflow>
<dataflow id="4960" from="StgValue_4949" to="period_samples_10_sample_V" fromId="4949" toId="44">
</dataflow>
<dataflow id="4961" from="StgValue_4949" to="period_samples_11_sample_V" fromId="4949" toId="45">
</dataflow>
<dataflow id="4962" from="StgValue_4949" to="period_samples_0_timestamp_V" fromId="4949" toId="46">
</dataflow>
<dataflow id="4963" from="StgValue_4949" to="period_samples_1_timestamp_V" fromId="4949" toId="47">
</dataflow>
<dataflow id="4964" from="StgValue_4949" to="period_samples_2_timestamp_V" fromId="4949" toId="48">
</dataflow>
<dataflow id="4965" from="StgValue_4949" to="period_samples_3_timestamp_V" fromId="4949" toId="49">
</dataflow>
<dataflow id="4966" from="StgValue_4949" to="period_samples_4_timestamp_V" fromId="4949" toId="50">
</dataflow>
<dataflow id="4967" from="StgValue_4949" to="period_samples_5_timestamp_V" fromId="4949" toId="51">
</dataflow>
<dataflow id="4968" from="StgValue_4949" to="period_samples_6_timestamp_V" fromId="4949" toId="52">
</dataflow>
<dataflow id="4969" from="StgValue_4949" to="period_samples_7_timestamp_V" fromId="4949" toId="53">
</dataflow>
<dataflow id="4970" from="StgValue_4949" to="period_samples_8_timestamp_V" fromId="4949" toId="54">
</dataflow>
<dataflow id="4971" from="StgValue_4949" to="period_samples_9_timestamp_V" fromId="4949" toId="55">
</dataflow>
<dataflow id="4972" from="StgValue_4949" to="period_samples_10_timestamp_V" fromId="4949" toId="56">
</dataflow>
<dataflow id="4973" from="StgValue_4949" to="period_samples_11_timestamp_V" fromId="4949" toId="57">
</dataflow>
<dataflow id="4974" from="StgValue_4949" to="sample_sample_V" fromId="4949" toId="58">
</dataflow>
<dataflow id="4975" from="StgValue_4949" to="sample_timestamp_V" fromId="4949" toId="59">
</dataflow>
<dataflow id="4976" from="n_periods_read" to="icmp_ln214" fromId="30" toId="60">
</dataflow>
<dataflow id="4978" from="StgValue_4977" to="icmp_ln214" fromId="4977" toId="60">
</dataflow>
<dataflow id="4979" from="empty" to="add_ln222" fromId="31" toId="61">
</dataflow>
<dataflow id="4981" from="StgValue_4980" to="add_ln222" fromId="4980" toId="61">
</dataflow>
<dataflow id="4982" from="icmp_ln214" to="i" fromId="60" toId="62">
</dataflow>
<dataflow id="4984" from="StgValue_4983" to="i" fromId="4983" toId="62">
</dataflow>
<dataflow id="4985" from="add_ln222" to="i" fromId="61" toId="62">
</dataflow>
<dataflow id="4986" from="i" to="sext_ln222" fromId="62" toId="63">
</dataflow>
<dataflow id="4987" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_1" fromId="34" toId="64">
</dataflow>
<dataflow id="4989" from="StgValue_4988" to="period_samples_0_sample_V_addr_1" fromId="4988" toId="64">
</dataflow>
<dataflow id="4990" from="StgValue_4988" to="period_samples_0_sample_V_addr_1" fromId="4988" toId="64">
</dataflow>
<dataflow id="4991" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_1" fromId="35" toId="65">
</dataflow>
<dataflow id="4992" from="StgValue_4988" to="period_samples_1_sample_V_addr_1" fromId="4988" toId="65">
</dataflow>
<dataflow id="4993" from="StgValue_4988" to="period_samples_1_sample_V_addr_1" fromId="4988" toId="65">
</dataflow>
<dataflow id="4994" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_1" fromId="36" toId="66">
</dataflow>
<dataflow id="4995" from="StgValue_4988" to="period_samples_2_sample_V_addr_1" fromId="4988" toId="66">
</dataflow>
<dataflow id="4996" from="StgValue_4988" to="period_samples_2_sample_V_addr_1" fromId="4988" toId="66">
</dataflow>
<dataflow id="4997" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_1" fromId="37" toId="67">
</dataflow>
<dataflow id="4998" from="StgValue_4988" to="period_samples_3_sample_V_addr_1" fromId="4988" toId="67">
</dataflow>
<dataflow id="4999" from="StgValue_4988" to="period_samples_3_sample_V_addr_1" fromId="4988" toId="67">
</dataflow>
<dataflow id="5000" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_1" fromId="38" toId="68">
</dataflow>
<dataflow id="5001" from="StgValue_4988" to="period_samples_4_sample_V_addr_1" fromId="4988" toId="68">
</dataflow>
<dataflow id="5002" from="StgValue_4988" to="period_samples_4_sample_V_addr_1" fromId="4988" toId="68">
</dataflow>
<dataflow id="5003" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_1" fromId="39" toId="69">
</dataflow>
<dataflow id="5004" from="StgValue_4988" to="period_samples_5_sample_V_addr_1" fromId="4988" toId="69">
</dataflow>
<dataflow id="5005" from="StgValue_4988" to="period_samples_5_sample_V_addr_1" fromId="4988" toId="69">
</dataflow>
<dataflow id="5006" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_1" fromId="40" toId="70">
</dataflow>
<dataflow id="5007" from="StgValue_4988" to="period_samples_6_sample_V_addr_1" fromId="4988" toId="70">
</dataflow>
<dataflow id="5008" from="StgValue_4988" to="period_samples_6_sample_V_addr_1" fromId="4988" toId="70">
</dataflow>
<dataflow id="5009" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_1" fromId="41" toId="71">
</dataflow>
<dataflow id="5010" from="StgValue_4988" to="period_samples_7_sample_V_addr_1" fromId="4988" toId="71">
</dataflow>
<dataflow id="5011" from="StgValue_4988" to="period_samples_7_sample_V_addr_1" fromId="4988" toId="71">
</dataflow>
<dataflow id="5012" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_1" fromId="42" toId="72">
</dataflow>
<dataflow id="5013" from="StgValue_4988" to="period_samples_8_sample_V_addr_1" fromId="4988" toId="72">
</dataflow>
<dataflow id="5014" from="StgValue_4988" to="period_samples_8_sample_V_addr_1" fromId="4988" toId="72">
</dataflow>
<dataflow id="5015" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_1" fromId="43" toId="73">
</dataflow>
<dataflow id="5016" from="StgValue_4988" to="period_samples_9_sample_V_addr_1" fromId="4988" toId="73">
</dataflow>
<dataflow id="5017" from="StgValue_4988" to="period_samples_9_sample_V_addr_1" fromId="4988" toId="73">
</dataflow>
<dataflow id="5018" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_1" fromId="44" toId="74">
</dataflow>
<dataflow id="5019" from="StgValue_4988" to="period_samples_10_sample_V_addr_1" fromId="4988" toId="74">
</dataflow>
<dataflow id="5020" from="StgValue_4988" to="period_samples_10_sample_V_addr_1" fromId="4988" toId="74">
</dataflow>
<dataflow id="5021" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_1" fromId="45" toId="75">
</dataflow>
<dataflow id="5022" from="StgValue_4988" to="period_samples_11_sample_V_addr_1" fromId="4988" toId="75">
</dataflow>
<dataflow id="5023" from="StgValue_4988" to="period_samples_11_sample_V_addr_1" fromId="4988" toId="75">
</dataflow>
<dataflow id="5024" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_1" fromId="46" toId="76">
</dataflow>
<dataflow id="5025" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_1" fromId="4988" toId="76">
</dataflow>
<dataflow id="5026" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_1" fromId="4988" toId="76">
</dataflow>
<dataflow id="5027" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_1" fromId="47" toId="77">
</dataflow>
<dataflow id="5028" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_1" fromId="4988" toId="77">
</dataflow>
<dataflow id="5029" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_1" fromId="4988" toId="77">
</dataflow>
<dataflow id="5030" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_1" fromId="48" toId="78">
</dataflow>
<dataflow id="5031" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_1" fromId="4988" toId="78">
</dataflow>
<dataflow id="5032" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_1" fromId="4988" toId="78">
</dataflow>
<dataflow id="5033" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_1" fromId="49" toId="79">
</dataflow>
<dataflow id="5034" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_1" fromId="4988" toId="79">
</dataflow>
<dataflow id="5035" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_1" fromId="4988" toId="79">
</dataflow>
<dataflow id="5036" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_1" fromId="50" toId="80">
</dataflow>
<dataflow id="5037" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_1" fromId="4988" toId="80">
</dataflow>
<dataflow id="5038" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_1" fromId="4988" toId="80">
</dataflow>
<dataflow id="5039" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_1" fromId="51" toId="81">
</dataflow>
<dataflow id="5040" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_1" fromId="4988" toId="81">
</dataflow>
<dataflow id="5041" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_1" fromId="4988" toId="81">
</dataflow>
<dataflow id="5042" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_1" fromId="52" toId="82">
</dataflow>
<dataflow id="5043" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_1" fromId="4988" toId="82">
</dataflow>
<dataflow id="5044" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_1" fromId="4988" toId="82">
</dataflow>
<dataflow id="5045" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_1" fromId="53" toId="83">
</dataflow>
<dataflow id="5046" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_1" fromId="4988" toId="83">
</dataflow>
<dataflow id="5047" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_1" fromId="4988" toId="83">
</dataflow>
<dataflow id="5048" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_1" fromId="54" toId="84">
</dataflow>
<dataflow id="5049" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_1" fromId="4988" toId="84">
</dataflow>
<dataflow id="5050" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_1" fromId="4988" toId="84">
</dataflow>
<dataflow id="5051" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_1" fromId="55" toId="85">
</dataflow>
<dataflow id="5052" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_1" fromId="4988" toId="85">
</dataflow>
<dataflow id="5053" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_1" fromId="4988" toId="85">
</dataflow>
<dataflow id="5054" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_1" fromId="56" toId="86">
</dataflow>
<dataflow id="5055" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_1" fromId="4988" toId="86">
</dataflow>
<dataflow id="5056" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_1" fromId="4988" toId="86">
</dataflow>
<dataflow id="5057" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_1" fromId="57" toId="87">
</dataflow>
<dataflow id="5058" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_1" fromId="4988" toId="87">
</dataflow>
<dataflow id="5059" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_1" fromId="4988" toId="87">
</dataflow>
<dataflow id="5060" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_2" fromId="34" toId="88">
</dataflow>
<dataflow id="5061" from="StgValue_4988" to="period_samples_0_sample_V_addr_2" fromId="4988" toId="88">
</dataflow>
<dataflow id="5062" from="StgValue_4949" to="period_samples_0_sample_V_addr_2" fromId="4949" toId="88">
</dataflow>
<dataflow id="5063" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_2" fromId="35" toId="89">
</dataflow>
<dataflow id="5064" from="StgValue_4988" to="period_samples_1_sample_V_addr_2" fromId="4988" toId="89">
</dataflow>
<dataflow id="5065" from="StgValue_4949" to="period_samples_1_sample_V_addr_2" fromId="4949" toId="89">
</dataflow>
<dataflow id="5066" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_2" fromId="36" toId="90">
</dataflow>
<dataflow id="5067" from="StgValue_4988" to="period_samples_2_sample_V_addr_2" fromId="4988" toId="90">
</dataflow>
<dataflow id="5068" from="StgValue_4949" to="period_samples_2_sample_V_addr_2" fromId="4949" toId="90">
</dataflow>
<dataflow id="5069" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_2" fromId="37" toId="91">
</dataflow>
<dataflow id="5070" from="StgValue_4988" to="period_samples_3_sample_V_addr_2" fromId="4988" toId="91">
</dataflow>
<dataflow id="5071" from="StgValue_4949" to="period_samples_3_sample_V_addr_2" fromId="4949" toId="91">
</dataflow>
<dataflow id="5072" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_2" fromId="38" toId="92">
</dataflow>
<dataflow id="5073" from="StgValue_4988" to="period_samples_4_sample_V_addr_2" fromId="4988" toId="92">
</dataflow>
<dataflow id="5074" from="StgValue_4949" to="period_samples_4_sample_V_addr_2" fromId="4949" toId="92">
</dataflow>
<dataflow id="5075" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_2" fromId="39" toId="93">
</dataflow>
<dataflow id="5076" from="StgValue_4988" to="period_samples_5_sample_V_addr_2" fromId="4988" toId="93">
</dataflow>
<dataflow id="5077" from="StgValue_4949" to="period_samples_5_sample_V_addr_2" fromId="4949" toId="93">
</dataflow>
<dataflow id="5078" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_2" fromId="40" toId="94">
</dataflow>
<dataflow id="5079" from="StgValue_4988" to="period_samples_6_sample_V_addr_2" fromId="4988" toId="94">
</dataflow>
<dataflow id="5080" from="StgValue_4949" to="period_samples_6_sample_V_addr_2" fromId="4949" toId="94">
</dataflow>
<dataflow id="5081" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_2" fromId="41" toId="95">
</dataflow>
<dataflow id="5082" from="StgValue_4988" to="period_samples_7_sample_V_addr_2" fromId="4988" toId="95">
</dataflow>
<dataflow id="5083" from="StgValue_4949" to="period_samples_7_sample_V_addr_2" fromId="4949" toId="95">
</dataflow>
<dataflow id="5084" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_2" fromId="42" toId="96">
</dataflow>
<dataflow id="5085" from="StgValue_4988" to="period_samples_8_sample_V_addr_2" fromId="4988" toId="96">
</dataflow>
<dataflow id="5086" from="StgValue_4949" to="period_samples_8_sample_V_addr_2" fromId="4949" toId="96">
</dataflow>
<dataflow id="5087" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_2" fromId="43" toId="97">
</dataflow>
<dataflow id="5088" from="StgValue_4988" to="period_samples_9_sample_V_addr_2" fromId="4988" toId="97">
</dataflow>
<dataflow id="5089" from="StgValue_4949" to="period_samples_9_sample_V_addr_2" fromId="4949" toId="97">
</dataflow>
<dataflow id="5090" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_2" fromId="44" toId="98">
</dataflow>
<dataflow id="5091" from="StgValue_4988" to="period_samples_10_sample_V_addr_2" fromId="4988" toId="98">
</dataflow>
<dataflow id="5092" from="StgValue_4949" to="period_samples_10_sample_V_addr_2" fromId="4949" toId="98">
</dataflow>
<dataflow id="5093" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_2" fromId="45" toId="99">
</dataflow>
<dataflow id="5094" from="StgValue_4988" to="period_samples_11_sample_V_addr_2" fromId="4988" toId="99">
</dataflow>
<dataflow id="5095" from="StgValue_4949" to="period_samples_11_sample_V_addr_2" fromId="4949" toId="99">
</dataflow>
<dataflow id="5096" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_2" fromId="46" toId="100">
</dataflow>
<dataflow id="5097" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_2" fromId="4988" toId="100">
</dataflow>
<dataflow id="5098" from="StgValue_4949" to="period_samples_0_timestamp_V_addr_2" fromId="4949" toId="100">
</dataflow>
<dataflow id="5099" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_2" fromId="47" toId="101">
</dataflow>
<dataflow id="5100" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_2" fromId="4988" toId="101">
</dataflow>
<dataflow id="5101" from="StgValue_4949" to="period_samples_1_timestamp_V_addr_2" fromId="4949" toId="101">
</dataflow>
<dataflow id="5102" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_2" fromId="48" toId="102">
</dataflow>
<dataflow id="5103" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_2" fromId="4988" toId="102">
</dataflow>
<dataflow id="5104" from="StgValue_4949" to="period_samples_2_timestamp_V_addr_2" fromId="4949" toId="102">
</dataflow>
<dataflow id="5105" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_2" fromId="49" toId="103">
</dataflow>
<dataflow id="5106" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_2" fromId="4988" toId="103">
</dataflow>
<dataflow id="5107" from="StgValue_4949" to="period_samples_3_timestamp_V_addr_2" fromId="4949" toId="103">
</dataflow>
<dataflow id="5108" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_2" fromId="50" toId="104">
</dataflow>
<dataflow id="5109" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_2" fromId="4988" toId="104">
</dataflow>
<dataflow id="5110" from="StgValue_4949" to="period_samples_4_timestamp_V_addr_2" fromId="4949" toId="104">
</dataflow>
<dataflow id="5111" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_2" fromId="51" toId="105">
</dataflow>
<dataflow id="5112" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_2" fromId="4988" toId="105">
</dataflow>
<dataflow id="5113" from="StgValue_4949" to="period_samples_5_timestamp_V_addr_2" fromId="4949" toId="105">
</dataflow>
<dataflow id="5114" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_2" fromId="52" toId="106">
</dataflow>
<dataflow id="5115" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_2" fromId="4988" toId="106">
</dataflow>
<dataflow id="5116" from="StgValue_4949" to="period_samples_6_timestamp_V_addr_2" fromId="4949" toId="106">
</dataflow>
<dataflow id="5117" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_2" fromId="53" toId="107">
</dataflow>
<dataflow id="5118" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_2" fromId="4988" toId="107">
</dataflow>
<dataflow id="5119" from="StgValue_4949" to="period_samples_7_timestamp_V_addr_2" fromId="4949" toId="107">
</dataflow>
<dataflow id="5120" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_2" fromId="54" toId="108">
</dataflow>
<dataflow id="5121" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_2" fromId="4988" toId="108">
</dataflow>
<dataflow id="5122" from="StgValue_4949" to="period_samples_8_timestamp_V_addr_2" fromId="4949" toId="108">
</dataflow>
<dataflow id="5123" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_2" fromId="55" toId="109">
</dataflow>
<dataflow id="5124" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_2" fromId="4988" toId="109">
</dataflow>
<dataflow id="5125" from="StgValue_4949" to="period_samples_9_timestamp_V_addr_2" fromId="4949" toId="109">
</dataflow>
<dataflow id="5126" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_2" fromId="56" toId="110">
</dataflow>
<dataflow id="5127" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_2" fromId="4988" toId="110">
</dataflow>
<dataflow id="5128" from="StgValue_4949" to="period_samples_10_timestamp_V_addr_2" fromId="4949" toId="110">
</dataflow>
<dataflow id="5129" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_2" fromId="57" toId="111">
</dataflow>
<dataflow id="5130" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_2" fromId="4988" toId="111">
</dataflow>
<dataflow id="5131" from="StgValue_4949" to="period_samples_11_timestamp_V_addr_2" fromId="4949" toId="111">
</dataflow>
<dataflow id="5132" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_3" fromId="34" toId="112">
</dataflow>
<dataflow id="5133" from="StgValue_4988" to="period_samples_0_sample_V_addr_3" fromId="4988" toId="112">
</dataflow>
<dataflow id="5135" from="StgValue_5134" to="period_samples_0_sample_V_addr_3" fromId="5134" toId="112">
</dataflow>
<dataflow id="5136" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_3" fromId="35" toId="113">
</dataflow>
<dataflow id="5137" from="StgValue_4988" to="period_samples_1_sample_V_addr_3" fromId="4988" toId="113">
</dataflow>
<dataflow id="5138" from="StgValue_5134" to="period_samples_1_sample_V_addr_3" fromId="5134" toId="113">
</dataflow>
<dataflow id="5139" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_3" fromId="36" toId="114">
</dataflow>
<dataflow id="5140" from="StgValue_4988" to="period_samples_2_sample_V_addr_3" fromId="4988" toId="114">
</dataflow>
<dataflow id="5141" from="StgValue_5134" to="period_samples_2_sample_V_addr_3" fromId="5134" toId="114">
</dataflow>
<dataflow id="5142" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_3" fromId="37" toId="115">
</dataflow>
<dataflow id="5143" from="StgValue_4988" to="period_samples_3_sample_V_addr_3" fromId="4988" toId="115">
</dataflow>
<dataflow id="5144" from="StgValue_5134" to="period_samples_3_sample_V_addr_3" fromId="5134" toId="115">
</dataflow>
<dataflow id="5145" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_3" fromId="38" toId="116">
</dataflow>
<dataflow id="5146" from="StgValue_4988" to="period_samples_4_sample_V_addr_3" fromId="4988" toId="116">
</dataflow>
<dataflow id="5147" from="StgValue_5134" to="period_samples_4_sample_V_addr_3" fromId="5134" toId="116">
</dataflow>
<dataflow id="5148" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_3" fromId="39" toId="117">
</dataflow>
<dataflow id="5149" from="StgValue_4988" to="period_samples_5_sample_V_addr_3" fromId="4988" toId="117">
</dataflow>
<dataflow id="5150" from="StgValue_5134" to="period_samples_5_sample_V_addr_3" fromId="5134" toId="117">
</dataflow>
<dataflow id="5151" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_3" fromId="40" toId="118">
</dataflow>
<dataflow id="5152" from="StgValue_4988" to="period_samples_6_sample_V_addr_3" fromId="4988" toId="118">
</dataflow>
<dataflow id="5153" from="StgValue_5134" to="period_samples_6_sample_V_addr_3" fromId="5134" toId="118">
</dataflow>
<dataflow id="5154" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_3" fromId="41" toId="119">
</dataflow>
<dataflow id="5155" from="StgValue_4988" to="period_samples_7_sample_V_addr_3" fromId="4988" toId="119">
</dataflow>
<dataflow id="5156" from="StgValue_5134" to="period_samples_7_sample_V_addr_3" fromId="5134" toId="119">
</dataflow>
<dataflow id="5157" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_3" fromId="42" toId="120">
</dataflow>
<dataflow id="5158" from="StgValue_4988" to="period_samples_8_sample_V_addr_3" fromId="4988" toId="120">
</dataflow>
<dataflow id="5159" from="StgValue_5134" to="period_samples_8_sample_V_addr_3" fromId="5134" toId="120">
</dataflow>
<dataflow id="5160" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_3" fromId="43" toId="121">
</dataflow>
<dataflow id="5161" from="StgValue_4988" to="period_samples_9_sample_V_addr_3" fromId="4988" toId="121">
</dataflow>
<dataflow id="5162" from="StgValue_5134" to="period_samples_9_sample_V_addr_3" fromId="5134" toId="121">
</dataflow>
<dataflow id="5163" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_3" fromId="44" toId="122">
</dataflow>
<dataflow id="5164" from="StgValue_4988" to="period_samples_10_sample_V_addr_3" fromId="4988" toId="122">
</dataflow>
<dataflow id="5165" from="StgValue_5134" to="period_samples_10_sample_V_addr_3" fromId="5134" toId="122">
</dataflow>
<dataflow id="5166" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_3" fromId="45" toId="123">
</dataflow>
<dataflow id="5167" from="StgValue_4988" to="period_samples_11_sample_V_addr_3" fromId="4988" toId="123">
</dataflow>
<dataflow id="5168" from="StgValue_5134" to="period_samples_11_sample_V_addr_3" fromId="5134" toId="123">
</dataflow>
<dataflow id="5169" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_3" fromId="46" toId="124">
</dataflow>
<dataflow id="5170" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_3" fromId="4988" toId="124">
</dataflow>
<dataflow id="5171" from="StgValue_5134" to="period_samples_0_timestamp_V_addr_3" fromId="5134" toId="124">
</dataflow>
<dataflow id="5172" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_3" fromId="47" toId="125">
</dataflow>
<dataflow id="5173" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_3" fromId="4988" toId="125">
</dataflow>
<dataflow id="5174" from="StgValue_5134" to="period_samples_1_timestamp_V_addr_3" fromId="5134" toId="125">
</dataflow>
<dataflow id="5175" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_3" fromId="48" toId="126">
</dataflow>
<dataflow id="5176" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_3" fromId="4988" toId="126">
</dataflow>
<dataflow id="5177" from="StgValue_5134" to="period_samples_2_timestamp_V_addr_3" fromId="5134" toId="126">
</dataflow>
<dataflow id="5178" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_3" fromId="49" toId="127">
</dataflow>
<dataflow id="5179" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_3" fromId="4988" toId="127">
</dataflow>
<dataflow id="5180" from="StgValue_5134" to="period_samples_3_timestamp_V_addr_3" fromId="5134" toId="127">
</dataflow>
<dataflow id="5181" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_3" fromId="50" toId="128">
</dataflow>
<dataflow id="5182" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_3" fromId="4988" toId="128">
</dataflow>
<dataflow id="5183" from="StgValue_5134" to="period_samples_4_timestamp_V_addr_3" fromId="5134" toId="128">
</dataflow>
<dataflow id="5184" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_3" fromId="51" toId="129">
</dataflow>
<dataflow id="5185" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_3" fromId="4988" toId="129">
</dataflow>
<dataflow id="5186" from="StgValue_5134" to="period_samples_5_timestamp_V_addr_3" fromId="5134" toId="129">
</dataflow>
<dataflow id="5187" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_3" fromId="52" toId="130">
</dataflow>
<dataflow id="5188" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_3" fromId="4988" toId="130">
</dataflow>
<dataflow id="5189" from="StgValue_5134" to="period_samples_6_timestamp_V_addr_3" fromId="5134" toId="130">
</dataflow>
<dataflow id="5190" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_3" fromId="53" toId="131">
</dataflow>
<dataflow id="5191" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_3" fromId="4988" toId="131">
</dataflow>
<dataflow id="5192" from="StgValue_5134" to="period_samples_7_timestamp_V_addr_3" fromId="5134" toId="131">
</dataflow>
<dataflow id="5193" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_3" fromId="54" toId="132">
</dataflow>
<dataflow id="5194" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_3" fromId="4988" toId="132">
</dataflow>
<dataflow id="5195" from="StgValue_5134" to="period_samples_8_timestamp_V_addr_3" fromId="5134" toId="132">
</dataflow>
<dataflow id="5196" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_3" fromId="55" toId="133">
</dataflow>
<dataflow id="5197" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_3" fromId="4988" toId="133">
</dataflow>
<dataflow id="5198" from="StgValue_5134" to="period_samples_9_timestamp_V_addr_3" fromId="5134" toId="133">
</dataflow>
<dataflow id="5199" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_3" fromId="56" toId="134">
</dataflow>
<dataflow id="5200" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_3" fromId="4988" toId="134">
</dataflow>
<dataflow id="5201" from="StgValue_5134" to="period_samples_10_timestamp_V_addr_3" fromId="5134" toId="134">
</dataflow>
<dataflow id="5202" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_3" fromId="57" toId="135">
</dataflow>
<dataflow id="5203" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_3" fromId="4988" toId="135">
</dataflow>
<dataflow id="5204" from="StgValue_5134" to="period_samples_11_timestamp_V_addr_3" fromId="5134" toId="135">
</dataflow>
<dataflow id="5205" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_4" fromId="34" toId="136">
</dataflow>
<dataflow id="5206" from="StgValue_4988" to="period_samples_0_sample_V_addr_4" fromId="4988" toId="136">
</dataflow>
<dataflow id="5208" from="StgValue_5207" to="period_samples_0_sample_V_addr_4" fromId="5207" toId="136">
</dataflow>
<dataflow id="5209" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_4" fromId="35" toId="137">
</dataflow>
<dataflow id="5210" from="StgValue_4988" to="period_samples_1_sample_V_addr_4" fromId="4988" toId="137">
</dataflow>
<dataflow id="5211" from="StgValue_5207" to="period_samples_1_sample_V_addr_4" fromId="5207" toId="137">
</dataflow>
<dataflow id="5212" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_4" fromId="36" toId="138">
</dataflow>
<dataflow id="5213" from="StgValue_4988" to="period_samples_2_sample_V_addr_4" fromId="4988" toId="138">
</dataflow>
<dataflow id="5214" from="StgValue_5207" to="period_samples_2_sample_V_addr_4" fromId="5207" toId="138">
</dataflow>
<dataflow id="5215" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_4" fromId="37" toId="139">
</dataflow>
<dataflow id="5216" from="StgValue_4988" to="period_samples_3_sample_V_addr_4" fromId="4988" toId="139">
</dataflow>
<dataflow id="5217" from="StgValue_5207" to="period_samples_3_sample_V_addr_4" fromId="5207" toId="139">
</dataflow>
<dataflow id="5218" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_4" fromId="38" toId="140">
</dataflow>
<dataflow id="5219" from="StgValue_4988" to="period_samples_4_sample_V_addr_4" fromId="4988" toId="140">
</dataflow>
<dataflow id="5220" from="StgValue_5207" to="period_samples_4_sample_V_addr_4" fromId="5207" toId="140">
</dataflow>
<dataflow id="5221" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_4" fromId="39" toId="141">
</dataflow>
<dataflow id="5222" from="StgValue_4988" to="period_samples_5_sample_V_addr_4" fromId="4988" toId="141">
</dataflow>
<dataflow id="5223" from="StgValue_5207" to="period_samples_5_sample_V_addr_4" fromId="5207" toId="141">
</dataflow>
<dataflow id="5224" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_4" fromId="40" toId="142">
</dataflow>
<dataflow id="5225" from="StgValue_4988" to="period_samples_6_sample_V_addr_4" fromId="4988" toId="142">
</dataflow>
<dataflow id="5226" from="StgValue_5207" to="period_samples_6_sample_V_addr_4" fromId="5207" toId="142">
</dataflow>
<dataflow id="5227" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_4" fromId="41" toId="143">
</dataflow>
<dataflow id="5228" from="StgValue_4988" to="period_samples_7_sample_V_addr_4" fromId="4988" toId="143">
</dataflow>
<dataflow id="5229" from="StgValue_5207" to="period_samples_7_sample_V_addr_4" fromId="5207" toId="143">
</dataflow>
<dataflow id="5230" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_4" fromId="42" toId="144">
</dataflow>
<dataflow id="5231" from="StgValue_4988" to="period_samples_8_sample_V_addr_4" fromId="4988" toId="144">
</dataflow>
<dataflow id="5232" from="StgValue_5207" to="period_samples_8_sample_V_addr_4" fromId="5207" toId="144">
</dataflow>
<dataflow id="5233" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_4" fromId="43" toId="145">
</dataflow>
<dataflow id="5234" from="StgValue_4988" to="period_samples_9_sample_V_addr_4" fromId="4988" toId="145">
</dataflow>
<dataflow id="5235" from="StgValue_5207" to="period_samples_9_sample_V_addr_4" fromId="5207" toId="145">
</dataflow>
<dataflow id="5236" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_4" fromId="44" toId="146">
</dataflow>
<dataflow id="5237" from="StgValue_4988" to="period_samples_10_sample_V_addr_4" fromId="4988" toId="146">
</dataflow>
<dataflow id="5238" from="StgValue_5207" to="period_samples_10_sample_V_addr_4" fromId="5207" toId="146">
</dataflow>
<dataflow id="5239" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_4" fromId="45" toId="147">
</dataflow>
<dataflow id="5240" from="StgValue_4988" to="period_samples_11_sample_V_addr_4" fromId="4988" toId="147">
</dataflow>
<dataflow id="5241" from="StgValue_5207" to="period_samples_11_sample_V_addr_4" fromId="5207" toId="147">
</dataflow>
<dataflow id="5242" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_4" fromId="46" toId="148">
</dataflow>
<dataflow id="5243" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_4" fromId="4988" toId="148">
</dataflow>
<dataflow id="5244" from="StgValue_5207" to="period_samples_0_timestamp_V_addr_4" fromId="5207" toId="148">
</dataflow>
<dataflow id="5245" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_4" fromId="47" toId="149">
</dataflow>
<dataflow id="5246" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_4" fromId="4988" toId="149">
</dataflow>
<dataflow id="5247" from="StgValue_5207" to="period_samples_1_timestamp_V_addr_4" fromId="5207" toId="149">
</dataflow>
<dataflow id="5248" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_4" fromId="48" toId="150">
</dataflow>
<dataflow id="5249" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_4" fromId="4988" toId="150">
</dataflow>
<dataflow id="5250" from="StgValue_5207" to="period_samples_2_timestamp_V_addr_4" fromId="5207" toId="150">
</dataflow>
<dataflow id="5251" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_4" fromId="49" toId="151">
</dataflow>
<dataflow id="5252" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_4" fromId="4988" toId="151">
</dataflow>
<dataflow id="5253" from="StgValue_5207" to="period_samples_3_timestamp_V_addr_4" fromId="5207" toId="151">
</dataflow>
<dataflow id="5254" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_4" fromId="50" toId="152">
</dataflow>
<dataflow id="5255" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_4" fromId="4988" toId="152">
</dataflow>
<dataflow id="5256" from="StgValue_5207" to="period_samples_4_timestamp_V_addr_4" fromId="5207" toId="152">
</dataflow>
<dataflow id="5257" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_4" fromId="51" toId="153">
</dataflow>
<dataflow id="5258" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_4" fromId="4988" toId="153">
</dataflow>
<dataflow id="5259" from="StgValue_5207" to="period_samples_5_timestamp_V_addr_4" fromId="5207" toId="153">
</dataflow>
<dataflow id="5260" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_4" fromId="52" toId="154">
</dataflow>
<dataflow id="5261" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_4" fromId="4988" toId="154">
</dataflow>
<dataflow id="5262" from="StgValue_5207" to="period_samples_6_timestamp_V_addr_4" fromId="5207" toId="154">
</dataflow>
<dataflow id="5263" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_4" fromId="53" toId="155">
</dataflow>
<dataflow id="5264" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_4" fromId="4988" toId="155">
</dataflow>
<dataflow id="5265" from="StgValue_5207" to="period_samples_7_timestamp_V_addr_4" fromId="5207" toId="155">
</dataflow>
<dataflow id="5266" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_4" fromId="54" toId="156">
</dataflow>
<dataflow id="5267" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_4" fromId="4988" toId="156">
</dataflow>
<dataflow id="5268" from="StgValue_5207" to="period_samples_8_timestamp_V_addr_4" fromId="5207" toId="156">
</dataflow>
<dataflow id="5269" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_4" fromId="55" toId="157">
</dataflow>
<dataflow id="5270" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_4" fromId="4988" toId="157">
</dataflow>
<dataflow id="5271" from="StgValue_5207" to="period_samples_9_timestamp_V_addr_4" fromId="5207" toId="157">
</dataflow>
<dataflow id="5272" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_4" fromId="56" toId="158">
</dataflow>
<dataflow id="5273" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_4" fromId="4988" toId="158">
</dataflow>
<dataflow id="5274" from="StgValue_5207" to="period_samples_10_timestamp_V_addr_4" fromId="5207" toId="158">
</dataflow>
<dataflow id="5275" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_4" fromId="57" toId="159">
</dataflow>
<dataflow id="5276" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_4" fromId="4988" toId="159">
</dataflow>
<dataflow id="5277" from="StgValue_5207" to="period_samples_11_timestamp_V_addr_4" fromId="5207" toId="159">
</dataflow>
<dataflow id="5278" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_5" fromId="34" toId="160">
</dataflow>
<dataflow id="5279" from="StgValue_4988" to="period_samples_0_sample_V_addr_5" fromId="4988" toId="160">
</dataflow>
<dataflow id="5281" from="StgValue_5280" to="period_samples_0_sample_V_addr_5" fromId="5280" toId="160">
</dataflow>
<dataflow id="5282" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_5" fromId="35" toId="161">
</dataflow>
<dataflow id="5283" from="StgValue_4988" to="period_samples_1_sample_V_addr_5" fromId="4988" toId="161">
</dataflow>
<dataflow id="5284" from="StgValue_5280" to="period_samples_1_sample_V_addr_5" fromId="5280" toId="161">
</dataflow>
<dataflow id="5285" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_5" fromId="36" toId="162">
</dataflow>
<dataflow id="5286" from="StgValue_4988" to="period_samples_2_sample_V_addr_5" fromId="4988" toId="162">
</dataflow>
<dataflow id="5287" from="StgValue_5280" to="period_samples_2_sample_V_addr_5" fromId="5280" toId="162">
</dataflow>
<dataflow id="5288" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_5" fromId="37" toId="163">
</dataflow>
<dataflow id="5289" from="StgValue_4988" to="period_samples_3_sample_V_addr_5" fromId="4988" toId="163">
</dataflow>
<dataflow id="5290" from="StgValue_5280" to="period_samples_3_sample_V_addr_5" fromId="5280" toId="163">
</dataflow>
<dataflow id="5291" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_5" fromId="38" toId="164">
</dataflow>
<dataflow id="5292" from="StgValue_4988" to="period_samples_4_sample_V_addr_5" fromId="4988" toId="164">
</dataflow>
<dataflow id="5293" from="StgValue_5280" to="period_samples_4_sample_V_addr_5" fromId="5280" toId="164">
</dataflow>
<dataflow id="5294" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_5" fromId="39" toId="165">
</dataflow>
<dataflow id="5295" from="StgValue_4988" to="period_samples_5_sample_V_addr_5" fromId="4988" toId="165">
</dataflow>
<dataflow id="5296" from="StgValue_5280" to="period_samples_5_sample_V_addr_5" fromId="5280" toId="165">
</dataflow>
<dataflow id="5297" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_5" fromId="40" toId="166">
</dataflow>
<dataflow id="5298" from="StgValue_4988" to="period_samples_6_sample_V_addr_5" fromId="4988" toId="166">
</dataflow>
<dataflow id="5299" from="StgValue_5280" to="period_samples_6_sample_V_addr_5" fromId="5280" toId="166">
</dataflow>
<dataflow id="5300" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_5" fromId="41" toId="167">
</dataflow>
<dataflow id="5301" from="StgValue_4988" to="period_samples_7_sample_V_addr_5" fromId="4988" toId="167">
</dataflow>
<dataflow id="5302" from="StgValue_5280" to="period_samples_7_sample_V_addr_5" fromId="5280" toId="167">
</dataflow>
<dataflow id="5303" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_5" fromId="42" toId="168">
</dataflow>
<dataflow id="5304" from="StgValue_4988" to="period_samples_8_sample_V_addr_5" fromId="4988" toId="168">
</dataflow>
<dataflow id="5305" from="StgValue_5280" to="period_samples_8_sample_V_addr_5" fromId="5280" toId="168">
</dataflow>
<dataflow id="5306" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_5" fromId="43" toId="169">
</dataflow>
<dataflow id="5307" from="StgValue_4988" to="period_samples_9_sample_V_addr_5" fromId="4988" toId="169">
</dataflow>
<dataflow id="5308" from="StgValue_5280" to="period_samples_9_sample_V_addr_5" fromId="5280" toId="169">
</dataflow>
<dataflow id="5309" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_5" fromId="44" toId="170">
</dataflow>
<dataflow id="5310" from="StgValue_4988" to="period_samples_10_sample_V_addr_5" fromId="4988" toId="170">
</dataflow>
<dataflow id="5311" from="StgValue_5280" to="period_samples_10_sample_V_addr_5" fromId="5280" toId="170">
</dataflow>
<dataflow id="5312" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_5" fromId="45" toId="171">
</dataflow>
<dataflow id="5313" from="StgValue_4988" to="period_samples_11_sample_V_addr_5" fromId="4988" toId="171">
</dataflow>
<dataflow id="5314" from="StgValue_5280" to="period_samples_11_sample_V_addr_5" fromId="5280" toId="171">
</dataflow>
<dataflow id="5315" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_5" fromId="46" toId="172">
</dataflow>
<dataflow id="5316" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_5" fromId="4988" toId="172">
</dataflow>
<dataflow id="5317" from="StgValue_5280" to="period_samples_0_timestamp_V_addr_5" fromId="5280" toId="172">
</dataflow>
<dataflow id="5318" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_5" fromId="47" toId="173">
</dataflow>
<dataflow id="5319" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_5" fromId="4988" toId="173">
</dataflow>
<dataflow id="5320" from="StgValue_5280" to="period_samples_1_timestamp_V_addr_5" fromId="5280" toId="173">
</dataflow>
<dataflow id="5321" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_5" fromId="48" toId="174">
</dataflow>
<dataflow id="5322" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_5" fromId="4988" toId="174">
</dataflow>
<dataflow id="5323" from="StgValue_5280" to="period_samples_2_timestamp_V_addr_5" fromId="5280" toId="174">
</dataflow>
<dataflow id="5324" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_5" fromId="49" toId="175">
</dataflow>
<dataflow id="5325" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_5" fromId="4988" toId="175">
</dataflow>
<dataflow id="5326" from="StgValue_5280" to="period_samples_3_timestamp_V_addr_5" fromId="5280" toId="175">
</dataflow>
<dataflow id="5327" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_5" fromId="50" toId="176">
</dataflow>
<dataflow id="5328" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_5" fromId="4988" toId="176">
</dataflow>
<dataflow id="5329" from="StgValue_5280" to="period_samples_4_timestamp_V_addr_5" fromId="5280" toId="176">
</dataflow>
<dataflow id="5330" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_5" fromId="51" toId="177">
</dataflow>
<dataflow id="5331" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_5" fromId="4988" toId="177">
</dataflow>
<dataflow id="5332" from="StgValue_5280" to="period_samples_5_timestamp_V_addr_5" fromId="5280" toId="177">
</dataflow>
<dataflow id="5333" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_5" fromId="52" toId="178">
</dataflow>
<dataflow id="5334" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_5" fromId="4988" toId="178">
</dataflow>
<dataflow id="5335" from="StgValue_5280" to="period_samples_6_timestamp_V_addr_5" fromId="5280" toId="178">
</dataflow>
<dataflow id="5336" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_5" fromId="53" toId="179">
</dataflow>
<dataflow id="5337" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_5" fromId="4988" toId="179">
</dataflow>
<dataflow id="5338" from="StgValue_5280" to="period_samples_7_timestamp_V_addr_5" fromId="5280" toId="179">
</dataflow>
<dataflow id="5339" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_5" fromId="54" toId="180">
</dataflow>
<dataflow id="5340" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_5" fromId="4988" toId="180">
</dataflow>
<dataflow id="5341" from="StgValue_5280" to="period_samples_8_timestamp_V_addr_5" fromId="5280" toId="180">
</dataflow>
<dataflow id="5342" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_5" fromId="55" toId="181">
</dataflow>
<dataflow id="5343" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_5" fromId="4988" toId="181">
</dataflow>
<dataflow id="5344" from="StgValue_5280" to="period_samples_9_timestamp_V_addr_5" fromId="5280" toId="181">
</dataflow>
<dataflow id="5345" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_5" fromId="56" toId="182">
</dataflow>
<dataflow id="5346" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_5" fromId="4988" toId="182">
</dataflow>
<dataflow id="5347" from="StgValue_5280" to="period_samples_10_timestamp_V_addr_5" fromId="5280" toId="182">
</dataflow>
<dataflow id="5348" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_5" fromId="57" toId="183">
</dataflow>
<dataflow id="5349" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_5" fromId="4988" toId="183">
</dataflow>
<dataflow id="5350" from="StgValue_5280" to="period_samples_11_timestamp_V_addr_5" fromId="5280" toId="183">
</dataflow>
<dataflow id="5351" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_6" fromId="34" toId="184">
</dataflow>
<dataflow id="5352" from="StgValue_4988" to="period_samples_0_sample_V_addr_6" fromId="4988" toId="184">
</dataflow>
<dataflow id="5354" from="StgValue_5353" to="period_samples_0_sample_V_addr_6" fromId="5353" toId="184">
</dataflow>
<dataflow id="5355" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_6" fromId="35" toId="185">
</dataflow>
<dataflow id="5356" from="StgValue_4988" to="period_samples_1_sample_V_addr_6" fromId="4988" toId="185">
</dataflow>
<dataflow id="5357" from="StgValue_5353" to="period_samples_1_sample_V_addr_6" fromId="5353" toId="185">
</dataflow>
<dataflow id="5358" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_6" fromId="36" toId="186">
</dataflow>
<dataflow id="5359" from="StgValue_4988" to="period_samples_2_sample_V_addr_6" fromId="4988" toId="186">
</dataflow>
<dataflow id="5360" from="StgValue_5353" to="period_samples_2_sample_V_addr_6" fromId="5353" toId="186">
</dataflow>
<dataflow id="5361" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_6" fromId="37" toId="187">
</dataflow>
<dataflow id="5362" from="StgValue_4988" to="period_samples_3_sample_V_addr_6" fromId="4988" toId="187">
</dataflow>
<dataflow id="5363" from="StgValue_5353" to="period_samples_3_sample_V_addr_6" fromId="5353" toId="187">
</dataflow>
<dataflow id="5364" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_6" fromId="38" toId="188">
</dataflow>
<dataflow id="5365" from="StgValue_4988" to="period_samples_4_sample_V_addr_6" fromId="4988" toId="188">
</dataflow>
<dataflow id="5366" from="StgValue_5353" to="period_samples_4_sample_V_addr_6" fromId="5353" toId="188">
</dataflow>
<dataflow id="5367" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_6" fromId="39" toId="189">
</dataflow>
<dataflow id="5368" from="StgValue_4988" to="period_samples_5_sample_V_addr_6" fromId="4988" toId="189">
</dataflow>
<dataflow id="5369" from="StgValue_5353" to="period_samples_5_sample_V_addr_6" fromId="5353" toId="189">
</dataflow>
<dataflow id="5370" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_6" fromId="40" toId="190">
</dataflow>
<dataflow id="5371" from="StgValue_4988" to="period_samples_6_sample_V_addr_6" fromId="4988" toId="190">
</dataflow>
<dataflow id="5372" from="StgValue_5353" to="period_samples_6_sample_V_addr_6" fromId="5353" toId="190">
</dataflow>
<dataflow id="5373" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_6" fromId="41" toId="191">
</dataflow>
<dataflow id="5374" from="StgValue_4988" to="period_samples_7_sample_V_addr_6" fromId="4988" toId="191">
</dataflow>
<dataflow id="5375" from="StgValue_5353" to="period_samples_7_sample_V_addr_6" fromId="5353" toId="191">
</dataflow>
<dataflow id="5376" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_6" fromId="42" toId="192">
</dataflow>
<dataflow id="5377" from="StgValue_4988" to="period_samples_8_sample_V_addr_6" fromId="4988" toId="192">
</dataflow>
<dataflow id="5378" from="StgValue_5353" to="period_samples_8_sample_V_addr_6" fromId="5353" toId="192">
</dataflow>
<dataflow id="5379" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_6" fromId="43" toId="193">
</dataflow>
<dataflow id="5380" from="StgValue_4988" to="period_samples_9_sample_V_addr_6" fromId="4988" toId="193">
</dataflow>
<dataflow id="5381" from="StgValue_5353" to="period_samples_9_sample_V_addr_6" fromId="5353" toId="193">
</dataflow>
<dataflow id="5382" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_6" fromId="44" toId="194">
</dataflow>
<dataflow id="5383" from="StgValue_4988" to="period_samples_10_sample_V_addr_6" fromId="4988" toId="194">
</dataflow>
<dataflow id="5384" from="StgValue_5353" to="period_samples_10_sample_V_addr_6" fromId="5353" toId="194">
</dataflow>
<dataflow id="5385" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_6" fromId="45" toId="195">
</dataflow>
<dataflow id="5386" from="StgValue_4988" to="period_samples_11_sample_V_addr_6" fromId="4988" toId="195">
</dataflow>
<dataflow id="5387" from="StgValue_5353" to="period_samples_11_sample_V_addr_6" fromId="5353" toId="195">
</dataflow>
<dataflow id="5388" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_6" fromId="46" toId="196">
</dataflow>
<dataflow id="5389" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_6" fromId="4988" toId="196">
</dataflow>
<dataflow id="5390" from="StgValue_5353" to="period_samples_0_timestamp_V_addr_6" fromId="5353" toId="196">
</dataflow>
<dataflow id="5391" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_6" fromId="47" toId="197">
</dataflow>
<dataflow id="5392" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_6" fromId="4988" toId="197">
</dataflow>
<dataflow id="5393" from="StgValue_5353" to="period_samples_1_timestamp_V_addr_6" fromId="5353" toId="197">
</dataflow>
<dataflow id="5394" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_6" fromId="48" toId="198">
</dataflow>
<dataflow id="5395" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_6" fromId="4988" toId="198">
</dataflow>
<dataflow id="5396" from="StgValue_5353" to="period_samples_2_timestamp_V_addr_6" fromId="5353" toId="198">
</dataflow>
<dataflow id="5397" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_6" fromId="49" toId="199">
</dataflow>
<dataflow id="5398" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_6" fromId="4988" toId="199">
</dataflow>
<dataflow id="5399" from="StgValue_5353" to="period_samples_3_timestamp_V_addr_6" fromId="5353" toId="199">
</dataflow>
<dataflow id="5400" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_6" fromId="50" toId="200">
</dataflow>
<dataflow id="5401" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_6" fromId="4988" toId="200">
</dataflow>
<dataflow id="5402" from="StgValue_5353" to="period_samples_4_timestamp_V_addr_6" fromId="5353" toId="200">
</dataflow>
<dataflow id="5403" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_6" fromId="51" toId="201">
</dataflow>
<dataflow id="5404" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_6" fromId="4988" toId="201">
</dataflow>
<dataflow id="5405" from="StgValue_5353" to="period_samples_5_timestamp_V_addr_6" fromId="5353" toId="201">
</dataflow>
<dataflow id="5406" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_6" fromId="52" toId="202">
</dataflow>
<dataflow id="5407" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_6" fromId="4988" toId="202">
</dataflow>
<dataflow id="5408" from="StgValue_5353" to="period_samples_6_timestamp_V_addr_6" fromId="5353" toId="202">
</dataflow>
<dataflow id="5409" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_6" fromId="53" toId="203">
</dataflow>
<dataflow id="5410" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_6" fromId="4988" toId="203">
</dataflow>
<dataflow id="5411" from="StgValue_5353" to="period_samples_7_timestamp_V_addr_6" fromId="5353" toId="203">
</dataflow>
<dataflow id="5412" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_6" fromId="54" toId="204">
</dataflow>
<dataflow id="5413" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_6" fromId="4988" toId="204">
</dataflow>
<dataflow id="5414" from="StgValue_5353" to="period_samples_8_timestamp_V_addr_6" fromId="5353" toId="204">
</dataflow>
<dataflow id="5415" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_6" fromId="55" toId="205">
</dataflow>
<dataflow id="5416" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_6" fromId="4988" toId="205">
</dataflow>
<dataflow id="5417" from="StgValue_5353" to="period_samples_9_timestamp_V_addr_6" fromId="5353" toId="205">
</dataflow>
<dataflow id="5418" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_6" fromId="56" toId="206">
</dataflow>
<dataflow id="5419" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_6" fromId="4988" toId="206">
</dataflow>
<dataflow id="5420" from="StgValue_5353" to="period_samples_10_timestamp_V_addr_6" fromId="5353" toId="206">
</dataflow>
<dataflow id="5421" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_6" fromId="57" toId="207">
</dataflow>
<dataflow id="5422" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_6" fromId="4988" toId="207">
</dataflow>
<dataflow id="5423" from="StgValue_5353" to="period_samples_11_timestamp_V_addr_6" fromId="5353" toId="207">
</dataflow>
<dataflow id="5424" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_7" fromId="34" toId="208">
</dataflow>
<dataflow id="5425" from="StgValue_4988" to="period_samples_0_sample_V_addr_7" fromId="4988" toId="208">
</dataflow>
<dataflow id="5427" from="StgValue_5426" to="period_samples_0_sample_V_addr_7" fromId="5426" toId="208">
</dataflow>
<dataflow id="5428" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_7" fromId="35" toId="209">
</dataflow>
<dataflow id="5429" from="StgValue_4988" to="period_samples_1_sample_V_addr_7" fromId="4988" toId="209">
</dataflow>
<dataflow id="5430" from="StgValue_5426" to="period_samples_1_sample_V_addr_7" fromId="5426" toId="209">
</dataflow>
<dataflow id="5431" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_7" fromId="36" toId="210">
</dataflow>
<dataflow id="5432" from="StgValue_4988" to="period_samples_2_sample_V_addr_7" fromId="4988" toId="210">
</dataflow>
<dataflow id="5433" from="StgValue_5426" to="period_samples_2_sample_V_addr_7" fromId="5426" toId="210">
</dataflow>
<dataflow id="5434" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_7" fromId="37" toId="211">
</dataflow>
<dataflow id="5435" from="StgValue_4988" to="period_samples_3_sample_V_addr_7" fromId="4988" toId="211">
</dataflow>
<dataflow id="5436" from="StgValue_5426" to="period_samples_3_sample_V_addr_7" fromId="5426" toId="211">
</dataflow>
<dataflow id="5437" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_7" fromId="38" toId="212">
</dataflow>
<dataflow id="5438" from="StgValue_4988" to="period_samples_4_sample_V_addr_7" fromId="4988" toId="212">
</dataflow>
<dataflow id="5439" from="StgValue_5426" to="period_samples_4_sample_V_addr_7" fromId="5426" toId="212">
</dataflow>
<dataflow id="5440" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_7" fromId="39" toId="213">
</dataflow>
<dataflow id="5441" from="StgValue_4988" to="period_samples_5_sample_V_addr_7" fromId="4988" toId="213">
</dataflow>
<dataflow id="5442" from="StgValue_5426" to="period_samples_5_sample_V_addr_7" fromId="5426" toId="213">
</dataflow>
<dataflow id="5443" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_7" fromId="40" toId="214">
</dataflow>
<dataflow id="5444" from="StgValue_4988" to="period_samples_6_sample_V_addr_7" fromId="4988" toId="214">
</dataflow>
<dataflow id="5445" from="StgValue_5426" to="period_samples_6_sample_V_addr_7" fromId="5426" toId="214">
</dataflow>
<dataflow id="5446" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_7" fromId="41" toId="215">
</dataflow>
<dataflow id="5447" from="StgValue_4988" to="period_samples_7_sample_V_addr_7" fromId="4988" toId="215">
</dataflow>
<dataflow id="5448" from="StgValue_5426" to="period_samples_7_sample_V_addr_7" fromId="5426" toId="215">
</dataflow>
<dataflow id="5449" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_7" fromId="42" toId="216">
</dataflow>
<dataflow id="5450" from="StgValue_4988" to="period_samples_8_sample_V_addr_7" fromId="4988" toId="216">
</dataflow>
<dataflow id="5451" from="StgValue_5426" to="period_samples_8_sample_V_addr_7" fromId="5426" toId="216">
</dataflow>
<dataflow id="5452" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_7" fromId="43" toId="217">
</dataflow>
<dataflow id="5453" from="StgValue_4988" to="period_samples_9_sample_V_addr_7" fromId="4988" toId="217">
</dataflow>
<dataflow id="5454" from="StgValue_5426" to="period_samples_9_sample_V_addr_7" fromId="5426" toId="217">
</dataflow>
<dataflow id="5455" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_7" fromId="44" toId="218">
</dataflow>
<dataflow id="5456" from="StgValue_4988" to="period_samples_10_sample_V_addr_7" fromId="4988" toId="218">
</dataflow>
<dataflow id="5457" from="StgValue_5426" to="period_samples_10_sample_V_addr_7" fromId="5426" toId="218">
</dataflow>
<dataflow id="5458" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_7" fromId="45" toId="219">
</dataflow>
<dataflow id="5459" from="StgValue_4988" to="period_samples_11_sample_V_addr_7" fromId="4988" toId="219">
</dataflow>
<dataflow id="5460" from="StgValue_5426" to="period_samples_11_sample_V_addr_7" fromId="5426" toId="219">
</dataflow>
<dataflow id="5461" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_7" fromId="46" toId="220">
</dataflow>
<dataflow id="5462" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_7" fromId="4988" toId="220">
</dataflow>
<dataflow id="5463" from="StgValue_5426" to="period_samples_0_timestamp_V_addr_7" fromId="5426" toId="220">
</dataflow>
<dataflow id="5464" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_7" fromId="47" toId="221">
</dataflow>
<dataflow id="5465" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_7" fromId="4988" toId="221">
</dataflow>
<dataflow id="5466" from="StgValue_5426" to="period_samples_1_timestamp_V_addr_7" fromId="5426" toId="221">
</dataflow>
<dataflow id="5467" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_7" fromId="48" toId="222">
</dataflow>
<dataflow id="5468" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_7" fromId="4988" toId="222">
</dataflow>
<dataflow id="5469" from="StgValue_5426" to="period_samples_2_timestamp_V_addr_7" fromId="5426" toId="222">
</dataflow>
<dataflow id="5470" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_7" fromId="49" toId="223">
</dataflow>
<dataflow id="5471" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_7" fromId="4988" toId="223">
</dataflow>
<dataflow id="5472" from="StgValue_5426" to="period_samples_3_timestamp_V_addr_7" fromId="5426" toId="223">
</dataflow>
<dataflow id="5473" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_7" fromId="50" toId="224">
</dataflow>
<dataflow id="5474" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_7" fromId="4988" toId="224">
</dataflow>
<dataflow id="5475" from="StgValue_5426" to="period_samples_4_timestamp_V_addr_7" fromId="5426" toId="224">
</dataflow>
<dataflow id="5476" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_7" fromId="51" toId="225">
</dataflow>
<dataflow id="5477" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_7" fromId="4988" toId="225">
</dataflow>
<dataflow id="5478" from="StgValue_5426" to="period_samples_5_timestamp_V_addr_7" fromId="5426" toId="225">
</dataflow>
<dataflow id="5479" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_7" fromId="52" toId="226">
</dataflow>
<dataflow id="5480" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_7" fromId="4988" toId="226">
</dataflow>
<dataflow id="5481" from="StgValue_5426" to="period_samples_6_timestamp_V_addr_7" fromId="5426" toId="226">
</dataflow>
<dataflow id="5482" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_7" fromId="53" toId="227">
</dataflow>
<dataflow id="5483" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_7" fromId="4988" toId="227">
</dataflow>
<dataflow id="5484" from="StgValue_5426" to="period_samples_7_timestamp_V_addr_7" fromId="5426" toId="227">
</dataflow>
<dataflow id="5485" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_7" fromId="54" toId="228">
</dataflow>
<dataflow id="5486" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_7" fromId="4988" toId="228">
</dataflow>
<dataflow id="5487" from="StgValue_5426" to="period_samples_8_timestamp_V_addr_7" fromId="5426" toId="228">
</dataflow>
<dataflow id="5488" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_7" fromId="55" toId="229">
</dataflow>
<dataflow id="5489" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_7" fromId="4988" toId="229">
</dataflow>
<dataflow id="5490" from="StgValue_5426" to="period_samples_9_timestamp_V_addr_7" fromId="5426" toId="229">
</dataflow>
<dataflow id="5491" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_7" fromId="56" toId="230">
</dataflow>
<dataflow id="5492" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_7" fromId="4988" toId="230">
</dataflow>
<dataflow id="5493" from="StgValue_5426" to="period_samples_10_timestamp_V_addr_7" fromId="5426" toId="230">
</dataflow>
<dataflow id="5494" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_7" fromId="57" toId="231">
</dataflow>
<dataflow id="5495" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_7" fromId="4988" toId="231">
</dataflow>
<dataflow id="5496" from="StgValue_5426" to="period_samples_11_timestamp_V_addr_7" fromId="5426" toId="231">
</dataflow>
<dataflow id="5497" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_8" fromId="34" toId="232">
</dataflow>
<dataflow id="5498" from="StgValue_4988" to="period_samples_0_sample_V_addr_8" fromId="4988" toId="232">
</dataflow>
<dataflow id="5500" from="StgValue_5499" to="period_samples_0_sample_V_addr_8" fromId="5499" toId="232">
</dataflow>
<dataflow id="5501" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_8" fromId="35" toId="233">
</dataflow>
<dataflow id="5502" from="StgValue_4988" to="period_samples_1_sample_V_addr_8" fromId="4988" toId="233">
</dataflow>
<dataflow id="5503" from="StgValue_5499" to="period_samples_1_sample_V_addr_8" fromId="5499" toId="233">
</dataflow>
<dataflow id="5504" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_8" fromId="36" toId="234">
</dataflow>
<dataflow id="5505" from="StgValue_4988" to="period_samples_2_sample_V_addr_8" fromId="4988" toId="234">
</dataflow>
<dataflow id="5506" from="StgValue_5499" to="period_samples_2_sample_V_addr_8" fromId="5499" toId="234">
</dataflow>
<dataflow id="5507" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_8" fromId="37" toId="235">
</dataflow>
<dataflow id="5508" from="StgValue_4988" to="period_samples_3_sample_V_addr_8" fromId="4988" toId="235">
</dataflow>
<dataflow id="5509" from="StgValue_5499" to="period_samples_3_sample_V_addr_8" fromId="5499" toId="235">
</dataflow>
<dataflow id="5510" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_8" fromId="38" toId="236">
</dataflow>
<dataflow id="5511" from="StgValue_4988" to="period_samples_4_sample_V_addr_8" fromId="4988" toId="236">
</dataflow>
<dataflow id="5512" from="StgValue_5499" to="period_samples_4_sample_V_addr_8" fromId="5499" toId="236">
</dataflow>
<dataflow id="5513" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_8" fromId="39" toId="237">
</dataflow>
<dataflow id="5514" from="StgValue_4988" to="period_samples_5_sample_V_addr_8" fromId="4988" toId="237">
</dataflow>
<dataflow id="5515" from="StgValue_5499" to="period_samples_5_sample_V_addr_8" fromId="5499" toId="237">
</dataflow>
<dataflow id="5516" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_8" fromId="40" toId="238">
</dataflow>
<dataflow id="5517" from="StgValue_4988" to="period_samples_6_sample_V_addr_8" fromId="4988" toId="238">
</dataflow>
<dataflow id="5518" from="StgValue_5499" to="period_samples_6_sample_V_addr_8" fromId="5499" toId="238">
</dataflow>
<dataflow id="5519" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_8" fromId="41" toId="239">
</dataflow>
<dataflow id="5520" from="StgValue_4988" to="period_samples_7_sample_V_addr_8" fromId="4988" toId="239">
</dataflow>
<dataflow id="5521" from="StgValue_5499" to="period_samples_7_sample_V_addr_8" fromId="5499" toId="239">
</dataflow>
<dataflow id="5522" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_8" fromId="42" toId="240">
</dataflow>
<dataflow id="5523" from="StgValue_4988" to="period_samples_8_sample_V_addr_8" fromId="4988" toId="240">
</dataflow>
<dataflow id="5524" from="StgValue_5499" to="period_samples_8_sample_V_addr_8" fromId="5499" toId="240">
</dataflow>
<dataflow id="5525" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_8" fromId="43" toId="241">
</dataflow>
<dataflow id="5526" from="StgValue_4988" to="period_samples_9_sample_V_addr_8" fromId="4988" toId="241">
</dataflow>
<dataflow id="5527" from="StgValue_5499" to="period_samples_9_sample_V_addr_8" fromId="5499" toId="241">
</dataflow>
<dataflow id="5528" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_8" fromId="44" toId="242">
</dataflow>
<dataflow id="5529" from="StgValue_4988" to="period_samples_10_sample_V_addr_8" fromId="4988" toId="242">
</dataflow>
<dataflow id="5530" from="StgValue_5499" to="period_samples_10_sample_V_addr_8" fromId="5499" toId="242">
</dataflow>
<dataflow id="5531" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_8" fromId="45" toId="243">
</dataflow>
<dataflow id="5532" from="StgValue_4988" to="period_samples_11_sample_V_addr_8" fromId="4988" toId="243">
</dataflow>
<dataflow id="5533" from="StgValue_5499" to="period_samples_11_sample_V_addr_8" fromId="5499" toId="243">
</dataflow>
<dataflow id="5534" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_8" fromId="46" toId="244">
</dataflow>
<dataflow id="5535" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_8" fromId="4988" toId="244">
</dataflow>
<dataflow id="5536" from="StgValue_5499" to="period_samples_0_timestamp_V_addr_8" fromId="5499" toId="244">
</dataflow>
<dataflow id="5537" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_8" fromId="47" toId="245">
</dataflow>
<dataflow id="5538" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_8" fromId="4988" toId="245">
</dataflow>
<dataflow id="5539" from="StgValue_5499" to="period_samples_1_timestamp_V_addr_8" fromId="5499" toId="245">
</dataflow>
<dataflow id="5540" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_8" fromId="48" toId="246">
</dataflow>
<dataflow id="5541" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_8" fromId="4988" toId="246">
</dataflow>
<dataflow id="5542" from="StgValue_5499" to="period_samples_2_timestamp_V_addr_8" fromId="5499" toId="246">
</dataflow>
<dataflow id="5543" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_8" fromId="49" toId="247">
</dataflow>
<dataflow id="5544" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_8" fromId="4988" toId="247">
</dataflow>
<dataflow id="5545" from="StgValue_5499" to="period_samples_3_timestamp_V_addr_8" fromId="5499" toId="247">
</dataflow>
<dataflow id="5546" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_8" fromId="50" toId="248">
</dataflow>
<dataflow id="5547" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_8" fromId="4988" toId="248">
</dataflow>
<dataflow id="5548" from="StgValue_5499" to="period_samples_4_timestamp_V_addr_8" fromId="5499" toId="248">
</dataflow>
<dataflow id="5549" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_8" fromId="51" toId="249">
</dataflow>
<dataflow id="5550" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_8" fromId="4988" toId="249">
</dataflow>
<dataflow id="5551" from="StgValue_5499" to="period_samples_5_timestamp_V_addr_8" fromId="5499" toId="249">
</dataflow>
<dataflow id="5552" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_8" fromId="52" toId="250">
</dataflow>
<dataflow id="5553" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_8" fromId="4988" toId="250">
</dataflow>
<dataflow id="5554" from="StgValue_5499" to="period_samples_6_timestamp_V_addr_8" fromId="5499" toId="250">
</dataflow>
<dataflow id="5555" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_8" fromId="53" toId="251">
</dataflow>
<dataflow id="5556" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_8" fromId="4988" toId="251">
</dataflow>
<dataflow id="5557" from="StgValue_5499" to="period_samples_7_timestamp_V_addr_8" fromId="5499" toId="251">
</dataflow>
<dataflow id="5558" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_8" fromId="54" toId="252">
</dataflow>
<dataflow id="5559" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_8" fromId="4988" toId="252">
</dataflow>
<dataflow id="5560" from="StgValue_5499" to="period_samples_8_timestamp_V_addr_8" fromId="5499" toId="252">
</dataflow>
<dataflow id="5561" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_8" fromId="55" toId="253">
</dataflow>
<dataflow id="5562" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_8" fromId="4988" toId="253">
</dataflow>
<dataflow id="5563" from="StgValue_5499" to="period_samples_9_timestamp_V_addr_8" fromId="5499" toId="253">
</dataflow>
<dataflow id="5564" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_8" fromId="56" toId="254">
</dataflow>
<dataflow id="5565" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_8" fromId="4988" toId="254">
</dataflow>
<dataflow id="5566" from="StgValue_5499" to="period_samples_10_timestamp_V_addr_8" fromId="5499" toId="254">
</dataflow>
<dataflow id="5567" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_8" fromId="57" toId="255">
</dataflow>
<dataflow id="5568" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_8" fromId="4988" toId="255">
</dataflow>
<dataflow id="5569" from="StgValue_5499" to="period_samples_11_timestamp_V_addr_8" fromId="5499" toId="255">
</dataflow>
<dataflow id="5570" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_9" fromId="34" toId="256">
</dataflow>
<dataflow id="5571" from="StgValue_4988" to="period_samples_0_sample_V_addr_9" fromId="4988" toId="256">
</dataflow>
<dataflow id="5573" from="StgValue_5572" to="period_samples_0_sample_V_addr_9" fromId="5572" toId="256">
</dataflow>
<dataflow id="5574" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_9" fromId="35" toId="257">
</dataflow>
<dataflow id="5575" from="StgValue_4988" to="period_samples_1_sample_V_addr_9" fromId="4988" toId="257">
</dataflow>
<dataflow id="5576" from="StgValue_5572" to="period_samples_1_sample_V_addr_9" fromId="5572" toId="257">
</dataflow>
<dataflow id="5577" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_9" fromId="36" toId="258">
</dataflow>
<dataflow id="5578" from="StgValue_4988" to="period_samples_2_sample_V_addr_9" fromId="4988" toId="258">
</dataflow>
<dataflow id="5579" from="StgValue_5572" to="period_samples_2_sample_V_addr_9" fromId="5572" toId="258">
</dataflow>
<dataflow id="5580" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_9" fromId="37" toId="259">
</dataflow>
<dataflow id="5581" from="StgValue_4988" to="period_samples_3_sample_V_addr_9" fromId="4988" toId="259">
</dataflow>
<dataflow id="5582" from="StgValue_5572" to="period_samples_3_sample_V_addr_9" fromId="5572" toId="259">
</dataflow>
<dataflow id="5583" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_9" fromId="38" toId="260">
</dataflow>
<dataflow id="5584" from="StgValue_4988" to="period_samples_4_sample_V_addr_9" fromId="4988" toId="260">
</dataflow>
<dataflow id="5585" from="StgValue_5572" to="period_samples_4_sample_V_addr_9" fromId="5572" toId="260">
</dataflow>
<dataflow id="5586" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_9" fromId="39" toId="261">
</dataflow>
<dataflow id="5587" from="StgValue_4988" to="period_samples_5_sample_V_addr_9" fromId="4988" toId="261">
</dataflow>
<dataflow id="5588" from="StgValue_5572" to="period_samples_5_sample_V_addr_9" fromId="5572" toId="261">
</dataflow>
<dataflow id="5589" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_9" fromId="40" toId="262">
</dataflow>
<dataflow id="5590" from="StgValue_4988" to="period_samples_6_sample_V_addr_9" fromId="4988" toId="262">
</dataflow>
<dataflow id="5591" from="StgValue_5572" to="period_samples_6_sample_V_addr_9" fromId="5572" toId="262">
</dataflow>
<dataflow id="5592" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_9" fromId="41" toId="263">
</dataflow>
<dataflow id="5593" from="StgValue_4988" to="period_samples_7_sample_V_addr_9" fromId="4988" toId="263">
</dataflow>
<dataflow id="5594" from="StgValue_5572" to="period_samples_7_sample_V_addr_9" fromId="5572" toId="263">
</dataflow>
<dataflow id="5595" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_9" fromId="42" toId="264">
</dataflow>
<dataflow id="5596" from="StgValue_4988" to="period_samples_8_sample_V_addr_9" fromId="4988" toId="264">
</dataflow>
<dataflow id="5597" from="StgValue_5572" to="period_samples_8_sample_V_addr_9" fromId="5572" toId="264">
</dataflow>
<dataflow id="5598" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_9" fromId="43" toId="265">
</dataflow>
<dataflow id="5599" from="StgValue_4988" to="period_samples_9_sample_V_addr_9" fromId="4988" toId="265">
</dataflow>
<dataflow id="5600" from="StgValue_5572" to="period_samples_9_sample_V_addr_9" fromId="5572" toId="265">
</dataflow>
<dataflow id="5601" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_9" fromId="44" toId="266">
</dataflow>
<dataflow id="5602" from="StgValue_4988" to="period_samples_10_sample_V_addr_9" fromId="4988" toId="266">
</dataflow>
<dataflow id="5603" from="StgValue_5572" to="period_samples_10_sample_V_addr_9" fromId="5572" toId="266">
</dataflow>
<dataflow id="5604" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_9" fromId="45" toId="267">
</dataflow>
<dataflow id="5605" from="StgValue_4988" to="period_samples_11_sample_V_addr_9" fromId="4988" toId="267">
</dataflow>
<dataflow id="5606" from="StgValue_5572" to="period_samples_11_sample_V_addr_9" fromId="5572" toId="267">
</dataflow>
<dataflow id="5607" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_9" fromId="46" toId="268">
</dataflow>
<dataflow id="5608" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_9" fromId="4988" toId="268">
</dataflow>
<dataflow id="5609" from="StgValue_5572" to="period_samples_0_timestamp_V_addr_9" fromId="5572" toId="268">
</dataflow>
<dataflow id="5610" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_9" fromId="47" toId="269">
</dataflow>
<dataflow id="5611" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_9" fromId="4988" toId="269">
</dataflow>
<dataflow id="5612" from="StgValue_5572" to="period_samples_1_timestamp_V_addr_9" fromId="5572" toId="269">
</dataflow>
<dataflow id="5613" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_9" fromId="48" toId="270">
</dataflow>
<dataflow id="5614" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_9" fromId="4988" toId="270">
</dataflow>
<dataflow id="5615" from="StgValue_5572" to="period_samples_2_timestamp_V_addr_9" fromId="5572" toId="270">
</dataflow>
<dataflow id="5616" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_9" fromId="49" toId="271">
</dataflow>
<dataflow id="5617" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_9" fromId="4988" toId="271">
</dataflow>
<dataflow id="5618" from="StgValue_5572" to="period_samples_3_timestamp_V_addr_9" fromId="5572" toId="271">
</dataflow>
<dataflow id="5619" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_9" fromId="50" toId="272">
</dataflow>
<dataflow id="5620" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_9" fromId="4988" toId="272">
</dataflow>
<dataflow id="5621" from="StgValue_5572" to="period_samples_4_timestamp_V_addr_9" fromId="5572" toId="272">
</dataflow>
<dataflow id="5622" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_9" fromId="51" toId="273">
</dataflow>
<dataflow id="5623" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_9" fromId="4988" toId="273">
</dataflow>
<dataflow id="5624" from="StgValue_5572" to="period_samples_5_timestamp_V_addr_9" fromId="5572" toId="273">
</dataflow>
<dataflow id="5625" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_9" fromId="52" toId="274">
</dataflow>
<dataflow id="5626" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_9" fromId="4988" toId="274">
</dataflow>
<dataflow id="5627" from="StgValue_5572" to="period_samples_6_timestamp_V_addr_9" fromId="5572" toId="274">
</dataflow>
<dataflow id="5628" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_9" fromId="53" toId="275">
</dataflow>
<dataflow id="5629" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_9" fromId="4988" toId="275">
</dataflow>
<dataflow id="5630" from="StgValue_5572" to="period_samples_7_timestamp_V_addr_9" fromId="5572" toId="275">
</dataflow>
<dataflow id="5631" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_9" fromId="54" toId="276">
</dataflow>
<dataflow id="5632" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_9" fromId="4988" toId="276">
</dataflow>
<dataflow id="5633" from="StgValue_5572" to="period_samples_8_timestamp_V_addr_9" fromId="5572" toId="276">
</dataflow>
<dataflow id="5634" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_9" fromId="55" toId="277">
</dataflow>
<dataflow id="5635" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_9" fromId="4988" toId="277">
</dataflow>
<dataflow id="5636" from="StgValue_5572" to="period_samples_9_timestamp_V_addr_9" fromId="5572" toId="277">
</dataflow>
<dataflow id="5637" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_9" fromId="56" toId="278">
</dataflow>
<dataflow id="5638" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_9" fromId="4988" toId="278">
</dataflow>
<dataflow id="5639" from="StgValue_5572" to="period_samples_10_timestamp_V_addr_9" fromId="5572" toId="278">
</dataflow>
<dataflow id="5640" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_9" fromId="57" toId="279">
</dataflow>
<dataflow id="5641" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_9" fromId="4988" toId="279">
</dataflow>
<dataflow id="5642" from="StgValue_5572" to="period_samples_11_timestamp_V_addr_9" fromId="5572" toId="279">
</dataflow>
<dataflow id="5643" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_10" fromId="34" toId="280">
</dataflow>
<dataflow id="5644" from="StgValue_4988" to="period_samples_0_sample_V_addr_10" fromId="4988" toId="280">
</dataflow>
<dataflow id="5646" from="StgValue_5645" to="period_samples_0_sample_V_addr_10" fromId="5645" toId="280">
</dataflow>
<dataflow id="5647" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_10" fromId="35" toId="281">
</dataflow>
<dataflow id="5648" from="StgValue_4988" to="period_samples_1_sample_V_addr_10" fromId="4988" toId="281">
</dataflow>
<dataflow id="5649" from="StgValue_5645" to="period_samples_1_sample_V_addr_10" fromId="5645" toId="281">
</dataflow>
<dataflow id="5650" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_10" fromId="36" toId="282">
</dataflow>
<dataflow id="5651" from="StgValue_4988" to="period_samples_2_sample_V_addr_10" fromId="4988" toId="282">
</dataflow>
<dataflow id="5652" from="StgValue_5645" to="period_samples_2_sample_V_addr_10" fromId="5645" toId="282">
</dataflow>
<dataflow id="5653" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_10" fromId="37" toId="283">
</dataflow>
<dataflow id="5654" from="StgValue_4988" to="period_samples_3_sample_V_addr_10" fromId="4988" toId="283">
</dataflow>
<dataflow id="5655" from="StgValue_5645" to="period_samples_3_sample_V_addr_10" fromId="5645" toId="283">
</dataflow>
<dataflow id="5656" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_10" fromId="38" toId="284">
</dataflow>
<dataflow id="5657" from="StgValue_4988" to="period_samples_4_sample_V_addr_10" fromId="4988" toId="284">
</dataflow>
<dataflow id="5658" from="StgValue_5645" to="period_samples_4_sample_V_addr_10" fromId="5645" toId="284">
</dataflow>
<dataflow id="5659" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_10" fromId="39" toId="285">
</dataflow>
<dataflow id="5660" from="StgValue_4988" to="period_samples_5_sample_V_addr_10" fromId="4988" toId="285">
</dataflow>
<dataflow id="5661" from="StgValue_5645" to="period_samples_5_sample_V_addr_10" fromId="5645" toId="285">
</dataflow>
<dataflow id="5662" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_10" fromId="40" toId="286">
</dataflow>
<dataflow id="5663" from="StgValue_4988" to="period_samples_6_sample_V_addr_10" fromId="4988" toId="286">
</dataflow>
<dataflow id="5664" from="StgValue_5645" to="period_samples_6_sample_V_addr_10" fromId="5645" toId="286">
</dataflow>
<dataflow id="5665" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_10" fromId="41" toId="287">
</dataflow>
<dataflow id="5666" from="StgValue_4988" to="period_samples_7_sample_V_addr_10" fromId="4988" toId="287">
</dataflow>
<dataflow id="5667" from="StgValue_5645" to="period_samples_7_sample_V_addr_10" fromId="5645" toId="287">
</dataflow>
<dataflow id="5668" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_10" fromId="42" toId="288">
</dataflow>
<dataflow id="5669" from="StgValue_4988" to="period_samples_8_sample_V_addr_10" fromId="4988" toId="288">
</dataflow>
<dataflow id="5670" from="StgValue_5645" to="period_samples_8_sample_V_addr_10" fromId="5645" toId="288">
</dataflow>
<dataflow id="5671" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_10" fromId="43" toId="289">
</dataflow>
<dataflow id="5672" from="StgValue_4988" to="period_samples_9_sample_V_addr_10" fromId="4988" toId="289">
</dataflow>
<dataflow id="5673" from="StgValue_5645" to="period_samples_9_sample_V_addr_10" fromId="5645" toId="289">
</dataflow>
<dataflow id="5674" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_10" fromId="44" toId="290">
</dataflow>
<dataflow id="5675" from="StgValue_4988" to="period_samples_10_sample_V_addr_10" fromId="4988" toId="290">
</dataflow>
<dataflow id="5676" from="StgValue_5645" to="period_samples_10_sample_V_addr_10" fromId="5645" toId="290">
</dataflow>
<dataflow id="5677" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_10" fromId="45" toId="291">
</dataflow>
<dataflow id="5678" from="StgValue_4988" to="period_samples_11_sample_V_addr_10" fromId="4988" toId="291">
</dataflow>
<dataflow id="5679" from="StgValue_5645" to="period_samples_11_sample_V_addr_10" fromId="5645" toId="291">
</dataflow>
<dataflow id="5680" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_10" fromId="46" toId="292">
</dataflow>
<dataflow id="5681" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_10" fromId="4988" toId="292">
</dataflow>
<dataflow id="5682" from="StgValue_5645" to="period_samples_0_timestamp_V_addr_10" fromId="5645" toId="292">
</dataflow>
<dataflow id="5683" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_10" fromId="47" toId="293">
</dataflow>
<dataflow id="5684" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_10" fromId="4988" toId="293">
</dataflow>
<dataflow id="5685" from="StgValue_5645" to="period_samples_1_timestamp_V_addr_10" fromId="5645" toId="293">
</dataflow>
<dataflow id="5686" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_10" fromId="48" toId="294">
</dataflow>
<dataflow id="5687" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_10" fromId="4988" toId="294">
</dataflow>
<dataflow id="5688" from="StgValue_5645" to="period_samples_2_timestamp_V_addr_10" fromId="5645" toId="294">
</dataflow>
<dataflow id="5689" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_10" fromId="49" toId="295">
</dataflow>
<dataflow id="5690" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_10" fromId="4988" toId="295">
</dataflow>
<dataflow id="5691" from="StgValue_5645" to="period_samples_3_timestamp_V_addr_10" fromId="5645" toId="295">
</dataflow>
<dataflow id="5692" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_10" fromId="50" toId="296">
</dataflow>
<dataflow id="5693" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_10" fromId="4988" toId="296">
</dataflow>
<dataflow id="5694" from="StgValue_5645" to="period_samples_4_timestamp_V_addr_10" fromId="5645" toId="296">
</dataflow>
<dataflow id="5695" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_10" fromId="51" toId="297">
</dataflow>
<dataflow id="5696" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_10" fromId="4988" toId="297">
</dataflow>
<dataflow id="5697" from="StgValue_5645" to="period_samples_5_timestamp_V_addr_10" fromId="5645" toId="297">
</dataflow>
<dataflow id="5698" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_10" fromId="52" toId="298">
</dataflow>
<dataflow id="5699" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_10" fromId="4988" toId="298">
</dataflow>
<dataflow id="5700" from="StgValue_5645" to="period_samples_6_timestamp_V_addr_10" fromId="5645" toId="298">
</dataflow>
<dataflow id="5701" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_10" fromId="53" toId="299">
</dataflow>
<dataflow id="5702" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_10" fromId="4988" toId="299">
</dataflow>
<dataflow id="5703" from="StgValue_5645" to="period_samples_7_timestamp_V_addr_10" fromId="5645" toId="299">
</dataflow>
<dataflow id="5704" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_10" fromId="54" toId="300">
</dataflow>
<dataflow id="5705" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_10" fromId="4988" toId="300">
</dataflow>
<dataflow id="5706" from="StgValue_5645" to="period_samples_8_timestamp_V_addr_10" fromId="5645" toId="300">
</dataflow>
<dataflow id="5707" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_10" fromId="55" toId="301">
</dataflow>
<dataflow id="5708" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_10" fromId="4988" toId="301">
</dataflow>
<dataflow id="5709" from="StgValue_5645" to="period_samples_9_timestamp_V_addr_10" fromId="5645" toId="301">
</dataflow>
<dataflow id="5710" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_10" fromId="56" toId="302">
</dataflow>
<dataflow id="5711" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_10" fromId="4988" toId="302">
</dataflow>
<dataflow id="5712" from="StgValue_5645" to="period_samples_10_timestamp_V_addr_10" fromId="5645" toId="302">
</dataflow>
<dataflow id="5713" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_10" fromId="57" toId="303">
</dataflow>
<dataflow id="5714" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_10" fromId="4988" toId="303">
</dataflow>
<dataflow id="5715" from="StgValue_5645" to="period_samples_11_timestamp_V_addr_10" fromId="5645" toId="303">
</dataflow>
<dataflow id="5716" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_11" fromId="34" toId="304">
</dataflow>
<dataflow id="5717" from="StgValue_4988" to="period_samples_0_sample_V_addr_11" fromId="4988" toId="304">
</dataflow>
<dataflow id="5719" from="StgValue_5718" to="period_samples_0_sample_V_addr_11" fromId="5718" toId="304">
</dataflow>
<dataflow id="5720" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_11" fromId="35" toId="305">
</dataflow>
<dataflow id="5721" from="StgValue_4988" to="period_samples_1_sample_V_addr_11" fromId="4988" toId="305">
</dataflow>
<dataflow id="5722" from="StgValue_5718" to="period_samples_1_sample_V_addr_11" fromId="5718" toId="305">
</dataflow>
<dataflow id="5723" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_11" fromId="36" toId="306">
</dataflow>
<dataflow id="5724" from="StgValue_4988" to="period_samples_2_sample_V_addr_11" fromId="4988" toId="306">
</dataflow>
<dataflow id="5725" from="StgValue_5718" to="period_samples_2_sample_V_addr_11" fromId="5718" toId="306">
</dataflow>
<dataflow id="5726" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_11" fromId="37" toId="307">
</dataflow>
<dataflow id="5727" from="StgValue_4988" to="period_samples_3_sample_V_addr_11" fromId="4988" toId="307">
</dataflow>
<dataflow id="5728" from="StgValue_5718" to="period_samples_3_sample_V_addr_11" fromId="5718" toId="307">
</dataflow>
<dataflow id="5729" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_11" fromId="38" toId="308">
</dataflow>
<dataflow id="5730" from="StgValue_4988" to="period_samples_4_sample_V_addr_11" fromId="4988" toId="308">
</dataflow>
<dataflow id="5731" from="StgValue_5718" to="period_samples_4_sample_V_addr_11" fromId="5718" toId="308">
</dataflow>
<dataflow id="5732" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_11" fromId="39" toId="309">
</dataflow>
<dataflow id="5733" from="StgValue_4988" to="period_samples_5_sample_V_addr_11" fromId="4988" toId="309">
</dataflow>
<dataflow id="5734" from="StgValue_5718" to="period_samples_5_sample_V_addr_11" fromId="5718" toId="309">
</dataflow>
<dataflow id="5735" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_11" fromId="40" toId="310">
</dataflow>
<dataflow id="5736" from="StgValue_4988" to="period_samples_6_sample_V_addr_11" fromId="4988" toId="310">
</dataflow>
<dataflow id="5737" from="StgValue_5718" to="period_samples_6_sample_V_addr_11" fromId="5718" toId="310">
</dataflow>
<dataflow id="5738" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_11" fromId="41" toId="311">
</dataflow>
<dataflow id="5739" from="StgValue_4988" to="period_samples_7_sample_V_addr_11" fromId="4988" toId="311">
</dataflow>
<dataflow id="5740" from="StgValue_5718" to="period_samples_7_sample_V_addr_11" fromId="5718" toId="311">
</dataflow>
<dataflow id="5741" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_11" fromId="42" toId="312">
</dataflow>
<dataflow id="5742" from="StgValue_4988" to="period_samples_8_sample_V_addr_11" fromId="4988" toId="312">
</dataflow>
<dataflow id="5743" from="StgValue_5718" to="period_samples_8_sample_V_addr_11" fromId="5718" toId="312">
</dataflow>
<dataflow id="5744" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_11" fromId="43" toId="313">
</dataflow>
<dataflow id="5745" from="StgValue_4988" to="period_samples_9_sample_V_addr_11" fromId="4988" toId="313">
</dataflow>
<dataflow id="5746" from="StgValue_5718" to="period_samples_9_sample_V_addr_11" fromId="5718" toId="313">
</dataflow>
<dataflow id="5747" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_11" fromId="44" toId="314">
</dataflow>
<dataflow id="5748" from="StgValue_4988" to="period_samples_10_sample_V_addr_11" fromId="4988" toId="314">
</dataflow>
<dataflow id="5749" from="StgValue_5718" to="period_samples_10_sample_V_addr_11" fromId="5718" toId="314">
</dataflow>
<dataflow id="5750" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_11" fromId="45" toId="315">
</dataflow>
<dataflow id="5751" from="StgValue_4988" to="period_samples_11_sample_V_addr_11" fromId="4988" toId="315">
</dataflow>
<dataflow id="5752" from="StgValue_5718" to="period_samples_11_sample_V_addr_11" fromId="5718" toId="315">
</dataflow>
<dataflow id="5753" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_11" fromId="46" toId="316">
</dataflow>
<dataflow id="5754" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_11" fromId="4988" toId="316">
</dataflow>
<dataflow id="5755" from="StgValue_5718" to="period_samples_0_timestamp_V_addr_11" fromId="5718" toId="316">
</dataflow>
<dataflow id="5756" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_11" fromId="47" toId="317">
</dataflow>
<dataflow id="5757" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_11" fromId="4988" toId="317">
</dataflow>
<dataflow id="5758" from="StgValue_5718" to="period_samples_1_timestamp_V_addr_11" fromId="5718" toId="317">
</dataflow>
<dataflow id="5759" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_11" fromId="48" toId="318">
</dataflow>
<dataflow id="5760" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_11" fromId="4988" toId="318">
</dataflow>
<dataflow id="5761" from="StgValue_5718" to="period_samples_2_timestamp_V_addr_11" fromId="5718" toId="318">
</dataflow>
<dataflow id="5762" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_11" fromId="49" toId="319">
</dataflow>
<dataflow id="5763" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_11" fromId="4988" toId="319">
</dataflow>
<dataflow id="5764" from="StgValue_5718" to="period_samples_3_timestamp_V_addr_11" fromId="5718" toId="319">
</dataflow>
<dataflow id="5765" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_11" fromId="50" toId="320">
</dataflow>
<dataflow id="5766" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_11" fromId="4988" toId="320">
</dataflow>
<dataflow id="5767" from="StgValue_5718" to="period_samples_4_timestamp_V_addr_11" fromId="5718" toId="320">
</dataflow>
<dataflow id="5768" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_11" fromId="51" toId="321">
</dataflow>
<dataflow id="5769" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_11" fromId="4988" toId="321">
</dataflow>
<dataflow id="5770" from="StgValue_5718" to="period_samples_5_timestamp_V_addr_11" fromId="5718" toId="321">
</dataflow>
<dataflow id="5771" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_11" fromId="52" toId="322">
</dataflow>
<dataflow id="5772" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_11" fromId="4988" toId="322">
</dataflow>
<dataflow id="5773" from="StgValue_5718" to="period_samples_6_timestamp_V_addr_11" fromId="5718" toId="322">
</dataflow>
<dataflow id="5774" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_11" fromId="53" toId="323">
</dataflow>
<dataflow id="5775" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_11" fromId="4988" toId="323">
</dataflow>
<dataflow id="5776" from="StgValue_5718" to="period_samples_7_timestamp_V_addr_11" fromId="5718" toId="323">
</dataflow>
<dataflow id="5777" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_11" fromId="54" toId="324">
</dataflow>
<dataflow id="5778" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_11" fromId="4988" toId="324">
</dataflow>
<dataflow id="5779" from="StgValue_5718" to="period_samples_8_timestamp_V_addr_11" fromId="5718" toId="324">
</dataflow>
<dataflow id="5780" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_11" fromId="55" toId="325">
</dataflow>
<dataflow id="5781" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_11" fromId="4988" toId="325">
</dataflow>
<dataflow id="5782" from="StgValue_5718" to="period_samples_9_timestamp_V_addr_11" fromId="5718" toId="325">
</dataflow>
<dataflow id="5783" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_11" fromId="56" toId="326">
</dataflow>
<dataflow id="5784" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_11" fromId="4988" toId="326">
</dataflow>
<dataflow id="5785" from="StgValue_5718" to="period_samples_10_timestamp_V_addr_11" fromId="5718" toId="326">
</dataflow>
<dataflow id="5786" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_11" fromId="57" toId="327">
</dataflow>
<dataflow id="5787" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_11" fromId="4988" toId="327">
</dataflow>
<dataflow id="5788" from="StgValue_5718" to="period_samples_11_timestamp_V_addr_11" fromId="5718" toId="327">
</dataflow>
<dataflow id="5789" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_12" fromId="34" toId="328">
</dataflow>
<dataflow id="5790" from="StgValue_4988" to="period_samples_0_sample_V_addr_12" fromId="4988" toId="328">
</dataflow>
<dataflow id="5792" from="StgValue_5791" to="period_samples_0_sample_V_addr_12" fromId="5791" toId="328">
</dataflow>
<dataflow id="5793" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_12" fromId="35" toId="329">
</dataflow>
<dataflow id="5794" from="StgValue_4988" to="period_samples_1_sample_V_addr_12" fromId="4988" toId="329">
</dataflow>
<dataflow id="5795" from="StgValue_5791" to="period_samples_1_sample_V_addr_12" fromId="5791" toId="329">
</dataflow>
<dataflow id="5796" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_12" fromId="36" toId="330">
</dataflow>
<dataflow id="5797" from="StgValue_4988" to="period_samples_2_sample_V_addr_12" fromId="4988" toId="330">
</dataflow>
<dataflow id="5798" from="StgValue_5791" to="period_samples_2_sample_V_addr_12" fromId="5791" toId="330">
</dataflow>
<dataflow id="5799" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_12" fromId="37" toId="331">
</dataflow>
<dataflow id="5800" from="StgValue_4988" to="period_samples_3_sample_V_addr_12" fromId="4988" toId="331">
</dataflow>
<dataflow id="5801" from="StgValue_5791" to="period_samples_3_sample_V_addr_12" fromId="5791" toId="331">
</dataflow>
<dataflow id="5802" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_12" fromId="38" toId="332">
</dataflow>
<dataflow id="5803" from="StgValue_4988" to="period_samples_4_sample_V_addr_12" fromId="4988" toId="332">
</dataflow>
<dataflow id="5804" from="StgValue_5791" to="period_samples_4_sample_V_addr_12" fromId="5791" toId="332">
</dataflow>
<dataflow id="5805" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_12" fromId="39" toId="333">
</dataflow>
<dataflow id="5806" from="StgValue_4988" to="period_samples_5_sample_V_addr_12" fromId="4988" toId="333">
</dataflow>
<dataflow id="5807" from="StgValue_5791" to="period_samples_5_sample_V_addr_12" fromId="5791" toId="333">
</dataflow>
<dataflow id="5808" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_12" fromId="40" toId="334">
</dataflow>
<dataflow id="5809" from="StgValue_4988" to="period_samples_6_sample_V_addr_12" fromId="4988" toId="334">
</dataflow>
<dataflow id="5810" from="StgValue_5791" to="period_samples_6_sample_V_addr_12" fromId="5791" toId="334">
</dataflow>
<dataflow id="5811" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_12" fromId="41" toId="335">
</dataflow>
<dataflow id="5812" from="StgValue_4988" to="period_samples_7_sample_V_addr_12" fromId="4988" toId="335">
</dataflow>
<dataflow id="5813" from="StgValue_5791" to="period_samples_7_sample_V_addr_12" fromId="5791" toId="335">
</dataflow>
<dataflow id="5814" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_12" fromId="42" toId="336">
</dataflow>
<dataflow id="5815" from="StgValue_4988" to="period_samples_8_sample_V_addr_12" fromId="4988" toId="336">
</dataflow>
<dataflow id="5816" from="StgValue_5791" to="period_samples_8_sample_V_addr_12" fromId="5791" toId="336">
</dataflow>
<dataflow id="5817" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_12" fromId="43" toId="337">
</dataflow>
<dataflow id="5818" from="StgValue_4988" to="period_samples_9_sample_V_addr_12" fromId="4988" toId="337">
</dataflow>
<dataflow id="5819" from="StgValue_5791" to="period_samples_9_sample_V_addr_12" fromId="5791" toId="337">
</dataflow>
<dataflow id="5820" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_12" fromId="44" toId="338">
</dataflow>
<dataflow id="5821" from="StgValue_4988" to="period_samples_10_sample_V_addr_12" fromId="4988" toId="338">
</dataflow>
<dataflow id="5822" from="StgValue_5791" to="period_samples_10_sample_V_addr_12" fromId="5791" toId="338">
</dataflow>
<dataflow id="5823" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_12" fromId="45" toId="339">
</dataflow>
<dataflow id="5824" from="StgValue_4988" to="period_samples_11_sample_V_addr_12" fromId="4988" toId="339">
</dataflow>
<dataflow id="5825" from="StgValue_5791" to="period_samples_11_sample_V_addr_12" fromId="5791" toId="339">
</dataflow>
<dataflow id="5826" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_12" fromId="46" toId="340">
</dataflow>
<dataflow id="5827" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_12" fromId="4988" toId="340">
</dataflow>
<dataflow id="5828" from="StgValue_5791" to="period_samples_0_timestamp_V_addr_12" fromId="5791" toId="340">
</dataflow>
<dataflow id="5829" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_12" fromId="47" toId="341">
</dataflow>
<dataflow id="5830" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_12" fromId="4988" toId="341">
</dataflow>
<dataflow id="5831" from="StgValue_5791" to="period_samples_1_timestamp_V_addr_12" fromId="5791" toId="341">
</dataflow>
<dataflow id="5832" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_12" fromId="48" toId="342">
</dataflow>
<dataflow id="5833" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_12" fromId="4988" toId="342">
</dataflow>
<dataflow id="5834" from="StgValue_5791" to="period_samples_2_timestamp_V_addr_12" fromId="5791" toId="342">
</dataflow>
<dataflow id="5835" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_12" fromId="49" toId="343">
</dataflow>
<dataflow id="5836" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_12" fromId="4988" toId="343">
</dataflow>
<dataflow id="5837" from="StgValue_5791" to="period_samples_3_timestamp_V_addr_12" fromId="5791" toId="343">
</dataflow>
<dataflow id="5838" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_12" fromId="50" toId="344">
</dataflow>
<dataflow id="5839" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_12" fromId="4988" toId="344">
</dataflow>
<dataflow id="5840" from="StgValue_5791" to="period_samples_4_timestamp_V_addr_12" fromId="5791" toId="344">
</dataflow>
<dataflow id="5841" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_12" fromId="51" toId="345">
</dataflow>
<dataflow id="5842" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_12" fromId="4988" toId="345">
</dataflow>
<dataflow id="5843" from="StgValue_5791" to="period_samples_5_timestamp_V_addr_12" fromId="5791" toId="345">
</dataflow>
<dataflow id="5844" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_12" fromId="52" toId="346">
</dataflow>
<dataflow id="5845" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_12" fromId="4988" toId="346">
</dataflow>
<dataflow id="5846" from="StgValue_5791" to="period_samples_6_timestamp_V_addr_12" fromId="5791" toId="346">
</dataflow>
<dataflow id="5847" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_12" fromId="53" toId="347">
</dataflow>
<dataflow id="5848" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_12" fromId="4988" toId="347">
</dataflow>
<dataflow id="5849" from="StgValue_5791" to="period_samples_7_timestamp_V_addr_12" fromId="5791" toId="347">
</dataflow>
<dataflow id="5850" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_12" fromId="54" toId="348">
</dataflow>
<dataflow id="5851" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_12" fromId="4988" toId="348">
</dataflow>
<dataflow id="5852" from="StgValue_5791" to="period_samples_8_timestamp_V_addr_12" fromId="5791" toId="348">
</dataflow>
<dataflow id="5853" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_12" fromId="55" toId="349">
</dataflow>
<dataflow id="5854" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_12" fromId="4988" toId="349">
</dataflow>
<dataflow id="5855" from="StgValue_5791" to="period_samples_9_timestamp_V_addr_12" fromId="5791" toId="349">
</dataflow>
<dataflow id="5856" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_12" fromId="56" toId="350">
</dataflow>
<dataflow id="5857" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_12" fromId="4988" toId="350">
</dataflow>
<dataflow id="5858" from="StgValue_5791" to="period_samples_10_timestamp_V_addr_12" fromId="5791" toId="350">
</dataflow>
<dataflow id="5859" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_12" fromId="57" toId="351">
</dataflow>
<dataflow id="5860" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_12" fromId="4988" toId="351">
</dataflow>
<dataflow id="5861" from="StgValue_5791" to="period_samples_11_timestamp_V_addr_12" fromId="5791" toId="351">
</dataflow>
<dataflow id="5862" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_13" fromId="34" toId="352">
</dataflow>
<dataflow id="5863" from="StgValue_4988" to="period_samples_0_sample_V_addr_13" fromId="4988" toId="352">
</dataflow>
<dataflow id="5865" from="StgValue_5864" to="period_samples_0_sample_V_addr_13" fromId="5864" toId="352">
</dataflow>
<dataflow id="5866" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_13" fromId="35" toId="353">
</dataflow>
<dataflow id="5867" from="StgValue_4988" to="period_samples_1_sample_V_addr_13" fromId="4988" toId="353">
</dataflow>
<dataflow id="5868" from="StgValue_5864" to="period_samples_1_sample_V_addr_13" fromId="5864" toId="353">
</dataflow>
<dataflow id="5869" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_13" fromId="36" toId="354">
</dataflow>
<dataflow id="5870" from="StgValue_4988" to="period_samples_2_sample_V_addr_13" fromId="4988" toId="354">
</dataflow>
<dataflow id="5871" from="StgValue_5864" to="period_samples_2_sample_V_addr_13" fromId="5864" toId="354">
</dataflow>
<dataflow id="5872" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_13" fromId="37" toId="355">
</dataflow>
<dataflow id="5873" from="StgValue_4988" to="period_samples_3_sample_V_addr_13" fromId="4988" toId="355">
</dataflow>
<dataflow id="5874" from="StgValue_5864" to="period_samples_3_sample_V_addr_13" fromId="5864" toId="355">
</dataflow>
<dataflow id="5875" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_13" fromId="38" toId="356">
</dataflow>
<dataflow id="5876" from="StgValue_4988" to="period_samples_4_sample_V_addr_13" fromId="4988" toId="356">
</dataflow>
<dataflow id="5877" from="StgValue_5864" to="period_samples_4_sample_V_addr_13" fromId="5864" toId="356">
</dataflow>
<dataflow id="5878" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_13" fromId="39" toId="357">
</dataflow>
<dataflow id="5879" from="StgValue_4988" to="period_samples_5_sample_V_addr_13" fromId="4988" toId="357">
</dataflow>
<dataflow id="5880" from="StgValue_5864" to="period_samples_5_sample_V_addr_13" fromId="5864" toId="357">
</dataflow>
<dataflow id="5881" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_13" fromId="40" toId="358">
</dataflow>
<dataflow id="5882" from="StgValue_4988" to="period_samples_6_sample_V_addr_13" fromId="4988" toId="358">
</dataflow>
<dataflow id="5883" from="StgValue_5864" to="period_samples_6_sample_V_addr_13" fromId="5864" toId="358">
</dataflow>
<dataflow id="5884" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_13" fromId="41" toId="359">
</dataflow>
<dataflow id="5885" from="StgValue_4988" to="period_samples_7_sample_V_addr_13" fromId="4988" toId="359">
</dataflow>
<dataflow id="5886" from="StgValue_5864" to="period_samples_7_sample_V_addr_13" fromId="5864" toId="359">
</dataflow>
<dataflow id="5887" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_13" fromId="42" toId="360">
</dataflow>
<dataflow id="5888" from="StgValue_4988" to="period_samples_8_sample_V_addr_13" fromId="4988" toId="360">
</dataflow>
<dataflow id="5889" from="StgValue_5864" to="period_samples_8_sample_V_addr_13" fromId="5864" toId="360">
</dataflow>
<dataflow id="5890" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_13" fromId="43" toId="361">
</dataflow>
<dataflow id="5891" from="StgValue_4988" to="period_samples_9_sample_V_addr_13" fromId="4988" toId="361">
</dataflow>
<dataflow id="5892" from="StgValue_5864" to="period_samples_9_sample_V_addr_13" fromId="5864" toId="361">
</dataflow>
<dataflow id="5893" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_13" fromId="44" toId="362">
</dataflow>
<dataflow id="5894" from="StgValue_4988" to="period_samples_10_sample_V_addr_13" fromId="4988" toId="362">
</dataflow>
<dataflow id="5895" from="StgValue_5864" to="period_samples_10_sample_V_addr_13" fromId="5864" toId="362">
</dataflow>
<dataflow id="5896" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_13" fromId="45" toId="363">
</dataflow>
<dataflow id="5897" from="StgValue_4988" to="period_samples_11_sample_V_addr_13" fromId="4988" toId="363">
</dataflow>
<dataflow id="5898" from="StgValue_5864" to="period_samples_11_sample_V_addr_13" fromId="5864" toId="363">
</dataflow>
<dataflow id="5899" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_13" fromId="46" toId="364">
</dataflow>
<dataflow id="5900" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_13" fromId="4988" toId="364">
</dataflow>
<dataflow id="5901" from="StgValue_5864" to="period_samples_0_timestamp_V_addr_13" fromId="5864" toId="364">
</dataflow>
<dataflow id="5902" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_13" fromId="47" toId="365">
</dataflow>
<dataflow id="5903" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_13" fromId="4988" toId="365">
</dataflow>
<dataflow id="5904" from="StgValue_5864" to="period_samples_1_timestamp_V_addr_13" fromId="5864" toId="365">
</dataflow>
<dataflow id="5905" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_13" fromId="48" toId="366">
</dataflow>
<dataflow id="5906" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_13" fromId="4988" toId="366">
</dataflow>
<dataflow id="5907" from="StgValue_5864" to="period_samples_2_timestamp_V_addr_13" fromId="5864" toId="366">
</dataflow>
<dataflow id="5908" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_13" fromId="49" toId="367">
</dataflow>
<dataflow id="5909" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_13" fromId="4988" toId="367">
</dataflow>
<dataflow id="5910" from="StgValue_5864" to="period_samples_3_timestamp_V_addr_13" fromId="5864" toId="367">
</dataflow>
<dataflow id="5911" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_13" fromId="50" toId="368">
</dataflow>
<dataflow id="5912" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_13" fromId="4988" toId="368">
</dataflow>
<dataflow id="5913" from="StgValue_5864" to="period_samples_4_timestamp_V_addr_13" fromId="5864" toId="368">
</dataflow>
<dataflow id="5914" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_13" fromId="51" toId="369">
</dataflow>
<dataflow id="5915" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_13" fromId="4988" toId="369">
</dataflow>
<dataflow id="5916" from="StgValue_5864" to="period_samples_5_timestamp_V_addr_13" fromId="5864" toId="369">
</dataflow>
<dataflow id="5917" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_13" fromId="52" toId="370">
</dataflow>
<dataflow id="5918" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_13" fromId="4988" toId="370">
</dataflow>
<dataflow id="5919" from="StgValue_5864" to="period_samples_6_timestamp_V_addr_13" fromId="5864" toId="370">
</dataflow>
<dataflow id="5920" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_13" fromId="53" toId="371">
</dataflow>
<dataflow id="5921" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_13" fromId="4988" toId="371">
</dataflow>
<dataflow id="5922" from="StgValue_5864" to="period_samples_7_timestamp_V_addr_13" fromId="5864" toId="371">
</dataflow>
<dataflow id="5923" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_13" fromId="54" toId="372">
</dataflow>
<dataflow id="5924" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_13" fromId="4988" toId="372">
</dataflow>
<dataflow id="5925" from="StgValue_5864" to="period_samples_8_timestamp_V_addr_13" fromId="5864" toId="372">
</dataflow>
<dataflow id="5926" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_13" fromId="55" toId="373">
</dataflow>
<dataflow id="5927" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_13" fromId="4988" toId="373">
</dataflow>
<dataflow id="5928" from="StgValue_5864" to="period_samples_9_timestamp_V_addr_13" fromId="5864" toId="373">
</dataflow>
<dataflow id="5929" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_13" fromId="56" toId="374">
</dataflow>
<dataflow id="5930" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_13" fromId="4988" toId="374">
</dataflow>
<dataflow id="5931" from="StgValue_5864" to="period_samples_10_timestamp_V_addr_13" fromId="5864" toId="374">
</dataflow>
<dataflow id="5932" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_13" fromId="57" toId="375">
</dataflow>
<dataflow id="5933" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_13" fromId="4988" toId="375">
</dataflow>
<dataflow id="5934" from="StgValue_5864" to="period_samples_11_timestamp_V_addr_13" fromId="5864" toId="375">
</dataflow>
<dataflow id="5935" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_14" fromId="34" toId="376">
</dataflow>
<dataflow id="5936" from="StgValue_4988" to="period_samples_0_sample_V_addr_14" fromId="4988" toId="376">
</dataflow>
<dataflow id="5938" from="StgValue_5937" to="period_samples_0_sample_V_addr_14" fromId="5937" toId="376">
</dataflow>
<dataflow id="5939" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_14" fromId="35" toId="377">
</dataflow>
<dataflow id="5940" from="StgValue_4988" to="period_samples_1_sample_V_addr_14" fromId="4988" toId="377">
</dataflow>
<dataflow id="5941" from="StgValue_5937" to="period_samples_1_sample_V_addr_14" fromId="5937" toId="377">
</dataflow>
<dataflow id="5942" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_14" fromId="36" toId="378">
</dataflow>
<dataflow id="5943" from="StgValue_4988" to="period_samples_2_sample_V_addr_14" fromId="4988" toId="378">
</dataflow>
<dataflow id="5944" from="StgValue_5937" to="period_samples_2_sample_V_addr_14" fromId="5937" toId="378">
</dataflow>
<dataflow id="5945" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_14" fromId="37" toId="379">
</dataflow>
<dataflow id="5946" from="StgValue_4988" to="period_samples_3_sample_V_addr_14" fromId="4988" toId="379">
</dataflow>
<dataflow id="5947" from="StgValue_5937" to="period_samples_3_sample_V_addr_14" fromId="5937" toId="379">
</dataflow>
<dataflow id="5948" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_14" fromId="38" toId="380">
</dataflow>
<dataflow id="5949" from="StgValue_4988" to="period_samples_4_sample_V_addr_14" fromId="4988" toId="380">
</dataflow>
<dataflow id="5950" from="StgValue_5937" to="period_samples_4_sample_V_addr_14" fromId="5937" toId="380">
</dataflow>
<dataflow id="5951" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_14" fromId="39" toId="381">
</dataflow>
<dataflow id="5952" from="StgValue_4988" to="period_samples_5_sample_V_addr_14" fromId="4988" toId="381">
</dataflow>
<dataflow id="5953" from="StgValue_5937" to="period_samples_5_sample_V_addr_14" fromId="5937" toId="381">
</dataflow>
<dataflow id="5954" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_14" fromId="40" toId="382">
</dataflow>
<dataflow id="5955" from="StgValue_4988" to="period_samples_6_sample_V_addr_14" fromId="4988" toId="382">
</dataflow>
<dataflow id="5956" from="StgValue_5937" to="period_samples_6_sample_V_addr_14" fromId="5937" toId="382">
</dataflow>
<dataflow id="5957" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_14" fromId="41" toId="383">
</dataflow>
<dataflow id="5958" from="StgValue_4988" to="period_samples_7_sample_V_addr_14" fromId="4988" toId="383">
</dataflow>
<dataflow id="5959" from="StgValue_5937" to="period_samples_7_sample_V_addr_14" fromId="5937" toId="383">
</dataflow>
<dataflow id="5960" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_14" fromId="42" toId="384">
</dataflow>
<dataflow id="5961" from="StgValue_4988" to="period_samples_8_sample_V_addr_14" fromId="4988" toId="384">
</dataflow>
<dataflow id="5962" from="StgValue_5937" to="period_samples_8_sample_V_addr_14" fromId="5937" toId="384">
</dataflow>
<dataflow id="5963" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_14" fromId="43" toId="385">
</dataflow>
<dataflow id="5964" from="StgValue_4988" to="period_samples_9_sample_V_addr_14" fromId="4988" toId="385">
</dataflow>
<dataflow id="5965" from="StgValue_5937" to="period_samples_9_sample_V_addr_14" fromId="5937" toId="385">
</dataflow>
<dataflow id="5966" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_14" fromId="44" toId="386">
</dataflow>
<dataflow id="5967" from="StgValue_4988" to="period_samples_10_sample_V_addr_14" fromId="4988" toId="386">
</dataflow>
<dataflow id="5968" from="StgValue_5937" to="period_samples_10_sample_V_addr_14" fromId="5937" toId="386">
</dataflow>
<dataflow id="5969" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_14" fromId="45" toId="387">
</dataflow>
<dataflow id="5970" from="StgValue_4988" to="period_samples_11_sample_V_addr_14" fromId="4988" toId="387">
</dataflow>
<dataflow id="5971" from="StgValue_5937" to="period_samples_11_sample_V_addr_14" fromId="5937" toId="387">
</dataflow>
<dataflow id="5972" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_14" fromId="46" toId="388">
</dataflow>
<dataflow id="5973" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_14" fromId="4988" toId="388">
</dataflow>
<dataflow id="5974" from="StgValue_5937" to="period_samples_0_timestamp_V_addr_14" fromId="5937" toId="388">
</dataflow>
<dataflow id="5975" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_14" fromId="47" toId="389">
</dataflow>
<dataflow id="5976" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_14" fromId="4988" toId="389">
</dataflow>
<dataflow id="5977" from="StgValue_5937" to="period_samples_1_timestamp_V_addr_14" fromId="5937" toId="389">
</dataflow>
<dataflow id="5978" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_14" fromId="48" toId="390">
</dataflow>
<dataflow id="5979" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_14" fromId="4988" toId="390">
</dataflow>
<dataflow id="5980" from="StgValue_5937" to="period_samples_2_timestamp_V_addr_14" fromId="5937" toId="390">
</dataflow>
<dataflow id="5981" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_14" fromId="49" toId="391">
</dataflow>
<dataflow id="5982" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_14" fromId="4988" toId="391">
</dataflow>
<dataflow id="5983" from="StgValue_5937" to="period_samples_3_timestamp_V_addr_14" fromId="5937" toId="391">
</dataflow>
<dataflow id="5984" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_14" fromId="50" toId="392">
</dataflow>
<dataflow id="5985" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_14" fromId="4988" toId="392">
</dataflow>
<dataflow id="5986" from="StgValue_5937" to="period_samples_4_timestamp_V_addr_14" fromId="5937" toId="392">
</dataflow>
<dataflow id="5987" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_14" fromId="51" toId="393">
</dataflow>
<dataflow id="5988" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_14" fromId="4988" toId="393">
</dataflow>
<dataflow id="5989" from="StgValue_5937" to="period_samples_5_timestamp_V_addr_14" fromId="5937" toId="393">
</dataflow>
<dataflow id="5990" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_14" fromId="52" toId="394">
</dataflow>
<dataflow id="5991" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_14" fromId="4988" toId="394">
</dataflow>
<dataflow id="5992" from="StgValue_5937" to="period_samples_6_timestamp_V_addr_14" fromId="5937" toId="394">
</dataflow>
<dataflow id="5993" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_14" fromId="53" toId="395">
</dataflow>
<dataflow id="5994" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_14" fromId="4988" toId="395">
</dataflow>
<dataflow id="5995" from="StgValue_5937" to="period_samples_7_timestamp_V_addr_14" fromId="5937" toId="395">
</dataflow>
<dataflow id="5996" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_14" fromId="54" toId="396">
</dataflow>
<dataflow id="5997" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_14" fromId="4988" toId="396">
</dataflow>
<dataflow id="5998" from="StgValue_5937" to="period_samples_8_timestamp_V_addr_14" fromId="5937" toId="396">
</dataflow>
<dataflow id="5999" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_14" fromId="55" toId="397">
</dataflow>
<dataflow id="6000" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_14" fromId="4988" toId="397">
</dataflow>
<dataflow id="6001" from="StgValue_5937" to="period_samples_9_timestamp_V_addr_14" fromId="5937" toId="397">
</dataflow>
<dataflow id="6002" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_14" fromId="56" toId="398">
</dataflow>
<dataflow id="6003" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_14" fromId="4988" toId="398">
</dataflow>
<dataflow id="6004" from="StgValue_5937" to="period_samples_10_timestamp_V_addr_14" fromId="5937" toId="398">
</dataflow>
<dataflow id="6005" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_14" fromId="57" toId="399">
</dataflow>
<dataflow id="6006" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_14" fromId="4988" toId="399">
</dataflow>
<dataflow id="6007" from="StgValue_5937" to="period_samples_11_timestamp_V_addr_14" fromId="5937" toId="399">
</dataflow>
<dataflow id="6008" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_15" fromId="34" toId="400">
</dataflow>
<dataflow id="6009" from="StgValue_4988" to="period_samples_0_sample_V_addr_15" fromId="4988" toId="400">
</dataflow>
<dataflow id="6011" from="StgValue_6010" to="period_samples_0_sample_V_addr_15" fromId="6010" toId="400">
</dataflow>
<dataflow id="6012" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_15" fromId="35" toId="401">
</dataflow>
<dataflow id="6013" from="StgValue_4988" to="period_samples_1_sample_V_addr_15" fromId="4988" toId="401">
</dataflow>
<dataflow id="6014" from="StgValue_6010" to="period_samples_1_sample_V_addr_15" fromId="6010" toId="401">
</dataflow>
<dataflow id="6015" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_15" fromId="36" toId="402">
</dataflow>
<dataflow id="6016" from="StgValue_4988" to="period_samples_2_sample_V_addr_15" fromId="4988" toId="402">
</dataflow>
<dataflow id="6017" from="StgValue_6010" to="period_samples_2_sample_V_addr_15" fromId="6010" toId="402">
</dataflow>
<dataflow id="6018" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_15" fromId="37" toId="403">
</dataflow>
<dataflow id="6019" from="StgValue_4988" to="period_samples_3_sample_V_addr_15" fromId="4988" toId="403">
</dataflow>
<dataflow id="6020" from="StgValue_6010" to="period_samples_3_sample_V_addr_15" fromId="6010" toId="403">
</dataflow>
<dataflow id="6021" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_15" fromId="38" toId="404">
</dataflow>
<dataflow id="6022" from="StgValue_4988" to="period_samples_4_sample_V_addr_15" fromId="4988" toId="404">
</dataflow>
<dataflow id="6023" from="StgValue_6010" to="period_samples_4_sample_V_addr_15" fromId="6010" toId="404">
</dataflow>
<dataflow id="6024" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_15" fromId="39" toId="405">
</dataflow>
<dataflow id="6025" from="StgValue_4988" to="period_samples_5_sample_V_addr_15" fromId="4988" toId="405">
</dataflow>
<dataflow id="6026" from="StgValue_6010" to="period_samples_5_sample_V_addr_15" fromId="6010" toId="405">
</dataflow>
<dataflow id="6027" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_15" fromId="40" toId="406">
</dataflow>
<dataflow id="6028" from="StgValue_4988" to="period_samples_6_sample_V_addr_15" fromId="4988" toId="406">
</dataflow>
<dataflow id="6029" from="StgValue_6010" to="period_samples_6_sample_V_addr_15" fromId="6010" toId="406">
</dataflow>
<dataflow id="6030" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_15" fromId="41" toId="407">
</dataflow>
<dataflow id="6031" from="StgValue_4988" to="period_samples_7_sample_V_addr_15" fromId="4988" toId="407">
</dataflow>
<dataflow id="6032" from="StgValue_6010" to="period_samples_7_sample_V_addr_15" fromId="6010" toId="407">
</dataflow>
<dataflow id="6033" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_15" fromId="42" toId="408">
</dataflow>
<dataflow id="6034" from="StgValue_4988" to="period_samples_8_sample_V_addr_15" fromId="4988" toId="408">
</dataflow>
<dataflow id="6035" from="StgValue_6010" to="period_samples_8_sample_V_addr_15" fromId="6010" toId="408">
</dataflow>
<dataflow id="6036" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_15" fromId="43" toId="409">
</dataflow>
<dataflow id="6037" from="StgValue_4988" to="period_samples_9_sample_V_addr_15" fromId="4988" toId="409">
</dataflow>
<dataflow id="6038" from="StgValue_6010" to="period_samples_9_sample_V_addr_15" fromId="6010" toId="409">
</dataflow>
<dataflow id="6039" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_15" fromId="44" toId="410">
</dataflow>
<dataflow id="6040" from="StgValue_4988" to="period_samples_10_sample_V_addr_15" fromId="4988" toId="410">
</dataflow>
<dataflow id="6041" from="StgValue_6010" to="period_samples_10_sample_V_addr_15" fromId="6010" toId="410">
</dataflow>
<dataflow id="6042" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_15" fromId="45" toId="411">
</dataflow>
<dataflow id="6043" from="StgValue_4988" to="period_samples_11_sample_V_addr_15" fromId="4988" toId="411">
</dataflow>
<dataflow id="6044" from="StgValue_6010" to="period_samples_11_sample_V_addr_15" fromId="6010" toId="411">
</dataflow>
<dataflow id="6045" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_15" fromId="46" toId="412">
</dataflow>
<dataflow id="6046" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_15" fromId="4988" toId="412">
</dataflow>
<dataflow id="6047" from="StgValue_6010" to="period_samples_0_timestamp_V_addr_15" fromId="6010" toId="412">
</dataflow>
<dataflow id="6048" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_15" fromId="47" toId="413">
</dataflow>
<dataflow id="6049" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_15" fromId="4988" toId="413">
</dataflow>
<dataflow id="6050" from="StgValue_6010" to="period_samples_1_timestamp_V_addr_15" fromId="6010" toId="413">
</dataflow>
<dataflow id="6051" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_15" fromId="48" toId="414">
</dataflow>
<dataflow id="6052" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_15" fromId="4988" toId="414">
</dataflow>
<dataflow id="6053" from="StgValue_6010" to="period_samples_2_timestamp_V_addr_15" fromId="6010" toId="414">
</dataflow>
<dataflow id="6054" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_15" fromId="49" toId="415">
</dataflow>
<dataflow id="6055" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_15" fromId="4988" toId="415">
</dataflow>
<dataflow id="6056" from="StgValue_6010" to="period_samples_3_timestamp_V_addr_15" fromId="6010" toId="415">
</dataflow>
<dataflow id="6057" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_15" fromId="50" toId="416">
</dataflow>
<dataflow id="6058" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_15" fromId="4988" toId="416">
</dataflow>
<dataflow id="6059" from="StgValue_6010" to="period_samples_4_timestamp_V_addr_15" fromId="6010" toId="416">
</dataflow>
<dataflow id="6060" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_15" fromId="51" toId="417">
</dataflow>
<dataflow id="6061" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_15" fromId="4988" toId="417">
</dataflow>
<dataflow id="6062" from="StgValue_6010" to="period_samples_5_timestamp_V_addr_15" fromId="6010" toId="417">
</dataflow>
<dataflow id="6063" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_15" fromId="52" toId="418">
</dataflow>
<dataflow id="6064" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_15" fromId="4988" toId="418">
</dataflow>
<dataflow id="6065" from="StgValue_6010" to="period_samples_6_timestamp_V_addr_15" fromId="6010" toId="418">
</dataflow>
<dataflow id="6066" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_15" fromId="53" toId="419">
</dataflow>
<dataflow id="6067" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_15" fromId="4988" toId="419">
</dataflow>
<dataflow id="6068" from="StgValue_6010" to="period_samples_7_timestamp_V_addr_15" fromId="6010" toId="419">
</dataflow>
<dataflow id="6069" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_15" fromId="54" toId="420">
</dataflow>
<dataflow id="6070" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_15" fromId="4988" toId="420">
</dataflow>
<dataflow id="6071" from="StgValue_6010" to="period_samples_8_timestamp_V_addr_15" fromId="6010" toId="420">
</dataflow>
<dataflow id="6072" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_15" fromId="55" toId="421">
</dataflow>
<dataflow id="6073" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_15" fromId="4988" toId="421">
</dataflow>
<dataflow id="6074" from="StgValue_6010" to="period_samples_9_timestamp_V_addr_15" fromId="6010" toId="421">
</dataflow>
<dataflow id="6075" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_15" fromId="56" toId="422">
</dataflow>
<dataflow id="6076" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_15" fromId="4988" toId="422">
</dataflow>
<dataflow id="6077" from="StgValue_6010" to="period_samples_10_timestamp_V_addr_15" fromId="6010" toId="422">
</dataflow>
<dataflow id="6078" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_15" fromId="57" toId="423">
</dataflow>
<dataflow id="6079" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_15" fromId="4988" toId="423">
</dataflow>
<dataflow id="6080" from="StgValue_6010" to="period_samples_11_timestamp_V_addr_15" fromId="6010" toId="423">
</dataflow>
<dataflow id="6081" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_16" fromId="34" toId="424">
</dataflow>
<dataflow id="6082" from="StgValue_4988" to="period_samples_0_sample_V_addr_16" fromId="4988" toId="424">
</dataflow>
<dataflow id="6084" from="StgValue_6083" to="period_samples_0_sample_V_addr_16" fromId="6083" toId="424">
</dataflow>
<dataflow id="6085" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_16" fromId="35" toId="425">
</dataflow>
<dataflow id="6086" from="StgValue_4988" to="period_samples_1_sample_V_addr_16" fromId="4988" toId="425">
</dataflow>
<dataflow id="6087" from="StgValue_6083" to="period_samples_1_sample_V_addr_16" fromId="6083" toId="425">
</dataflow>
<dataflow id="6088" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_16" fromId="36" toId="426">
</dataflow>
<dataflow id="6089" from="StgValue_4988" to="period_samples_2_sample_V_addr_16" fromId="4988" toId="426">
</dataflow>
<dataflow id="6090" from="StgValue_6083" to="period_samples_2_sample_V_addr_16" fromId="6083" toId="426">
</dataflow>
<dataflow id="6091" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_16" fromId="37" toId="427">
</dataflow>
<dataflow id="6092" from="StgValue_4988" to="period_samples_3_sample_V_addr_16" fromId="4988" toId="427">
</dataflow>
<dataflow id="6093" from="StgValue_6083" to="period_samples_3_sample_V_addr_16" fromId="6083" toId="427">
</dataflow>
<dataflow id="6094" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_16" fromId="38" toId="428">
</dataflow>
<dataflow id="6095" from="StgValue_4988" to="period_samples_4_sample_V_addr_16" fromId="4988" toId="428">
</dataflow>
<dataflow id="6096" from="StgValue_6083" to="period_samples_4_sample_V_addr_16" fromId="6083" toId="428">
</dataflow>
<dataflow id="6097" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_16" fromId="39" toId="429">
</dataflow>
<dataflow id="6098" from="StgValue_4988" to="period_samples_5_sample_V_addr_16" fromId="4988" toId="429">
</dataflow>
<dataflow id="6099" from="StgValue_6083" to="period_samples_5_sample_V_addr_16" fromId="6083" toId="429">
</dataflow>
<dataflow id="6100" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_16" fromId="40" toId="430">
</dataflow>
<dataflow id="6101" from="StgValue_4988" to="period_samples_6_sample_V_addr_16" fromId="4988" toId="430">
</dataflow>
<dataflow id="6102" from="StgValue_6083" to="period_samples_6_sample_V_addr_16" fromId="6083" toId="430">
</dataflow>
<dataflow id="6103" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_16" fromId="41" toId="431">
</dataflow>
<dataflow id="6104" from="StgValue_4988" to="period_samples_7_sample_V_addr_16" fromId="4988" toId="431">
</dataflow>
<dataflow id="6105" from="StgValue_6083" to="period_samples_7_sample_V_addr_16" fromId="6083" toId="431">
</dataflow>
<dataflow id="6106" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_16" fromId="42" toId="432">
</dataflow>
<dataflow id="6107" from="StgValue_4988" to="period_samples_8_sample_V_addr_16" fromId="4988" toId="432">
</dataflow>
<dataflow id="6108" from="StgValue_6083" to="period_samples_8_sample_V_addr_16" fromId="6083" toId="432">
</dataflow>
<dataflow id="6109" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_16" fromId="43" toId="433">
</dataflow>
<dataflow id="6110" from="StgValue_4988" to="period_samples_9_sample_V_addr_16" fromId="4988" toId="433">
</dataflow>
<dataflow id="6111" from="StgValue_6083" to="period_samples_9_sample_V_addr_16" fromId="6083" toId="433">
</dataflow>
<dataflow id="6112" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_16" fromId="44" toId="434">
</dataflow>
<dataflow id="6113" from="StgValue_4988" to="period_samples_10_sample_V_addr_16" fromId="4988" toId="434">
</dataflow>
<dataflow id="6114" from="StgValue_6083" to="period_samples_10_sample_V_addr_16" fromId="6083" toId="434">
</dataflow>
<dataflow id="6115" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_16" fromId="45" toId="435">
</dataflow>
<dataflow id="6116" from="StgValue_4988" to="period_samples_11_sample_V_addr_16" fromId="4988" toId="435">
</dataflow>
<dataflow id="6117" from="StgValue_6083" to="period_samples_11_sample_V_addr_16" fromId="6083" toId="435">
</dataflow>
<dataflow id="6118" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_16" fromId="46" toId="436">
</dataflow>
<dataflow id="6119" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_16" fromId="4988" toId="436">
</dataflow>
<dataflow id="6120" from="StgValue_6083" to="period_samples_0_timestamp_V_addr_16" fromId="6083" toId="436">
</dataflow>
<dataflow id="6121" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_16" fromId="47" toId="437">
</dataflow>
<dataflow id="6122" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_16" fromId="4988" toId="437">
</dataflow>
<dataflow id="6123" from="StgValue_6083" to="period_samples_1_timestamp_V_addr_16" fromId="6083" toId="437">
</dataflow>
<dataflow id="6124" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_16" fromId="48" toId="438">
</dataflow>
<dataflow id="6125" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_16" fromId="4988" toId="438">
</dataflow>
<dataflow id="6126" from="StgValue_6083" to="period_samples_2_timestamp_V_addr_16" fromId="6083" toId="438">
</dataflow>
<dataflow id="6127" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_16" fromId="49" toId="439">
</dataflow>
<dataflow id="6128" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_16" fromId="4988" toId="439">
</dataflow>
<dataflow id="6129" from="StgValue_6083" to="period_samples_3_timestamp_V_addr_16" fromId="6083" toId="439">
</dataflow>
<dataflow id="6130" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_16" fromId="50" toId="440">
</dataflow>
<dataflow id="6131" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_16" fromId="4988" toId="440">
</dataflow>
<dataflow id="6132" from="StgValue_6083" to="period_samples_4_timestamp_V_addr_16" fromId="6083" toId="440">
</dataflow>
<dataflow id="6133" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_16" fromId="51" toId="441">
</dataflow>
<dataflow id="6134" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_16" fromId="4988" toId="441">
</dataflow>
<dataflow id="6135" from="StgValue_6083" to="period_samples_5_timestamp_V_addr_16" fromId="6083" toId="441">
</dataflow>
<dataflow id="6136" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_16" fromId="52" toId="442">
</dataflow>
<dataflow id="6137" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_16" fromId="4988" toId="442">
</dataflow>
<dataflow id="6138" from="StgValue_6083" to="period_samples_6_timestamp_V_addr_16" fromId="6083" toId="442">
</dataflow>
<dataflow id="6139" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_16" fromId="53" toId="443">
</dataflow>
<dataflow id="6140" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_16" fromId="4988" toId="443">
</dataflow>
<dataflow id="6141" from="StgValue_6083" to="period_samples_7_timestamp_V_addr_16" fromId="6083" toId="443">
</dataflow>
<dataflow id="6142" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_16" fromId="54" toId="444">
</dataflow>
<dataflow id="6143" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_16" fromId="4988" toId="444">
</dataflow>
<dataflow id="6144" from="StgValue_6083" to="period_samples_8_timestamp_V_addr_16" fromId="6083" toId="444">
</dataflow>
<dataflow id="6145" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_16" fromId="55" toId="445">
</dataflow>
<dataflow id="6146" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_16" fromId="4988" toId="445">
</dataflow>
<dataflow id="6147" from="StgValue_6083" to="period_samples_9_timestamp_V_addr_16" fromId="6083" toId="445">
</dataflow>
<dataflow id="6148" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_16" fromId="56" toId="446">
</dataflow>
<dataflow id="6149" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_16" fromId="4988" toId="446">
</dataflow>
<dataflow id="6150" from="StgValue_6083" to="period_samples_10_timestamp_V_addr_16" fromId="6083" toId="446">
</dataflow>
<dataflow id="6151" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_16" fromId="57" toId="447">
</dataflow>
<dataflow id="6152" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_16" fromId="4988" toId="447">
</dataflow>
<dataflow id="6153" from="StgValue_6083" to="period_samples_11_timestamp_V_addr_16" fromId="6083" toId="447">
</dataflow>
<dataflow id="6154" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_17" fromId="34" toId="448">
</dataflow>
<dataflow id="6155" from="StgValue_4988" to="period_samples_0_sample_V_addr_17" fromId="4988" toId="448">
</dataflow>
<dataflow id="6157" from="StgValue_6156" to="period_samples_0_sample_V_addr_17" fromId="6156" toId="448">
</dataflow>
<dataflow id="6158" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_17" fromId="35" toId="449">
</dataflow>
<dataflow id="6159" from="StgValue_4988" to="period_samples_1_sample_V_addr_17" fromId="4988" toId="449">
</dataflow>
<dataflow id="6160" from="StgValue_6156" to="period_samples_1_sample_V_addr_17" fromId="6156" toId="449">
</dataflow>
<dataflow id="6161" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_17" fromId="36" toId="450">
</dataflow>
<dataflow id="6162" from="StgValue_4988" to="period_samples_2_sample_V_addr_17" fromId="4988" toId="450">
</dataflow>
<dataflow id="6163" from="StgValue_6156" to="period_samples_2_sample_V_addr_17" fromId="6156" toId="450">
</dataflow>
<dataflow id="6164" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_17" fromId="37" toId="451">
</dataflow>
<dataflow id="6165" from="StgValue_4988" to="period_samples_3_sample_V_addr_17" fromId="4988" toId="451">
</dataflow>
<dataflow id="6166" from="StgValue_6156" to="period_samples_3_sample_V_addr_17" fromId="6156" toId="451">
</dataflow>
<dataflow id="6167" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_17" fromId="38" toId="452">
</dataflow>
<dataflow id="6168" from="StgValue_4988" to="period_samples_4_sample_V_addr_17" fromId="4988" toId="452">
</dataflow>
<dataflow id="6169" from="StgValue_6156" to="period_samples_4_sample_V_addr_17" fromId="6156" toId="452">
</dataflow>
<dataflow id="6170" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_17" fromId="39" toId="453">
</dataflow>
<dataflow id="6171" from="StgValue_4988" to="period_samples_5_sample_V_addr_17" fromId="4988" toId="453">
</dataflow>
<dataflow id="6172" from="StgValue_6156" to="period_samples_5_sample_V_addr_17" fromId="6156" toId="453">
</dataflow>
<dataflow id="6173" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_17" fromId="40" toId="454">
</dataflow>
<dataflow id="6174" from="StgValue_4988" to="period_samples_6_sample_V_addr_17" fromId="4988" toId="454">
</dataflow>
<dataflow id="6175" from="StgValue_6156" to="period_samples_6_sample_V_addr_17" fromId="6156" toId="454">
</dataflow>
<dataflow id="6176" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_17" fromId="41" toId="455">
</dataflow>
<dataflow id="6177" from="StgValue_4988" to="period_samples_7_sample_V_addr_17" fromId="4988" toId="455">
</dataflow>
<dataflow id="6178" from="StgValue_6156" to="period_samples_7_sample_V_addr_17" fromId="6156" toId="455">
</dataflow>
<dataflow id="6179" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_17" fromId="42" toId="456">
</dataflow>
<dataflow id="6180" from="StgValue_4988" to="period_samples_8_sample_V_addr_17" fromId="4988" toId="456">
</dataflow>
<dataflow id="6181" from="StgValue_6156" to="period_samples_8_sample_V_addr_17" fromId="6156" toId="456">
</dataflow>
<dataflow id="6182" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_17" fromId="43" toId="457">
</dataflow>
<dataflow id="6183" from="StgValue_4988" to="period_samples_9_sample_V_addr_17" fromId="4988" toId="457">
</dataflow>
<dataflow id="6184" from="StgValue_6156" to="period_samples_9_sample_V_addr_17" fromId="6156" toId="457">
</dataflow>
<dataflow id="6185" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_17" fromId="44" toId="458">
</dataflow>
<dataflow id="6186" from="StgValue_4988" to="period_samples_10_sample_V_addr_17" fromId="4988" toId="458">
</dataflow>
<dataflow id="6187" from="StgValue_6156" to="period_samples_10_sample_V_addr_17" fromId="6156" toId="458">
</dataflow>
<dataflow id="6188" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_17" fromId="45" toId="459">
</dataflow>
<dataflow id="6189" from="StgValue_4988" to="period_samples_11_sample_V_addr_17" fromId="4988" toId="459">
</dataflow>
<dataflow id="6190" from="StgValue_6156" to="period_samples_11_sample_V_addr_17" fromId="6156" toId="459">
</dataflow>
<dataflow id="6191" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_17" fromId="46" toId="460">
</dataflow>
<dataflow id="6192" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_17" fromId="4988" toId="460">
</dataflow>
<dataflow id="6193" from="StgValue_6156" to="period_samples_0_timestamp_V_addr_17" fromId="6156" toId="460">
</dataflow>
<dataflow id="6194" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_17" fromId="47" toId="461">
</dataflow>
<dataflow id="6195" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_17" fromId="4988" toId="461">
</dataflow>
<dataflow id="6196" from="StgValue_6156" to="period_samples_1_timestamp_V_addr_17" fromId="6156" toId="461">
</dataflow>
<dataflow id="6197" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_17" fromId="48" toId="462">
</dataflow>
<dataflow id="6198" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_17" fromId="4988" toId="462">
</dataflow>
<dataflow id="6199" from="StgValue_6156" to="period_samples_2_timestamp_V_addr_17" fromId="6156" toId="462">
</dataflow>
<dataflow id="6200" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_17" fromId="49" toId="463">
</dataflow>
<dataflow id="6201" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_17" fromId="4988" toId="463">
</dataflow>
<dataflow id="6202" from="StgValue_6156" to="period_samples_3_timestamp_V_addr_17" fromId="6156" toId="463">
</dataflow>
<dataflow id="6203" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_17" fromId="50" toId="464">
</dataflow>
<dataflow id="6204" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_17" fromId="4988" toId="464">
</dataflow>
<dataflow id="6205" from="StgValue_6156" to="period_samples_4_timestamp_V_addr_17" fromId="6156" toId="464">
</dataflow>
<dataflow id="6206" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_17" fromId="51" toId="465">
</dataflow>
<dataflow id="6207" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_17" fromId="4988" toId="465">
</dataflow>
<dataflow id="6208" from="StgValue_6156" to="period_samples_5_timestamp_V_addr_17" fromId="6156" toId="465">
</dataflow>
<dataflow id="6209" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_17" fromId="52" toId="466">
</dataflow>
<dataflow id="6210" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_17" fromId="4988" toId="466">
</dataflow>
<dataflow id="6211" from="StgValue_6156" to="period_samples_6_timestamp_V_addr_17" fromId="6156" toId="466">
</dataflow>
<dataflow id="6212" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_17" fromId="53" toId="467">
</dataflow>
<dataflow id="6213" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_17" fromId="4988" toId="467">
</dataflow>
<dataflow id="6214" from="StgValue_6156" to="period_samples_7_timestamp_V_addr_17" fromId="6156" toId="467">
</dataflow>
<dataflow id="6215" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_17" fromId="54" toId="468">
</dataflow>
<dataflow id="6216" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_17" fromId="4988" toId="468">
</dataflow>
<dataflow id="6217" from="StgValue_6156" to="period_samples_8_timestamp_V_addr_17" fromId="6156" toId="468">
</dataflow>
<dataflow id="6218" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_17" fromId="55" toId="469">
</dataflow>
<dataflow id="6219" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_17" fromId="4988" toId="469">
</dataflow>
<dataflow id="6220" from="StgValue_6156" to="period_samples_9_timestamp_V_addr_17" fromId="6156" toId="469">
</dataflow>
<dataflow id="6221" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_17" fromId="56" toId="470">
</dataflow>
<dataflow id="6222" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_17" fromId="4988" toId="470">
</dataflow>
<dataflow id="6223" from="StgValue_6156" to="period_samples_10_timestamp_V_addr_17" fromId="6156" toId="470">
</dataflow>
<dataflow id="6224" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_17" fromId="57" toId="471">
</dataflow>
<dataflow id="6225" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_17" fromId="4988" toId="471">
</dataflow>
<dataflow id="6226" from="StgValue_6156" to="period_samples_11_timestamp_V_addr_17" fromId="6156" toId="471">
</dataflow>
<dataflow id="6227" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_18" fromId="34" toId="472">
</dataflow>
<dataflow id="6228" from="StgValue_4988" to="period_samples_0_sample_V_addr_18" fromId="4988" toId="472">
</dataflow>
<dataflow id="6230" from="StgValue_6229" to="period_samples_0_sample_V_addr_18" fromId="6229" toId="472">
</dataflow>
<dataflow id="6231" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_18" fromId="35" toId="473">
</dataflow>
<dataflow id="6232" from="StgValue_4988" to="period_samples_1_sample_V_addr_18" fromId="4988" toId="473">
</dataflow>
<dataflow id="6233" from="StgValue_6229" to="period_samples_1_sample_V_addr_18" fromId="6229" toId="473">
</dataflow>
<dataflow id="6234" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_18" fromId="36" toId="474">
</dataflow>
<dataflow id="6235" from="StgValue_4988" to="period_samples_2_sample_V_addr_18" fromId="4988" toId="474">
</dataflow>
<dataflow id="6236" from="StgValue_6229" to="period_samples_2_sample_V_addr_18" fromId="6229" toId="474">
</dataflow>
<dataflow id="6237" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_18" fromId="37" toId="475">
</dataflow>
<dataflow id="6238" from="StgValue_4988" to="period_samples_3_sample_V_addr_18" fromId="4988" toId="475">
</dataflow>
<dataflow id="6239" from="StgValue_6229" to="period_samples_3_sample_V_addr_18" fromId="6229" toId="475">
</dataflow>
<dataflow id="6240" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_18" fromId="38" toId="476">
</dataflow>
<dataflow id="6241" from="StgValue_4988" to="period_samples_4_sample_V_addr_18" fromId="4988" toId="476">
</dataflow>
<dataflow id="6242" from="StgValue_6229" to="period_samples_4_sample_V_addr_18" fromId="6229" toId="476">
</dataflow>
<dataflow id="6243" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_18" fromId="39" toId="477">
</dataflow>
<dataflow id="6244" from="StgValue_4988" to="period_samples_5_sample_V_addr_18" fromId="4988" toId="477">
</dataflow>
<dataflow id="6245" from="StgValue_6229" to="period_samples_5_sample_V_addr_18" fromId="6229" toId="477">
</dataflow>
<dataflow id="6246" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_18" fromId="40" toId="478">
</dataflow>
<dataflow id="6247" from="StgValue_4988" to="period_samples_6_sample_V_addr_18" fromId="4988" toId="478">
</dataflow>
<dataflow id="6248" from="StgValue_6229" to="period_samples_6_sample_V_addr_18" fromId="6229" toId="478">
</dataflow>
<dataflow id="6249" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_18" fromId="41" toId="479">
</dataflow>
<dataflow id="6250" from="StgValue_4988" to="period_samples_7_sample_V_addr_18" fromId="4988" toId="479">
</dataflow>
<dataflow id="6251" from="StgValue_6229" to="period_samples_7_sample_V_addr_18" fromId="6229" toId="479">
</dataflow>
<dataflow id="6252" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_18" fromId="42" toId="480">
</dataflow>
<dataflow id="6253" from="StgValue_4988" to="period_samples_8_sample_V_addr_18" fromId="4988" toId="480">
</dataflow>
<dataflow id="6254" from="StgValue_6229" to="period_samples_8_sample_V_addr_18" fromId="6229" toId="480">
</dataflow>
<dataflow id="6255" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_18" fromId="43" toId="481">
</dataflow>
<dataflow id="6256" from="StgValue_4988" to="period_samples_9_sample_V_addr_18" fromId="4988" toId="481">
</dataflow>
<dataflow id="6257" from="StgValue_6229" to="period_samples_9_sample_V_addr_18" fromId="6229" toId="481">
</dataflow>
<dataflow id="6258" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_18" fromId="44" toId="482">
</dataflow>
<dataflow id="6259" from="StgValue_4988" to="period_samples_10_sample_V_addr_18" fromId="4988" toId="482">
</dataflow>
<dataflow id="6260" from="StgValue_6229" to="period_samples_10_sample_V_addr_18" fromId="6229" toId="482">
</dataflow>
<dataflow id="6261" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_18" fromId="45" toId="483">
</dataflow>
<dataflow id="6262" from="StgValue_4988" to="period_samples_11_sample_V_addr_18" fromId="4988" toId="483">
</dataflow>
<dataflow id="6263" from="StgValue_6229" to="period_samples_11_sample_V_addr_18" fromId="6229" toId="483">
</dataflow>
<dataflow id="6264" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_18" fromId="46" toId="484">
</dataflow>
<dataflow id="6265" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_18" fromId="4988" toId="484">
</dataflow>
<dataflow id="6266" from="StgValue_6229" to="period_samples_0_timestamp_V_addr_18" fromId="6229" toId="484">
</dataflow>
<dataflow id="6267" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_18" fromId="47" toId="485">
</dataflow>
<dataflow id="6268" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_18" fromId="4988" toId="485">
</dataflow>
<dataflow id="6269" from="StgValue_6229" to="period_samples_1_timestamp_V_addr_18" fromId="6229" toId="485">
</dataflow>
<dataflow id="6270" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_18" fromId="48" toId="486">
</dataflow>
<dataflow id="6271" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_18" fromId="4988" toId="486">
</dataflow>
<dataflow id="6272" from="StgValue_6229" to="period_samples_2_timestamp_V_addr_18" fromId="6229" toId="486">
</dataflow>
<dataflow id="6273" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_18" fromId="49" toId="487">
</dataflow>
<dataflow id="6274" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_18" fromId="4988" toId="487">
</dataflow>
<dataflow id="6275" from="StgValue_6229" to="period_samples_3_timestamp_V_addr_18" fromId="6229" toId="487">
</dataflow>
<dataflow id="6276" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_18" fromId="50" toId="488">
</dataflow>
<dataflow id="6277" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_18" fromId="4988" toId="488">
</dataflow>
<dataflow id="6278" from="StgValue_6229" to="period_samples_4_timestamp_V_addr_18" fromId="6229" toId="488">
</dataflow>
<dataflow id="6279" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_18" fromId="51" toId="489">
</dataflow>
<dataflow id="6280" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_18" fromId="4988" toId="489">
</dataflow>
<dataflow id="6281" from="StgValue_6229" to="period_samples_5_timestamp_V_addr_18" fromId="6229" toId="489">
</dataflow>
<dataflow id="6282" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_18" fromId="52" toId="490">
</dataflow>
<dataflow id="6283" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_18" fromId="4988" toId="490">
</dataflow>
<dataflow id="6284" from="StgValue_6229" to="period_samples_6_timestamp_V_addr_18" fromId="6229" toId="490">
</dataflow>
<dataflow id="6285" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_18" fromId="53" toId="491">
</dataflow>
<dataflow id="6286" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_18" fromId="4988" toId="491">
</dataflow>
<dataflow id="6287" from="StgValue_6229" to="period_samples_7_timestamp_V_addr_18" fromId="6229" toId="491">
</dataflow>
<dataflow id="6288" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_18" fromId="54" toId="492">
</dataflow>
<dataflow id="6289" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_18" fromId="4988" toId="492">
</dataflow>
<dataflow id="6290" from="StgValue_6229" to="period_samples_8_timestamp_V_addr_18" fromId="6229" toId="492">
</dataflow>
<dataflow id="6291" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_18" fromId="55" toId="493">
</dataflow>
<dataflow id="6292" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_18" fromId="4988" toId="493">
</dataflow>
<dataflow id="6293" from="StgValue_6229" to="period_samples_9_timestamp_V_addr_18" fromId="6229" toId="493">
</dataflow>
<dataflow id="6294" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_18" fromId="56" toId="494">
</dataflow>
<dataflow id="6295" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_18" fromId="4988" toId="494">
</dataflow>
<dataflow id="6296" from="StgValue_6229" to="period_samples_10_timestamp_V_addr_18" fromId="6229" toId="494">
</dataflow>
<dataflow id="6297" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_18" fromId="57" toId="495">
</dataflow>
<dataflow id="6298" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_18" fromId="4988" toId="495">
</dataflow>
<dataflow id="6299" from="StgValue_6229" to="period_samples_11_timestamp_V_addr_18" fromId="6229" toId="495">
</dataflow>
<dataflow id="6300" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_19" fromId="34" toId="496">
</dataflow>
<dataflow id="6301" from="StgValue_4988" to="period_samples_0_sample_V_addr_19" fromId="4988" toId="496">
</dataflow>
<dataflow id="6303" from="StgValue_6302" to="period_samples_0_sample_V_addr_19" fromId="6302" toId="496">
</dataflow>
<dataflow id="6304" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_19" fromId="35" toId="497">
</dataflow>
<dataflow id="6305" from="StgValue_4988" to="period_samples_1_sample_V_addr_19" fromId="4988" toId="497">
</dataflow>
<dataflow id="6306" from="StgValue_6302" to="period_samples_1_sample_V_addr_19" fromId="6302" toId="497">
</dataflow>
<dataflow id="6307" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_19" fromId="36" toId="498">
</dataflow>
<dataflow id="6308" from="StgValue_4988" to="period_samples_2_sample_V_addr_19" fromId="4988" toId="498">
</dataflow>
<dataflow id="6309" from="StgValue_6302" to="period_samples_2_sample_V_addr_19" fromId="6302" toId="498">
</dataflow>
<dataflow id="6310" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_19" fromId="37" toId="499">
</dataflow>
<dataflow id="6311" from="StgValue_4988" to="period_samples_3_sample_V_addr_19" fromId="4988" toId="499">
</dataflow>
<dataflow id="6312" from="StgValue_6302" to="period_samples_3_sample_V_addr_19" fromId="6302" toId="499">
</dataflow>
<dataflow id="6313" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_19" fromId="38" toId="500">
</dataflow>
<dataflow id="6314" from="StgValue_4988" to="period_samples_4_sample_V_addr_19" fromId="4988" toId="500">
</dataflow>
<dataflow id="6315" from="StgValue_6302" to="period_samples_4_sample_V_addr_19" fromId="6302" toId="500">
</dataflow>
<dataflow id="6316" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_19" fromId="39" toId="501">
</dataflow>
<dataflow id="6317" from="StgValue_4988" to="period_samples_5_sample_V_addr_19" fromId="4988" toId="501">
</dataflow>
<dataflow id="6318" from="StgValue_6302" to="period_samples_5_sample_V_addr_19" fromId="6302" toId="501">
</dataflow>
<dataflow id="6319" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_19" fromId="40" toId="502">
</dataflow>
<dataflow id="6320" from="StgValue_4988" to="period_samples_6_sample_V_addr_19" fromId="4988" toId="502">
</dataflow>
<dataflow id="6321" from="StgValue_6302" to="period_samples_6_sample_V_addr_19" fromId="6302" toId="502">
</dataflow>
<dataflow id="6322" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_19" fromId="41" toId="503">
</dataflow>
<dataflow id="6323" from="StgValue_4988" to="period_samples_7_sample_V_addr_19" fromId="4988" toId="503">
</dataflow>
<dataflow id="6324" from="StgValue_6302" to="period_samples_7_sample_V_addr_19" fromId="6302" toId="503">
</dataflow>
<dataflow id="6325" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_19" fromId="42" toId="504">
</dataflow>
<dataflow id="6326" from="StgValue_4988" to="period_samples_8_sample_V_addr_19" fromId="4988" toId="504">
</dataflow>
<dataflow id="6327" from="StgValue_6302" to="period_samples_8_sample_V_addr_19" fromId="6302" toId="504">
</dataflow>
<dataflow id="6328" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_19" fromId="43" toId="505">
</dataflow>
<dataflow id="6329" from="StgValue_4988" to="period_samples_9_sample_V_addr_19" fromId="4988" toId="505">
</dataflow>
<dataflow id="6330" from="StgValue_6302" to="period_samples_9_sample_V_addr_19" fromId="6302" toId="505">
</dataflow>
<dataflow id="6331" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_19" fromId="44" toId="506">
</dataflow>
<dataflow id="6332" from="StgValue_4988" to="period_samples_10_sample_V_addr_19" fromId="4988" toId="506">
</dataflow>
<dataflow id="6333" from="StgValue_6302" to="period_samples_10_sample_V_addr_19" fromId="6302" toId="506">
</dataflow>
<dataflow id="6334" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_19" fromId="45" toId="507">
</dataflow>
<dataflow id="6335" from="StgValue_4988" to="period_samples_11_sample_V_addr_19" fromId="4988" toId="507">
</dataflow>
<dataflow id="6336" from="StgValue_6302" to="period_samples_11_sample_V_addr_19" fromId="6302" toId="507">
</dataflow>
<dataflow id="6337" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_19" fromId="46" toId="508">
</dataflow>
<dataflow id="6338" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_19" fromId="4988" toId="508">
</dataflow>
<dataflow id="6339" from="StgValue_6302" to="period_samples_0_timestamp_V_addr_19" fromId="6302" toId="508">
</dataflow>
<dataflow id="6340" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_19" fromId="47" toId="509">
</dataflow>
<dataflow id="6341" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_19" fromId="4988" toId="509">
</dataflow>
<dataflow id="6342" from="StgValue_6302" to="period_samples_1_timestamp_V_addr_19" fromId="6302" toId="509">
</dataflow>
<dataflow id="6343" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_19" fromId="48" toId="510">
</dataflow>
<dataflow id="6344" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_19" fromId="4988" toId="510">
</dataflow>
<dataflow id="6345" from="StgValue_6302" to="period_samples_2_timestamp_V_addr_19" fromId="6302" toId="510">
</dataflow>
<dataflow id="6346" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_19" fromId="49" toId="511">
</dataflow>
<dataflow id="6347" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_19" fromId="4988" toId="511">
</dataflow>
<dataflow id="6348" from="StgValue_6302" to="period_samples_3_timestamp_V_addr_19" fromId="6302" toId="511">
</dataflow>
<dataflow id="6349" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_19" fromId="50" toId="512">
</dataflow>
<dataflow id="6350" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_19" fromId="4988" toId="512">
</dataflow>
<dataflow id="6351" from="StgValue_6302" to="period_samples_4_timestamp_V_addr_19" fromId="6302" toId="512">
</dataflow>
<dataflow id="6352" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_19" fromId="51" toId="513">
</dataflow>
<dataflow id="6353" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_19" fromId="4988" toId="513">
</dataflow>
<dataflow id="6354" from="StgValue_6302" to="period_samples_5_timestamp_V_addr_19" fromId="6302" toId="513">
</dataflow>
<dataflow id="6355" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_19" fromId="52" toId="514">
</dataflow>
<dataflow id="6356" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_19" fromId="4988" toId="514">
</dataflow>
<dataflow id="6357" from="StgValue_6302" to="period_samples_6_timestamp_V_addr_19" fromId="6302" toId="514">
</dataflow>
<dataflow id="6358" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_19" fromId="53" toId="515">
</dataflow>
<dataflow id="6359" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_19" fromId="4988" toId="515">
</dataflow>
<dataflow id="6360" from="StgValue_6302" to="period_samples_7_timestamp_V_addr_19" fromId="6302" toId="515">
</dataflow>
<dataflow id="6361" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_19" fromId="54" toId="516">
</dataflow>
<dataflow id="6362" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_19" fromId="4988" toId="516">
</dataflow>
<dataflow id="6363" from="StgValue_6302" to="period_samples_8_timestamp_V_addr_19" fromId="6302" toId="516">
</dataflow>
<dataflow id="6364" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_19" fromId="55" toId="517">
</dataflow>
<dataflow id="6365" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_19" fromId="4988" toId="517">
</dataflow>
<dataflow id="6366" from="StgValue_6302" to="period_samples_9_timestamp_V_addr_19" fromId="6302" toId="517">
</dataflow>
<dataflow id="6367" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_19" fromId="56" toId="518">
</dataflow>
<dataflow id="6368" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_19" fromId="4988" toId="518">
</dataflow>
<dataflow id="6369" from="StgValue_6302" to="period_samples_10_timestamp_V_addr_19" fromId="6302" toId="518">
</dataflow>
<dataflow id="6370" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_19" fromId="57" toId="519">
</dataflow>
<dataflow id="6371" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_19" fromId="4988" toId="519">
</dataflow>
<dataflow id="6372" from="StgValue_6302" to="period_samples_11_timestamp_V_addr_19" fromId="6302" toId="519">
</dataflow>
<dataflow id="6373" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_20" fromId="34" toId="520">
</dataflow>
<dataflow id="6374" from="StgValue_4988" to="period_samples_0_sample_V_addr_20" fromId="4988" toId="520">
</dataflow>
<dataflow id="6376" from="StgValue_6375" to="period_samples_0_sample_V_addr_20" fromId="6375" toId="520">
</dataflow>
<dataflow id="6377" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_20" fromId="35" toId="521">
</dataflow>
<dataflow id="6378" from="StgValue_4988" to="period_samples_1_sample_V_addr_20" fromId="4988" toId="521">
</dataflow>
<dataflow id="6379" from="StgValue_6375" to="period_samples_1_sample_V_addr_20" fromId="6375" toId="521">
</dataflow>
<dataflow id="6380" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_20" fromId="36" toId="522">
</dataflow>
<dataflow id="6381" from="StgValue_4988" to="period_samples_2_sample_V_addr_20" fromId="4988" toId="522">
</dataflow>
<dataflow id="6382" from="StgValue_6375" to="period_samples_2_sample_V_addr_20" fromId="6375" toId="522">
</dataflow>
<dataflow id="6383" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_20" fromId="37" toId="523">
</dataflow>
<dataflow id="6384" from="StgValue_4988" to="period_samples_3_sample_V_addr_20" fromId="4988" toId="523">
</dataflow>
<dataflow id="6385" from="StgValue_6375" to="period_samples_3_sample_V_addr_20" fromId="6375" toId="523">
</dataflow>
<dataflow id="6386" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_20" fromId="38" toId="524">
</dataflow>
<dataflow id="6387" from="StgValue_4988" to="period_samples_4_sample_V_addr_20" fromId="4988" toId="524">
</dataflow>
<dataflow id="6388" from="StgValue_6375" to="period_samples_4_sample_V_addr_20" fromId="6375" toId="524">
</dataflow>
<dataflow id="6389" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_20" fromId="39" toId="525">
</dataflow>
<dataflow id="6390" from="StgValue_4988" to="period_samples_5_sample_V_addr_20" fromId="4988" toId="525">
</dataflow>
<dataflow id="6391" from="StgValue_6375" to="period_samples_5_sample_V_addr_20" fromId="6375" toId="525">
</dataflow>
<dataflow id="6392" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_20" fromId="40" toId="526">
</dataflow>
<dataflow id="6393" from="StgValue_4988" to="period_samples_6_sample_V_addr_20" fromId="4988" toId="526">
</dataflow>
<dataflow id="6394" from="StgValue_6375" to="period_samples_6_sample_V_addr_20" fromId="6375" toId="526">
</dataflow>
<dataflow id="6395" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_20" fromId="41" toId="527">
</dataflow>
<dataflow id="6396" from="StgValue_4988" to="period_samples_7_sample_V_addr_20" fromId="4988" toId="527">
</dataflow>
<dataflow id="6397" from="StgValue_6375" to="period_samples_7_sample_V_addr_20" fromId="6375" toId="527">
</dataflow>
<dataflow id="6398" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_20" fromId="42" toId="528">
</dataflow>
<dataflow id="6399" from="StgValue_4988" to="period_samples_8_sample_V_addr_20" fromId="4988" toId="528">
</dataflow>
<dataflow id="6400" from="StgValue_6375" to="period_samples_8_sample_V_addr_20" fromId="6375" toId="528">
</dataflow>
<dataflow id="6401" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_20" fromId="43" toId="529">
</dataflow>
<dataflow id="6402" from="StgValue_4988" to="period_samples_9_sample_V_addr_20" fromId="4988" toId="529">
</dataflow>
<dataflow id="6403" from="StgValue_6375" to="period_samples_9_sample_V_addr_20" fromId="6375" toId="529">
</dataflow>
<dataflow id="6404" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_20" fromId="44" toId="530">
</dataflow>
<dataflow id="6405" from="StgValue_4988" to="period_samples_10_sample_V_addr_20" fromId="4988" toId="530">
</dataflow>
<dataflow id="6406" from="StgValue_6375" to="period_samples_10_sample_V_addr_20" fromId="6375" toId="530">
</dataflow>
<dataflow id="6407" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_20" fromId="45" toId="531">
</dataflow>
<dataflow id="6408" from="StgValue_4988" to="period_samples_11_sample_V_addr_20" fromId="4988" toId="531">
</dataflow>
<dataflow id="6409" from="StgValue_6375" to="period_samples_11_sample_V_addr_20" fromId="6375" toId="531">
</dataflow>
<dataflow id="6410" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_20" fromId="46" toId="532">
</dataflow>
<dataflow id="6411" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_20" fromId="4988" toId="532">
</dataflow>
<dataflow id="6412" from="StgValue_6375" to="period_samples_0_timestamp_V_addr_20" fromId="6375" toId="532">
</dataflow>
<dataflow id="6413" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_20" fromId="47" toId="533">
</dataflow>
<dataflow id="6414" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_20" fromId="4988" toId="533">
</dataflow>
<dataflow id="6415" from="StgValue_6375" to="period_samples_1_timestamp_V_addr_20" fromId="6375" toId="533">
</dataflow>
<dataflow id="6416" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_20" fromId="48" toId="534">
</dataflow>
<dataflow id="6417" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_20" fromId="4988" toId="534">
</dataflow>
<dataflow id="6418" from="StgValue_6375" to="period_samples_2_timestamp_V_addr_20" fromId="6375" toId="534">
</dataflow>
<dataflow id="6419" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_20" fromId="49" toId="535">
</dataflow>
<dataflow id="6420" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_20" fromId="4988" toId="535">
</dataflow>
<dataflow id="6421" from="StgValue_6375" to="period_samples_3_timestamp_V_addr_20" fromId="6375" toId="535">
</dataflow>
<dataflow id="6422" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_20" fromId="50" toId="536">
</dataflow>
<dataflow id="6423" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_20" fromId="4988" toId="536">
</dataflow>
<dataflow id="6424" from="StgValue_6375" to="period_samples_4_timestamp_V_addr_20" fromId="6375" toId="536">
</dataflow>
<dataflow id="6425" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_20" fromId="51" toId="537">
</dataflow>
<dataflow id="6426" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_20" fromId="4988" toId="537">
</dataflow>
<dataflow id="6427" from="StgValue_6375" to="period_samples_5_timestamp_V_addr_20" fromId="6375" toId="537">
</dataflow>
<dataflow id="6428" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_20" fromId="52" toId="538">
</dataflow>
<dataflow id="6429" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_20" fromId="4988" toId="538">
</dataflow>
<dataflow id="6430" from="StgValue_6375" to="period_samples_6_timestamp_V_addr_20" fromId="6375" toId="538">
</dataflow>
<dataflow id="6431" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_20" fromId="53" toId="539">
</dataflow>
<dataflow id="6432" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_20" fromId="4988" toId="539">
</dataflow>
<dataflow id="6433" from="StgValue_6375" to="period_samples_7_timestamp_V_addr_20" fromId="6375" toId="539">
</dataflow>
<dataflow id="6434" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_20" fromId="54" toId="540">
</dataflow>
<dataflow id="6435" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_20" fromId="4988" toId="540">
</dataflow>
<dataflow id="6436" from="StgValue_6375" to="period_samples_8_timestamp_V_addr_20" fromId="6375" toId="540">
</dataflow>
<dataflow id="6437" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_20" fromId="55" toId="541">
</dataflow>
<dataflow id="6438" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_20" fromId="4988" toId="541">
</dataflow>
<dataflow id="6439" from="StgValue_6375" to="period_samples_9_timestamp_V_addr_20" fromId="6375" toId="541">
</dataflow>
<dataflow id="6440" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_20" fromId="56" toId="542">
</dataflow>
<dataflow id="6441" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_20" fromId="4988" toId="542">
</dataflow>
<dataflow id="6442" from="StgValue_6375" to="period_samples_10_timestamp_V_addr_20" fromId="6375" toId="542">
</dataflow>
<dataflow id="6443" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_20" fromId="57" toId="543">
</dataflow>
<dataflow id="6444" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_20" fromId="4988" toId="543">
</dataflow>
<dataflow id="6445" from="StgValue_6375" to="period_samples_11_timestamp_V_addr_20" fromId="6375" toId="543">
</dataflow>
<dataflow id="6446" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_21" fromId="34" toId="544">
</dataflow>
<dataflow id="6447" from="StgValue_4988" to="period_samples_0_sample_V_addr_21" fromId="4988" toId="544">
</dataflow>
<dataflow id="6449" from="StgValue_6448" to="period_samples_0_sample_V_addr_21" fromId="6448" toId="544">
</dataflow>
<dataflow id="6450" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_21" fromId="35" toId="545">
</dataflow>
<dataflow id="6451" from="StgValue_4988" to="period_samples_1_sample_V_addr_21" fromId="4988" toId="545">
</dataflow>
<dataflow id="6452" from="StgValue_6448" to="period_samples_1_sample_V_addr_21" fromId="6448" toId="545">
</dataflow>
<dataflow id="6453" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_21" fromId="36" toId="546">
</dataflow>
<dataflow id="6454" from="StgValue_4988" to="period_samples_2_sample_V_addr_21" fromId="4988" toId="546">
</dataflow>
<dataflow id="6455" from="StgValue_6448" to="period_samples_2_sample_V_addr_21" fromId="6448" toId="546">
</dataflow>
<dataflow id="6456" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_21" fromId="37" toId="547">
</dataflow>
<dataflow id="6457" from="StgValue_4988" to="period_samples_3_sample_V_addr_21" fromId="4988" toId="547">
</dataflow>
<dataflow id="6458" from="StgValue_6448" to="period_samples_3_sample_V_addr_21" fromId="6448" toId="547">
</dataflow>
<dataflow id="6459" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_21" fromId="38" toId="548">
</dataflow>
<dataflow id="6460" from="StgValue_4988" to="period_samples_4_sample_V_addr_21" fromId="4988" toId="548">
</dataflow>
<dataflow id="6461" from="StgValue_6448" to="period_samples_4_sample_V_addr_21" fromId="6448" toId="548">
</dataflow>
<dataflow id="6462" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_21" fromId="39" toId="549">
</dataflow>
<dataflow id="6463" from="StgValue_4988" to="period_samples_5_sample_V_addr_21" fromId="4988" toId="549">
</dataflow>
<dataflow id="6464" from="StgValue_6448" to="period_samples_5_sample_V_addr_21" fromId="6448" toId="549">
</dataflow>
<dataflow id="6465" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_21" fromId="40" toId="550">
</dataflow>
<dataflow id="6466" from="StgValue_4988" to="period_samples_6_sample_V_addr_21" fromId="4988" toId="550">
</dataflow>
<dataflow id="6467" from="StgValue_6448" to="period_samples_6_sample_V_addr_21" fromId="6448" toId="550">
</dataflow>
<dataflow id="6468" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_21" fromId="41" toId="551">
</dataflow>
<dataflow id="6469" from="StgValue_4988" to="period_samples_7_sample_V_addr_21" fromId="4988" toId="551">
</dataflow>
<dataflow id="6470" from="StgValue_6448" to="period_samples_7_sample_V_addr_21" fromId="6448" toId="551">
</dataflow>
<dataflow id="6471" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_21" fromId="42" toId="552">
</dataflow>
<dataflow id="6472" from="StgValue_4988" to="period_samples_8_sample_V_addr_21" fromId="4988" toId="552">
</dataflow>
<dataflow id="6473" from="StgValue_6448" to="period_samples_8_sample_V_addr_21" fromId="6448" toId="552">
</dataflow>
<dataflow id="6474" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_21" fromId="43" toId="553">
</dataflow>
<dataflow id="6475" from="StgValue_4988" to="period_samples_9_sample_V_addr_21" fromId="4988" toId="553">
</dataflow>
<dataflow id="6476" from="StgValue_6448" to="period_samples_9_sample_V_addr_21" fromId="6448" toId="553">
</dataflow>
<dataflow id="6477" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_21" fromId="44" toId="554">
</dataflow>
<dataflow id="6478" from="StgValue_4988" to="period_samples_10_sample_V_addr_21" fromId="4988" toId="554">
</dataflow>
<dataflow id="6479" from="StgValue_6448" to="period_samples_10_sample_V_addr_21" fromId="6448" toId="554">
</dataflow>
<dataflow id="6480" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_21" fromId="45" toId="555">
</dataflow>
<dataflow id="6481" from="StgValue_4988" to="period_samples_11_sample_V_addr_21" fromId="4988" toId="555">
</dataflow>
<dataflow id="6482" from="StgValue_6448" to="period_samples_11_sample_V_addr_21" fromId="6448" toId="555">
</dataflow>
<dataflow id="6483" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_21" fromId="46" toId="556">
</dataflow>
<dataflow id="6484" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_21" fromId="4988" toId="556">
</dataflow>
<dataflow id="6485" from="StgValue_6448" to="period_samples_0_timestamp_V_addr_21" fromId="6448" toId="556">
</dataflow>
<dataflow id="6486" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_21" fromId="47" toId="557">
</dataflow>
<dataflow id="6487" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_21" fromId="4988" toId="557">
</dataflow>
<dataflow id="6488" from="StgValue_6448" to="period_samples_1_timestamp_V_addr_21" fromId="6448" toId="557">
</dataflow>
<dataflow id="6489" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_21" fromId="48" toId="558">
</dataflow>
<dataflow id="6490" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_21" fromId="4988" toId="558">
</dataflow>
<dataflow id="6491" from="StgValue_6448" to="period_samples_2_timestamp_V_addr_21" fromId="6448" toId="558">
</dataflow>
<dataflow id="6492" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_21" fromId="49" toId="559">
</dataflow>
<dataflow id="6493" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_21" fromId="4988" toId="559">
</dataflow>
<dataflow id="6494" from="StgValue_6448" to="period_samples_3_timestamp_V_addr_21" fromId="6448" toId="559">
</dataflow>
<dataflow id="6495" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_21" fromId="50" toId="560">
</dataflow>
<dataflow id="6496" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_21" fromId="4988" toId="560">
</dataflow>
<dataflow id="6497" from="StgValue_6448" to="period_samples_4_timestamp_V_addr_21" fromId="6448" toId="560">
</dataflow>
<dataflow id="6498" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_21" fromId="51" toId="561">
</dataflow>
<dataflow id="6499" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_21" fromId="4988" toId="561">
</dataflow>
<dataflow id="6500" from="StgValue_6448" to="period_samples_5_timestamp_V_addr_21" fromId="6448" toId="561">
</dataflow>
<dataflow id="6501" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_21" fromId="52" toId="562">
</dataflow>
<dataflow id="6502" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_21" fromId="4988" toId="562">
</dataflow>
<dataflow id="6503" from="StgValue_6448" to="period_samples_6_timestamp_V_addr_21" fromId="6448" toId="562">
</dataflow>
<dataflow id="6504" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_21" fromId="53" toId="563">
</dataflow>
<dataflow id="6505" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_21" fromId="4988" toId="563">
</dataflow>
<dataflow id="6506" from="StgValue_6448" to="period_samples_7_timestamp_V_addr_21" fromId="6448" toId="563">
</dataflow>
<dataflow id="6507" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_21" fromId="54" toId="564">
</dataflow>
<dataflow id="6508" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_21" fromId="4988" toId="564">
</dataflow>
<dataflow id="6509" from="StgValue_6448" to="period_samples_8_timestamp_V_addr_21" fromId="6448" toId="564">
</dataflow>
<dataflow id="6510" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_21" fromId="55" toId="565">
</dataflow>
<dataflow id="6511" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_21" fromId="4988" toId="565">
</dataflow>
<dataflow id="6512" from="StgValue_6448" to="period_samples_9_timestamp_V_addr_21" fromId="6448" toId="565">
</dataflow>
<dataflow id="6513" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_21" fromId="56" toId="566">
</dataflow>
<dataflow id="6514" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_21" fromId="4988" toId="566">
</dataflow>
<dataflow id="6515" from="StgValue_6448" to="period_samples_10_timestamp_V_addr_21" fromId="6448" toId="566">
</dataflow>
<dataflow id="6516" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_21" fromId="57" toId="567">
</dataflow>
<dataflow id="6517" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_21" fromId="4988" toId="567">
</dataflow>
<dataflow id="6518" from="StgValue_6448" to="period_samples_11_timestamp_V_addr_21" fromId="6448" toId="567">
</dataflow>
<dataflow id="6519" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_22" fromId="34" toId="568">
</dataflow>
<dataflow id="6520" from="StgValue_4988" to="period_samples_0_sample_V_addr_22" fromId="4988" toId="568">
</dataflow>
<dataflow id="6522" from="StgValue_6521" to="period_samples_0_sample_V_addr_22" fromId="6521" toId="568">
</dataflow>
<dataflow id="6523" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_22" fromId="35" toId="569">
</dataflow>
<dataflow id="6524" from="StgValue_4988" to="period_samples_1_sample_V_addr_22" fromId="4988" toId="569">
</dataflow>
<dataflow id="6525" from="StgValue_6521" to="period_samples_1_sample_V_addr_22" fromId="6521" toId="569">
</dataflow>
<dataflow id="6526" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_22" fromId="36" toId="570">
</dataflow>
<dataflow id="6527" from="StgValue_4988" to="period_samples_2_sample_V_addr_22" fromId="4988" toId="570">
</dataflow>
<dataflow id="6528" from="StgValue_6521" to="period_samples_2_sample_V_addr_22" fromId="6521" toId="570">
</dataflow>
<dataflow id="6529" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_22" fromId="37" toId="571">
</dataflow>
<dataflow id="6530" from="StgValue_4988" to="period_samples_3_sample_V_addr_22" fromId="4988" toId="571">
</dataflow>
<dataflow id="6531" from="StgValue_6521" to="period_samples_3_sample_V_addr_22" fromId="6521" toId="571">
</dataflow>
<dataflow id="6532" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_22" fromId="38" toId="572">
</dataflow>
<dataflow id="6533" from="StgValue_4988" to="period_samples_4_sample_V_addr_22" fromId="4988" toId="572">
</dataflow>
<dataflow id="6534" from="StgValue_6521" to="period_samples_4_sample_V_addr_22" fromId="6521" toId="572">
</dataflow>
<dataflow id="6535" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_22" fromId="39" toId="573">
</dataflow>
<dataflow id="6536" from="StgValue_4988" to="period_samples_5_sample_V_addr_22" fromId="4988" toId="573">
</dataflow>
<dataflow id="6537" from="StgValue_6521" to="period_samples_5_sample_V_addr_22" fromId="6521" toId="573">
</dataflow>
<dataflow id="6538" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_22" fromId="40" toId="574">
</dataflow>
<dataflow id="6539" from="StgValue_4988" to="period_samples_6_sample_V_addr_22" fromId="4988" toId="574">
</dataflow>
<dataflow id="6540" from="StgValue_6521" to="period_samples_6_sample_V_addr_22" fromId="6521" toId="574">
</dataflow>
<dataflow id="6541" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_22" fromId="41" toId="575">
</dataflow>
<dataflow id="6542" from="StgValue_4988" to="period_samples_7_sample_V_addr_22" fromId="4988" toId="575">
</dataflow>
<dataflow id="6543" from="StgValue_6521" to="period_samples_7_sample_V_addr_22" fromId="6521" toId="575">
</dataflow>
<dataflow id="6544" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_22" fromId="42" toId="576">
</dataflow>
<dataflow id="6545" from="StgValue_4988" to="period_samples_8_sample_V_addr_22" fromId="4988" toId="576">
</dataflow>
<dataflow id="6546" from="StgValue_6521" to="period_samples_8_sample_V_addr_22" fromId="6521" toId="576">
</dataflow>
<dataflow id="6547" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_22" fromId="43" toId="577">
</dataflow>
<dataflow id="6548" from="StgValue_4988" to="period_samples_9_sample_V_addr_22" fromId="4988" toId="577">
</dataflow>
<dataflow id="6549" from="StgValue_6521" to="period_samples_9_sample_V_addr_22" fromId="6521" toId="577">
</dataflow>
<dataflow id="6550" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_22" fromId="44" toId="578">
</dataflow>
<dataflow id="6551" from="StgValue_4988" to="period_samples_10_sample_V_addr_22" fromId="4988" toId="578">
</dataflow>
<dataflow id="6552" from="StgValue_6521" to="period_samples_10_sample_V_addr_22" fromId="6521" toId="578">
</dataflow>
<dataflow id="6553" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_22" fromId="45" toId="579">
</dataflow>
<dataflow id="6554" from="StgValue_4988" to="period_samples_11_sample_V_addr_22" fromId="4988" toId="579">
</dataflow>
<dataflow id="6555" from="StgValue_6521" to="period_samples_11_sample_V_addr_22" fromId="6521" toId="579">
</dataflow>
<dataflow id="6556" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_22" fromId="46" toId="580">
</dataflow>
<dataflow id="6557" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_22" fromId="4988" toId="580">
</dataflow>
<dataflow id="6558" from="StgValue_6521" to="period_samples_0_timestamp_V_addr_22" fromId="6521" toId="580">
</dataflow>
<dataflow id="6559" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_22" fromId="47" toId="581">
</dataflow>
<dataflow id="6560" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_22" fromId="4988" toId="581">
</dataflow>
<dataflow id="6561" from="StgValue_6521" to="period_samples_1_timestamp_V_addr_22" fromId="6521" toId="581">
</dataflow>
<dataflow id="6562" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_22" fromId="48" toId="582">
</dataflow>
<dataflow id="6563" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_22" fromId="4988" toId="582">
</dataflow>
<dataflow id="6564" from="StgValue_6521" to="period_samples_2_timestamp_V_addr_22" fromId="6521" toId="582">
</dataflow>
<dataflow id="6565" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_22" fromId="49" toId="583">
</dataflow>
<dataflow id="6566" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_22" fromId="4988" toId="583">
</dataflow>
<dataflow id="6567" from="StgValue_6521" to="period_samples_3_timestamp_V_addr_22" fromId="6521" toId="583">
</dataflow>
<dataflow id="6568" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_22" fromId="50" toId="584">
</dataflow>
<dataflow id="6569" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_22" fromId="4988" toId="584">
</dataflow>
<dataflow id="6570" from="StgValue_6521" to="period_samples_4_timestamp_V_addr_22" fromId="6521" toId="584">
</dataflow>
<dataflow id="6571" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_22" fromId="51" toId="585">
</dataflow>
<dataflow id="6572" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_22" fromId="4988" toId="585">
</dataflow>
<dataflow id="6573" from="StgValue_6521" to="period_samples_5_timestamp_V_addr_22" fromId="6521" toId="585">
</dataflow>
<dataflow id="6574" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_22" fromId="52" toId="586">
</dataflow>
<dataflow id="6575" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_22" fromId="4988" toId="586">
</dataflow>
<dataflow id="6576" from="StgValue_6521" to="period_samples_6_timestamp_V_addr_22" fromId="6521" toId="586">
</dataflow>
<dataflow id="6577" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_22" fromId="53" toId="587">
</dataflow>
<dataflow id="6578" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_22" fromId="4988" toId="587">
</dataflow>
<dataflow id="6579" from="StgValue_6521" to="period_samples_7_timestamp_V_addr_22" fromId="6521" toId="587">
</dataflow>
<dataflow id="6580" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_22" fromId="54" toId="588">
</dataflow>
<dataflow id="6581" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_22" fromId="4988" toId="588">
</dataflow>
<dataflow id="6582" from="StgValue_6521" to="period_samples_8_timestamp_V_addr_22" fromId="6521" toId="588">
</dataflow>
<dataflow id="6583" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_22" fromId="55" toId="589">
</dataflow>
<dataflow id="6584" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_22" fromId="4988" toId="589">
</dataflow>
<dataflow id="6585" from="StgValue_6521" to="period_samples_9_timestamp_V_addr_22" fromId="6521" toId="589">
</dataflow>
<dataflow id="6586" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_22" fromId="56" toId="590">
</dataflow>
<dataflow id="6587" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_22" fromId="4988" toId="590">
</dataflow>
<dataflow id="6588" from="StgValue_6521" to="period_samples_10_timestamp_V_addr_22" fromId="6521" toId="590">
</dataflow>
<dataflow id="6589" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_22" fromId="57" toId="591">
</dataflow>
<dataflow id="6590" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_22" fromId="4988" toId="591">
</dataflow>
<dataflow id="6591" from="StgValue_6521" to="period_samples_11_timestamp_V_addr_22" fromId="6521" toId="591">
</dataflow>
<dataflow id="6592" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_23" fromId="34" toId="592">
</dataflow>
<dataflow id="6593" from="StgValue_4988" to="period_samples_0_sample_V_addr_23" fromId="4988" toId="592">
</dataflow>
<dataflow id="6595" from="StgValue_6594" to="period_samples_0_sample_V_addr_23" fromId="6594" toId="592">
</dataflow>
<dataflow id="6596" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_23" fromId="35" toId="593">
</dataflow>
<dataflow id="6597" from="StgValue_4988" to="period_samples_1_sample_V_addr_23" fromId="4988" toId="593">
</dataflow>
<dataflow id="6598" from="StgValue_6594" to="period_samples_1_sample_V_addr_23" fromId="6594" toId="593">
</dataflow>
<dataflow id="6599" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_23" fromId="36" toId="594">
</dataflow>
<dataflow id="6600" from="StgValue_4988" to="period_samples_2_sample_V_addr_23" fromId="4988" toId="594">
</dataflow>
<dataflow id="6601" from="StgValue_6594" to="period_samples_2_sample_V_addr_23" fromId="6594" toId="594">
</dataflow>
<dataflow id="6602" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_23" fromId="37" toId="595">
</dataflow>
<dataflow id="6603" from="StgValue_4988" to="period_samples_3_sample_V_addr_23" fromId="4988" toId="595">
</dataflow>
<dataflow id="6604" from="StgValue_6594" to="period_samples_3_sample_V_addr_23" fromId="6594" toId="595">
</dataflow>
<dataflow id="6605" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_23" fromId="38" toId="596">
</dataflow>
<dataflow id="6606" from="StgValue_4988" to="period_samples_4_sample_V_addr_23" fromId="4988" toId="596">
</dataflow>
<dataflow id="6607" from="StgValue_6594" to="period_samples_4_sample_V_addr_23" fromId="6594" toId="596">
</dataflow>
<dataflow id="6608" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_23" fromId="39" toId="597">
</dataflow>
<dataflow id="6609" from="StgValue_4988" to="period_samples_5_sample_V_addr_23" fromId="4988" toId="597">
</dataflow>
<dataflow id="6610" from="StgValue_6594" to="period_samples_5_sample_V_addr_23" fromId="6594" toId="597">
</dataflow>
<dataflow id="6611" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_23" fromId="40" toId="598">
</dataflow>
<dataflow id="6612" from="StgValue_4988" to="period_samples_6_sample_V_addr_23" fromId="4988" toId="598">
</dataflow>
<dataflow id="6613" from="StgValue_6594" to="period_samples_6_sample_V_addr_23" fromId="6594" toId="598">
</dataflow>
<dataflow id="6614" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_23" fromId="41" toId="599">
</dataflow>
<dataflow id="6615" from="StgValue_4988" to="period_samples_7_sample_V_addr_23" fromId="4988" toId="599">
</dataflow>
<dataflow id="6616" from="StgValue_6594" to="period_samples_7_sample_V_addr_23" fromId="6594" toId="599">
</dataflow>
<dataflow id="6617" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_23" fromId="42" toId="600">
</dataflow>
<dataflow id="6618" from="StgValue_4988" to="period_samples_8_sample_V_addr_23" fromId="4988" toId="600">
</dataflow>
<dataflow id="6619" from="StgValue_6594" to="period_samples_8_sample_V_addr_23" fromId="6594" toId="600">
</dataflow>
<dataflow id="6620" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_23" fromId="43" toId="601">
</dataflow>
<dataflow id="6621" from="StgValue_4988" to="period_samples_9_sample_V_addr_23" fromId="4988" toId="601">
</dataflow>
<dataflow id="6622" from="StgValue_6594" to="period_samples_9_sample_V_addr_23" fromId="6594" toId="601">
</dataflow>
<dataflow id="6623" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_23" fromId="44" toId="602">
</dataflow>
<dataflow id="6624" from="StgValue_4988" to="period_samples_10_sample_V_addr_23" fromId="4988" toId="602">
</dataflow>
<dataflow id="6625" from="StgValue_6594" to="period_samples_10_sample_V_addr_23" fromId="6594" toId="602">
</dataflow>
<dataflow id="6626" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_23" fromId="45" toId="603">
</dataflow>
<dataflow id="6627" from="StgValue_4988" to="period_samples_11_sample_V_addr_23" fromId="4988" toId="603">
</dataflow>
<dataflow id="6628" from="StgValue_6594" to="period_samples_11_sample_V_addr_23" fromId="6594" toId="603">
</dataflow>
<dataflow id="6629" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_23" fromId="46" toId="604">
</dataflow>
<dataflow id="6630" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_23" fromId="4988" toId="604">
</dataflow>
<dataflow id="6631" from="StgValue_6594" to="period_samples_0_timestamp_V_addr_23" fromId="6594" toId="604">
</dataflow>
<dataflow id="6632" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_23" fromId="47" toId="605">
</dataflow>
<dataflow id="6633" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_23" fromId="4988" toId="605">
</dataflow>
<dataflow id="6634" from="StgValue_6594" to="period_samples_1_timestamp_V_addr_23" fromId="6594" toId="605">
</dataflow>
<dataflow id="6635" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_23" fromId="48" toId="606">
</dataflow>
<dataflow id="6636" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_23" fromId="4988" toId="606">
</dataflow>
<dataflow id="6637" from="StgValue_6594" to="period_samples_2_timestamp_V_addr_23" fromId="6594" toId="606">
</dataflow>
<dataflow id="6638" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_23" fromId="49" toId="607">
</dataflow>
<dataflow id="6639" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_23" fromId="4988" toId="607">
</dataflow>
<dataflow id="6640" from="StgValue_6594" to="period_samples_3_timestamp_V_addr_23" fromId="6594" toId="607">
</dataflow>
<dataflow id="6641" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_23" fromId="50" toId="608">
</dataflow>
<dataflow id="6642" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_23" fromId="4988" toId="608">
</dataflow>
<dataflow id="6643" from="StgValue_6594" to="period_samples_4_timestamp_V_addr_23" fromId="6594" toId="608">
</dataflow>
<dataflow id="6644" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_23" fromId="51" toId="609">
</dataflow>
<dataflow id="6645" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_23" fromId="4988" toId="609">
</dataflow>
<dataflow id="6646" from="StgValue_6594" to="period_samples_5_timestamp_V_addr_23" fromId="6594" toId="609">
</dataflow>
<dataflow id="6647" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_23" fromId="52" toId="610">
</dataflow>
<dataflow id="6648" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_23" fromId="4988" toId="610">
</dataflow>
<dataflow id="6649" from="StgValue_6594" to="period_samples_6_timestamp_V_addr_23" fromId="6594" toId="610">
</dataflow>
<dataflow id="6650" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_23" fromId="53" toId="611">
</dataflow>
<dataflow id="6651" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_23" fromId="4988" toId="611">
</dataflow>
<dataflow id="6652" from="StgValue_6594" to="period_samples_7_timestamp_V_addr_23" fromId="6594" toId="611">
</dataflow>
<dataflow id="6653" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_23" fromId="54" toId="612">
</dataflow>
<dataflow id="6654" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_23" fromId="4988" toId="612">
</dataflow>
<dataflow id="6655" from="StgValue_6594" to="period_samples_8_timestamp_V_addr_23" fromId="6594" toId="612">
</dataflow>
<dataflow id="6656" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_23" fromId="55" toId="613">
</dataflow>
<dataflow id="6657" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_23" fromId="4988" toId="613">
</dataflow>
<dataflow id="6658" from="StgValue_6594" to="period_samples_9_timestamp_V_addr_23" fromId="6594" toId="613">
</dataflow>
<dataflow id="6659" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_23" fromId="56" toId="614">
</dataflow>
<dataflow id="6660" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_23" fromId="4988" toId="614">
</dataflow>
<dataflow id="6661" from="StgValue_6594" to="period_samples_10_timestamp_V_addr_23" fromId="6594" toId="614">
</dataflow>
<dataflow id="6662" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_23" fromId="57" toId="615">
</dataflow>
<dataflow id="6663" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_23" fromId="4988" toId="615">
</dataflow>
<dataflow id="6664" from="StgValue_6594" to="period_samples_11_timestamp_V_addr_23" fromId="6594" toId="615">
</dataflow>
<dataflow id="6665" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_24" fromId="34" toId="616">
</dataflow>
<dataflow id="6666" from="StgValue_4988" to="period_samples_0_sample_V_addr_24" fromId="4988" toId="616">
</dataflow>
<dataflow id="6668" from="StgValue_6667" to="period_samples_0_sample_V_addr_24" fromId="6667" toId="616">
</dataflow>
<dataflow id="6669" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_24" fromId="35" toId="617">
</dataflow>
<dataflow id="6670" from="StgValue_4988" to="period_samples_1_sample_V_addr_24" fromId="4988" toId="617">
</dataflow>
<dataflow id="6671" from="StgValue_6667" to="period_samples_1_sample_V_addr_24" fromId="6667" toId="617">
</dataflow>
<dataflow id="6672" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_24" fromId="36" toId="618">
</dataflow>
<dataflow id="6673" from="StgValue_4988" to="period_samples_2_sample_V_addr_24" fromId="4988" toId="618">
</dataflow>
<dataflow id="6674" from="StgValue_6667" to="period_samples_2_sample_V_addr_24" fromId="6667" toId="618">
</dataflow>
<dataflow id="6675" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_24" fromId="37" toId="619">
</dataflow>
<dataflow id="6676" from="StgValue_4988" to="period_samples_3_sample_V_addr_24" fromId="4988" toId="619">
</dataflow>
<dataflow id="6677" from="StgValue_6667" to="period_samples_3_sample_V_addr_24" fromId="6667" toId="619">
</dataflow>
<dataflow id="6678" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_24" fromId="38" toId="620">
</dataflow>
<dataflow id="6679" from="StgValue_4988" to="period_samples_4_sample_V_addr_24" fromId="4988" toId="620">
</dataflow>
<dataflow id="6680" from="StgValue_6667" to="period_samples_4_sample_V_addr_24" fromId="6667" toId="620">
</dataflow>
<dataflow id="6681" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_24" fromId="39" toId="621">
</dataflow>
<dataflow id="6682" from="StgValue_4988" to="period_samples_5_sample_V_addr_24" fromId="4988" toId="621">
</dataflow>
<dataflow id="6683" from="StgValue_6667" to="period_samples_5_sample_V_addr_24" fromId="6667" toId="621">
</dataflow>
<dataflow id="6684" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_24" fromId="40" toId="622">
</dataflow>
<dataflow id="6685" from="StgValue_4988" to="period_samples_6_sample_V_addr_24" fromId="4988" toId="622">
</dataflow>
<dataflow id="6686" from="StgValue_6667" to="period_samples_6_sample_V_addr_24" fromId="6667" toId="622">
</dataflow>
<dataflow id="6687" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_24" fromId="41" toId="623">
</dataflow>
<dataflow id="6688" from="StgValue_4988" to="period_samples_7_sample_V_addr_24" fromId="4988" toId="623">
</dataflow>
<dataflow id="6689" from="StgValue_6667" to="period_samples_7_sample_V_addr_24" fromId="6667" toId="623">
</dataflow>
<dataflow id="6690" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_24" fromId="42" toId="624">
</dataflow>
<dataflow id="6691" from="StgValue_4988" to="period_samples_8_sample_V_addr_24" fromId="4988" toId="624">
</dataflow>
<dataflow id="6692" from="StgValue_6667" to="period_samples_8_sample_V_addr_24" fromId="6667" toId="624">
</dataflow>
<dataflow id="6693" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_24" fromId="43" toId="625">
</dataflow>
<dataflow id="6694" from="StgValue_4988" to="period_samples_9_sample_V_addr_24" fromId="4988" toId="625">
</dataflow>
<dataflow id="6695" from="StgValue_6667" to="period_samples_9_sample_V_addr_24" fromId="6667" toId="625">
</dataflow>
<dataflow id="6696" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_24" fromId="44" toId="626">
</dataflow>
<dataflow id="6697" from="StgValue_4988" to="period_samples_10_sample_V_addr_24" fromId="4988" toId="626">
</dataflow>
<dataflow id="6698" from="StgValue_6667" to="period_samples_10_sample_V_addr_24" fromId="6667" toId="626">
</dataflow>
<dataflow id="6699" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_24" fromId="45" toId="627">
</dataflow>
<dataflow id="6700" from="StgValue_4988" to="period_samples_11_sample_V_addr_24" fromId="4988" toId="627">
</dataflow>
<dataflow id="6701" from="StgValue_6667" to="period_samples_11_sample_V_addr_24" fromId="6667" toId="627">
</dataflow>
<dataflow id="6702" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_24" fromId="46" toId="628">
</dataflow>
<dataflow id="6703" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_24" fromId="4988" toId="628">
</dataflow>
<dataflow id="6704" from="StgValue_6667" to="period_samples_0_timestamp_V_addr_24" fromId="6667" toId="628">
</dataflow>
<dataflow id="6705" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_24" fromId="47" toId="629">
</dataflow>
<dataflow id="6706" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_24" fromId="4988" toId="629">
</dataflow>
<dataflow id="6707" from="StgValue_6667" to="period_samples_1_timestamp_V_addr_24" fromId="6667" toId="629">
</dataflow>
<dataflow id="6708" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_24" fromId="48" toId="630">
</dataflow>
<dataflow id="6709" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_24" fromId="4988" toId="630">
</dataflow>
<dataflow id="6710" from="StgValue_6667" to="period_samples_2_timestamp_V_addr_24" fromId="6667" toId="630">
</dataflow>
<dataflow id="6711" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_24" fromId="49" toId="631">
</dataflow>
<dataflow id="6712" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_24" fromId="4988" toId="631">
</dataflow>
<dataflow id="6713" from="StgValue_6667" to="period_samples_3_timestamp_V_addr_24" fromId="6667" toId="631">
</dataflow>
<dataflow id="6714" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_24" fromId="50" toId="632">
</dataflow>
<dataflow id="6715" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_24" fromId="4988" toId="632">
</dataflow>
<dataflow id="6716" from="StgValue_6667" to="period_samples_4_timestamp_V_addr_24" fromId="6667" toId="632">
</dataflow>
<dataflow id="6717" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_24" fromId="51" toId="633">
</dataflow>
<dataflow id="6718" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_24" fromId="4988" toId="633">
</dataflow>
<dataflow id="6719" from="StgValue_6667" to="period_samples_5_timestamp_V_addr_24" fromId="6667" toId="633">
</dataflow>
<dataflow id="6720" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_24" fromId="52" toId="634">
</dataflow>
<dataflow id="6721" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_24" fromId="4988" toId="634">
</dataflow>
<dataflow id="6722" from="StgValue_6667" to="period_samples_6_timestamp_V_addr_24" fromId="6667" toId="634">
</dataflow>
<dataflow id="6723" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_24" fromId="53" toId="635">
</dataflow>
<dataflow id="6724" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_24" fromId="4988" toId="635">
</dataflow>
<dataflow id="6725" from="StgValue_6667" to="period_samples_7_timestamp_V_addr_24" fromId="6667" toId="635">
</dataflow>
<dataflow id="6726" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_24" fromId="54" toId="636">
</dataflow>
<dataflow id="6727" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_24" fromId="4988" toId="636">
</dataflow>
<dataflow id="6728" from="StgValue_6667" to="period_samples_8_timestamp_V_addr_24" fromId="6667" toId="636">
</dataflow>
<dataflow id="6729" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_24" fromId="55" toId="637">
</dataflow>
<dataflow id="6730" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_24" fromId="4988" toId="637">
</dataflow>
<dataflow id="6731" from="StgValue_6667" to="period_samples_9_timestamp_V_addr_24" fromId="6667" toId="637">
</dataflow>
<dataflow id="6732" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_24" fromId="56" toId="638">
</dataflow>
<dataflow id="6733" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_24" fromId="4988" toId="638">
</dataflow>
<dataflow id="6734" from="StgValue_6667" to="period_samples_10_timestamp_V_addr_24" fromId="6667" toId="638">
</dataflow>
<dataflow id="6735" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_24" fromId="57" toId="639">
</dataflow>
<dataflow id="6736" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_24" fromId="4988" toId="639">
</dataflow>
<dataflow id="6737" from="StgValue_6667" to="period_samples_11_timestamp_V_addr_24" fromId="6667" toId="639">
</dataflow>
<dataflow id="6738" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_25" fromId="34" toId="640">
</dataflow>
<dataflow id="6739" from="StgValue_4988" to="period_samples_0_sample_V_addr_25" fromId="4988" toId="640">
</dataflow>
<dataflow id="6741" from="StgValue_6740" to="period_samples_0_sample_V_addr_25" fromId="6740" toId="640">
</dataflow>
<dataflow id="6742" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_25" fromId="35" toId="641">
</dataflow>
<dataflow id="6743" from="StgValue_4988" to="period_samples_1_sample_V_addr_25" fromId="4988" toId="641">
</dataflow>
<dataflow id="6744" from="StgValue_6740" to="period_samples_1_sample_V_addr_25" fromId="6740" toId="641">
</dataflow>
<dataflow id="6745" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_25" fromId="36" toId="642">
</dataflow>
<dataflow id="6746" from="StgValue_4988" to="period_samples_2_sample_V_addr_25" fromId="4988" toId="642">
</dataflow>
<dataflow id="6747" from="StgValue_6740" to="period_samples_2_sample_V_addr_25" fromId="6740" toId="642">
</dataflow>
<dataflow id="6748" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_25" fromId="37" toId="643">
</dataflow>
<dataflow id="6749" from="StgValue_4988" to="period_samples_3_sample_V_addr_25" fromId="4988" toId="643">
</dataflow>
<dataflow id="6750" from="StgValue_6740" to="period_samples_3_sample_V_addr_25" fromId="6740" toId="643">
</dataflow>
<dataflow id="6751" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_25" fromId="38" toId="644">
</dataflow>
<dataflow id="6752" from="StgValue_4988" to="period_samples_4_sample_V_addr_25" fromId="4988" toId="644">
</dataflow>
<dataflow id="6753" from="StgValue_6740" to="period_samples_4_sample_V_addr_25" fromId="6740" toId="644">
</dataflow>
<dataflow id="6754" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_25" fromId="39" toId="645">
</dataflow>
<dataflow id="6755" from="StgValue_4988" to="period_samples_5_sample_V_addr_25" fromId="4988" toId="645">
</dataflow>
<dataflow id="6756" from="StgValue_6740" to="period_samples_5_sample_V_addr_25" fromId="6740" toId="645">
</dataflow>
<dataflow id="6757" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_25" fromId="40" toId="646">
</dataflow>
<dataflow id="6758" from="StgValue_4988" to="period_samples_6_sample_V_addr_25" fromId="4988" toId="646">
</dataflow>
<dataflow id="6759" from="StgValue_6740" to="period_samples_6_sample_V_addr_25" fromId="6740" toId="646">
</dataflow>
<dataflow id="6760" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_25" fromId="41" toId="647">
</dataflow>
<dataflow id="6761" from="StgValue_4988" to="period_samples_7_sample_V_addr_25" fromId="4988" toId="647">
</dataflow>
<dataflow id="6762" from="StgValue_6740" to="period_samples_7_sample_V_addr_25" fromId="6740" toId="647">
</dataflow>
<dataflow id="6763" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_25" fromId="42" toId="648">
</dataflow>
<dataflow id="6764" from="StgValue_4988" to="period_samples_8_sample_V_addr_25" fromId="4988" toId="648">
</dataflow>
<dataflow id="6765" from="StgValue_6740" to="period_samples_8_sample_V_addr_25" fromId="6740" toId="648">
</dataflow>
<dataflow id="6766" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_25" fromId="43" toId="649">
</dataflow>
<dataflow id="6767" from="StgValue_4988" to="period_samples_9_sample_V_addr_25" fromId="4988" toId="649">
</dataflow>
<dataflow id="6768" from="StgValue_6740" to="period_samples_9_sample_V_addr_25" fromId="6740" toId="649">
</dataflow>
<dataflow id="6769" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_25" fromId="44" toId="650">
</dataflow>
<dataflow id="6770" from="StgValue_4988" to="period_samples_10_sample_V_addr_25" fromId="4988" toId="650">
</dataflow>
<dataflow id="6771" from="StgValue_6740" to="period_samples_10_sample_V_addr_25" fromId="6740" toId="650">
</dataflow>
<dataflow id="6772" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_25" fromId="45" toId="651">
</dataflow>
<dataflow id="6773" from="StgValue_4988" to="period_samples_11_sample_V_addr_25" fromId="4988" toId="651">
</dataflow>
<dataflow id="6774" from="StgValue_6740" to="period_samples_11_sample_V_addr_25" fromId="6740" toId="651">
</dataflow>
<dataflow id="6775" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_25" fromId="46" toId="652">
</dataflow>
<dataflow id="6776" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_25" fromId="4988" toId="652">
</dataflow>
<dataflow id="6777" from="StgValue_6740" to="period_samples_0_timestamp_V_addr_25" fromId="6740" toId="652">
</dataflow>
<dataflow id="6778" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_25" fromId="47" toId="653">
</dataflow>
<dataflow id="6779" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_25" fromId="4988" toId="653">
</dataflow>
<dataflow id="6780" from="StgValue_6740" to="period_samples_1_timestamp_V_addr_25" fromId="6740" toId="653">
</dataflow>
<dataflow id="6781" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_25" fromId="48" toId="654">
</dataflow>
<dataflow id="6782" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_25" fromId="4988" toId="654">
</dataflow>
<dataflow id="6783" from="StgValue_6740" to="period_samples_2_timestamp_V_addr_25" fromId="6740" toId="654">
</dataflow>
<dataflow id="6784" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_25" fromId="49" toId="655">
</dataflow>
<dataflow id="6785" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_25" fromId="4988" toId="655">
</dataflow>
<dataflow id="6786" from="StgValue_6740" to="period_samples_3_timestamp_V_addr_25" fromId="6740" toId="655">
</dataflow>
<dataflow id="6787" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_25" fromId="50" toId="656">
</dataflow>
<dataflow id="6788" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_25" fromId="4988" toId="656">
</dataflow>
<dataflow id="6789" from="StgValue_6740" to="period_samples_4_timestamp_V_addr_25" fromId="6740" toId="656">
</dataflow>
<dataflow id="6790" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_25" fromId="51" toId="657">
</dataflow>
<dataflow id="6791" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_25" fromId="4988" toId="657">
</dataflow>
<dataflow id="6792" from="StgValue_6740" to="period_samples_5_timestamp_V_addr_25" fromId="6740" toId="657">
</dataflow>
<dataflow id="6793" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_25" fromId="52" toId="658">
</dataflow>
<dataflow id="6794" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_25" fromId="4988" toId="658">
</dataflow>
<dataflow id="6795" from="StgValue_6740" to="period_samples_6_timestamp_V_addr_25" fromId="6740" toId="658">
</dataflow>
<dataflow id="6796" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_25" fromId="53" toId="659">
</dataflow>
<dataflow id="6797" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_25" fromId="4988" toId="659">
</dataflow>
<dataflow id="6798" from="StgValue_6740" to="period_samples_7_timestamp_V_addr_25" fromId="6740" toId="659">
</dataflow>
<dataflow id="6799" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_25" fromId="54" toId="660">
</dataflow>
<dataflow id="6800" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_25" fromId="4988" toId="660">
</dataflow>
<dataflow id="6801" from="StgValue_6740" to="period_samples_8_timestamp_V_addr_25" fromId="6740" toId="660">
</dataflow>
<dataflow id="6802" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_25" fromId="55" toId="661">
</dataflow>
<dataflow id="6803" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_25" fromId="4988" toId="661">
</dataflow>
<dataflow id="6804" from="StgValue_6740" to="period_samples_9_timestamp_V_addr_25" fromId="6740" toId="661">
</dataflow>
<dataflow id="6805" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_25" fromId="56" toId="662">
</dataflow>
<dataflow id="6806" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_25" fromId="4988" toId="662">
</dataflow>
<dataflow id="6807" from="StgValue_6740" to="period_samples_10_timestamp_V_addr_25" fromId="6740" toId="662">
</dataflow>
<dataflow id="6808" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_25" fromId="57" toId="663">
</dataflow>
<dataflow id="6809" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_25" fromId="4988" toId="663">
</dataflow>
<dataflow id="6810" from="StgValue_6740" to="period_samples_11_timestamp_V_addr_25" fromId="6740" toId="663">
</dataflow>
<dataflow id="6811" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_26" fromId="34" toId="664">
</dataflow>
<dataflow id="6812" from="StgValue_4988" to="period_samples_0_sample_V_addr_26" fromId="4988" toId="664">
</dataflow>
<dataflow id="6814" from="StgValue_6813" to="period_samples_0_sample_V_addr_26" fromId="6813" toId="664">
</dataflow>
<dataflow id="6815" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_26" fromId="35" toId="665">
</dataflow>
<dataflow id="6816" from="StgValue_4988" to="period_samples_1_sample_V_addr_26" fromId="4988" toId="665">
</dataflow>
<dataflow id="6817" from="StgValue_6813" to="period_samples_1_sample_V_addr_26" fromId="6813" toId="665">
</dataflow>
<dataflow id="6818" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_26" fromId="36" toId="666">
</dataflow>
<dataflow id="6819" from="StgValue_4988" to="period_samples_2_sample_V_addr_26" fromId="4988" toId="666">
</dataflow>
<dataflow id="6820" from="StgValue_6813" to="period_samples_2_sample_V_addr_26" fromId="6813" toId="666">
</dataflow>
<dataflow id="6821" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_26" fromId="37" toId="667">
</dataflow>
<dataflow id="6822" from="StgValue_4988" to="period_samples_3_sample_V_addr_26" fromId="4988" toId="667">
</dataflow>
<dataflow id="6823" from="StgValue_6813" to="period_samples_3_sample_V_addr_26" fromId="6813" toId="667">
</dataflow>
<dataflow id="6824" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_26" fromId="38" toId="668">
</dataflow>
<dataflow id="6825" from="StgValue_4988" to="period_samples_4_sample_V_addr_26" fromId="4988" toId="668">
</dataflow>
<dataflow id="6826" from="StgValue_6813" to="period_samples_4_sample_V_addr_26" fromId="6813" toId="668">
</dataflow>
<dataflow id="6827" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_26" fromId="39" toId="669">
</dataflow>
<dataflow id="6828" from="StgValue_4988" to="period_samples_5_sample_V_addr_26" fromId="4988" toId="669">
</dataflow>
<dataflow id="6829" from="StgValue_6813" to="period_samples_5_sample_V_addr_26" fromId="6813" toId="669">
</dataflow>
<dataflow id="6830" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_26" fromId="40" toId="670">
</dataflow>
<dataflow id="6831" from="StgValue_4988" to="period_samples_6_sample_V_addr_26" fromId="4988" toId="670">
</dataflow>
<dataflow id="6832" from="StgValue_6813" to="period_samples_6_sample_V_addr_26" fromId="6813" toId="670">
</dataflow>
<dataflow id="6833" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_26" fromId="41" toId="671">
</dataflow>
<dataflow id="6834" from="StgValue_4988" to="period_samples_7_sample_V_addr_26" fromId="4988" toId="671">
</dataflow>
<dataflow id="6835" from="StgValue_6813" to="period_samples_7_sample_V_addr_26" fromId="6813" toId="671">
</dataflow>
<dataflow id="6836" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_26" fromId="42" toId="672">
</dataflow>
<dataflow id="6837" from="StgValue_4988" to="period_samples_8_sample_V_addr_26" fromId="4988" toId="672">
</dataflow>
<dataflow id="6838" from="StgValue_6813" to="period_samples_8_sample_V_addr_26" fromId="6813" toId="672">
</dataflow>
<dataflow id="6839" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_26" fromId="43" toId="673">
</dataflow>
<dataflow id="6840" from="StgValue_4988" to="period_samples_9_sample_V_addr_26" fromId="4988" toId="673">
</dataflow>
<dataflow id="6841" from="StgValue_6813" to="period_samples_9_sample_V_addr_26" fromId="6813" toId="673">
</dataflow>
<dataflow id="6842" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_26" fromId="44" toId="674">
</dataflow>
<dataflow id="6843" from="StgValue_4988" to="period_samples_10_sample_V_addr_26" fromId="4988" toId="674">
</dataflow>
<dataflow id="6844" from="StgValue_6813" to="period_samples_10_sample_V_addr_26" fromId="6813" toId="674">
</dataflow>
<dataflow id="6845" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_26" fromId="45" toId="675">
</dataflow>
<dataflow id="6846" from="StgValue_4988" to="period_samples_11_sample_V_addr_26" fromId="4988" toId="675">
</dataflow>
<dataflow id="6847" from="StgValue_6813" to="period_samples_11_sample_V_addr_26" fromId="6813" toId="675">
</dataflow>
<dataflow id="6848" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_26" fromId="46" toId="676">
</dataflow>
<dataflow id="6849" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_26" fromId="4988" toId="676">
</dataflow>
<dataflow id="6850" from="StgValue_6813" to="period_samples_0_timestamp_V_addr_26" fromId="6813" toId="676">
</dataflow>
<dataflow id="6851" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_26" fromId="47" toId="677">
</dataflow>
<dataflow id="6852" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_26" fromId="4988" toId="677">
</dataflow>
<dataflow id="6853" from="StgValue_6813" to="period_samples_1_timestamp_V_addr_26" fromId="6813" toId="677">
</dataflow>
<dataflow id="6854" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_26" fromId="48" toId="678">
</dataflow>
<dataflow id="6855" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_26" fromId="4988" toId="678">
</dataflow>
<dataflow id="6856" from="StgValue_6813" to="period_samples_2_timestamp_V_addr_26" fromId="6813" toId="678">
</dataflow>
<dataflow id="6857" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_26" fromId="49" toId="679">
</dataflow>
<dataflow id="6858" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_26" fromId="4988" toId="679">
</dataflow>
<dataflow id="6859" from="StgValue_6813" to="period_samples_3_timestamp_V_addr_26" fromId="6813" toId="679">
</dataflow>
<dataflow id="6860" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_26" fromId="50" toId="680">
</dataflow>
<dataflow id="6861" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_26" fromId="4988" toId="680">
</dataflow>
<dataflow id="6862" from="StgValue_6813" to="period_samples_4_timestamp_V_addr_26" fromId="6813" toId="680">
</dataflow>
<dataflow id="6863" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_26" fromId="51" toId="681">
</dataflow>
<dataflow id="6864" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_26" fromId="4988" toId="681">
</dataflow>
<dataflow id="6865" from="StgValue_6813" to="period_samples_5_timestamp_V_addr_26" fromId="6813" toId="681">
</dataflow>
<dataflow id="6866" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_26" fromId="52" toId="682">
</dataflow>
<dataflow id="6867" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_26" fromId="4988" toId="682">
</dataflow>
<dataflow id="6868" from="StgValue_6813" to="period_samples_6_timestamp_V_addr_26" fromId="6813" toId="682">
</dataflow>
<dataflow id="6869" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_26" fromId="53" toId="683">
</dataflow>
<dataflow id="6870" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_26" fromId="4988" toId="683">
</dataflow>
<dataflow id="6871" from="StgValue_6813" to="period_samples_7_timestamp_V_addr_26" fromId="6813" toId="683">
</dataflow>
<dataflow id="6872" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_26" fromId="54" toId="684">
</dataflow>
<dataflow id="6873" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_26" fromId="4988" toId="684">
</dataflow>
<dataflow id="6874" from="StgValue_6813" to="period_samples_8_timestamp_V_addr_26" fromId="6813" toId="684">
</dataflow>
<dataflow id="6875" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_26" fromId="55" toId="685">
</dataflow>
<dataflow id="6876" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_26" fromId="4988" toId="685">
</dataflow>
<dataflow id="6877" from="StgValue_6813" to="period_samples_9_timestamp_V_addr_26" fromId="6813" toId="685">
</dataflow>
<dataflow id="6878" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_26" fromId="56" toId="686">
</dataflow>
<dataflow id="6879" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_26" fromId="4988" toId="686">
</dataflow>
<dataflow id="6880" from="StgValue_6813" to="period_samples_10_timestamp_V_addr_26" fromId="6813" toId="686">
</dataflow>
<dataflow id="6881" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_26" fromId="57" toId="687">
</dataflow>
<dataflow id="6882" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_26" fromId="4988" toId="687">
</dataflow>
<dataflow id="6883" from="StgValue_6813" to="period_samples_11_timestamp_V_addr_26" fromId="6813" toId="687">
</dataflow>
<dataflow id="6884" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_27" fromId="34" toId="688">
</dataflow>
<dataflow id="6885" from="StgValue_4988" to="period_samples_0_sample_V_addr_27" fromId="4988" toId="688">
</dataflow>
<dataflow id="6887" from="StgValue_6886" to="period_samples_0_sample_V_addr_27" fromId="6886" toId="688">
</dataflow>
<dataflow id="6888" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_27" fromId="35" toId="689">
</dataflow>
<dataflow id="6889" from="StgValue_4988" to="period_samples_1_sample_V_addr_27" fromId="4988" toId="689">
</dataflow>
<dataflow id="6890" from="StgValue_6886" to="period_samples_1_sample_V_addr_27" fromId="6886" toId="689">
</dataflow>
<dataflow id="6891" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_27" fromId="36" toId="690">
</dataflow>
<dataflow id="6892" from="StgValue_4988" to="period_samples_2_sample_V_addr_27" fromId="4988" toId="690">
</dataflow>
<dataflow id="6893" from="StgValue_6886" to="period_samples_2_sample_V_addr_27" fromId="6886" toId="690">
</dataflow>
<dataflow id="6894" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_27" fromId="37" toId="691">
</dataflow>
<dataflow id="6895" from="StgValue_4988" to="period_samples_3_sample_V_addr_27" fromId="4988" toId="691">
</dataflow>
<dataflow id="6896" from="StgValue_6886" to="period_samples_3_sample_V_addr_27" fromId="6886" toId="691">
</dataflow>
<dataflow id="6897" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_27" fromId="38" toId="692">
</dataflow>
<dataflow id="6898" from="StgValue_4988" to="period_samples_4_sample_V_addr_27" fromId="4988" toId="692">
</dataflow>
<dataflow id="6899" from="StgValue_6886" to="period_samples_4_sample_V_addr_27" fromId="6886" toId="692">
</dataflow>
<dataflow id="6900" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_27" fromId="39" toId="693">
</dataflow>
<dataflow id="6901" from="StgValue_4988" to="period_samples_5_sample_V_addr_27" fromId="4988" toId="693">
</dataflow>
<dataflow id="6902" from="StgValue_6886" to="period_samples_5_sample_V_addr_27" fromId="6886" toId="693">
</dataflow>
<dataflow id="6903" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_27" fromId="40" toId="694">
</dataflow>
<dataflow id="6904" from="StgValue_4988" to="period_samples_6_sample_V_addr_27" fromId="4988" toId="694">
</dataflow>
<dataflow id="6905" from="StgValue_6886" to="period_samples_6_sample_V_addr_27" fromId="6886" toId="694">
</dataflow>
<dataflow id="6906" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_27" fromId="41" toId="695">
</dataflow>
<dataflow id="6907" from="StgValue_4988" to="period_samples_7_sample_V_addr_27" fromId="4988" toId="695">
</dataflow>
<dataflow id="6908" from="StgValue_6886" to="period_samples_7_sample_V_addr_27" fromId="6886" toId="695">
</dataflow>
<dataflow id="6909" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_27" fromId="42" toId="696">
</dataflow>
<dataflow id="6910" from="StgValue_4988" to="period_samples_8_sample_V_addr_27" fromId="4988" toId="696">
</dataflow>
<dataflow id="6911" from="StgValue_6886" to="period_samples_8_sample_V_addr_27" fromId="6886" toId="696">
</dataflow>
<dataflow id="6912" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_27" fromId="43" toId="697">
</dataflow>
<dataflow id="6913" from="StgValue_4988" to="period_samples_9_sample_V_addr_27" fromId="4988" toId="697">
</dataflow>
<dataflow id="6914" from="StgValue_6886" to="period_samples_9_sample_V_addr_27" fromId="6886" toId="697">
</dataflow>
<dataflow id="6915" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_27" fromId="44" toId="698">
</dataflow>
<dataflow id="6916" from="StgValue_4988" to="period_samples_10_sample_V_addr_27" fromId="4988" toId="698">
</dataflow>
<dataflow id="6917" from="StgValue_6886" to="period_samples_10_sample_V_addr_27" fromId="6886" toId="698">
</dataflow>
<dataflow id="6918" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_27" fromId="45" toId="699">
</dataflow>
<dataflow id="6919" from="StgValue_4988" to="period_samples_11_sample_V_addr_27" fromId="4988" toId="699">
</dataflow>
<dataflow id="6920" from="StgValue_6886" to="period_samples_11_sample_V_addr_27" fromId="6886" toId="699">
</dataflow>
<dataflow id="6921" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_27" fromId="46" toId="700">
</dataflow>
<dataflow id="6922" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_27" fromId="4988" toId="700">
</dataflow>
<dataflow id="6923" from="StgValue_6886" to="period_samples_0_timestamp_V_addr_27" fromId="6886" toId="700">
</dataflow>
<dataflow id="6924" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_27" fromId="47" toId="701">
</dataflow>
<dataflow id="6925" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_27" fromId="4988" toId="701">
</dataflow>
<dataflow id="6926" from="StgValue_6886" to="period_samples_1_timestamp_V_addr_27" fromId="6886" toId="701">
</dataflow>
<dataflow id="6927" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_27" fromId="48" toId="702">
</dataflow>
<dataflow id="6928" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_27" fromId="4988" toId="702">
</dataflow>
<dataflow id="6929" from="StgValue_6886" to="period_samples_2_timestamp_V_addr_27" fromId="6886" toId="702">
</dataflow>
<dataflow id="6930" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_27" fromId="49" toId="703">
</dataflow>
<dataflow id="6931" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_27" fromId="4988" toId="703">
</dataflow>
<dataflow id="6932" from="StgValue_6886" to="period_samples_3_timestamp_V_addr_27" fromId="6886" toId="703">
</dataflow>
<dataflow id="6933" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_27" fromId="50" toId="704">
</dataflow>
<dataflow id="6934" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_27" fromId="4988" toId="704">
</dataflow>
<dataflow id="6935" from="StgValue_6886" to="period_samples_4_timestamp_V_addr_27" fromId="6886" toId="704">
</dataflow>
<dataflow id="6936" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_27" fromId="51" toId="705">
</dataflow>
<dataflow id="6937" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_27" fromId="4988" toId="705">
</dataflow>
<dataflow id="6938" from="StgValue_6886" to="period_samples_5_timestamp_V_addr_27" fromId="6886" toId="705">
</dataflow>
<dataflow id="6939" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_27" fromId="52" toId="706">
</dataflow>
<dataflow id="6940" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_27" fromId="4988" toId="706">
</dataflow>
<dataflow id="6941" from="StgValue_6886" to="period_samples_6_timestamp_V_addr_27" fromId="6886" toId="706">
</dataflow>
<dataflow id="6942" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_27" fromId="53" toId="707">
</dataflow>
<dataflow id="6943" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_27" fromId="4988" toId="707">
</dataflow>
<dataflow id="6944" from="StgValue_6886" to="period_samples_7_timestamp_V_addr_27" fromId="6886" toId="707">
</dataflow>
<dataflow id="6945" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_27" fromId="54" toId="708">
</dataflow>
<dataflow id="6946" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_27" fromId="4988" toId="708">
</dataflow>
<dataflow id="6947" from="StgValue_6886" to="period_samples_8_timestamp_V_addr_27" fromId="6886" toId="708">
</dataflow>
<dataflow id="6948" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_27" fromId="55" toId="709">
</dataflow>
<dataflow id="6949" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_27" fromId="4988" toId="709">
</dataflow>
<dataflow id="6950" from="StgValue_6886" to="period_samples_9_timestamp_V_addr_27" fromId="6886" toId="709">
</dataflow>
<dataflow id="6951" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_27" fromId="56" toId="710">
</dataflow>
<dataflow id="6952" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_27" fromId="4988" toId="710">
</dataflow>
<dataflow id="6953" from="StgValue_6886" to="period_samples_10_timestamp_V_addr_27" fromId="6886" toId="710">
</dataflow>
<dataflow id="6954" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_27" fromId="57" toId="711">
</dataflow>
<dataflow id="6955" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_27" fromId="4988" toId="711">
</dataflow>
<dataflow id="6956" from="StgValue_6886" to="period_samples_11_timestamp_V_addr_27" fromId="6886" toId="711">
</dataflow>
<dataflow id="6957" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_28" fromId="34" toId="712">
</dataflow>
<dataflow id="6958" from="StgValue_4988" to="period_samples_0_sample_V_addr_28" fromId="4988" toId="712">
</dataflow>
<dataflow id="6960" from="StgValue_6959" to="period_samples_0_sample_V_addr_28" fromId="6959" toId="712">
</dataflow>
<dataflow id="6961" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_28" fromId="35" toId="713">
</dataflow>
<dataflow id="6962" from="StgValue_4988" to="period_samples_1_sample_V_addr_28" fromId="4988" toId="713">
</dataflow>
<dataflow id="6963" from="StgValue_6959" to="period_samples_1_sample_V_addr_28" fromId="6959" toId="713">
</dataflow>
<dataflow id="6964" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_28" fromId="36" toId="714">
</dataflow>
<dataflow id="6965" from="StgValue_4988" to="period_samples_2_sample_V_addr_28" fromId="4988" toId="714">
</dataflow>
<dataflow id="6966" from="StgValue_6959" to="period_samples_2_sample_V_addr_28" fromId="6959" toId="714">
</dataflow>
<dataflow id="6967" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_28" fromId="37" toId="715">
</dataflow>
<dataflow id="6968" from="StgValue_4988" to="period_samples_3_sample_V_addr_28" fromId="4988" toId="715">
</dataflow>
<dataflow id="6969" from="StgValue_6959" to="period_samples_3_sample_V_addr_28" fromId="6959" toId="715">
</dataflow>
<dataflow id="6970" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_28" fromId="38" toId="716">
</dataflow>
<dataflow id="6971" from="StgValue_4988" to="period_samples_4_sample_V_addr_28" fromId="4988" toId="716">
</dataflow>
<dataflow id="6972" from="StgValue_6959" to="period_samples_4_sample_V_addr_28" fromId="6959" toId="716">
</dataflow>
<dataflow id="6973" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_28" fromId="39" toId="717">
</dataflow>
<dataflow id="6974" from="StgValue_4988" to="period_samples_5_sample_V_addr_28" fromId="4988" toId="717">
</dataflow>
<dataflow id="6975" from="StgValue_6959" to="period_samples_5_sample_V_addr_28" fromId="6959" toId="717">
</dataflow>
<dataflow id="6976" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_28" fromId="40" toId="718">
</dataflow>
<dataflow id="6977" from="StgValue_4988" to="period_samples_6_sample_V_addr_28" fromId="4988" toId="718">
</dataflow>
<dataflow id="6978" from="StgValue_6959" to="period_samples_6_sample_V_addr_28" fromId="6959" toId="718">
</dataflow>
<dataflow id="6979" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_28" fromId="41" toId="719">
</dataflow>
<dataflow id="6980" from="StgValue_4988" to="period_samples_7_sample_V_addr_28" fromId="4988" toId="719">
</dataflow>
<dataflow id="6981" from="StgValue_6959" to="period_samples_7_sample_V_addr_28" fromId="6959" toId="719">
</dataflow>
<dataflow id="6982" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_28" fromId="42" toId="720">
</dataflow>
<dataflow id="6983" from="StgValue_4988" to="period_samples_8_sample_V_addr_28" fromId="4988" toId="720">
</dataflow>
<dataflow id="6984" from="StgValue_6959" to="period_samples_8_sample_V_addr_28" fromId="6959" toId="720">
</dataflow>
<dataflow id="6985" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_28" fromId="43" toId="721">
</dataflow>
<dataflow id="6986" from="StgValue_4988" to="period_samples_9_sample_V_addr_28" fromId="4988" toId="721">
</dataflow>
<dataflow id="6987" from="StgValue_6959" to="period_samples_9_sample_V_addr_28" fromId="6959" toId="721">
</dataflow>
<dataflow id="6988" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_28" fromId="44" toId="722">
</dataflow>
<dataflow id="6989" from="StgValue_4988" to="period_samples_10_sample_V_addr_28" fromId="4988" toId="722">
</dataflow>
<dataflow id="6990" from="StgValue_6959" to="period_samples_10_sample_V_addr_28" fromId="6959" toId="722">
</dataflow>
<dataflow id="6991" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_28" fromId="45" toId="723">
</dataflow>
<dataflow id="6992" from="StgValue_4988" to="period_samples_11_sample_V_addr_28" fromId="4988" toId="723">
</dataflow>
<dataflow id="6993" from="StgValue_6959" to="period_samples_11_sample_V_addr_28" fromId="6959" toId="723">
</dataflow>
<dataflow id="6994" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_28" fromId="46" toId="724">
</dataflow>
<dataflow id="6995" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_28" fromId="4988" toId="724">
</dataflow>
<dataflow id="6996" from="StgValue_6959" to="period_samples_0_timestamp_V_addr_28" fromId="6959" toId="724">
</dataflow>
<dataflow id="6997" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_28" fromId="47" toId="725">
</dataflow>
<dataflow id="6998" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_28" fromId="4988" toId="725">
</dataflow>
<dataflow id="6999" from="StgValue_6959" to="period_samples_1_timestamp_V_addr_28" fromId="6959" toId="725">
</dataflow>
<dataflow id="7000" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_28" fromId="48" toId="726">
</dataflow>
<dataflow id="7001" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_28" fromId="4988" toId="726">
</dataflow>
<dataflow id="7002" from="StgValue_6959" to="period_samples_2_timestamp_V_addr_28" fromId="6959" toId="726">
</dataflow>
<dataflow id="7003" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_28" fromId="49" toId="727">
</dataflow>
<dataflow id="7004" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_28" fromId="4988" toId="727">
</dataflow>
<dataflow id="7005" from="StgValue_6959" to="period_samples_3_timestamp_V_addr_28" fromId="6959" toId="727">
</dataflow>
<dataflow id="7006" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_28" fromId="50" toId="728">
</dataflow>
<dataflow id="7007" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_28" fromId="4988" toId="728">
</dataflow>
<dataflow id="7008" from="StgValue_6959" to="period_samples_4_timestamp_V_addr_28" fromId="6959" toId="728">
</dataflow>
<dataflow id="7009" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_28" fromId="51" toId="729">
</dataflow>
<dataflow id="7010" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_28" fromId="4988" toId="729">
</dataflow>
<dataflow id="7011" from="StgValue_6959" to="period_samples_5_timestamp_V_addr_28" fromId="6959" toId="729">
</dataflow>
<dataflow id="7012" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_28" fromId="52" toId="730">
</dataflow>
<dataflow id="7013" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_28" fromId="4988" toId="730">
</dataflow>
<dataflow id="7014" from="StgValue_6959" to="period_samples_6_timestamp_V_addr_28" fromId="6959" toId="730">
</dataflow>
<dataflow id="7015" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_28" fromId="53" toId="731">
</dataflow>
<dataflow id="7016" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_28" fromId="4988" toId="731">
</dataflow>
<dataflow id="7017" from="StgValue_6959" to="period_samples_7_timestamp_V_addr_28" fromId="6959" toId="731">
</dataflow>
<dataflow id="7018" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_28" fromId="54" toId="732">
</dataflow>
<dataflow id="7019" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_28" fromId="4988" toId="732">
</dataflow>
<dataflow id="7020" from="StgValue_6959" to="period_samples_8_timestamp_V_addr_28" fromId="6959" toId="732">
</dataflow>
<dataflow id="7021" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_28" fromId="55" toId="733">
</dataflow>
<dataflow id="7022" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_28" fromId="4988" toId="733">
</dataflow>
<dataflow id="7023" from="StgValue_6959" to="period_samples_9_timestamp_V_addr_28" fromId="6959" toId="733">
</dataflow>
<dataflow id="7024" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_28" fromId="56" toId="734">
</dataflow>
<dataflow id="7025" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_28" fromId="4988" toId="734">
</dataflow>
<dataflow id="7026" from="StgValue_6959" to="period_samples_10_timestamp_V_addr_28" fromId="6959" toId="734">
</dataflow>
<dataflow id="7027" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_28" fromId="57" toId="735">
</dataflow>
<dataflow id="7028" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_28" fromId="4988" toId="735">
</dataflow>
<dataflow id="7029" from="StgValue_6959" to="period_samples_11_timestamp_V_addr_28" fromId="6959" toId="735">
</dataflow>
<dataflow id="7030" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_29" fromId="34" toId="736">
</dataflow>
<dataflow id="7031" from="StgValue_4988" to="period_samples_0_sample_V_addr_29" fromId="4988" toId="736">
</dataflow>
<dataflow id="7033" from="StgValue_7032" to="period_samples_0_sample_V_addr_29" fromId="7032" toId="736">
</dataflow>
<dataflow id="7034" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_29" fromId="35" toId="737">
</dataflow>
<dataflow id="7035" from="StgValue_4988" to="period_samples_1_sample_V_addr_29" fromId="4988" toId="737">
</dataflow>
<dataflow id="7036" from="StgValue_7032" to="period_samples_1_sample_V_addr_29" fromId="7032" toId="737">
</dataflow>
<dataflow id="7037" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_29" fromId="36" toId="738">
</dataflow>
<dataflow id="7038" from="StgValue_4988" to="period_samples_2_sample_V_addr_29" fromId="4988" toId="738">
</dataflow>
<dataflow id="7039" from="StgValue_7032" to="period_samples_2_sample_V_addr_29" fromId="7032" toId="738">
</dataflow>
<dataflow id="7040" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_29" fromId="37" toId="739">
</dataflow>
<dataflow id="7041" from="StgValue_4988" to="period_samples_3_sample_V_addr_29" fromId="4988" toId="739">
</dataflow>
<dataflow id="7042" from="StgValue_7032" to="period_samples_3_sample_V_addr_29" fromId="7032" toId="739">
</dataflow>
<dataflow id="7043" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_29" fromId="38" toId="740">
</dataflow>
<dataflow id="7044" from="StgValue_4988" to="period_samples_4_sample_V_addr_29" fromId="4988" toId="740">
</dataflow>
<dataflow id="7045" from="StgValue_7032" to="period_samples_4_sample_V_addr_29" fromId="7032" toId="740">
</dataflow>
<dataflow id="7046" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_29" fromId="39" toId="741">
</dataflow>
<dataflow id="7047" from="StgValue_4988" to="period_samples_5_sample_V_addr_29" fromId="4988" toId="741">
</dataflow>
<dataflow id="7048" from="StgValue_7032" to="period_samples_5_sample_V_addr_29" fromId="7032" toId="741">
</dataflow>
<dataflow id="7049" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_29" fromId="40" toId="742">
</dataflow>
<dataflow id="7050" from="StgValue_4988" to="period_samples_6_sample_V_addr_29" fromId="4988" toId="742">
</dataflow>
<dataflow id="7051" from="StgValue_7032" to="period_samples_6_sample_V_addr_29" fromId="7032" toId="742">
</dataflow>
<dataflow id="7052" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_29" fromId="41" toId="743">
</dataflow>
<dataflow id="7053" from="StgValue_4988" to="period_samples_7_sample_V_addr_29" fromId="4988" toId="743">
</dataflow>
<dataflow id="7054" from="StgValue_7032" to="period_samples_7_sample_V_addr_29" fromId="7032" toId="743">
</dataflow>
<dataflow id="7055" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_29" fromId="42" toId="744">
</dataflow>
<dataflow id="7056" from="StgValue_4988" to="period_samples_8_sample_V_addr_29" fromId="4988" toId="744">
</dataflow>
<dataflow id="7057" from="StgValue_7032" to="period_samples_8_sample_V_addr_29" fromId="7032" toId="744">
</dataflow>
<dataflow id="7058" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_29" fromId="43" toId="745">
</dataflow>
<dataflow id="7059" from="StgValue_4988" to="period_samples_9_sample_V_addr_29" fromId="4988" toId="745">
</dataflow>
<dataflow id="7060" from="StgValue_7032" to="period_samples_9_sample_V_addr_29" fromId="7032" toId="745">
</dataflow>
<dataflow id="7061" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_29" fromId="44" toId="746">
</dataflow>
<dataflow id="7062" from="StgValue_4988" to="period_samples_10_sample_V_addr_29" fromId="4988" toId="746">
</dataflow>
<dataflow id="7063" from="StgValue_7032" to="period_samples_10_sample_V_addr_29" fromId="7032" toId="746">
</dataflow>
<dataflow id="7064" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_29" fromId="45" toId="747">
</dataflow>
<dataflow id="7065" from="StgValue_4988" to="period_samples_11_sample_V_addr_29" fromId="4988" toId="747">
</dataflow>
<dataflow id="7066" from="StgValue_7032" to="period_samples_11_sample_V_addr_29" fromId="7032" toId="747">
</dataflow>
<dataflow id="7067" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_29" fromId="46" toId="748">
</dataflow>
<dataflow id="7068" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_29" fromId="4988" toId="748">
</dataflow>
<dataflow id="7069" from="StgValue_7032" to="period_samples_0_timestamp_V_addr_29" fromId="7032" toId="748">
</dataflow>
<dataflow id="7070" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_29" fromId="47" toId="749">
</dataflow>
<dataflow id="7071" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_29" fromId="4988" toId="749">
</dataflow>
<dataflow id="7072" from="StgValue_7032" to="period_samples_1_timestamp_V_addr_29" fromId="7032" toId="749">
</dataflow>
<dataflow id="7073" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_29" fromId="48" toId="750">
</dataflow>
<dataflow id="7074" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_29" fromId="4988" toId="750">
</dataflow>
<dataflow id="7075" from="StgValue_7032" to="period_samples_2_timestamp_V_addr_29" fromId="7032" toId="750">
</dataflow>
<dataflow id="7076" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_29" fromId="49" toId="751">
</dataflow>
<dataflow id="7077" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_29" fromId="4988" toId="751">
</dataflow>
<dataflow id="7078" from="StgValue_7032" to="period_samples_3_timestamp_V_addr_29" fromId="7032" toId="751">
</dataflow>
<dataflow id="7079" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_29" fromId="50" toId="752">
</dataflow>
<dataflow id="7080" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_29" fromId="4988" toId="752">
</dataflow>
<dataflow id="7081" from="StgValue_7032" to="period_samples_4_timestamp_V_addr_29" fromId="7032" toId="752">
</dataflow>
<dataflow id="7082" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_29" fromId="51" toId="753">
</dataflow>
<dataflow id="7083" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_29" fromId="4988" toId="753">
</dataflow>
<dataflow id="7084" from="StgValue_7032" to="period_samples_5_timestamp_V_addr_29" fromId="7032" toId="753">
</dataflow>
<dataflow id="7085" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_29" fromId="52" toId="754">
</dataflow>
<dataflow id="7086" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_29" fromId="4988" toId="754">
</dataflow>
<dataflow id="7087" from="StgValue_7032" to="period_samples_6_timestamp_V_addr_29" fromId="7032" toId="754">
</dataflow>
<dataflow id="7088" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_29" fromId="53" toId="755">
</dataflow>
<dataflow id="7089" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_29" fromId="4988" toId="755">
</dataflow>
<dataflow id="7090" from="StgValue_7032" to="period_samples_7_timestamp_V_addr_29" fromId="7032" toId="755">
</dataflow>
<dataflow id="7091" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_29" fromId="54" toId="756">
</dataflow>
<dataflow id="7092" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_29" fromId="4988" toId="756">
</dataflow>
<dataflow id="7093" from="StgValue_7032" to="period_samples_8_timestamp_V_addr_29" fromId="7032" toId="756">
</dataflow>
<dataflow id="7094" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_29" fromId="55" toId="757">
</dataflow>
<dataflow id="7095" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_29" fromId="4988" toId="757">
</dataflow>
<dataflow id="7096" from="StgValue_7032" to="period_samples_9_timestamp_V_addr_29" fromId="7032" toId="757">
</dataflow>
<dataflow id="7097" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_29" fromId="56" toId="758">
</dataflow>
<dataflow id="7098" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_29" fromId="4988" toId="758">
</dataflow>
<dataflow id="7099" from="StgValue_7032" to="period_samples_10_timestamp_V_addr_29" fromId="7032" toId="758">
</dataflow>
<dataflow id="7100" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_29" fromId="57" toId="759">
</dataflow>
<dataflow id="7101" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_29" fromId="4988" toId="759">
</dataflow>
<dataflow id="7102" from="StgValue_7032" to="period_samples_11_timestamp_V_addr_29" fromId="7032" toId="759">
</dataflow>
<dataflow id="7103" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_30" fromId="34" toId="760">
</dataflow>
<dataflow id="7104" from="StgValue_4988" to="period_samples_0_sample_V_addr_30" fromId="4988" toId="760">
</dataflow>
<dataflow id="7106" from="StgValue_7105" to="period_samples_0_sample_V_addr_30" fromId="7105" toId="760">
</dataflow>
<dataflow id="7107" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_30" fromId="35" toId="761">
</dataflow>
<dataflow id="7108" from="StgValue_4988" to="period_samples_1_sample_V_addr_30" fromId="4988" toId="761">
</dataflow>
<dataflow id="7109" from="StgValue_7105" to="period_samples_1_sample_V_addr_30" fromId="7105" toId="761">
</dataflow>
<dataflow id="7110" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_30" fromId="36" toId="762">
</dataflow>
<dataflow id="7111" from="StgValue_4988" to="period_samples_2_sample_V_addr_30" fromId="4988" toId="762">
</dataflow>
<dataflow id="7112" from="StgValue_7105" to="period_samples_2_sample_V_addr_30" fromId="7105" toId="762">
</dataflow>
<dataflow id="7113" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_30" fromId="37" toId="763">
</dataflow>
<dataflow id="7114" from="StgValue_4988" to="period_samples_3_sample_V_addr_30" fromId="4988" toId="763">
</dataflow>
<dataflow id="7115" from="StgValue_7105" to="period_samples_3_sample_V_addr_30" fromId="7105" toId="763">
</dataflow>
<dataflow id="7116" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_30" fromId="38" toId="764">
</dataflow>
<dataflow id="7117" from="StgValue_4988" to="period_samples_4_sample_V_addr_30" fromId="4988" toId="764">
</dataflow>
<dataflow id="7118" from="StgValue_7105" to="period_samples_4_sample_V_addr_30" fromId="7105" toId="764">
</dataflow>
<dataflow id="7119" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_30" fromId="39" toId="765">
</dataflow>
<dataflow id="7120" from="StgValue_4988" to="period_samples_5_sample_V_addr_30" fromId="4988" toId="765">
</dataflow>
<dataflow id="7121" from="StgValue_7105" to="period_samples_5_sample_V_addr_30" fromId="7105" toId="765">
</dataflow>
<dataflow id="7122" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_30" fromId="40" toId="766">
</dataflow>
<dataflow id="7123" from="StgValue_4988" to="period_samples_6_sample_V_addr_30" fromId="4988" toId="766">
</dataflow>
<dataflow id="7124" from="StgValue_7105" to="period_samples_6_sample_V_addr_30" fromId="7105" toId="766">
</dataflow>
<dataflow id="7125" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_30" fromId="41" toId="767">
</dataflow>
<dataflow id="7126" from="StgValue_4988" to="period_samples_7_sample_V_addr_30" fromId="4988" toId="767">
</dataflow>
<dataflow id="7127" from="StgValue_7105" to="period_samples_7_sample_V_addr_30" fromId="7105" toId="767">
</dataflow>
<dataflow id="7128" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_30" fromId="42" toId="768">
</dataflow>
<dataflow id="7129" from="StgValue_4988" to="period_samples_8_sample_V_addr_30" fromId="4988" toId="768">
</dataflow>
<dataflow id="7130" from="StgValue_7105" to="period_samples_8_sample_V_addr_30" fromId="7105" toId="768">
</dataflow>
<dataflow id="7131" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_30" fromId="43" toId="769">
</dataflow>
<dataflow id="7132" from="StgValue_4988" to="period_samples_9_sample_V_addr_30" fromId="4988" toId="769">
</dataflow>
<dataflow id="7133" from="StgValue_7105" to="period_samples_9_sample_V_addr_30" fromId="7105" toId="769">
</dataflow>
<dataflow id="7134" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_30" fromId="44" toId="770">
</dataflow>
<dataflow id="7135" from="StgValue_4988" to="period_samples_10_sample_V_addr_30" fromId="4988" toId="770">
</dataflow>
<dataflow id="7136" from="StgValue_7105" to="period_samples_10_sample_V_addr_30" fromId="7105" toId="770">
</dataflow>
<dataflow id="7137" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_30" fromId="45" toId="771">
</dataflow>
<dataflow id="7138" from="StgValue_4988" to="period_samples_11_sample_V_addr_30" fromId="4988" toId="771">
</dataflow>
<dataflow id="7139" from="StgValue_7105" to="period_samples_11_sample_V_addr_30" fromId="7105" toId="771">
</dataflow>
<dataflow id="7140" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_30" fromId="46" toId="772">
</dataflow>
<dataflow id="7141" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_30" fromId="4988" toId="772">
</dataflow>
<dataflow id="7142" from="StgValue_7105" to="period_samples_0_timestamp_V_addr_30" fromId="7105" toId="772">
</dataflow>
<dataflow id="7143" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_30" fromId="47" toId="773">
</dataflow>
<dataflow id="7144" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_30" fromId="4988" toId="773">
</dataflow>
<dataflow id="7145" from="StgValue_7105" to="period_samples_1_timestamp_V_addr_30" fromId="7105" toId="773">
</dataflow>
<dataflow id="7146" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_30" fromId="48" toId="774">
</dataflow>
<dataflow id="7147" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_30" fromId="4988" toId="774">
</dataflow>
<dataflow id="7148" from="StgValue_7105" to="period_samples_2_timestamp_V_addr_30" fromId="7105" toId="774">
</dataflow>
<dataflow id="7149" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_30" fromId="49" toId="775">
</dataflow>
<dataflow id="7150" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_30" fromId="4988" toId="775">
</dataflow>
<dataflow id="7151" from="StgValue_7105" to="period_samples_3_timestamp_V_addr_30" fromId="7105" toId="775">
</dataflow>
<dataflow id="7152" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_30" fromId="50" toId="776">
</dataflow>
<dataflow id="7153" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_30" fromId="4988" toId="776">
</dataflow>
<dataflow id="7154" from="StgValue_7105" to="period_samples_4_timestamp_V_addr_30" fromId="7105" toId="776">
</dataflow>
<dataflow id="7155" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_30" fromId="51" toId="777">
</dataflow>
<dataflow id="7156" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_30" fromId="4988" toId="777">
</dataflow>
<dataflow id="7157" from="StgValue_7105" to="period_samples_5_timestamp_V_addr_30" fromId="7105" toId="777">
</dataflow>
<dataflow id="7158" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_30" fromId="52" toId="778">
</dataflow>
<dataflow id="7159" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_30" fromId="4988" toId="778">
</dataflow>
<dataflow id="7160" from="StgValue_7105" to="period_samples_6_timestamp_V_addr_30" fromId="7105" toId="778">
</dataflow>
<dataflow id="7161" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_30" fromId="53" toId="779">
</dataflow>
<dataflow id="7162" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_30" fromId="4988" toId="779">
</dataflow>
<dataflow id="7163" from="StgValue_7105" to="period_samples_7_timestamp_V_addr_30" fromId="7105" toId="779">
</dataflow>
<dataflow id="7164" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_30" fromId="54" toId="780">
</dataflow>
<dataflow id="7165" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_30" fromId="4988" toId="780">
</dataflow>
<dataflow id="7166" from="StgValue_7105" to="period_samples_8_timestamp_V_addr_30" fromId="7105" toId="780">
</dataflow>
<dataflow id="7167" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_30" fromId="55" toId="781">
</dataflow>
<dataflow id="7168" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_30" fromId="4988" toId="781">
</dataflow>
<dataflow id="7169" from="StgValue_7105" to="period_samples_9_timestamp_V_addr_30" fromId="7105" toId="781">
</dataflow>
<dataflow id="7170" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_30" fromId="56" toId="782">
</dataflow>
<dataflow id="7171" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_30" fromId="4988" toId="782">
</dataflow>
<dataflow id="7172" from="StgValue_7105" to="period_samples_10_timestamp_V_addr_30" fromId="7105" toId="782">
</dataflow>
<dataflow id="7173" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_30" fromId="57" toId="783">
</dataflow>
<dataflow id="7174" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_30" fromId="4988" toId="783">
</dataflow>
<dataflow id="7175" from="StgValue_7105" to="period_samples_11_timestamp_V_addr_30" fromId="7105" toId="783">
</dataflow>
<dataflow id="7176" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_31" fromId="34" toId="784">
</dataflow>
<dataflow id="7177" from="StgValue_4988" to="period_samples_0_sample_V_addr_31" fromId="4988" toId="784">
</dataflow>
<dataflow id="7179" from="StgValue_7178" to="period_samples_0_sample_V_addr_31" fromId="7178" toId="784">
</dataflow>
<dataflow id="7180" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_31" fromId="35" toId="785">
</dataflow>
<dataflow id="7181" from="StgValue_4988" to="period_samples_1_sample_V_addr_31" fromId="4988" toId="785">
</dataflow>
<dataflow id="7182" from="StgValue_7178" to="period_samples_1_sample_V_addr_31" fromId="7178" toId="785">
</dataflow>
<dataflow id="7183" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_31" fromId="36" toId="786">
</dataflow>
<dataflow id="7184" from="StgValue_4988" to="period_samples_2_sample_V_addr_31" fromId="4988" toId="786">
</dataflow>
<dataflow id="7185" from="StgValue_7178" to="period_samples_2_sample_V_addr_31" fromId="7178" toId="786">
</dataflow>
<dataflow id="7186" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_31" fromId="37" toId="787">
</dataflow>
<dataflow id="7187" from="StgValue_4988" to="period_samples_3_sample_V_addr_31" fromId="4988" toId="787">
</dataflow>
<dataflow id="7188" from="StgValue_7178" to="period_samples_3_sample_V_addr_31" fromId="7178" toId="787">
</dataflow>
<dataflow id="7189" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_31" fromId="38" toId="788">
</dataflow>
<dataflow id="7190" from="StgValue_4988" to="period_samples_4_sample_V_addr_31" fromId="4988" toId="788">
</dataflow>
<dataflow id="7191" from="StgValue_7178" to="period_samples_4_sample_V_addr_31" fromId="7178" toId="788">
</dataflow>
<dataflow id="7192" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_31" fromId="39" toId="789">
</dataflow>
<dataflow id="7193" from="StgValue_4988" to="period_samples_5_sample_V_addr_31" fromId="4988" toId="789">
</dataflow>
<dataflow id="7194" from="StgValue_7178" to="period_samples_5_sample_V_addr_31" fromId="7178" toId="789">
</dataflow>
<dataflow id="7195" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_31" fromId="40" toId="790">
</dataflow>
<dataflow id="7196" from="StgValue_4988" to="period_samples_6_sample_V_addr_31" fromId="4988" toId="790">
</dataflow>
<dataflow id="7197" from="StgValue_7178" to="period_samples_6_sample_V_addr_31" fromId="7178" toId="790">
</dataflow>
<dataflow id="7198" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_31" fromId="41" toId="791">
</dataflow>
<dataflow id="7199" from="StgValue_4988" to="period_samples_7_sample_V_addr_31" fromId="4988" toId="791">
</dataflow>
<dataflow id="7200" from="StgValue_7178" to="period_samples_7_sample_V_addr_31" fromId="7178" toId="791">
</dataflow>
<dataflow id="7201" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_31" fromId="42" toId="792">
</dataflow>
<dataflow id="7202" from="StgValue_4988" to="period_samples_8_sample_V_addr_31" fromId="4988" toId="792">
</dataflow>
<dataflow id="7203" from="StgValue_7178" to="period_samples_8_sample_V_addr_31" fromId="7178" toId="792">
</dataflow>
<dataflow id="7204" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_31" fromId="43" toId="793">
</dataflow>
<dataflow id="7205" from="StgValue_4988" to="period_samples_9_sample_V_addr_31" fromId="4988" toId="793">
</dataflow>
<dataflow id="7206" from="StgValue_7178" to="period_samples_9_sample_V_addr_31" fromId="7178" toId="793">
</dataflow>
<dataflow id="7207" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_31" fromId="44" toId="794">
</dataflow>
<dataflow id="7208" from="StgValue_4988" to="period_samples_10_sample_V_addr_31" fromId="4988" toId="794">
</dataflow>
<dataflow id="7209" from="StgValue_7178" to="period_samples_10_sample_V_addr_31" fromId="7178" toId="794">
</dataflow>
<dataflow id="7210" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_31" fromId="45" toId="795">
</dataflow>
<dataflow id="7211" from="StgValue_4988" to="period_samples_11_sample_V_addr_31" fromId="4988" toId="795">
</dataflow>
<dataflow id="7212" from="StgValue_7178" to="period_samples_11_sample_V_addr_31" fromId="7178" toId="795">
</dataflow>
<dataflow id="7213" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_31" fromId="46" toId="796">
</dataflow>
<dataflow id="7214" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_31" fromId="4988" toId="796">
</dataflow>
<dataflow id="7215" from="StgValue_7178" to="period_samples_0_timestamp_V_addr_31" fromId="7178" toId="796">
</dataflow>
<dataflow id="7216" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_31" fromId="47" toId="797">
</dataflow>
<dataflow id="7217" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_31" fromId="4988" toId="797">
</dataflow>
<dataflow id="7218" from="StgValue_7178" to="period_samples_1_timestamp_V_addr_31" fromId="7178" toId="797">
</dataflow>
<dataflow id="7219" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_31" fromId="48" toId="798">
</dataflow>
<dataflow id="7220" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_31" fromId="4988" toId="798">
</dataflow>
<dataflow id="7221" from="StgValue_7178" to="period_samples_2_timestamp_V_addr_31" fromId="7178" toId="798">
</dataflow>
<dataflow id="7222" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_31" fromId="49" toId="799">
</dataflow>
<dataflow id="7223" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_31" fromId="4988" toId="799">
</dataflow>
<dataflow id="7224" from="StgValue_7178" to="period_samples_3_timestamp_V_addr_31" fromId="7178" toId="799">
</dataflow>
<dataflow id="7225" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_31" fromId="50" toId="800">
</dataflow>
<dataflow id="7226" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_31" fromId="4988" toId="800">
</dataflow>
<dataflow id="7227" from="StgValue_7178" to="period_samples_4_timestamp_V_addr_31" fromId="7178" toId="800">
</dataflow>
<dataflow id="7228" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_31" fromId="51" toId="801">
</dataflow>
<dataflow id="7229" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_31" fromId="4988" toId="801">
</dataflow>
<dataflow id="7230" from="StgValue_7178" to="period_samples_5_timestamp_V_addr_31" fromId="7178" toId="801">
</dataflow>
<dataflow id="7231" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_31" fromId="52" toId="802">
</dataflow>
<dataflow id="7232" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_31" fromId="4988" toId="802">
</dataflow>
<dataflow id="7233" from="StgValue_7178" to="period_samples_6_timestamp_V_addr_31" fromId="7178" toId="802">
</dataflow>
<dataflow id="7234" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_31" fromId="53" toId="803">
</dataflow>
<dataflow id="7235" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_31" fromId="4988" toId="803">
</dataflow>
<dataflow id="7236" from="StgValue_7178" to="period_samples_7_timestamp_V_addr_31" fromId="7178" toId="803">
</dataflow>
<dataflow id="7237" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_31" fromId="54" toId="804">
</dataflow>
<dataflow id="7238" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_31" fromId="4988" toId="804">
</dataflow>
<dataflow id="7239" from="StgValue_7178" to="period_samples_8_timestamp_V_addr_31" fromId="7178" toId="804">
</dataflow>
<dataflow id="7240" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_31" fromId="55" toId="805">
</dataflow>
<dataflow id="7241" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_31" fromId="4988" toId="805">
</dataflow>
<dataflow id="7242" from="StgValue_7178" to="period_samples_9_timestamp_V_addr_31" fromId="7178" toId="805">
</dataflow>
<dataflow id="7243" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_31" fromId="56" toId="806">
</dataflow>
<dataflow id="7244" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_31" fromId="4988" toId="806">
</dataflow>
<dataflow id="7245" from="StgValue_7178" to="period_samples_10_timestamp_V_addr_31" fromId="7178" toId="806">
</dataflow>
<dataflow id="7246" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_31" fromId="57" toId="807">
</dataflow>
<dataflow id="7247" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_31" fromId="4988" toId="807">
</dataflow>
<dataflow id="7248" from="StgValue_7178" to="period_samples_11_timestamp_V_addr_31" fromId="7178" toId="807">
</dataflow>
<dataflow id="7249" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr_32" fromId="34" toId="808">
</dataflow>
<dataflow id="7250" from="StgValue_4988" to="period_samples_0_sample_V_addr_32" fromId="4988" toId="808">
</dataflow>
<dataflow id="7252" from="StgValue_7251" to="period_samples_0_sample_V_addr_32" fromId="7251" toId="808">
</dataflow>
<dataflow id="7253" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr_32" fromId="35" toId="809">
</dataflow>
<dataflow id="7254" from="StgValue_4988" to="period_samples_1_sample_V_addr_32" fromId="4988" toId="809">
</dataflow>
<dataflow id="7255" from="StgValue_7251" to="period_samples_1_sample_V_addr_32" fromId="7251" toId="809">
</dataflow>
<dataflow id="7256" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr_32" fromId="36" toId="810">
</dataflow>
<dataflow id="7257" from="StgValue_4988" to="period_samples_2_sample_V_addr_32" fromId="4988" toId="810">
</dataflow>
<dataflow id="7258" from="StgValue_7251" to="period_samples_2_sample_V_addr_32" fromId="7251" toId="810">
</dataflow>
<dataflow id="7259" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr_32" fromId="37" toId="811">
</dataflow>
<dataflow id="7260" from="StgValue_4988" to="period_samples_3_sample_V_addr_32" fromId="4988" toId="811">
</dataflow>
<dataflow id="7261" from="StgValue_7251" to="period_samples_3_sample_V_addr_32" fromId="7251" toId="811">
</dataflow>
<dataflow id="7262" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr_32" fromId="38" toId="812">
</dataflow>
<dataflow id="7263" from="StgValue_4988" to="period_samples_4_sample_V_addr_32" fromId="4988" toId="812">
</dataflow>
<dataflow id="7264" from="StgValue_7251" to="period_samples_4_sample_V_addr_32" fromId="7251" toId="812">
</dataflow>
<dataflow id="7265" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr_32" fromId="39" toId="813">
</dataflow>
<dataflow id="7266" from="StgValue_4988" to="period_samples_5_sample_V_addr_32" fromId="4988" toId="813">
</dataflow>
<dataflow id="7267" from="StgValue_7251" to="period_samples_5_sample_V_addr_32" fromId="7251" toId="813">
</dataflow>
<dataflow id="7268" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr_32" fromId="40" toId="814">
</dataflow>
<dataflow id="7269" from="StgValue_4988" to="period_samples_6_sample_V_addr_32" fromId="4988" toId="814">
</dataflow>
<dataflow id="7270" from="StgValue_7251" to="period_samples_6_sample_V_addr_32" fromId="7251" toId="814">
</dataflow>
<dataflow id="7271" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr_32" fromId="41" toId="815">
</dataflow>
<dataflow id="7272" from="StgValue_4988" to="period_samples_7_sample_V_addr_32" fromId="4988" toId="815">
</dataflow>
<dataflow id="7273" from="StgValue_7251" to="period_samples_7_sample_V_addr_32" fromId="7251" toId="815">
</dataflow>
<dataflow id="7274" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr_32" fromId="42" toId="816">
</dataflow>
<dataflow id="7275" from="StgValue_4988" to="period_samples_8_sample_V_addr_32" fromId="4988" toId="816">
</dataflow>
<dataflow id="7276" from="StgValue_7251" to="period_samples_8_sample_V_addr_32" fromId="7251" toId="816">
</dataflow>
<dataflow id="7277" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr_32" fromId="43" toId="817">
</dataflow>
<dataflow id="7278" from="StgValue_4988" to="period_samples_9_sample_V_addr_32" fromId="4988" toId="817">
</dataflow>
<dataflow id="7279" from="StgValue_7251" to="period_samples_9_sample_V_addr_32" fromId="7251" toId="817">
</dataflow>
<dataflow id="7280" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr_32" fromId="44" toId="818">
</dataflow>
<dataflow id="7281" from="StgValue_4988" to="period_samples_10_sample_V_addr_32" fromId="4988" toId="818">
</dataflow>
<dataflow id="7282" from="StgValue_7251" to="period_samples_10_sample_V_addr_32" fromId="7251" toId="818">
</dataflow>
<dataflow id="7283" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr_32" fromId="45" toId="819">
</dataflow>
<dataflow id="7284" from="StgValue_4988" to="period_samples_11_sample_V_addr_32" fromId="4988" toId="819">
</dataflow>
<dataflow id="7285" from="StgValue_7251" to="period_samples_11_sample_V_addr_32" fromId="7251" toId="819">
</dataflow>
<dataflow id="7286" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr_32" fromId="46" toId="820">
</dataflow>
<dataflow id="7287" from="StgValue_4988" to="period_samples_0_timestamp_V_addr_32" fromId="4988" toId="820">
</dataflow>
<dataflow id="7288" from="StgValue_7251" to="period_samples_0_timestamp_V_addr_32" fromId="7251" toId="820">
</dataflow>
<dataflow id="7289" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr_32" fromId="47" toId="821">
</dataflow>
<dataflow id="7290" from="StgValue_4988" to="period_samples_1_timestamp_V_addr_32" fromId="4988" toId="821">
</dataflow>
<dataflow id="7291" from="StgValue_7251" to="period_samples_1_timestamp_V_addr_32" fromId="7251" toId="821">
</dataflow>
<dataflow id="7292" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr_32" fromId="48" toId="822">
</dataflow>
<dataflow id="7293" from="StgValue_4988" to="period_samples_2_timestamp_V_addr_32" fromId="4988" toId="822">
</dataflow>
<dataflow id="7294" from="StgValue_7251" to="period_samples_2_timestamp_V_addr_32" fromId="7251" toId="822">
</dataflow>
<dataflow id="7295" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr_32" fromId="49" toId="823">
</dataflow>
<dataflow id="7296" from="StgValue_4988" to="period_samples_3_timestamp_V_addr_32" fromId="4988" toId="823">
</dataflow>
<dataflow id="7297" from="StgValue_7251" to="period_samples_3_timestamp_V_addr_32" fromId="7251" toId="823">
</dataflow>
<dataflow id="7298" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr_32" fromId="50" toId="824">
</dataflow>
<dataflow id="7299" from="StgValue_4988" to="period_samples_4_timestamp_V_addr_32" fromId="4988" toId="824">
</dataflow>
<dataflow id="7300" from="StgValue_7251" to="period_samples_4_timestamp_V_addr_32" fromId="7251" toId="824">
</dataflow>
<dataflow id="7301" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr_32" fromId="51" toId="825">
</dataflow>
<dataflow id="7302" from="StgValue_4988" to="period_samples_5_timestamp_V_addr_32" fromId="4988" toId="825">
</dataflow>
<dataflow id="7303" from="StgValue_7251" to="period_samples_5_timestamp_V_addr_32" fromId="7251" toId="825">
</dataflow>
<dataflow id="7304" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr_32" fromId="52" toId="826">
</dataflow>
<dataflow id="7305" from="StgValue_4988" to="period_samples_6_timestamp_V_addr_32" fromId="4988" toId="826">
</dataflow>
<dataflow id="7306" from="StgValue_7251" to="period_samples_6_timestamp_V_addr_32" fromId="7251" toId="826">
</dataflow>
<dataflow id="7307" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr_32" fromId="53" toId="827">
</dataflow>
<dataflow id="7308" from="StgValue_4988" to="period_samples_7_timestamp_V_addr_32" fromId="4988" toId="827">
</dataflow>
<dataflow id="7309" from="StgValue_7251" to="period_samples_7_timestamp_V_addr_32" fromId="7251" toId="827">
</dataflow>
<dataflow id="7310" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr_32" fromId="54" toId="828">
</dataflow>
<dataflow id="7311" from="StgValue_4988" to="period_samples_8_timestamp_V_addr_32" fromId="4988" toId="828">
</dataflow>
<dataflow id="7312" from="StgValue_7251" to="period_samples_8_timestamp_V_addr_32" fromId="7251" toId="828">
</dataflow>
<dataflow id="7313" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr_32" fromId="55" toId="829">
</dataflow>
<dataflow id="7314" from="StgValue_4988" to="period_samples_9_timestamp_V_addr_32" fromId="4988" toId="829">
</dataflow>
<dataflow id="7315" from="StgValue_7251" to="period_samples_9_timestamp_V_addr_32" fromId="7251" toId="829">
</dataflow>
<dataflow id="7316" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr_32" fromId="56" toId="830">
</dataflow>
<dataflow id="7317" from="StgValue_4988" to="period_samples_10_timestamp_V_addr_32" fromId="4988" toId="830">
</dataflow>
<dataflow id="7318" from="StgValue_7251" to="period_samples_10_timestamp_V_addr_32" fromId="7251" toId="830">
</dataflow>
<dataflow id="7319" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr_32" fromId="57" toId="831">
</dataflow>
<dataflow id="7320" from="StgValue_4988" to="period_samples_11_timestamp_V_addr_32" fromId="4988" toId="831">
</dataflow>
<dataflow id="7321" from="StgValue_7251" to="period_samples_11_timestamp_V_addr_32" fromId="7251" toId="831">
</dataflow>
<dataflow id="7322" from="sample_sample_V" to="sample_sample_V_addr_1" fromId="58" toId="832">
</dataflow>
<dataflow id="7323" from="StgValue_4988" to="sample_sample_V_addr_1" fromId="4988" toId="832">
</dataflow>
<dataflow id="7324" from="StgValue_4988" to="sample_sample_V_addr_1" fromId="4988" toId="832">
</dataflow>
<dataflow id="7325" from="sample_sample_V" to="sample_sample_V_addr_2" fromId="58" toId="833">
</dataflow>
<dataflow id="7326" from="StgValue_4988" to="sample_sample_V_addr_2" fromId="4988" toId="833">
</dataflow>
<dataflow id="7327" from="StgValue_4949" to="sample_sample_V_addr_2" fromId="4949" toId="833">
</dataflow>
<dataflow id="7328" from="sample_sample_V" to="sample_sample_V_addr_3" fromId="58" toId="834">
</dataflow>
<dataflow id="7329" from="StgValue_4988" to="sample_sample_V_addr_3" fromId="4988" toId="834">
</dataflow>
<dataflow id="7330" from="StgValue_5134" to="sample_sample_V_addr_3" fromId="5134" toId="834">
</dataflow>
<dataflow id="7331" from="sample_sample_V" to="sample_sample_V_addr_4" fromId="58" toId="835">
</dataflow>
<dataflow id="7332" from="StgValue_4988" to="sample_sample_V_addr_4" fromId="4988" toId="835">
</dataflow>
<dataflow id="7333" from="StgValue_5207" to="sample_sample_V_addr_4" fromId="5207" toId="835">
</dataflow>
<dataflow id="7334" from="sample_sample_V" to="sample_sample_V_addr_5" fromId="58" toId="836">
</dataflow>
<dataflow id="7335" from="StgValue_4988" to="sample_sample_V_addr_5" fromId="4988" toId="836">
</dataflow>
<dataflow id="7336" from="StgValue_5280" to="sample_sample_V_addr_5" fromId="5280" toId="836">
</dataflow>
<dataflow id="7337" from="sample_sample_V" to="sample_sample_V_addr_6" fromId="58" toId="837">
</dataflow>
<dataflow id="7338" from="StgValue_4988" to="sample_sample_V_addr_6" fromId="4988" toId="837">
</dataflow>
<dataflow id="7339" from="StgValue_5353" to="sample_sample_V_addr_6" fromId="5353" toId="837">
</dataflow>
<dataflow id="7340" from="sample_sample_V" to="sample_sample_V_addr_7" fromId="58" toId="838">
</dataflow>
<dataflow id="7341" from="StgValue_4988" to="sample_sample_V_addr_7" fromId="4988" toId="838">
</dataflow>
<dataflow id="7342" from="StgValue_5426" to="sample_sample_V_addr_7" fromId="5426" toId="838">
</dataflow>
<dataflow id="7343" from="sample_sample_V" to="sample_sample_V_addr_8" fromId="58" toId="839">
</dataflow>
<dataflow id="7344" from="StgValue_4988" to="sample_sample_V_addr_8" fromId="4988" toId="839">
</dataflow>
<dataflow id="7345" from="StgValue_5499" to="sample_sample_V_addr_8" fromId="5499" toId="839">
</dataflow>
<dataflow id="7346" from="sample_sample_V" to="sample_sample_V_addr_9" fromId="58" toId="840">
</dataflow>
<dataflow id="7347" from="StgValue_4988" to="sample_sample_V_addr_9" fromId="4988" toId="840">
</dataflow>
<dataflow id="7348" from="StgValue_5572" to="sample_sample_V_addr_9" fromId="5572" toId="840">
</dataflow>
<dataflow id="7349" from="sample_sample_V" to="sample_sample_V_addr_10" fromId="58" toId="841">
</dataflow>
<dataflow id="7350" from="StgValue_4988" to="sample_sample_V_addr_10" fromId="4988" toId="841">
</dataflow>
<dataflow id="7351" from="StgValue_5645" to="sample_sample_V_addr_10" fromId="5645" toId="841">
</dataflow>
<dataflow id="7352" from="sample_sample_V" to="sample_sample_V_addr_11" fromId="58" toId="842">
</dataflow>
<dataflow id="7353" from="StgValue_4988" to="sample_sample_V_addr_11" fromId="4988" toId="842">
</dataflow>
<dataflow id="7354" from="StgValue_5718" to="sample_sample_V_addr_11" fromId="5718" toId="842">
</dataflow>
<dataflow id="7355" from="sample_sample_V" to="sample_sample_V_addr_12" fromId="58" toId="843">
</dataflow>
<dataflow id="7356" from="StgValue_4988" to="sample_sample_V_addr_12" fromId="4988" toId="843">
</dataflow>
<dataflow id="7357" from="StgValue_5791" to="sample_sample_V_addr_12" fromId="5791" toId="843">
</dataflow>
<dataflow id="7358" from="sample_timestamp_V" to="sample_timestamp_V_addr_1" fromId="59" toId="844">
</dataflow>
<dataflow id="7359" from="StgValue_4988" to="sample_timestamp_V_addr_1" fromId="4988" toId="844">
</dataflow>
<dataflow id="7360" from="StgValue_4988" to="sample_timestamp_V_addr_1" fromId="4988" toId="844">
</dataflow>
<dataflow id="7361" from="sample_timestamp_V" to="sample_timestamp_V_addr_2" fromId="59" toId="845">
</dataflow>
<dataflow id="7362" from="StgValue_4988" to="sample_timestamp_V_addr_2" fromId="4988" toId="845">
</dataflow>
<dataflow id="7363" from="StgValue_4949" to="sample_timestamp_V_addr_2" fromId="4949" toId="845">
</dataflow>
<dataflow id="7364" from="sample_timestamp_V" to="sample_timestamp_V_addr_3" fromId="59" toId="846">
</dataflow>
<dataflow id="7365" from="StgValue_4988" to="sample_timestamp_V_addr_3" fromId="4988" toId="846">
</dataflow>
<dataflow id="7366" from="StgValue_5134" to="sample_timestamp_V_addr_3" fromId="5134" toId="846">
</dataflow>
<dataflow id="7367" from="sample_timestamp_V" to="sample_timestamp_V_addr_4" fromId="59" toId="847">
</dataflow>
<dataflow id="7368" from="StgValue_4988" to="sample_timestamp_V_addr_4" fromId="4988" toId="847">
</dataflow>
<dataflow id="7369" from="StgValue_5207" to="sample_timestamp_V_addr_4" fromId="5207" toId="847">
</dataflow>
<dataflow id="7370" from="sample_timestamp_V" to="sample_timestamp_V_addr_5" fromId="59" toId="848">
</dataflow>
<dataflow id="7371" from="StgValue_4988" to="sample_timestamp_V_addr_5" fromId="4988" toId="848">
</dataflow>
<dataflow id="7372" from="StgValue_5280" to="sample_timestamp_V_addr_5" fromId="5280" toId="848">
</dataflow>
<dataflow id="7373" from="sample_timestamp_V" to="sample_timestamp_V_addr_6" fromId="59" toId="849">
</dataflow>
<dataflow id="7374" from="StgValue_4988" to="sample_timestamp_V_addr_6" fromId="4988" toId="849">
</dataflow>
<dataflow id="7375" from="StgValue_5353" to="sample_timestamp_V_addr_6" fromId="5353" toId="849">
</dataflow>
<dataflow id="7376" from="sample_timestamp_V" to="sample_timestamp_V_addr_7" fromId="59" toId="850">
</dataflow>
<dataflow id="7377" from="StgValue_4988" to="sample_timestamp_V_addr_7" fromId="4988" toId="850">
</dataflow>
<dataflow id="7378" from="StgValue_5426" to="sample_timestamp_V_addr_7" fromId="5426" toId="850">
</dataflow>
<dataflow id="7379" from="sample_timestamp_V" to="sample_timestamp_V_addr_8" fromId="59" toId="851">
</dataflow>
<dataflow id="7380" from="StgValue_4988" to="sample_timestamp_V_addr_8" fromId="4988" toId="851">
</dataflow>
<dataflow id="7381" from="StgValue_5499" to="sample_timestamp_V_addr_8" fromId="5499" toId="851">
</dataflow>
<dataflow id="7382" from="sample_timestamp_V" to="sample_timestamp_V_addr_9" fromId="59" toId="852">
</dataflow>
<dataflow id="7383" from="StgValue_4988" to="sample_timestamp_V_addr_9" fromId="4988" toId="852">
</dataflow>
<dataflow id="7384" from="StgValue_5572" to="sample_timestamp_V_addr_9" fromId="5572" toId="852">
</dataflow>
<dataflow id="7385" from="sample_timestamp_V" to="sample_timestamp_V_addr_10" fromId="59" toId="853">
</dataflow>
<dataflow id="7386" from="StgValue_4988" to="sample_timestamp_V_addr_10" fromId="4988" toId="853">
</dataflow>
<dataflow id="7387" from="StgValue_5645" to="sample_timestamp_V_addr_10" fromId="5645" toId="853">
</dataflow>
<dataflow id="7388" from="sample_timestamp_V" to="sample_timestamp_V_addr_11" fromId="59" toId="854">
</dataflow>
<dataflow id="7389" from="StgValue_4988" to="sample_timestamp_V_addr_11" fromId="4988" toId="854">
</dataflow>
<dataflow id="7390" from="StgValue_5718" to="sample_timestamp_V_addr_11" fromId="5718" toId="854">
</dataflow>
<dataflow id="7391" from="sample_timestamp_V" to="sample_timestamp_V_addr_12" fromId="59" toId="855">
</dataflow>
<dataflow id="7392" from="StgValue_4988" to="sample_timestamp_V_addr_12" fromId="4988" toId="855">
</dataflow>
<dataflow id="7393" from="StgValue_5791" to="sample_timestamp_V_addr_12" fromId="5791" toId="855">
</dataflow>
<dataflow id="7394" from="sample_sliding_window_front_ptr_s" to="sample_sliding_window_front_ptr_load" fromId="4141" toId="856">
</dataflow>
<dataflow id="7395" from="sample_sliding_window_front_ptr_load" to="sext_ln26" fromId="856" toId="857">
</dataflow>
<dataflow id="7396" from="sample_sliding_window_back_ptr_s" to="buffer_idx_1" fromId="4142" toId="858">
</dataflow>
<dataflow id="7397" from="buffer_idx_1" to="trunc_ln22" fromId="858" toId="859">
</dataflow>
<dataflow id="7398" from="StgValue_4932" to="store_ln222" fromId="4932" toId="860">
</dataflow>
<dataflow id="7399" from="idx" to="store_ln222" fromId="29" toId="860">
</dataflow>
<dataflow id="7400" from="StgValue_4932" to="n_samples_counter" fromId="4932" toId="862">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7401" from="br_ln222" to="n_samples_counter" fromId="861" toId="862">
</dataflow>
<dataflow id="7402" from="n_samples_counter_1" to="n_samples_counter" fromId="3983" toId="862">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7403" from="br_ln0" to="n_samples_counter" fromId="3985" toId="862">
<BackEdge/>
</dataflow>
<dataflow id="7404" from="sext_ln222" to="i_3" fromId="63" toId="863">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7405" from="br_ln222" to="i_3" fromId="861" toId="863">
</dataflow>
<dataflow id="7406" from="i_2" to="i_3" fromId="3984" toId="863">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="7407" from="br_ln0" to="i_3" fromId="3985" toId="863">
<BackEdge/>
</dataflow>
<dataflow id="7408" from="idx" to="idx_1" fromId="29" toId="864">
</dataflow>
<dataflow id="7410" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp" fromId="7409" toId="865">
</dataflow>
<dataflow id="7411" from="i_3" to="tmp" fromId="863" toId="865">
</dataflow>
<dataflow id="7413" from="StgValue_7412" to="tmp" fromId="7412" toId="865">
</dataflow>
<dataflow id="7414" from="tmp" to="br_ln222" fromId="865" toId="866">
</dataflow>
<dataflow id="7415" from="sext_ln26" to="buffer_idx" fromId="857" toId="867">
</dataflow>
<dataflow id="7416" from="i_3" to="buffer_idx" fromId="863" toId="867">
</dataflow>
<dataflow id="7417" from="buffer_idx" to="trunc_ln22_1" fromId="867" toId="868">
</dataflow>
<dataflow id="7418" from="buffer_idx" to="icmp_ln24" fromId="867" toId="869">
</dataflow>
<dataflow id="7420" from="StgValue_7419" to="icmp_ln24" fromId="7419" toId="869">
</dataflow>
<dataflow id="7421" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_1" fromId="7409" toId="870">
</dataflow>
<dataflow id="7422" from="buffer_idx" to="tmp_1" fromId="867" toId="870">
</dataflow>
<dataflow id="7423" from="StgValue_7412" to="tmp_1" fromId="7412" toId="870">
</dataflow>
<dataflow id="7424" from="trunc_ln22_1" to="add_ln30" fromId="868" toId="871">
</dataflow>
<dataflow id="7426" from="StgValue_7425" to="add_ln30" fromId="7425" toId="871">
</dataflow>
<dataflow id="7427" from="tmp_1" to="buffer_idx_2" fromId="870" toId="872">
</dataflow>
<dataflow id="7428" from="add_ln30" to="buffer_idx_2" fromId="871" toId="872">
</dataflow>
<dataflow id="7429" from="trunc_ln22_1" to="buffer_idx_2" fromId="868" toId="872">
</dataflow>
<dataflow id="7430" from="icmp_ln24" to="buffer_idx_3" fromId="869" toId="873">
</dataflow>
<dataflow id="7431" from="trunc_ln22" to="buffer_idx_3" fromId="859" toId="873">
</dataflow>
<dataflow id="7432" from="buffer_idx_2" to="buffer_idx_3" fromId="872" toId="873">
</dataflow>
<dataflow id="7433" from="buffer_idx_3" to="zext_ln34" fromId="873" toId="874">
</dataflow>
<dataflow id="7434" from="sample_sliding_window_buffer_samples_timestamp_V_1_11" to="sample_sliding_window_buffer_samples_timestamp_V_1_11_addr" fromId="4864" toId="875">
</dataflow>
<dataflow id="7435" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_11_addr" fromId="4988" toId="875">
</dataflow>
<dataflow id="7436" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_11_addr" fromId="874" toId="875">
</dataflow>
<dataflow id="7437" from="sample_sliding_window_buffer_samples_timestamp_V_1_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_11_load" fromId="875" toId="876">
</dataflow>
<dataflow id="7438" from="sample_sliding_window_buffer_samples_timestamp_V_1_10" to="sample_sliding_window_buffer_samples_timestamp_V_1_10_addr" fromId="4865" toId="877">
</dataflow>
<dataflow id="7439" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_10_addr" fromId="4988" toId="877">
</dataflow>
<dataflow id="7440" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_10_addr" fromId="874" toId="877">
</dataflow>
<dataflow id="7441" from="sample_sliding_window_buffer_samples_timestamp_V_1_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_10_load" fromId="877" toId="878">
</dataflow>
<dataflow id="7442" from="sample_sliding_window_buffer_samples_timestamp_V_1_9" to="sample_sliding_window_buffer_samples_timestamp_V_1_9_addr" fromId="4866" toId="879">
</dataflow>
<dataflow id="7443" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_9_addr" fromId="4988" toId="879">
</dataflow>
<dataflow id="7444" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_9_addr" fromId="874" toId="879">
</dataflow>
<dataflow id="7445" from="sample_sliding_window_buffer_samples_timestamp_V_1_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_9_load" fromId="879" toId="880">
</dataflow>
<dataflow id="7446" from="sample_sliding_window_buffer_samples_timestamp_V_1_8" to="sample_sliding_window_buffer_samples_timestamp_V_1_8_addr" fromId="4867" toId="881">
</dataflow>
<dataflow id="7447" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_8_addr" fromId="4988" toId="881">
</dataflow>
<dataflow id="7448" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_8_addr" fromId="874" toId="881">
</dataflow>
<dataflow id="7449" from="sample_sliding_window_buffer_samples_timestamp_V_1_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_8_load" fromId="881" toId="882">
</dataflow>
<dataflow id="7450" from="sample_sliding_window_buffer_samples_timestamp_V_1_7" to="sample_sliding_window_buffer_samples_timestamp_V_1_7_addr" fromId="4868" toId="883">
</dataflow>
<dataflow id="7451" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_7_addr" fromId="4988" toId="883">
</dataflow>
<dataflow id="7452" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_7_addr" fromId="874" toId="883">
</dataflow>
<dataflow id="7453" from="sample_sliding_window_buffer_samples_timestamp_V_1_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_7_load" fromId="883" toId="884">
</dataflow>
<dataflow id="7454" from="sample_sliding_window_buffer_samples_timestamp_V_1_6" to="sample_sliding_window_buffer_samples_timestamp_V_1_6_addr" fromId="4869" toId="885">
</dataflow>
<dataflow id="7455" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_6_addr" fromId="4988" toId="885">
</dataflow>
<dataflow id="7456" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_6_addr" fromId="874" toId="885">
</dataflow>
<dataflow id="7457" from="sample_sliding_window_buffer_samples_timestamp_V_1_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_6_load" fromId="885" toId="886">
</dataflow>
<dataflow id="7458" from="sample_sliding_window_buffer_samples_timestamp_V_1_5" to="sample_sliding_window_buffer_samples_timestamp_V_1_5_addr" fromId="4870" toId="887">
</dataflow>
<dataflow id="7459" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_5_addr" fromId="4988" toId="887">
</dataflow>
<dataflow id="7460" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_5_addr" fromId="874" toId="887">
</dataflow>
<dataflow id="7461" from="sample_sliding_window_buffer_samples_timestamp_V_1_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_5_load" fromId="887" toId="888">
</dataflow>
<dataflow id="7462" from="sample_sliding_window_buffer_samples_timestamp_V_1_4" to="sample_sliding_window_buffer_samples_timestamp_V_1_4_addr" fromId="4871" toId="889">
</dataflow>
<dataflow id="7463" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_4_addr" fromId="4988" toId="889">
</dataflow>
<dataflow id="7464" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_4_addr" fromId="874" toId="889">
</dataflow>
<dataflow id="7465" from="sample_sliding_window_buffer_samples_timestamp_V_1_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_4_load" fromId="889" toId="890">
</dataflow>
<dataflow id="7466" from="sample_sliding_window_buffer_samples_timestamp_V_1_3" to="sample_sliding_window_buffer_samples_timestamp_V_1_3_addr" fromId="4872" toId="891">
</dataflow>
<dataflow id="7467" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_3_addr" fromId="4988" toId="891">
</dataflow>
<dataflow id="7468" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_3_addr" fromId="874" toId="891">
</dataflow>
<dataflow id="7469" from="sample_sliding_window_buffer_samples_timestamp_V_1_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_3_load" fromId="891" toId="892">
</dataflow>
<dataflow id="7470" from="sample_sliding_window_buffer_samples_timestamp_V_1_2" to="sample_sliding_window_buffer_samples_timestamp_V_1_2_addr" fromId="4873" toId="893">
</dataflow>
<dataflow id="7471" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_2_addr" fromId="4988" toId="893">
</dataflow>
<dataflow id="7472" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_2_addr" fromId="874" toId="893">
</dataflow>
<dataflow id="7473" from="sample_sliding_window_buffer_samples_timestamp_V_1_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_2_load" fromId="893" toId="894">
</dataflow>
<dataflow id="7474" from="sample_sliding_window_buffer_samples_timestamp_V_1_1" to="sample_sliding_window_buffer_samples_timestamp_V_1_1_addr" fromId="4874" toId="895">
</dataflow>
<dataflow id="7475" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_1_addr" fromId="4988" toId="895">
</dataflow>
<dataflow id="7476" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_1_addr" fromId="874" toId="895">
</dataflow>
<dataflow id="7477" from="sample_sliding_window_buffer_samples_timestamp_V_1_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_1_load" fromId="895" toId="896">
</dataflow>
<dataflow id="7478" from="sample_sliding_window_buffer_samples_timestamp_V_1_0" to="sample_sliding_window_buffer_samples_timestamp_V_1_0_addr" fromId="4875" toId="897">
</dataflow>
<dataflow id="7479" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_1_0_addr" fromId="4988" toId="897">
</dataflow>
<dataflow id="7480" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_1_0_addr" fromId="874" toId="897">
</dataflow>
<dataflow id="7481" from="sample_sliding_window_buffer_samples_timestamp_V_1_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_0_load" fromId="897" toId="898">
</dataflow>
<dataflow id="7482" from="sample_sliding_window_buffer_samples_sample_V_1_11" to="sample_sliding_window_buffer_samples_sample_V_1_11_addr" fromId="4876" toId="899">
</dataflow>
<dataflow id="7483" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_11_addr" fromId="4988" toId="899">
</dataflow>
<dataflow id="7484" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_11_addr" fromId="874" toId="899">
</dataflow>
<dataflow id="7485" from="sample_sliding_window_buffer_samples_sample_V_1_11_addr" to="sample_sliding_window_buffer_samples_sample_V_1_11_load" fromId="899" toId="900">
</dataflow>
<dataflow id="7486" from="sample_sliding_window_buffer_samples_sample_V_1_10" to="sample_sliding_window_buffer_samples_sample_V_1_10_addr" fromId="4877" toId="901">
</dataflow>
<dataflow id="7487" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_10_addr" fromId="4988" toId="901">
</dataflow>
<dataflow id="7488" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_10_addr" fromId="874" toId="901">
</dataflow>
<dataflow id="7489" from="sample_sliding_window_buffer_samples_sample_V_1_10_addr" to="sample_sliding_window_buffer_samples_sample_V_1_10_load" fromId="901" toId="902">
</dataflow>
<dataflow id="7490" from="sample_sliding_window_buffer_samples_sample_V_1_9" to="sample_sliding_window_buffer_samples_sample_V_1_9_addr" fromId="4878" toId="903">
</dataflow>
<dataflow id="7491" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_9_addr" fromId="4988" toId="903">
</dataflow>
<dataflow id="7492" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_9_addr" fromId="874" toId="903">
</dataflow>
<dataflow id="7493" from="sample_sliding_window_buffer_samples_sample_V_1_9_addr" to="sample_sliding_window_buffer_samples_sample_V_1_9_load" fromId="903" toId="904">
</dataflow>
<dataflow id="7494" from="sample_sliding_window_buffer_samples_sample_V_1_8" to="sample_sliding_window_buffer_samples_sample_V_1_8_addr" fromId="4879" toId="905">
</dataflow>
<dataflow id="7495" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_8_addr" fromId="4988" toId="905">
</dataflow>
<dataflow id="7496" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_8_addr" fromId="874" toId="905">
</dataflow>
<dataflow id="7497" from="sample_sliding_window_buffer_samples_sample_V_1_8_addr" to="sample_sliding_window_buffer_samples_sample_V_1_8_load" fromId="905" toId="906">
</dataflow>
<dataflow id="7498" from="sample_sliding_window_buffer_samples_sample_V_1_7" to="sample_sliding_window_buffer_samples_sample_V_1_7_addr" fromId="4880" toId="907">
</dataflow>
<dataflow id="7499" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_7_addr" fromId="4988" toId="907">
</dataflow>
<dataflow id="7500" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_7_addr" fromId="874" toId="907">
</dataflow>
<dataflow id="7501" from="sample_sliding_window_buffer_samples_sample_V_1_7_addr" to="sample_sliding_window_buffer_samples_sample_V_1_7_load" fromId="907" toId="908">
</dataflow>
<dataflow id="7502" from="sample_sliding_window_buffer_samples_sample_V_1_6" to="sample_sliding_window_buffer_samples_sample_V_1_6_addr" fromId="4881" toId="909">
</dataflow>
<dataflow id="7503" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_6_addr" fromId="4988" toId="909">
</dataflow>
<dataflow id="7504" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_6_addr" fromId="874" toId="909">
</dataflow>
<dataflow id="7505" from="sample_sliding_window_buffer_samples_sample_V_1_6_addr" to="sample_sliding_window_buffer_samples_sample_V_1_6_load" fromId="909" toId="910">
</dataflow>
<dataflow id="7506" from="sample_sliding_window_buffer_samples_sample_V_1_5" to="sample_sliding_window_buffer_samples_sample_V_1_5_addr" fromId="4882" toId="911">
</dataflow>
<dataflow id="7507" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_5_addr" fromId="4988" toId="911">
</dataflow>
<dataflow id="7508" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_5_addr" fromId="874" toId="911">
</dataflow>
<dataflow id="7509" from="sample_sliding_window_buffer_samples_sample_V_1_5_addr" to="sample_sliding_window_buffer_samples_sample_V_1_5_load" fromId="911" toId="912">
</dataflow>
<dataflow id="7510" from="sample_sliding_window_buffer_samples_sample_V_1_4" to="sample_sliding_window_buffer_samples_sample_V_1_4_addr" fromId="4883" toId="913">
</dataflow>
<dataflow id="7511" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_4_addr" fromId="4988" toId="913">
</dataflow>
<dataflow id="7512" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_4_addr" fromId="874" toId="913">
</dataflow>
<dataflow id="7513" from="sample_sliding_window_buffer_samples_sample_V_1_4_addr" to="sample_sliding_window_buffer_samples_sample_V_1_4_load" fromId="913" toId="914">
</dataflow>
<dataflow id="7514" from="sample_sliding_window_buffer_samples_sample_V_1_3" to="sample_sliding_window_buffer_samples_sample_V_1_3_addr" fromId="4884" toId="915">
</dataflow>
<dataflow id="7515" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_3_addr" fromId="4988" toId="915">
</dataflow>
<dataflow id="7516" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_3_addr" fromId="874" toId="915">
</dataflow>
<dataflow id="7517" from="sample_sliding_window_buffer_samples_sample_V_1_3_addr" to="sample_sliding_window_buffer_samples_sample_V_1_3_load" fromId="915" toId="916">
</dataflow>
<dataflow id="7518" from="sample_sliding_window_buffer_samples_sample_V_1_2" to="sample_sliding_window_buffer_samples_sample_V_1_2_addr" fromId="4885" toId="917">
</dataflow>
<dataflow id="7519" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_2_addr" fromId="4988" toId="917">
</dataflow>
<dataflow id="7520" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_2_addr" fromId="874" toId="917">
</dataflow>
<dataflow id="7521" from="sample_sliding_window_buffer_samples_sample_V_1_2_addr" to="sample_sliding_window_buffer_samples_sample_V_1_2_load" fromId="917" toId="918">
</dataflow>
<dataflow id="7522" from="sample_sliding_window_buffer_samples_sample_V_1_1" to="sample_sliding_window_buffer_samples_sample_V_1_1_addr" fromId="4886" toId="919">
</dataflow>
<dataflow id="7523" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_1_addr" fromId="4988" toId="919">
</dataflow>
<dataflow id="7524" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_1_addr" fromId="874" toId="919">
</dataflow>
<dataflow id="7525" from="sample_sliding_window_buffer_samples_sample_V_1_1_addr" to="sample_sliding_window_buffer_samples_sample_V_1_1_load" fromId="919" toId="920">
</dataflow>
<dataflow id="7526" from="sample_sliding_window_buffer_samples_sample_V_1_0" to="sample_sliding_window_buffer_samples_sample_V_1_0_addr" fromId="4887" toId="921">
</dataflow>
<dataflow id="7527" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_1_0_addr" fromId="4988" toId="921">
</dataflow>
<dataflow id="7528" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_1_0_addr" fromId="874" toId="921">
</dataflow>
<dataflow id="7529" from="sample_sliding_window_buffer_samples_sample_V_1_0_addr" to="sample_sliding_window_buffer_samples_sample_V_1_0_load" fromId="921" toId="922">
</dataflow>
<dataflow id="7530" from="sample_sliding_window_buffer_samples_timestamp_V_0_11" to="sample_sliding_window_buffer_samples_timestamp_V_0_11_addr" fromId="4888" toId="923">
</dataflow>
<dataflow id="7531" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_11_addr" fromId="4988" toId="923">
</dataflow>
<dataflow id="7532" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_11_addr" fromId="874" toId="923">
</dataflow>
<dataflow id="7533" from="sample_sliding_window_buffer_samples_timestamp_V_0_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_11_load" fromId="923" toId="924">
</dataflow>
<dataflow id="7534" from="sample_sliding_window_buffer_samples_timestamp_V_0_10" to="sample_sliding_window_buffer_samples_timestamp_V_0_10_addr" fromId="4889" toId="925">
</dataflow>
<dataflow id="7535" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_10_addr" fromId="4988" toId="925">
</dataflow>
<dataflow id="7536" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_10_addr" fromId="874" toId="925">
</dataflow>
<dataflow id="7537" from="sample_sliding_window_buffer_samples_timestamp_V_0_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_10_load" fromId="925" toId="926">
</dataflow>
<dataflow id="7538" from="sample_sliding_window_buffer_samples_timestamp_V_0_9" to="sample_sliding_window_buffer_samples_timestamp_V_0_9_addr" fromId="4890" toId="927">
</dataflow>
<dataflow id="7539" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_9_addr" fromId="4988" toId="927">
</dataflow>
<dataflow id="7540" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_9_addr" fromId="874" toId="927">
</dataflow>
<dataflow id="7541" from="sample_sliding_window_buffer_samples_timestamp_V_0_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_9_load" fromId="927" toId="928">
</dataflow>
<dataflow id="7542" from="sample_sliding_window_buffer_samples_timestamp_V_0_8" to="sample_sliding_window_buffer_samples_timestamp_V_0_8_addr" fromId="4891" toId="929">
</dataflow>
<dataflow id="7543" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_8_addr" fromId="4988" toId="929">
</dataflow>
<dataflow id="7544" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_8_addr" fromId="874" toId="929">
</dataflow>
<dataflow id="7545" from="sample_sliding_window_buffer_samples_timestamp_V_0_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_8_load" fromId="929" toId="930">
</dataflow>
<dataflow id="7546" from="sample_sliding_window_buffer_samples_timestamp_V_0_7" to="sample_sliding_window_buffer_samples_timestamp_V_0_7_addr" fromId="4892" toId="931">
</dataflow>
<dataflow id="7547" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_7_addr" fromId="4988" toId="931">
</dataflow>
<dataflow id="7548" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_7_addr" fromId="874" toId="931">
</dataflow>
<dataflow id="7549" from="sample_sliding_window_buffer_samples_timestamp_V_0_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_7_load" fromId="931" toId="932">
</dataflow>
<dataflow id="7550" from="sample_sliding_window_buffer_samples_timestamp_V_0_6" to="sample_sliding_window_buffer_samples_timestamp_V_0_6_addr" fromId="4893" toId="933">
</dataflow>
<dataflow id="7551" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_6_addr" fromId="4988" toId="933">
</dataflow>
<dataflow id="7552" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_6_addr" fromId="874" toId="933">
</dataflow>
<dataflow id="7553" from="sample_sliding_window_buffer_samples_timestamp_V_0_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_6_load" fromId="933" toId="934">
</dataflow>
<dataflow id="7554" from="sample_sliding_window_buffer_samples_timestamp_V_0_5" to="sample_sliding_window_buffer_samples_timestamp_V_0_5_addr" fromId="4894" toId="935">
</dataflow>
<dataflow id="7555" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_5_addr" fromId="4988" toId="935">
</dataflow>
<dataflow id="7556" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_5_addr" fromId="874" toId="935">
</dataflow>
<dataflow id="7557" from="sample_sliding_window_buffer_samples_timestamp_V_0_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_5_load" fromId="935" toId="936">
</dataflow>
<dataflow id="7558" from="sample_sliding_window_buffer_samples_timestamp_V_0_4" to="sample_sliding_window_buffer_samples_timestamp_V_0_4_addr" fromId="4895" toId="937">
</dataflow>
<dataflow id="7559" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_4_addr" fromId="4988" toId="937">
</dataflow>
<dataflow id="7560" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_4_addr" fromId="874" toId="937">
</dataflow>
<dataflow id="7561" from="sample_sliding_window_buffer_samples_timestamp_V_0_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_4_load" fromId="937" toId="938">
</dataflow>
<dataflow id="7562" from="sample_sliding_window_buffer_samples_timestamp_V_0_3" to="sample_sliding_window_buffer_samples_timestamp_V_0_3_addr" fromId="4896" toId="939">
</dataflow>
<dataflow id="7563" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_3_addr" fromId="4988" toId="939">
</dataflow>
<dataflow id="7564" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_3_addr" fromId="874" toId="939">
</dataflow>
<dataflow id="7565" from="sample_sliding_window_buffer_samples_timestamp_V_0_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_3_load" fromId="939" toId="940">
</dataflow>
<dataflow id="7566" from="sample_sliding_window_buffer_samples_timestamp_V_0_2" to="sample_sliding_window_buffer_samples_timestamp_V_0_2_addr" fromId="4897" toId="941">
</dataflow>
<dataflow id="7567" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_2_addr" fromId="4988" toId="941">
</dataflow>
<dataflow id="7568" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_2_addr" fromId="874" toId="941">
</dataflow>
<dataflow id="7569" from="sample_sliding_window_buffer_samples_timestamp_V_0_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_2_load" fromId="941" toId="942">
</dataflow>
<dataflow id="7570" from="sample_sliding_window_buffer_samples_timestamp_V_0_1" to="sample_sliding_window_buffer_samples_timestamp_V_0_1_addr" fromId="4898" toId="943">
</dataflow>
<dataflow id="7571" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_1_addr" fromId="4988" toId="943">
</dataflow>
<dataflow id="7572" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_1_addr" fromId="874" toId="943">
</dataflow>
<dataflow id="7573" from="sample_sliding_window_buffer_samples_timestamp_V_0_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_1_load" fromId="943" toId="944">
</dataflow>
<dataflow id="7574" from="sample_sliding_window_buffer_samples_timestamp_V_0_0" to="sample_sliding_window_buffer_samples_timestamp_V_0_0_addr" fromId="4899" toId="945">
</dataflow>
<dataflow id="7575" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_0_0_addr" fromId="4988" toId="945">
</dataflow>
<dataflow id="7576" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_0_0_addr" fromId="874" toId="945">
</dataflow>
<dataflow id="7577" from="sample_sliding_window_buffer_samples_timestamp_V_0_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_0_load" fromId="945" toId="946">
</dataflow>
<dataflow id="7578" from="sample_sliding_window_buffer_samples_sample_V_0_11" to="sample_sliding_window_buffer_samples_sample_V_0_11_addr" fromId="4900" toId="947">
</dataflow>
<dataflow id="7579" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_11_addr" fromId="4988" toId="947">
</dataflow>
<dataflow id="7580" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_11_addr" fromId="874" toId="947">
</dataflow>
<dataflow id="7581" from="sample_sliding_window_buffer_samples_sample_V_0_11_addr" to="sample_sliding_window_buffer_samples_sample_V_0_11_load" fromId="947" toId="948">
</dataflow>
<dataflow id="7582" from="sample_sliding_window_buffer_samples_sample_V_0_10" to="sample_sliding_window_buffer_samples_sample_V_0_10_addr" fromId="4901" toId="949">
</dataflow>
<dataflow id="7583" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_10_addr" fromId="4988" toId="949">
</dataflow>
<dataflow id="7584" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_10_addr" fromId="874" toId="949">
</dataflow>
<dataflow id="7585" from="sample_sliding_window_buffer_samples_sample_V_0_10_addr" to="sample_sliding_window_buffer_samples_sample_V_0_10_load" fromId="949" toId="950">
</dataflow>
<dataflow id="7586" from="sample_sliding_window_buffer_samples_sample_V_0_9" to="sample_sliding_window_buffer_samples_sample_V_0_9_addr" fromId="4902" toId="951">
</dataflow>
<dataflow id="7587" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_9_addr" fromId="4988" toId="951">
</dataflow>
<dataflow id="7588" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_9_addr" fromId="874" toId="951">
</dataflow>
<dataflow id="7589" from="sample_sliding_window_buffer_samples_sample_V_0_9_addr" to="sample_sliding_window_buffer_samples_sample_V_0_9_load" fromId="951" toId="952">
</dataflow>
<dataflow id="7590" from="sample_sliding_window_buffer_samples_sample_V_0_8" to="sample_sliding_window_buffer_samples_sample_V_0_8_addr" fromId="4903" toId="953">
</dataflow>
<dataflow id="7591" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_8_addr" fromId="4988" toId="953">
</dataflow>
<dataflow id="7592" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_8_addr" fromId="874" toId="953">
</dataflow>
<dataflow id="7593" from="sample_sliding_window_buffer_samples_sample_V_0_8_addr" to="sample_sliding_window_buffer_samples_sample_V_0_8_load" fromId="953" toId="954">
</dataflow>
<dataflow id="7594" from="sample_sliding_window_buffer_samples_sample_V_0_7" to="sample_sliding_window_buffer_samples_sample_V_0_7_addr" fromId="4904" toId="955">
</dataflow>
<dataflow id="7595" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_7_addr" fromId="4988" toId="955">
</dataflow>
<dataflow id="7596" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_7_addr" fromId="874" toId="955">
</dataflow>
<dataflow id="7597" from="sample_sliding_window_buffer_samples_sample_V_0_7_addr" to="sample_sliding_window_buffer_samples_sample_V_0_7_load" fromId="955" toId="956">
</dataflow>
<dataflow id="7598" from="sample_sliding_window_buffer_samples_sample_V_0_6" to="sample_sliding_window_buffer_samples_sample_V_0_6_addr" fromId="4905" toId="957">
</dataflow>
<dataflow id="7599" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_6_addr" fromId="4988" toId="957">
</dataflow>
<dataflow id="7600" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_6_addr" fromId="874" toId="957">
</dataflow>
<dataflow id="7601" from="sample_sliding_window_buffer_samples_sample_V_0_6_addr" to="sample_sliding_window_buffer_samples_sample_V_0_6_load" fromId="957" toId="958">
</dataflow>
<dataflow id="7602" from="sample_sliding_window_buffer_samples_sample_V_0_5" to="sample_sliding_window_buffer_samples_sample_V_0_5_addr" fromId="4906" toId="959">
</dataflow>
<dataflow id="7603" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_5_addr" fromId="4988" toId="959">
</dataflow>
<dataflow id="7604" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_5_addr" fromId="874" toId="959">
</dataflow>
<dataflow id="7605" from="sample_sliding_window_buffer_samples_sample_V_0_5_addr" to="sample_sliding_window_buffer_samples_sample_V_0_5_load" fromId="959" toId="960">
</dataflow>
<dataflow id="7606" from="sample_sliding_window_buffer_samples_sample_V_0_4" to="sample_sliding_window_buffer_samples_sample_V_0_4_addr" fromId="4907" toId="961">
</dataflow>
<dataflow id="7607" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_4_addr" fromId="4988" toId="961">
</dataflow>
<dataflow id="7608" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_4_addr" fromId="874" toId="961">
</dataflow>
<dataflow id="7609" from="sample_sliding_window_buffer_samples_sample_V_0_4_addr" to="sample_sliding_window_buffer_samples_sample_V_0_4_load" fromId="961" toId="962">
</dataflow>
<dataflow id="7610" from="sample_sliding_window_buffer_samples_sample_V_0_3" to="sample_sliding_window_buffer_samples_sample_V_0_3_addr" fromId="4908" toId="963">
</dataflow>
<dataflow id="7611" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_3_addr" fromId="4988" toId="963">
</dataflow>
<dataflow id="7612" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_3_addr" fromId="874" toId="963">
</dataflow>
<dataflow id="7613" from="sample_sliding_window_buffer_samples_sample_V_0_3_addr" to="sample_sliding_window_buffer_samples_sample_V_0_3_load" fromId="963" toId="964">
</dataflow>
<dataflow id="7614" from="sample_sliding_window_buffer_samples_sample_V_0_2" to="sample_sliding_window_buffer_samples_sample_V_0_2_addr" fromId="4909" toId="965">
</dataflow>
<dataflow id="7615" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_2_addr" fromId="4988" toId="965">
</dataflow>
<dataflow id="7616" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_2_addr" fromId="874" toId="965">
</dataflow>
<dataflow id="7617" from="sample_sliding_window_buffer_samples_sample_V_0_2_addr" to="sample_sliding_window_buffer_samples_sample_V_0_2_load" fromId="965" toId="966">
</dataflow>
<dataflow id="7618" from="sample_sliding_window_buffer_samples_sample_V_0_1" to="sample_sliding_window_buffer_samples_sample_V_0_1_addr" fromId="4910" toId="967">
</dataflow>
<dataflow id="7619" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_1_addr" fromId="4988" toId="967">
</dataflow>
<dataflow id="7620" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_1_addr" fromId="874" toId="967">
</dataflow>
<dataflow id="7621" from="sample_sliding_window_buffer_samples_sample_V_0_1_addr" to="sample_sliding_window_buffer_samples_sample_V_0_1_load" fromId="967" toId="968">
</dataflow>
<dataflow id="7622" from="sample_sliding_window_buffer_samples_sample_V_0_0" to="sample_sliding_window_buffer_samples_sample_V_0_0_addr" fromId="4911" toId="969">
</dataflow>
<dataflow id="7623" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_0_0_addr" fromId="4988" toId="969">
</dataflow>
<dataflow id="7624" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_0_0_addr" fromId="874" toId="969">
</dataflow>
<dataflow id="7625" from="sample_sliding_window_buffer_samples_sample_V_0_0_addr" to="sample_sliding_window_buffer_samples_sample_V_0_0_load" fromId="969" toId="970">
</dataflow>
<dataflow id="7626" from="n_samples_counter" to="ret_ln253" fromId="862" toId="971">
</dataflow>
<dataflow id="7627" from="sample_sliding_window_buffer_samples_timestamp_V_3_11" to="sample_sliding_window_buffer_samples_timestamp_V_3_11_addr" fromId="4816" toId="972">
</dataflow>
<dataflow id="7628" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_11_addr" fromId="4988" toId="972">
</dataflow>
<dataflow id="7629" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_11_addr" fromId="874" toId="972">
</dataflow>
<dataflow id="7630" from="sample_sliding_window_buffer_samples_timestamp_V_3_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_11_load" fromId="972" toId="973">
</dataflow>
<dataflow id="7631" from="sample_sliding_window_buffer_samples_timestamp_V_3_10" to="sample_sliding_window_buffer_samples_timestamp_V_3_10_addr" fromId="4817" toId="974">
</dataflow>
<dataflow id="7632" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_10_addr" fromId="4988" toId="974">
</dataflow>
<dataflow id="7633" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_10_addr" fromId="874" toId="974">
</dataflow>
<dataflow id="7634" from="sample_sliding_window_buffer_samples_timestamp_V_3_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_10_load" fromId="974" toId="975">
</dataflow>
<dataflow id="7635" from="sample_sliding_window_buffer_samples_timestamp_V_3_9" to="sample_sliding_window_buffer_samples_timestamp_V_3_9_addr" fromId="4818" toId="976">
</dataflow>
<dataflow id="7636" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_9_addr" fromId="4988" toId="976">
</dataflow>
<dataflow id="7637" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_9_addr" fromId="874" toId="976">
</dataflow>
<dataflow id="7638" from="sample_sliding_window_buffer_samples_timestamp_V_3_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_9_load" fromId="976" toId="977">
</dataflow>
<dataflow id="7639" from="sample_sliding_window_buffer_samples_timestamp_V_3_8" to="sample_sliding_window_buffer_samples_timestamp_V_3_8_addr" fromId="4819" toId="978">
</dataflow>
<dataflow id="7640" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_8_addr" fromId="4988" toId="978">
</dataflow>
<dataflow id="7641" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_8_addr" fromId="874" toId="978">
</dataflow>
<dataflow id="7642" from="sample_sliding_window_buffer_samples_timestamp_V_3_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_8_load" fromId="978" toId="979">
</dataflow>
<dataflow id="7643" from="sample_sliding_window_buffer_samples_timestamp_V_3_7" to="sample_sliding_window_buffer_samples_timestamp_V_3_7_addr" fromId="4820" toId="980">
</dataflow>
<dataflow id="7644" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_7_addr" fromId="4988" toId="980">
</dataflow>
<dataflow id="7645" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_7_addr" fromId="874" toId="980">
</dataflow>
<dataflow id="7646" from="sample_sliding_window_buffer_samples_timestamp_V_3_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_7_load" fromId="980" toId="981">
</dataflow>
<dataflow id="7647" from="sample_sliding_window_buffer_samples_timestamp_V_3_6" to="sample_sliding_window_buffer_samples_timestamp_V_3_6_addr" fromId="4821" toId="982">
</dataflow>
<dataflow id="7648" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_6_addr" fromId="4988" toId="982">
</dataflow>
<dataflow id="7649" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_6_addr" fromId="874" toId="982">
</dataflow>
<dataflow id="7650" from="sample_sliding_window_buffer_samples_timestamp_V_3_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_6_load" fromId="982" toId="983">
</dataflow>
<dataflow id="7651" from="sample_sliding_window_buffer_samples_timestamp_V_3_5" to="sample_sliding_window_buffer_samples_timestamp_V_3_5_addr" fromId="4822" toId="984">
</dataflow>
<dataflow id="7652" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_5_addr" fromId="4988" toId="984">
</dataflow>
<dataflow id="7653" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_5_addr" fromId="874" toId="984">
</dataflow>
<dataflow id="7654" from="sample_sliding_window_buffer_samples_timestamp_V_3_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_5_load" fromId="984" toId="985">
</dataflow>
<dataflow id="7655" from="sample_sliding_window_buffer_samples_timestamp_V_3_4" to="sample_sliding_window_buffer_samples_timestamp_V_3_4_addr" fromId="4823" toId="986">
</dataflow>
<dataflow id="7656" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_4_addr" fromId="4988" toId="986">
</dataflow>
<dataflow id="7657" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_4_addr" fromId="874" toId="986">
</dataflow>
<dataflow id="7658" from="sample_sliding_window_buffer_samples_timestamp_V_3_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_4_load" fromId="986" toId="987">
</dataflow>
<dataflow id="7659" from="sample_sliding_window_buffer_samples_timestamp_V_3_3" to="sample_sliding_window_buffer_samples_timestamp_V_3_3_addr" fromId="4824" toId="988">
</dataflow>
<dataflow id="7660" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_3_addr" fromId="4988" toId="988">
</dataflow>
<dataflow id="7661" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_3_addr" fromId="874" toId="988">
</dataflow>
<dataflow id="7662" from="sample_sliding_window_buffer_samples_timestamp_V_3_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_3_load" fromId="988" toId="989">
</dataflow>
<dataflow id="7663" from="sample_sliding_window_buffer_samples_timestamp_V_3_2" to="sample_sliding_window_buffer_samples_timestamp_V_3_2_addr" fromId="4825" toId="990">
</dataflow>
<dataflow id="7664" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_2_addr" fromId="4988" toId="990">
</dataflow>
<dataflow id="7665" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_2_addr" fromId="874" toId="990">
</dataflow>
<dataflow id="7666" from="sample_sliding_window_buffer_samples_timestamp_V_3_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_2_load" fromId="990" toId="991">
</dataflow>
<dataflow id="7667" from="sample_sliding_window_buffer_samples_timestamp_V_3_1" to="sample_sliding_window_buffer_samples_timestamp_V_3_1_addr" fromId="4826" toId="992">
</dataflow>
<dataflow id="7668" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_1_addr" fromId="4988" toId="992">
</dataflow>
<dataflow id="7669" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_1_addr" fromId="874" toId="992">
</dataflow>
<dataflow id="7670" from="sample_sliding_window_buffer_samples_timestamp_V_3_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_1_load" fromId="992" toId="993">
</dataflow>
<dataflow id="7671" from="sample_sliding_window_buffer_samples_timestamp_V_3_0" to="sample_sliding_window_buffer_samples_timestamp_V_3_0_addr" fromId="4827" toId="994">
</dataflow>
<dataflow id="7672" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_3_0_addr" fromId="4988" toId="994">
</dataflow>
<dataflow id="7673" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_3_0_addr" fromId="874" toId="994">
</dataflow>
<dataflow id="7674" from="sample_sliding_window_buffer_samples_timestamp_V_3_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_0_load" fromId="994" toId="995">
</dataflow>
<dataflow id="7675" from="sample_sliding_window_buffer_samples_sample_V_3_11" to="sample_sliding_window_buffer_samples_sample_V_3_11_addr" fromId="4828" toId="996">
</dataflow>
<dataflow id="7676" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_11_addr" fromId="4988" toId="996">
</dataflow>
<dataflow id="7677" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_11_addr" fromId="874" toId="996">
</dataflow>
<dataflow id="7678" from="sample_sliding_window_buffer_samples_sample_V_3_11_addr" to="sample_sliding_window_buffer_samples_sample_V_3_11_load" fromId="996" toId="997">
</dataflow>
<dataflow id="7679" from="sample_sliding_window_buffer_samples_sample_V_3_10" to="sample_sliding_window_buffer_samples_sample_V_3_10_addr" fromId="4829" toId="998">
</dataflow>
<dataflow id="7680" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_10_addr" fromId="4988" toId="998">
</dataflow>
<dataflow id="7681" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_10_addr" fromId="874" toId="998">
</dataflow>
<dataflow id="7682" from="sample_sliding_window_buffer_samples_sample_V_3_10_addr" to="sample_sliding_window_buffer_samples_sample_V_3_10_load" fromId="998" toId="999">
</dataflow>
<dataflow id="7683" from="sample_sliding_window_buffer_samples_sample_V_3_9" to="sample_sliding_window_buffer_samples_sample_V_3_9_addr" fromId="4830" toId="1000">
</dataflow>
<dataflow id="7684" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_9_addr" fromId="4988" toId="1000">
</dataflow>
<dataflow id="7685" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_9_addr" fromId="874" toId="1000">
</dataflow>
<dataflow id="7686" from="sample_sliding_window_buffer_samples_sample_V_3_9_addr" to="sample_sliding_window_buffer_samples_sample_V_3_9_load" fromId="1000" toId="1001">
</dataflow>
<dataflow id="7687" from="sample_sliding_window_buffer_samples_sample_V_3_8" to="sample_sliding_window_buffer_samples_sample_V_3_8_addr" fromId="4831" toId="1002">
</dataflow>
<dataflow id="7688" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_8_addr" fromId="4988" toId="1002">
</dataflow>
<dataflow id="7689" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_8_addr" fromId="874" toId="1002">
</dataflow>
<dataflow id="7690" from="sample_sliding_window_buffer_samples_sample_V_3_8_addr" to="sample_sliding_window_buffer_samples_sample_V_3_8_load" fromId="1002" toId="1003">
</dataflow>
<dataflow id="7691" from="sample_sliding_window_buffer_samples_sample_V_3_7" to="sample_sliding_window_buffer_samples_sample_V_3_7_addr" fromId="4832" toId="1004">
</dataflow>
<dataflow id="7692" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_7_addr" fromId="4988" toId="1004">
</dataflow>
<dataflow id="7693" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_7_addr" fromId="874" toId="1004">
</dataflow>
<dataflow id="7694" from="sample_sliding_window_buffer_samples_sample_V_3_7_addr" to="sample_sliding_window_buffer_samples_sample_V_3_7_load" fromId="1004" toId="1005">
</dataflow>
<dataflow id="7695" from="sample_sliding_window_buffer_samples_sample_V_3_6" to="sample_sliding_window_buffer_samples_sample_V_3_6_addr" fromId="4833" toId="1006">
</dataflow>
<dataflow id="7696" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_6_addr" fromId="4988" toId="1006">
</dataflow>
<dataflow id="7697" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_6_addr" fromId="874" toId="1006">
</dataflow>
<dataflow id="7698" from="sample_sliding_window_buffer_samples_sample_V_3_6_addr" to="sample_sliding_window_buffer_samples_sample_V_3_6_load" fromId="1006" toId="1007">
</dataflow>
<dataflow id="7699" from="sample_sliding_window_buffer_samples_sample_V_3_5" to="sample_sliding_window_buffer_samples_sample_V_3_5_addr" fromId="4834" toId="1008">
</dataflow>
<dataflow id="7700" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_5_addr" fromId="4988" toId="1008">
</dataflow>
<dataflow id="7701" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_5_addr" fromId="874" toId="1008">
</dataflow>
<dataflow id="7702" from="sample_sliding_window_buffer_samples_sample_V_3_5_addr" to="sample_sliding_window_buffer_samples_sample_V_3_5_load" fromId="1008" toId="1009">
</dataflow>
<dataflow id="7703" from="sample_sliding_window_buffer_samples_sample_V_3_4" to="sample_sliding_window_buffer_samples_sample_V_3_4_addr" fromId="4835" toId="1010">
</dataflow>
<dataflow id="7704" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_4_addr" fromId="4988" toId="1010">
</dataflow>
<dataflow id="7705" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_4_addr" fromId="874" toId="1010">
</dataflow>
<dataflow id="7706" from="sample_sliding_window_buffer_samples_sample_V_3_4_addr" to="sample_sliding_window_buffer_samples_sample_V_3_4_load" fromId="1010" toId="1011">
</dataflow>
<dataflow id="7707" from="sample_sliding_window_buffer_samples_sample_V_3_3" to="sample_sliding_window_buffer_samples_sample_V_3_3_addr" fromId="4836" toId="1012">
</dataflow>
<dataflow id="7708" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_3_addr" fromId="4988" toId="1012">
</dataflow>
<dataflow id="7709" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_3_addr" fromId="874" toId="1012">
</dataflow>
<dataflow id="7710" from="sample_sliding_window_buffer_samples_sample_V_3_3_addr" to="sample_sliding_window_buffer_samples_sample_V_3_3_load" fromId="1012" toId="1013">
</dataflow>
<dataflow id="7711" from="sample_sliding_window_buffer_samples_sample_V_3_2" to="sample_sliding_window_buffer_samples_sample_V_3_2_addr" fromId="4837" toId="1014">
</dataflow>
<dataflow id="7712" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_2_addr" fromId="4988" toId="1014">
</dataflow>
<dataflow id="7713" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_2_addr" fromId="874" toId="1014">
</dataflow>
<dataflow id="7714" from="sample_sliding_window_buffer_samples_sample_V_3_2_addr" to="sample_sliding_window_buffer_samples_sample_V_3_2_load" fromId="1014" toId="1015">
</dataflow>
<dataflow id="7715" from="sample_sliding_window_buffer_samples_sample_V_3_1" to="sample_sliding_window_buffer_samples_sample_V_3_1_addr" fromId="4838" toId="1016">
</dataflow>
<dataflow id="7716" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_1_addr" fromId="4988" toId="1016">
</dataflow>
<dataflow id="7717" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_1_addr" fromId="874" toId="1016">
</dataflow>
<dataflow id="7718" from="sample_sliding_window_buffer_samples_sample_V_3_1_addr" to="sample_sliding_window_buffer_samples_sample_V_3_1_load" fromId="1016" toId="1017">
</dataflow>
<dataflow id="7719" from="sample_sliding_window_buffer_samples_sample_V_3_0" to="sample_sliding_window_buffer_samples_sample_V_3_0_addr" fromId="4839" toId="1018">
</dataflow>
<dataflow id="7720" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_3_0_addr" fromId="4988" toId="1018">
</dataflow>
<dataflow id="7721" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_3_0_addr" fromId="874" toId="1018">
</dataflow>
<dataflow id="7722" from="sample_sliding_window_buffer_samples_sample_V_3_0_addr" to="sample_sliding_window_buffer_samples_sample_V_3_0_load" fromId="1018" toId="1019">
</dataflow>
<dataflow id="7723" from="sample_sliding_window_buffer_samples_timestamp_V_2_11" to="sample_sliding_window_buffer_samples_timestamp_V_2_11_addr" fromId="4840" toId="1020">
</dataflow>
<dataflow id="7724" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_11_addr" fromId="4988" toId="1020">
</dataflow>
<dataflow id="7725" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_11_addr" fromId="874" toId="1020">
</dataflow>
<dataflow id="7726" from="sample_sliding_window_buffer_samples_timestamp_V_2_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_11_load" fromId="1020" toId="1021">
</dataflow>
<dataflow id="7727" from="sample_sliding_window_buffer_samples_timestamp_V_2_10" to="sample_sliding_window_buffer_samples_timestamp_V_2_10_addr" fromId="4841" toId="1022">
</dataflow>
<dataflow id="7728" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_10_addr" fromId="4988" toId="1022">
</dataflow>
<dataflow id="7729" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_10_addr" fromId="874" toId="1022">
</dataflow>
<dataflow id="7730" from="sample_sliding_window_buffer_samples_timestamp_V_2_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_10_load" fromId="1022" toId="1023">
</dataflow>
<dataflow id="7731" from="sample_sliding_window_buffer_samples_timestamp_V_2_9" to="sample_sliding_window_buffer_samples_timestamp_V_2_9_addr" fromId="4842" toId="1024">
</dataflow>
<dataflow id="7732" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_9_addr" fromId="4988" toId="1024">
</dataflow>
<dataflow id="7733" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_9_addr" fromId="874" toId="1024">
</dataflow>
<dataflow id="7734" from="sample_sliding_window_buffer_samples_timestamp_V_2_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_9_load" fromId="1024" toId="1025">
</dataflow>
<dataflow id="7735" from="sample_sliding_window_buffer_samples_timestamp_V_2_8" to="sample_sliding_window_buffer_samples_timestamp_V_2_8_addr" fromId="4843" toId="1026">
</dataflow>
<dataflow id="7736" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_8_addr" fromId="4988" toId="1026">
</dataflow>
<dataflow id="7737" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_8_addr" fromId="874" toId="1026">
</dataflow>
<dataflow id="7738" from="sample_sliding_window_buffer_samples_timestamp_V_2_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_8_load" fromId="1026" toId="1027">
</dataflow>
<dataflow id="7739" from="sample_sliding_window_buffer_samples_timestamp_V_2_7" to="sample_sliding_window_buffer_samples_timestamp_V_2_7_addr" fromId="4844" toId="1028">
</dataflow>
<dataflow id="7740" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_7_addr" fromId="4988" toId="1028">
</dataflow>
<dataflow id="7741" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_7_addr" fromId="874" toId="1028">
</dataflow>
<dataflow id="7742" from="sample_sliding_window_buffer_samples_timestamp_V_2_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_7_load" fromId="1028" toId="1029">
</dataflow>
<dataflow id="7743" from="sample_sliding_window_buffer_samples_timestamp_V_2_6" to="sample_sliding_window_buffer_samples_timestamp_V_2_6_addr" fromId="4845" toId="1030">
</dataflow>
<dataflow id="7744" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_6_addr" fromId="4988" toId="1030">
</dataflow>
<dataflow id="7745" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_6_addr" fromId="874" toId="1030">
</dataflow>
<dataflow id="7746" from="sample_sliding_window_buffer_samples_timestamp_V_2_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_6_load" fromId="1030" toId="1031">
</dataflow>
<dataflow id="7747" from="sample_sliding_window_buffer_samples_timestamp_V_2_5" to="sample_sliding_window_buffer_samples_timestamp_V_2_5_addr" fromId="4846" toId="1032">
</dataflow>
<dataflow id="7748" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_5_addr" fromId="4988" toId="1032">
</dataflow>
<dataflow id="7749" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_5_addr" fromId="874" toId="1032">
</dataflow>
<dataflow id="7750" from="sample_sliding_window_buffer_samples_timestamp_V_2_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_5_load" fromId="1032" toId="1033">
</dataflow>
<dataflow id="7751" from="sample_sliding_window_buffer_samples_timestamp_V_2_4" to="sample_sliding_window_buffer_samples_timestamp_V_2_4_addr" fromId="4847" toId="1034">
</dataflow>
<dataflow id="7752" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_4_addr" fromId="4988" toId="1034">
</dataflow>
<dataflow id="7753" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_4_addr" fromId="874" toId="1034">
</dataflow>
<dataflow id="7754" from="sample_sliding_window_buffer_samples_timestamp_V_2_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_4_load" fromId="1034" toId="1035">
</dataflow>
<dataflow id="7755" from="sample_sliding_window_buffer_samples_timestamp_V_2_3" to="sample_sliding_window_buffer_samples_timestamp_V_2_3_addr" fromId="4848" toId="1036">
</dataflow>
<dataflow id="7756" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_3_addr" fromId="4988" toId="1036">
</dataflow>
<dataflow id="7757" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_3_addr" fromId="874" toId="1036">
</dataflow>
<dataflow id="7758" from="sample_sliding_window_buffer_samples_timestamp_V_2_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_3_load" fromId="1036" toId="1037">
</dataflow>
<dataflow id="7759" from="sample_sliding_window_buffer_samples_timestamp_V_2_2" to="sample_sliding_window_buffer_samples_timestamp_V_2_2_addr" fromId="4849" toId="1038">
</dataflow>
<dataflow id="7760" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_2_addr" fromId="4988" toId="1038">
</dataflow>
<dataflow id="7761" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_2_addr" fromId="874" toId="1038">
</dataflow>
<dataflow id="7762" from="sample_sliding_window_buffer_samples_timestamp_V_2_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_2_load" fromId="1038" toId="1039">
</dataflow>
<dataflow id="7763" from="sample_sliding_window_buffer_samples_timestamp_V_2_1" to="sample_sliding_window_buffer_samples_timestamp_V_2_1_addr" fromId="4850" toId="1040">
</dataflow>
<dataflow id="7764" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_1_addr" fromId="4988" toId="1040">
</dataflow>
<dataflow id="7765" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_1_addr" fromId="874" toId="1040">
</dataflow>
<dataflow id="7766" from="sample_sliding_window_buffer_samples_timestamp_V_2_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_1_load" fromId="1040" toId="1041">
</dataflow>
<dataflow id="7767" from="sample_sliding_window_buffer_samples_timestamp_V_2_0" to="sample_sliding_window_buffer_samples_timestamp_V_2_0_addr" fromId="4851" toId="1042">
</dataflow>
<dataflow id="7768" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_2_0_addr" fromId="4988" toId="1042">
</dataflow>
<dataflow id="7769" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_2_0_addr" fromId="874" toId="1042">
</dataflow>
<dataflow id="7770" from="sample_sliding_window_buffer_samples_timestamp_V_2_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_0_load" fromId="1042" toId="1043">
</dataflow>
<dataflow id="7771" from="sample_sliding_window_buffer_samples_sample_V_2_11" to="sample_sliding_window_buffer_samples_sample_V_2_11_addr" fromId="4852" toId="1044">
</dataflow>
<dataflow id="7772" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_11_addr" fromId="4988" toId="1044">
</dataflow>
<dataflow id="7773" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_11_addr" fromId="874" toId="1044">
</dataflow>
<dataflow id="7774" from="sample_sliding_window_buffer_samples_sample_V_2_11_addr" to="sample_sliding_window_buffer_samples_sample_V_2_11_load" fromId="1044" toId="1045">
</dataflow>
<dataflow id="7775" from="sample_sliding_window_buffer_samples_sample_V_2_10" to="sample_sliding_window_buffer_samples_sample_V_2_10_addr" fromId="4853" toId="1046">
</dataflow>
<dataflow id="7776" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_10_addr" fromId="4988" toId="1046">
</dataflow>
<dataflow id="7777" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_10_addr" fromId="874" toId="1046">
</dataflow>
<dataflow id="7778" from="sample_sliding_window_buffer_samples_sample_V_2_10_addr" to="sample_sliding_window_buffer_samples_sample_V_2_10_load" fromId="1046" toId="1047">
</dataflow>
<dataflow id="7779" from="sample_sliding_window_buffer_samples_sample_V_2_9" to="sample_sliding_window_buffer_samples_sample_V_2_9_addr" fromId="4854" toId="1048">
</dataflow>
<dataflow id="7780" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_9_addr" fromId="4988" toId="1048">
</dataflow>
<dataflow id="7781" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_9_addr" fromId="874" toId="1048">
</dataflow>
<dataflow id="7782" from="sample_sliding_window_buffer_samples_sample_V_2_9_addr" to="sample_sliding_window_buffer_samples_sample_V_2_9_load" fromId="1048" toId="1049">
</dataflow>
<dataflow id="7783" from="sample_sliding_window_buffer_samples_sample_V_2_8" to="sample_sliding_window_buffer_samples_sample_V_2_8_addr" fromId="4855" toId="1050">
</dataflow>
<dataflow id="7784" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_8_addr" fromId="4988" toId="1050">
</dataflow>
<dataflow id="7785" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_8_addr" fromId="874" toId="1050">
</dataflow>
<dataflow id="7786" from="sample_sliding_window_buffer_samples_sample_V_2_8_addr" to="sample_sliding_window_buffer_samples_sample_V_2_8_load" fromId="1050" toId="1051">
</dataflow>
<dataflow id="7787" from="sample_sliding_window_buffer_samples_sample_V_2_7" to="sample_sliding_window_buffer_samples_sample_V_2_7_addr" fromId="4856" toId="1052">
</dataflow>
<dataflow id="7788" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_7_addr" fromId="4988" toId="1052">
</dataflow>
<dataflow id="7789" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_7_addr" fromId="874" toId="1052">
</dataflow>
<dataflow id="7790" from="sample_sliding_window_buffer_samples_sample_V_2_7_addr" to="sample_sliding_window_buffer_samples_sample_V_2_7_load" fromId="1052" toId="1053">
</dataflow>
<dataflow id="7791" from="sample_sliding_window_buffer_samples_sample_V_2_6" to="sample_sliding_window_buffer_samples_sample_V_2_6_addr" fromId="4857" toId="1054">
</dataflow>
<dataflow id="7792" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_6_addr" fromId="4988" toId="1054">
</dataflow>
<dataflow id="7793" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_6_addr" fromId="874" toId="1054">
</dataflow>
<dataflow id="7794" from="sample_sliding_window_buffer_samples_sample_V_2_6_addr" to="sample_sliding_window_buffer_samples_sample_V_2_6_load" fromId="1054" toId="1055">
</dataflow>
<dataflow id="7795" from="sample_sliding_window_buffer_samples_sample_V_2_5" to="sample_sliding_window_buffer_samples_sample_V_2_5_addr" fromId="4858" toId="1056">
</dataflow>
<dataflow id="7796" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_5_addr" fromId="4988" toId="1056">
</dataflow>
<dataflow id="7797" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_5_addr" fromId="874" toId="1056">
</dataflow>
<dataflow id="7798" from="sample_sliding_window_buffer_samples_sample_V_2_5_addr" to="sample_sliding_window_buffer_samples_sample_V_2_5_load" fromId="1056" toId="1057">
</dataflow>
<dataflow id="7799" from="sample_sliding_window_buffer_samples_sample_V_2_4" to="sample_sliding_window_buffer_samples_sample_V_2_4_addr" fromId="4859" toId="1058">
</dataflow>
<dataflow id="7800" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_4_addr" fromId="4988" toId="1058">
</dataflow>
<dataflow id="7801" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_4_addr" fromId="874" toId="1058">
</dataflow>
<dataflow id="7802" from="sample_sliding_window_buffer_samples_sample_V_2_4_addr" to="sample_sliding_window_buffer_samples_sample_V_2_4_load" fromId="1058" toId="1059">
</dataflow>
<dataflow id="7803" from="sample_sliding_window_buffer_samples_sample_V_2_3" to="sample_sliding_window_buffer_samples_sample_V_2_3_addr" fromId="4860" toId="1060">
</dataflow>
<dataflow id="7804" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_3_addr" fromId="4988" toId="1060">
</dataflow>
<dataflow id="7805" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_3_addr" fromId="874" toId="1060">
</dataflow>
<dataflow id="7806" from="sample_sliding_window_buffer_samples_sample_V_2_3_addr" to="sample_sliding_window_buffer_samples_sample_V_2_3_load" fromId="1060" toId="1061">
</dataflow>
<dataflow id="7807" from="sample_sliding_window_buffer_samples_sample_V_2_2" to="sample_sliding_window_buffer_samples_sample_V_2_2_addr" fromId="4861" toId="1062">
</dataflow>
<dataflow id="7808" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_2_addr" fromId="4988" toId="1062">
</dataflow>
<dataflow id="7809" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_2_addr" fromId="874" toId="1062">
</dataflow>
<dataflow id="7810" from="sample_sliding_window_buffer_samples_sample_V_2_2_addr" to="sample_sliding_window_buffer_samples_sample_V_2_2_load" fromId="1062" toId="1063">
</dataflow>
<dataflow id="7811" from="sample_sliding_window_buffer_samples_sample_V_2_1" to="sample_sliding_window_buffer_samples_sample_V_2_1_addr" fromId="4862" toId="1064">
</dataflow>
<dataflow id="7812" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_1_addr" fromId="4988" toId="1064">
</dataflow>
<dataflow id="7813" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_1_addr" fromId="874" toId="1064">
</dataflow>
<dataflow id="7814" from="sample_sliding_window_buffer_samples_sample_V_2_1_addr" to="sample_sliding_window_buffer_samples_sample_V_2_1_load" fromId="1064" toId="1065">
</dataflow>
<dataflow id="7815" from="sample_sliding_window_buffer_samples_sample_V_2_0" to="sample_sliding_window_buffer_samples_sample_V_2_0_addr" fromId="4863" toId="1066">
</dataflow>
<dataflow id="7816" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_2_0_addr" fromId="4988" toId="1066">
</dataflow>
<dataflow id="7817" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_2_0_addr" fromId="874" toId="1066">
</dataflow>
<dataflow id="7818" from="sample_sliding_window_buffer_samples_sample_V_2_0_addr" to="sample_sliding_window_buffer_samples_sample_V_2_0_load" fromId="1066" toId="1067">
</dataflow>
<dataflow id="7819" from="sample_sliding_window_buffer_samples_timestamp_V_1_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_11_load" fromId="875" toId="1068">
</dataflow>
<dataflow id="7820" from="sample_sliding_window_buffer_samples_timestamp_V_1_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_10_load" fromId="877" toId="1069">
</dataflow>
<dataflow id="7821" from="sample_sliding_window_buffer_samples_timestamp_V_1_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_9_load" fromId="879" toId="1070">
</dataflow>
<dataflow id="7822" from="sample_sliding_window_buffer_samples_timestamp_V_1_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_8_load" fromId="881" toId="1071">
</dataflow>
<dataflow id="7823" from="sample_sliding_window_buffer_samples_timestamp_V_1_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_7_load" fromId="883" toId="1072">
</dataflow>
<dataflow id="7824" from="sample_sliding_window_buffer_samples_timestamp_V_1_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_6_load" fromId="885" toId="1073">
</dataflow>
<dataflow id="7825" from="sample_sliding_window_buffer_samples_timestamp_V_1_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_5_load" fromId="887" toId="1074">
</dataflow>
<dataflow id="7826" from="sample_sliding_window_buffer_samples_timestamp_V_1_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_4_load" fromId="889" toId="1075">
</dataflow>
<dataflow id="7827" from="sample_sliding_window_buffer_samples_timestamp_V_1_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_3_load" fromId="891" toId="1076">
</dataflow>
<dataflow id="7828" from="sample_sliding_window_buffer_samples_timestamp_V_1_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_2_load" fromId="893" toId="1077">
</dataflow>
<dataflow id="7829" from="sample_sliding_window_buffer_samples_timestamp_V_1_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_1_load" fromId="895" toId="1078">
</dataflow>
<dataflow id="7830" from="sample_sliding_window_buffer_samples_timestamp_V_1_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_1_0_load" fromId="897" toId="1079">
</dataflow>
<dataflow id="7831" from="sample_sliding_window_buffer_samples_sample_V_1_11_addr" to="sample_sliding_window_buffer_samples_sample_V_1_11_load" fromId="899" toId="1080">
</dataflow>
<dataflow id="7832" from="sample_sliding_window_buffer_samples_sample_V_1_10_addr" to="sample_sliding_window_buffer_samples_sample_V_1_10_load" fromId="901" toId="1081">
</dataflow>
<dataflow id="7833" from="sample_sliding_window_buffer_samples_sample_V_1_9_addr" to="sample_sliding_window_buffer_samples_sample_V_1_9_load" fromId="903" toId="1082">
</dataflow>
<dataflow id="7834" from="sample_sliding_window_buffer_samples_sample_V_1_8_addr" to="sample_sliding_window_buffer_samples_sample_V_1_8_load" fromId="905" toId="1083">
</dataflow>
<dataflow id="7835" from="sample_sliding_window_buffer_samples_sample_V_1_7_addr" to="sample_sliding_window_buffer_samples_sample_V_1_7_load" fromId="907" toId="1084">
</dataflow>
<dataflow id="7836" from="sample_sliding_window_buffer_samples_sample_V_1_6_addr" to="sample_sliding_window_buffer_samples_sample_V_1_6_load" fromId="909" toId="1085">
</dataflow>
<dataflow id="7837" from="sample_sliding_window_buffer_samples_sample_V_1_5_addr" to="sample_sliding_window_buffer_samples_sample_V_1_5_load" fromId="911" toId="1086">
</dataflow>
<dataflow id="7838" from="sample_sliding_window_buffer_samples_sample_V_1_4_addr" to="sample_sliding_window_buffer_samples_sample_V_1_4_load" fromId="913" toId="1087">
</dataflow>
<dataflow id="7839" from="sample_sliding_window_buffer_samples_sample_V_1_3_addr" to="sample_sliding_window_buffer_samples_sample_V_1_3_load" fromId="915" toId="1088">
</dataflow>
<dataflow id="7840" from="sample_sliding_window_buffer_samples_sample_V_1_2_addr" to="sample_sliding_window_buffer_samples_sample_V_1_2_load" fromId="917" toId="1089">
</dataflow>
<dataflow id="7841" from="sample_sliding_window_buffer_samples_sample_V_1_1_addr" to="sample_sliding_window_buffer_samples_sample_V_1_1_load" fromId="919" toId="1090">
</dataflow>
<dataflow id="7842" from="sample_sliding_window_buffer_samples_sample_V_1_0_addr" to="sample_sliding_window_buffer_samples_sample_V_1_0_load" fromId="921" toId="1091">
</dataflow>
<dataflow id="7843" from="sample_sliding_window_buffer_samples_timestamp_V_0_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_11_load" fromId="923" toId="1092">
</dataflow>
<dataflow id="7844" from="sample_sliding_window_buffer_samples_timestamp_V_0_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_10_load" fromId="925" toId="1093">
</dataflow>
<dataflow id="7845" from="sample_sliding_window_buffer_samples_timestamp_V_0_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_9_load" fromId="927" toId="1094">
</dataflow>
<dataflow id="7846" from="sample_sliding_window_buffer_samples_timestamp_V_0_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_8_load" fromId="929" toId="1095">
</dataflow>
<dataflow id="7847" from="sample_sliding_window_buffer_samples_timestamp_V_0_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_7_load" fromId="931" toId="1096">
</dataflow>
<dataflow id="7848" from="sample_sliding_window_buffer_samples_timestamp_V_0_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_6_load" fromId="933" toId="1097">
</dataflow>
<dataflow id="7849" from="sample_sliding_window_buffer_samples_timestamp_V_0_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_5_load" fromId="935" toId="1098">
</dataflow>
<dataflow id="7850" from="sample_sliding_window_buffer_samples_timestamp_V_0_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_4_load" fromId="937" toId="1099">
</dataflow>
<dataflow id="7851" from="sample_sliding_window_buffer_samples_timestamp_V_0_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_3_load" fromId="939" toId="1100">
</dataflow>
<dataflow id="7852" from="sample_sliding_window_buffer_samples_timestamp_V_0_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_2_load" fromId="941" toId="1101">
</dataflow>
<dataflow id="7853" from="sample_sliding_window_buffer_samples_timestamp_V_0_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_1_load" fromId="943" toId="1102">
</dataflow>
<dataflow id="7854" from="sample_sliding_window_buffer_samples_timestamp_V_0_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_0_0_load" fromId="945" toId="1103">
</dataflow>
<dataflow id="7855" from="sample_sliding_window_buffer_samples_sample_V_0_11_addr" to="sample_sliding_window_buffer_samples_sample_V_0_11_load" fromId="947" toId="1104">
</dataflow>
<dataflow id="7856" from="sample_sliding_window_buffer_samples_sample_V_0_10_addr" to="sample_sliding_window_buffer_samples_sample_V_0_10_load" fromId="949" toId="1105">
</dataflow>
<dataflow id="7857" from="sample_sliding_window_buffer_samples_sample_V_0_9_addr" to="sample_sliding_window_buffer_samples_sample_V_0_9_load" fromId="951" toId="1106">
</dataflow>
<dataflow id="7858" from="sample_sliding_window_buffer_samples_sample_V_0_8_addr" to="sample_sliding_window_buffer_samples_sample_V_0_8_load" fromId="953" toId="1107">
</dataflow>
<dataflow id="7859" from="sample_sliding_window_buffer_samples_sample_V_0_7_addr" to="sample_sliding_window_buffer_samples_sample_V_0_7_load" fromId="955" toId="1108">
</dataflow>
<dataflow id="7860" from="sample_sliding_window_buffer_samples_sample_V_0_6_addr" to="sample_sliding_window_buffer_samples_sample_V_0_6_load" fromId="957" toId="1109">
</dataflow>
<dataflow id="7861" from="sample_sliding_window_buffer_samples_sample_V_0_5_addr" to="sample_sliding_window_buffer_samples_sample_V_0_5_load" fromId="959" toId="1110">
</dataflow>
<dataflow id="7862" from="sample_sliding_window_buffer_samples_sample_V_0_4_addr" to="sample_sliding_window_buffer_samples_sample_V_0_4_load" fromId="961" toId="1111">
</dataflow>
<dataflow id="7863" from="sample_sliding_window_buffer_samples_sample_V_0_3_addr" to="sample_sliding_window_buffer_samples_sample_V_0_3_load" fromId="963" toId="1112">
</dataflow>
<dataflow id="7864" from="sample_sliding_window_buffer_samples_sample_V_0_2_addr" to="sample_sliding_window_buffer_samples_sample_V_0_2_load" fromId="965" toId="1113">
</dataflow>
<dataflow id="7865" from="sample_sliding_window_buffer_samples_sample_V_0_1_addr" to="sample_sliding_window_buffer_samples_sample_V_0_1_load" fromId="967" toId="1114">
</dataflow>
<dataflow id="7866" from="sample_sliding_window_buffer_samples_sample_V_0_0_addr" to="sample_sliding_window_buffer_samples_sample_V_0_0_load" fromId="969" toId="1115">
</dataflow>
<dataflow id="7867" from="sample_sliding_window_buffer_samples_sample_V_0_0_load" to="store_ln225" fromId="1115" toId="1116">
</dataflow>
<dataflow id="7868" from="period_samples_0_sample_V_addr_1" to="store_ln225" fromId="64" toId="1116">
</dataflow>
<dataflow id="7869" from="sample_sliding_window_buffer_samples_sample_V_0_1_load" to="store_ln225" fromId="1114" toId="1117">
</dataflow>
<dataflow id="7870" from="period_samples_1_sample_V_addr_1" to="store_ln225" fromId="65" toId="1117">
</dataflow>
<dataflow id="7871" from="sample_sliding_window_buffer_samples_sample_V_0_2_load" to="store_ln225" fromId="1113" toId="1118">
</dataflow>
<dataflow id="7872" from="period_samples_2_sample_V_addr_1" to="store_ln225" fromId="66" toId="1118">
</dataflow>
<dataflow id="7873" from="sample_sliding_window_buffer_samples_sample_V_0_3_load" to="store_ln225" fromId="1112" toId="1119">
</dataflow>
<dataflow id="7874" from="period_samples_3_sample_V_addr_1" to="store_ln225" fromId="67" toId="1119">
</dataflow>
<dataflow id="7875" from="sample_sliding_window_buffer_samples_sample_V_0_4_load" to="store_ln225" fromId="1111" toId="1120">
</dataflow>
<dataflow id="7876" from="period_samples_4_sample_V_addr_1" to="store_ln225" fromId="68" toId="1120">
</dataflow>
<dataflow id="7877" from="sample_sliding_window_buffer_samples_sample_V_0_5_load" to="store_ln225" fromId="1110" toId="1121">
</dataflow>
<dataflow id="7878" from="period_samples_5_sample_V_addr_1" to="store_ln225" fromId="69" toId="1121">
</dataflow>
<dataflow id="7879" from="sample_sliding_window_buffer_samples_sample_V_0_6_load" to="store_ln225" fromId="1109" toId="1122">
</dataflow>
<dataflow id="7880" from="period_samples_6_sample_V_addr_1" to="store_ln225" fromId="70" toId="1122">
</dataflow>
<dataflow id="7881" from="sample_sliding_window_buffer_samples_sample_V_0_7_load" to="store_ln225" fromId="1108" toId="1123">
</dataflow>
<dataflow id="7882" from="period_samples_7_sample_V_addr_1" to="store_ln225" fromId="71" toId="1123">
</dataflow>
<dataflow id="7883" from="sample_sliding_window_buffer_samples_sample_V_0_8_load" to="store_ln225" fromId="1107" toId="1124">
</dataflow>
<dataflow id="7884" from="period_samples_8_sample_V_addr_1" to="store_ln225" fromId="72" toId="1124">
</dataflow>
<dataflow id="7885" from="sample_sliding_window_buffer_samples_sample_V_0_9_load" to="store_ln225" fromId="1106" toId="1125">
</dataflow>
<dataflow id="7886" from="period_samples_9_sample_V_addr_1" to="store_ln225" fromId="73" toId="1125">
</dataflow>
<dataflow id="7887" from="sample_sliding_window_buffer_samples_sample_V_0_10_load" to="store_ln225" fromId="1105" toId="1126">
</dataflow>
<dataflow id="7888" from="period_samples_10_sample_V_addr_1" to="store_ln225" fromId="74" toId="1126">
</dataflow>
<dataflow id="7889" from="sample_sliding_window_buffer_samples_sample_V_0_11_load" to="store_ln225" fromId="1104" toId="1127">
</dataflow>
<dataflow id="7890" from="period_samples_11_sample_V_addr_1" to="store_ln225" fromId="75" toId="1127">
</dataflow>
<dataflow id="7891" from="sample_sliding_window_buffer_samples_timestamp_V_0_0_load" to="store_ln225" fromId="1103" toId="1128">
</dataflow>
<dataflow id="7892" from="period_samples_0_timestamp_V_addr_1" to="store_ln225" fromId="76" toId="1128">
</dataflow>
<dataflow id="7893" from="sample_sliding_window_buffer_samples_timestamp_V_0_1_load" to="store_ln225" fromId="1102" toId="1129">
</dataflow>
<dataflow id="7894" from="period_samples_1_timestamp_V_addr_1" to="store_ln225" fromId="77" toId="1129">
</dataflow>
<dataflow id="7895" from="sample_sliding_window_buffer_samples_timestamp_V_0_2_load" to="store_ln225" fromId="1101" toId="1130">
</dataflow>
<dataflow id="7896" from="period_samples_2_timestamp_V_addr_1" to="store_ln225" fromId="78" toId="1130">
</dataflow>
<dataflow id="7897" from="sample_sliding_window_buffer_samples_timestamp_V_0_3_load" to="store_ln225" fromId="1100" toId="1131">
</dataflow>
<dataflow id="7898" from="period_samples_3_timestamp_V_addr_1" to="store_ln225" fromId="79" toId="1131">
</dataflow>
<dataflow id="7899" from="sample_sliding_window_buffer_samples_timestamp_V_0_4_load" to="store_ln225" fromId="1099" toId="1132">
</dataflow>
<dataflow id="7900" from="period_samples_4_timestamp_V_addr_1" to="store_ln225" fromId="80" toId="1132">
</dataflow>
<dataflow id="7901" from="sample_sliding_window_buffer_samples_timestamp_V_0_5_load" to="store_ln225" fromId="1098" toId="1133">
</dataflow>
<dataflow id="7902" from="period_samples_5_timestamp_V_addr_1" to="store_ln225" fromId="81" toId="1133">
</dataflow>
<dataflow id="7903" from="sample_sliding_window_buffer_samples_timestamp_V_0_6_load" to="store_ln225" fromId="1097" toId="1134">
</dataflow>
<dataflow id="7904" from="period_samples_6_timestamp_V_addr_1" to="store_ln225" fromId="82" toId="1134">
</dataflow>
<dataflow id="7905" from="sample_sliding_window_buffer_samples_timestamp_V_0_7_load" to="store_ln225" fromId="1096" toId="1135">
</dataflow>
<dataflow id="7906" from="period_samples_7_timestamp_V_addr_1" to="store_ln225" fromId="83" toId="1135">
</dataflow>
<dataflow id="7907" from="sample_sliding_window_buffer_samples_timestamp_V_0_8_load" to="store_ln225" fromId="1095" toId="1136">
</dataflow>
<dataflow id="7908" from="period_samples_8_timestamp_V_addr_1" to="store_ln225" fromId="84" toId="1136">
</dataflow>
<dataflow id="7909" from="sample_sliding_window_buffer_samples_timestamp_V_0_9_load" to="store_ln225" fromId="1094" toId="1137">
</dataflow>
<dataflow id="7910" from="period_samples_9_timestamp_V_addr_1" to="store_ln225" fromId="85" toId="1137">
</dataflow>
<dataflow id="7911" from="sample_sliding_window_buffer_samples_timestamp_V_0_10_load" to="store_ln225" fromId="1093" toId="1138">
</dataflow>
<dataflow id="7912" from="period_samples_10_timestamp_V_addr_1" to="store_ln225" fromId="86" toId="1138">
</dataflow>
<dataflow id="7913" from="sample_sliding_window_buffer_samples_timestamp_V_0_11_load" to="store_ln225" fromId="1092" toId="1139">
</dataflow>
<dataflow id="7914" from="period_samples_11_timestamp_V_addr_1" to="store_ln225" fromId="87" toId="1139">
</dataflow>
<dataflow id="7915" from="sample_sliding_window_buffer_samples_sample_V_1_0_load" to="store_ln225" fromId="1091" toId="1140">
</dataflow>
<dataflow id="7916" from="period_samples_0_sample_V_addr_2" to="store_ln225" fromId="88" toId="1140">
</dataflow>
<dataflow id="7917" from="sample_sliding_window_buffer_samples_sample_V_1_1_load" to="store_ln225" fromId="1090" toId="1141">
</dataflow>
<dataflow id="7918" from="period_samples_1_sample_V_addr_2" to="store_ln225" fromId="89" toId="1141">
</dataflow>
<dataflow id="7919" from="sample_sliding_window_buffer_samples_sample_V_1_2_load" to="store_ln225" fromId="1089" toId="1142">
</dataflow>
<dataflow id="7920" from="period_samples_2_sample_V_addr_2" to="store_ln225" fromId="90" toId="1142">
</dataflow>
<dataflow id="7921" from="sample_sliding_window_buffer_samples_sample_V_1_3_load" to="store_ln225" fromId="1088" toId="1143">
</dataflow>
<dataflow id="7922" from="period_samples_3_sample_V_addr_2" to="store_ln225" fromId="91" toId="1143">
</dataflow>
<dataflow id="7923" from="sample_sliding_window_buffer_samples_sample_V_1_4_load" to="store_ln225" fromId="1087" toId="1144">
</dataflow>
<dataflow id="7924" from="period_samples_4_sample_V_addr_2" to="store_ln225" fromId="92" toId="1144">
</dataflow>
<dataflow id="7925" from="sample_sliding_window_buffer_samples_sample_V_1_5_load" to="store_ln225" fromId="1086" toId="1145">
</dataflow>
<dataflow id="7926" from="period_samples_5_sample_V_addr_2" to="store_ln225" fromId="93" toId="1145">
</dataflow>
<dataflow id="7927" from="sample_sliding_window_buffer_samples_sample_V_1_6_load" to="store_ln225" fromId="1085" toId="1146">
</dataflow>
<dataflow id="7928" from="period_samples_6_sample_V_addr_2" to="store_ln225" fromId="94" toId="1146">
</dataflow>
<dataflow id="7929" from="sample_sliding_window_buffer_samples_sample_V_1_7_load" to="store_ln225" fromId="1084" toId="1147">
</dataflow>
<dataflow id="7930" from="period_samples_7_sample_V_addr_2" to="store_ln225" fromId="95" toId="1147">
</dataflow>
<dataflow id="7931" from="sample_sliding_window_buffer_samples_sample_V_1_8_load" to="store_ln225" fromId="1083" toId="1148">
</dataflow>
<dataflow id="7932" from="period_samples_8_sample_V_addr_2" to="store_ln225" fromId="96" toId="1148">
</dataflow>
<dataflow id="7933" from="sample_sliding_window_buffer_samples_sample_V_1_9_load" to="store_ln225" fromId="1082" toId="1149">
</dataflow>
<dataflow id="7934" from="period_samples_9_sample_V_addr_2" to="store_ln225" fromId="97" toId="1149">
</dataflow>
<dataflow id="7935" from="sample_sliding_window_buffer_samples_sample_V_1_10_load" to="store_ln225" fromId="1081" toId="1150">
</dataflow>
<dataflow id="7936" from="period_samples_10_sample_V_addr_2" to="store_ln225" fromId="98" toId="1150">
</dataflow>
<dataflow id="7937" from="sample_sliding_window_buffer_samples_sample_V_1_11_load" to="store_ln225" fromId="1080" toId="1151">
</dataflow>
<dataflow id="7938" from="period_samples_11_sample_V_addr_2" to="store_ln225" fromId="99" toId="1151">
</dataflow>
<dataflow id="7939" from="sample_sliding_window_buffer_samples_timestamp_V_1_0_load" to="store_ln225" fromId="1079" toId="1152">
</dataflow>
<dataflow id="7940" from="period_samples_0_timestamp_V_addr_2" to="store_ln225" fromId="100" toId="1152">
</dataflow>
<dataflow id="7941" from="sample_sliding_window_buffer_samples_timestamp_V_1_1_load" to="store_ln225" fromId="1078" toId="1153">
</dataflow>
<dataflow id="7942" from="period_samples_1_timestamp_V_addr_2" to="store_ln225" fromId="101" toId="1153">
</dataflow>
<dataflow id="7943" from="sample_sliding_window_buffer_samples_timestamp_V_1_2_load" to="store_ln225" fromId="1077" toId="1154">
</dataflow>
<dataflow id="7944" from="period_samples_2_timestamp_V_addr_2" to="store_ln225" fromId="102" toId="1154">
</dataflow>
<dataflow id="7945" from="sample_sliding_window_buffer_samples_timestamp_V_1_3_load" to="store_ln225" fromId="1076" toId="1155">
</dataflow>
<dataflow id="7946" from="period_samples_3_timestamp_V_addr_2" to="store_ln225" fromId="103" toId="1155">
</dataflow>
<dataflow id="7947" from="sample_sliding_window_buffer_samples_timestamp_V_1_4_load" to="store_ln225" fromId="1075" toId="1156">
</dataflow>
<dataflow id="7948" from="period_samples_4_timestamp_V_addr_2" to="store_ln225" fromId="104" toId="1156">
</dataflow>
<dataflow id="7949" from="sample_sliding_window_buffer_samples_timestamp_V_1_5_load" to="store_ln225" fromId="1074" toId="1157">
</dataflow>
<dataflow id="7950" from="period_samples_5_timestamp_V_addr_2" to="store_ln225" fromId="105" toId="1157">
</dataflow>
<dataflow id="7951" from="sample_sliding_window_buffer_samples_timestamp_V_1_6_load" to="store_ln225" fromId="1073" toId="1158">
</dataflow>
<dataflow id="7952" from="period_samples_6_timestamp_V_addr_2" to="store_ln225" fromId="106" toId="1158">
</dataflow>
<dataflow id="7953" from="sample_sliding_window_buffer_samples_timestamp_V_1_7_load" to="store_ln225" fromId="1072" toId="1159">
</dataflow>
<dataflow id="7954" from="period_samples_7_timestamp_V_addr_2" to="store_ln225" fromId="107" toId="1159">
</dataflow>
<dataflow id="7955" from="sample_sliding_window_buffer_samples_timestamp_V_1_8_load" to="store_ln225" fromId="1071" toId="1160">
</dataflow>
<dataflow id="7956" from="period_samples_8_timestamp_V_addr_2" to="store_ln225" fromId="108" toId="1160">
</dataflow>
<dataflow id="7957" from="sample_sliding_window_buffer_samples_timestamp_V_1_9_load" to="store_ln225" fromId="1070" toId="1161">
</dataflow>
<dataflow id="7958" from="period_samples_9_timestamp_V_addr_2" to="store_ln225" fromId="109" toId="1161">
</dataflow>
<dataflow id="7959" from="sample_sliding_window_buffer_samples_timestamp_V_1_10_load" to="store_ln225" fromId="1069" toId="1162">
</dataflow>
<dataflow id="7960" from="period_samples_10_timestamp_V_addr_2" to="store_ln225" fromId="110" toId="1162">
</dataflow>
<dataflow id="7961" from="sample_sliding_window_buffer_samples_timestamp_V_1_11_load" to="store_ln225" fromId="1068" toId="1163">
</dataflow>
<dataflow id="7962" from="period_samples_11_timestamp_V_addr_2" to="store_ln225" fromId="111" toId="1163">
</dataflow>
<dataflow id="7963" from="sample_sliding_window_buffer_samples_timestamp_V_5_11" to="sample_sliding_window_buffer_samples_timestamp_V_5_11_addr" fromId="4768" toId="1164">
</dataflow>
<dataflow id="7964" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_11_addr" fromId="4988" toId="1164">
</dataflow>
<dataflow id="7965" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_11_addr" fromId="874" toId="1164">
</dataflow>
<dataflow id="7966" from="sample_sliding_window_buffer_samples_timestamp_V_5_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_11_load" fromId="1164" toId="1165">
</dataflow>
<dataflow id="7967" from="sample_sliding_window_buffer_samples_timestamp_V_5_10" to="sample_sliding_window_buffer_samples_timestamp_V_5_10_addr" fromId="4769" toId="1166">
</dataflow>
<dataflow id="7968" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_10_addr" fromId="4988" toId="1166">
</dataflow>
<dataflow id="7969" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_10_addr" fromId="874" toId="1166">
</dataflow>
<dataflow id="7970" from="sample_sliding_window_buffer_samples_timestamp_V_5_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_10_load" fromId="1166" toId="1167">
</dataflow>
<dataflow id="7971" from="sample_sliding_window_buffer_samples_timestamp_V_5_9" to="sample_sliding_window_buffer_samples_timestamp_V_5_9_addr" fromId="4770" toId="1168">
</dataflow>
<dataflow id="7972" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_9_addr" fromId="4988" toId="1168">
</dataflow>
<dataflow id="7973" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_9_addr" fromId="874" toId="1168">
</dataflow>
<dataflow id="7974" from="sample_sliding_window_buffer_samples_timestamp_V_5_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_9_load" fromId="1168" toId="1169">
</dataflow>
<dataflow id="7975" from="sample_sliding_window_buffer_samples_timestamp_V_5_8" to="sample_sliding_window_buffer_samples_timestamp_V_5_8_addr" fromId="4771" toId="1170">
</dataflow>
<dataflow id="7976" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_8_addr" fromId="4988" toId="1170">
</dataflow>
<dataflow id="7977" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_8_addr" fromId="874" toId="1170">
</dataflow>
<dataflow id="7978" from="sample_sliding_window_buffer_samples_timestamp_V_5_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_8_load" fromId="1170" toId="1171">
</dataflow>
<dataflow id="7979" from="sample_sliding_window_buffer_samples_timestamp_V_5_7" to="sample_sliding_window_buffer_samples_timestamp_V_5_7_addr" fromId="4772" toId="1172">
</dataflow>
<dataflow id="7980" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_7_addr" fromId="4988" toId="1172">
</dataflow>
<dataflow id="7981" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_7_addr" fromId="874" toId="1172">
</dataflow>
<dataflow id="7982" from="sample_sliding_window_buffer_samples_timestamp_V_5_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_7_load" fromId="1172" toId="1173">
</dataflow>
<dataflow id="7983" from="sample_sliding_window_buffer_samples_timestamp_V_5_6" to="sample_sliding_window_buffer_samples_timestamp_V_5_6_addr" fromId="4773" toId="1174">
</dataflow>
<dataflow id="7984" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_6_addr" fromId="4988" toId="1174">
</dataflow>
<dataflow id="7985" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_6_addr" fromId="874" toId="1174">
</dataflow>
<dataflow id="7986" from="sample_sliding_window_buffer_samples_timestamp_V_5_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_6_load" fromId="1174" toId="1175">
</dataflow>
<dataflow id="7987" from="sample_sliding_window_buffer_samples_timestamp_V_5_5" to="sample_sliding_window_buffer_samples_timestamp_V_5_5_addr" fromId="4774" toId="1176">
</dataflow>
<dataflow id="7988" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_5_addr" fromId="4988" toId="1176">
</dataflow>
<dataflow id="7989" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_5_addr" fromId="874" toId="1176">
</dataflow>
<dataflow id="7990" from="sample_sliding_window_buffer_samples_timestamp_V_5_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_5_load" fromId="1176" toId="1177">
</dataflow>
<dataflow id="7991" from="sample_sliding_window_buffer_samples_timestamp_V_5_4" to="sample_sliding_window_buffer_samples_timestamp_V_5_4_addr" fromId="4775" toId="1178">
</dataflow>
<dataflow id="7992" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_4_addr" fromId="4988" toId="1178">
</dataflow>
<dataflow id="7993" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_4_addr" fromId="874" toId="1178">
</dataflow>
<dataflow id="7994" from="sample_sliding_window_buffer_samples_timestamp_V_5_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_4_load" fromId="1178" toId="1179">
</dataflow>
<dataflow id="7995" from="sample_sliding_window_buffer_samples_timestamp_V_5_3" to="sample_sliding_window_buffer_samples_timestamp_V_5_3_addr" fromId="4776" toId="1180">
</dataflow>
<dataflow id="7996" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_3_addr" fromId="4988" toId="1180">
</dataflow>
<dataflow id="7997" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_3_addr" fromId="874" toId="1180">
</dataflow>
<dataflow id="7998" from="sample_sliding_window_buffer_samples_timestamp_V_5_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_3_load" fromId="1180" toId="1181">
</dataflow>
<dataflow id="7999" from="sample_sliding_window_buffer_samples_timestamp_V_5_2" to="sample_sliding_window_buffer_samples_timestamp_V_5_2_addr" fromId="4777" toId="1182">
</dataflow>
<dataflow id="8000" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_2_addr" fromId="4988" toId="1182">
</dataflow>
<dataflow id="8001" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_2_addr" fromId="874" toId="1182">
</dataflow>
<dataflow id="8002" from="sample_sliding_window_buffer_samples_timestamp_V_5_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_2_load" fromId="1182" toId="1183">
</dataflow>
<dataflow id="8003" from="sample_sliding_window_buffer_samples_timestamp_V_5_1" to="sample_sliding_window_buffer_samples_timestamp_V_5_1_addr" fromId="4778" toId="1184">
</dataflow>
<dataflow id="8004" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_1_addr" fromId="4988" toId="1184">
</dataflow>
<dataflow id="8005" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_1_addr" fromId="874" toId="1184">
</dataflow>
<dataflow id="8006" from="sample_sliding_window_buffer_samples_timestamp_V_5_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_1_load" fromId="1184" toId="1185">
</dataflow>
<dataflow id="8007" from="sample_sliding_window_buffer_samples_timestamp_V_5_0" to="sample_sliding_window_buffer_samples_timestamp_V_5_0_addr" fromId="4779" toId="1186">
</dataflow>
<dataflow id="8008" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_5_0_addr" fromId="4988" toId="1186">
</dataflow>
<dataflow id="8009" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_5_0_addr" fromId="874" toId="1186">
</dataflow>
<dataflow id="8010" from="sample_sliding_window_buffer_samples_timestamp_V_5_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_0_load" fromId="1186" toId="1187">
</dataflow>
<dataflow id="8011" from="sample_sliding_window_buffer_samples_sample_V_5_11" to="sample_sliding_window_buffer_samples_sample_V_5_11_addr" fromId="4780" toId="1188">
</dataflow>
<dataflow id="8012" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_11_addr" fromId="4988" toId="1188">
</dataflow>
<dataflow id="8013" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_11_addr" fromId="874" toId="1188">
</dataflow>
<dataflow id="8014" from="sample_sliding_window_buffer_samples_sample_V_5_11_addr" to="sample_sliding_window_buffer_samples_sample_V_5_11_load" fromId="1188" toId="1189">
</dataflow>
<dataflow id="8015" from="sample_sliding_window_buffer_samples_sample_V_5_10" to="sample_sliding_window_buffer_samples_sample_V_5_10_addr" fromId="4781" toId="1190">
</dataflow>
<dataflow id="8016" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_10_addr" fromId="4988" toId="1190">
</dataflow>
<dataflow id="8017" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_10_addr" fromId="874" toId="1190">
</dataflow>
<dataflow id="8018" from="sample_sliding_window_buffer_samples_sample_V_5_10_addr" to="sample_sliding_window_buffer_samples_sample_V_5_10_load" fromId="1190" toId="1191">
</dataflow>
<dataflow id="8019" from="sample_sliding_window_buffer_samples_sample_V_5_9" to="sample_sliding_window_buffer_samples_sample_V_5_9_addr" fromId="4782" toId="1192">
</dataflow>
<dataflow id="8020" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_9_addr" fromId="4988" toId="1192">
</dataflow>
<dataflow id="8021" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_9_addr" fromId="874" toId="1192">
</dataflow>
<dataflow id="8022" from="sample_sliding_window_buffer_samples_sample_V_5_9_addr" to="sample_sliding_window_buffer_samples_sample_V_5_9_load" fromId="1192" toId="1193">
</dataflow>
<dataflow id="8023" from="sample_sliding_window_buffer_samples_sample_V_5_8" to="sample_sliding_window_buffer_samples_sample_V_5_8_addr" fromId="4783" toId="1194">
</dataflow>
<dataflow id="8024" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_8_addr" fromId="4988" toId="1194">
</dataflow>
<dataflow id="8025" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_8_addr" fromId="874" toId="1194">
</dataflow>
<dataflow id="8026" from="sample_sliding_window_buffer_samples_sample_V_5_8_addr" to="sample_sliding_window_buffer_samples_sample_V_5_8_load" fromId="1194" toId="1195">
</dataflow>
<dataflow id="8027" from="sample_sliding_window_buffer_samples_sample_V_5_7" to="sample_sliding_window_buffer_samples_sample_V_5_7_addr" fromId="4784" toId="1196">
</dataflow>
<dataflow id="8028" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_7_addr" fromId="4988" toId="1196">
</dataflow>
<dataflow id="8029" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_7_addr" fromId="874" toId="1196">
</dataflow>
<dataflow id="8030" from="sample_sliding_window_buffer_samples_sample_V_5_7_addr" to="sample_sliding_window_buffer_samples_sample_V_5_7_load" fromId="1196" toId="1197">
</dataflow>
<dataflow id="8031" from="sample_sliding_window_buffer_samples_sample_V_5_6" to="sample_sliding_window_buffer_samples_sample_V_5_6_addr" fromId="4785" toId="1198">
</dataflow>
<dataflow id="8032" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_6_addr" fromId="4988" toId="1198">
</dataflow>
<dataflow id="8033" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_6_addr" fromId="874" toId="1198">
</dataflow>
<dataflow id="8034" from="sample_sliding_window_buffer_samples_sample_V_5_6_addr" to="sample_sliding_window_buffer_samples_sample_V_5_6_load" fromId="1198" toId="1199">
</dataflow>
<dataflow id="8035" from="sample_sliding_window_buffer_samples_sample_V_5_5" to="sample_sliding_window_buffer_samples_sample_V_5_5_addr" fromId="4786" toId="1200">
</dataflow>
<dataflow id="8036" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_5_addr" fromId="4988" toId="1200">
</dataflow>
<dataflow id="8037" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_5_addr" fromId="874" toId="1200">
</dataflow>
<dataflow id="8038" from="sample_sliding_window_buffer_samples_sample_V_5_5_addr" to="sample_sliding_window_buffer_samples_sample_V_5_5_load" fromId="1200" toId="1201">
</dataflow>
<dataflow id="8039" from="sample_sliding_window_buffer_samples_sample_V_5_4" to="sample_sliding_window_buffer_samples_sample_V_5_4_addr" fromId="4787" toId="1202">
</dataflow>
<dataflow id="8040" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_4_addr" fromId="4988" toId="1202">
</dataflow>
<dataflow id="8041" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_4_addr" fromId="874" toId="1202">
</dataflow>
<dataflow id="8042" from="sample_sliding_window_buffer_samples_sample_V_5_4_addr" to="sample_sliding_window_buffer_samples_sample_V_5_4_load" fromId="1202" toId="1203">
</dataflow>
<dataflow id="8043" from="sample_sliding_window_buffer_samples_sample_V_5_3" to="sample_sliding_window_buffer_samples_sample_V_5_3_addr" fromId="4788" toId="1204">
</dataflow>
<dataflow id="8044" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_3_addr" fromId="4988" toId="1204">
</dataflow>
<dataflow id="8045" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_3_addr" fromId="874" toId="1204">
</dataflow>
<dataflow id="8046" from="sample_sliding_window_buffer_samples_sample_V_5_3_addr" to="sample_sliding_window_buffer_samples_sample_V_5_3_load" fromId="1204" toId="1205">
</dataflow>
<dataflow id="8047" from="sample_sliding_window_buffer_samples_sample_V_5_2" to="sample_sliding_window_buffer_samples_sample_V_5_2_addr" fromId="4789" toId="1206">
</dataflow>
<dataflow id="8048" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_2_addr" fromId="4988" toId="1206">
</dataflow>
<dataflow id="8049" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_2_addr" fromId="874" toId="1206">
</dataflow>
<dataflow id="8050" from="sample_sliding_window_buffer_samples_sample_V_5_2_addr" to="sample_sliding_window_buffer_samples_sample_V_5_2_load" fromId="1206" toId="1207">
</dataflow>
<dataflow id="8051" from="sample_sliding_window_buffer_samples_sample_V_5_1" to="sample_sliding_window_buffer_samples_sample_V_5_1_addr" fromId="4790" toId="1208">
</dataflow>
<dataflow id="8052" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_1_addr" fromId="4988" toId="1208">
</dataflow>
<dataflow id="8053" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_1_addr" fromId="874" toId="1208">
</dataflow>
<dataflow id="8054" from="sample_sliding_window_buffer_samples_sample_V_5_1_addr" to="sample_sliding_window_buffer_samples_sample_V_5_1_load" fromId="1208" toId="1209">
</dataflow>
<dataflow id="8055" from="sample_sliding_window_buffer_samples_sample_V_5_0" to="sample_sliding_window_buffer_samples_sample_V_5_0_addr" fromId="4791" toId="1210">
</dataflow>
<dataflow id="8056" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_5_0_addr" fromId="4988" toId="1210">
</dataflow>
<dataflow id="8057" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_5_0_addr" fromId="874" toId="1210">
</dataflow>
<dataflow id="8058" from="sample_sliding_window_buffer_samples_sample_V_5_0_addr" to="sample_sliding_window_buffer_samples_sample_V_5_0_load" fromId="1210" toId="1211">
</dataflow>
<dataflow id="8059" from="sample_sliding_window_buffer_samples_timestamp_V_4_11" to="sample_sliding_window_buffer_samples_timestamp_V_4_11_addr" fromId="4792" toId="1212">
</dataflow>
<dataflow id="8060" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_11_addr" fromId="4988" toId="1212">
</dataflow>
<dataflow id="8061" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_11_addr" fromId="874" toId="1212">
</dataflow>
<dataflow id="8062" from="sample_sliding_window_buffer_samples_timestamp_V_4_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_11_load" fromId="1212" toId="1213">
</dataflow>
<dataflow id="8063" from="sample_sliding_window_buffer_samples_timestamp_V_4_10" to="sample_sliding_window_buffer_samples_timestamp_V_4_10_addr" fromId="4793" toId="1214">
</dataflow>
<dataflow id="8064" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_10_addr" fromId="4988" toId="1214">
</dataflow>
<dataflow id="8065" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_10_addr" fromId="874" toId="1214">
</dataflow>
<dataflow id="8066" from="sample_sliding_window_buffer_samples_timestamp_V_4_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_10_load" fromId="1214" toId="1215">
</dataflow>
<dataflow id="8067" from="sample_sliding_window_buffer_samples_timestamp_V_4_9" to="sample_sliding_window_buffer_samples_timestamp_V_4_9_addr" fromId="4794" toId="1216">
</dataflow>
<dataflow id="8068" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_9_addr" fromId="4988" toId="1216">
</dataflow>
<dataflow id="8069" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_9_addr" fromId="874" toId="1216">
</dataflow>
<dataflow id="8070" from="sample_sliding_window_buffer_samples_timestamp_V_4_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_9_load" fromId="1216" toId="1217">
</dataflow>
<dataflow id="8071" from="sample_sliding_window_buffer_samples_timestamp_V_4_8" to="sample_sliding_window_buffer_samples_timestamp_V_4_8_addr" fromId="4795" toId="1218">
</dataflow>
<dataflow id="8072" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_8_addr" fromId="4988" toId="1218">
</dataflow>
<dataflow id="8073" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_8_addr" fromId="874" toId="1218">
</dataflow>
<dataflow id="8074" from="sample_sliding_window_buffer_samples_timestamp_V_4_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_8_load" fromId="1218" toId="1219">
</dataflow>
<dataflow id="8075" from="sample_sliding_window_buffer_samples_timestamp_V_4_7" to="sample_sliding_window_buffer_samples_timestamp_V_4_7_addr" fromId="4796" toId="1220">
</dataflow>
<dataflow id="8076" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_7_addr" fromId="4988" toId="1220">
</dataflow>
<dataflow id="8077" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_7_addr" fromId="874" toId="1220">
</dataflow>
<dataflow id="8078" from="sample_sliding_window_buffer_samples_timestamp_V_4_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_7_load" fromId="1220" toId="1221">
</dataflow>
<dataflow id="8079" from="sample_sliding_window_buffer_samples_timestamp_V_4_6" to="sample_sliding_window_buffer_samples_timestamp_V_4_6_addr" fromId="4797" toId="1222">
</dataflow>
<dataflow id="8080" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_6_addr" fromId="4988" toId="1222">
</dataflow>
<dataflow id="8081" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_6_addr" fromId="874" toId="1222">
</dataflow>
<dataflow id="8082" from="sample_sliding_window_buffer_samples_timestamp_V_4_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_6_load" fromId="1222" toId="1223">
</dataflow>
<dataflow id="8083" from="sample_sliding_window_buffer_samples_timestamp_V_4_5" to="sample_sliding_window_buffer_samples_timestamp_V_4_5_addr" fromId="4798" toId="1224">
</dataflow>
<dataflow id="8084" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_5_addr" fromId="4988" toId="1224">
</dataflow>
<dataflow id="8085" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_5_addr" fromId="874" toId="1224">
</dataflow>
<dataflow id="8086" from="sample_sliding_window_buffer_samples_timestamp_V_4_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_5_load" fromId="1224" toId="1225">
</dataflow>
<dataflow id="8087" from="sample_sliding_window_buffer_samples_timestamp_V_4_4" to="sample_sliding_window_buffer_samples_timestamp_V_4_4_addr" fromId="4799" toId="1226">
</dataflow>
<dataflow id="8088" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_4_addr" fromId="4988" toId="1226">
</dataflow>
<dataflow id="8089" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_4_addr" fromId="874" toId="1226">
</dataflow>
<dataflow id="8090" from="sample_sliding_window_buffer_samples_timestamp_V_4_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_4_load" fromId="1226" toId="1227">
</dataflow>
<dataflow id="8091" from="sample_sliding_window_buffer_samples_timestamp_V_4_3" to="sample_sliding_window_buffer_samples_timestamp_V_4_3_addr" fromId="4800" toId="1228">
</dataflow>
<dataflow id="8092" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_3_addr" fromId="4988" toId="1228">
</dataflow>
<dataflow id="8093" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_3_addr" fromId="874" toId="1228">
</dataflow>
<dataflow id="8094" from="sample_sliding_window_buffer_samples_timestamp_V_4_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_3_load" fromId="1228" toId="1229">
</dataflow>
<dataflow id="8095" from="sample_sliding_window_buffer_samples_timestamp_V_4_2" to="sample_sliding_window_buffer_samples_timestamp_V_4_2_addr" fromId="4801" toId="1230">
</dataflow>
<dataflow id="8096" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_2_addr" fromId="4988" toId="1230">
</dataflow>
<dataflow id="8097" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_2_addr" fromId="874" toId="1230">
</dataflow>
<dataflow id="8098" from="sample_sliding_window_buffer_samples_timestamp_V_4_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_2_load" fromId="1230" toId="1231">
</dataflow>
<dataflow id="8099" from="sample_sliding_window_buffer_samples_timestamp_V_4_1" to="sample_sliding_window_buffer_samples_timestamp_V_4_1_addr" fromId="4802" toId="1232">
</dataflow>
<dataflow id="8100" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_1_addr" fromId="4988" toId="1232">
</dataflow>
<dataflow id="8101" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_1_addr" fromId="874" toId="1232">
</dataflow>
<dataflow id="8102" from="sample_sliding_window_buffer_samples_timestamp_V_4_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_1_load" fromId="1232" toId="1233">
</dataflow>
<dataflow id="8103" from="sample_sliding_window_buffer_samples_timestamp_V_4_0" to="sample_sliding_window_buffer_samples_timestamp_V_4_0_addr" fromId="4803" toId="1234">
</dataflow>
<dataflow id="8104" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_4_0_addr" fromId="4988" toId="1234">
</dataflow>
<dataflow id="8105" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_4_0_addr" fromId="874" toId="1234">
</dataflow>
<dataflow id="8106" from="sample_sliding_window_buffer_samples_timestamp_V_4_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_0_load" fromId="1234" toId="1235">
</dataflow>
<dataflow id="8107" from="sample_sliding_window_buffer_samples_sample_V_4_11" to="sample_sliding_window_buffer_samples_sample_V_4_11_addr" fromId="4804" toId="1236">
</dataflow>
<dataflow id="8108" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_11_addr" fromId="4988" toId="1236">
</dataflow>
<dataflow id="8109" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_11_addr" fromId="874" toId="1236">
</dataflow>
<dataflow id="8110" from="sample_sliding_window_buffer_samples_sample_V_4_11_addr" to="sample_sliding_window_buffer_samples_sample_V_4_11_load" fromId="1236" toId="1237">
</dataflow>
<dataflow id="8111" from="sample_sliding_window_buffer_samples_sample_V_4_10" to="sample_sliding_window_buffer_samples_sample_V_4_10_addr" fromId="4805" toId="1238">
</dataflow>
<dataflow id="8112" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_10_addr" fromId="4988" toId="1238">
</dataflow>
<dataflow id="8113" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_10_addr" fromId="874" toId="1238">
</dataflow>
<dataflow id="8114" from="sample_sliding_window_buffer_samples_sample_V_4_10_addr" to="sample_sliding_window_buffer_samples_sample_V_4_10_load" fromId="1238" toId="1239">
</dataflow>
<dataflow id="8115" from="sample_sliding_window_buffer_samples_sample_V_4_9" to="sample_sliding_window_buffer_samples_sample_V_4_9_addr" fromId="4806" toId="1240">
</dataflow>
<dataflow id="8116" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_9_addr" fromId="4988" toId="1240">
</dataflow>
<dataflow id="8117" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_9_addr" fromId="874" toId="1240">
</dataflow>
<dataflow id="8118" from="sample_sliding_window_buffer_samples_sample_V_4_9_addr" to="sample_sliding_window_buffer_samples_sample_V_4_9_load" fromId="1240" toId="1241">
</dataflow>
<dataflow id="8119" from="sample_sliding_window_buffer_samples_sample_V_4_8" to="sample_sliding_window_buffer_samples_sample_V_4_8_addr" fromId="4807" toId="1242">
</dataflow>
<dataflow id="8120" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_8_addr" fromId="4988" toId="1242">
</dataflow>
<dataflow id="8121" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_8_addr" fromId="874" toId="1242">
</dataflow>
<dataflow id="8122" from="sample_sliding_window_buffer_samples_sample_V_4_8_addr" to="sample_sliding_window_buffer_samples_sample_V_4_8_load" fromId="1242" toId="1243">
</dataflow>
<dataflow id="8123" from="sample_sliding_window_buffer_samples_sample_V_4_7" to="sample_sliding_window_buffer_samples_sample_V_4_7_addr" fromId="4808" toId="1244">
</dataflow>
<dataflow id="8124" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_7_addr" fromId="4988" toId="1244">
</dataflow>
<dataflow id="8125" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_7_addr" fromId="874" toId="1244">
</dataflow>
<dataflow id="8126" from="sample_sliding_window_buffer_samples_sample_V_4_7_addr" to="sample_sliding_window_buffer_samples_sample_V_4_7_load" fromId="1244" toId="1245">
</dataflow>
<dataflow id="8127" from="sample_sliding_window_buffer_samples_sample_V_4_6" to="sample_sliding_window_buffer_samples_sample_V_4_6_addr" fromId="4809" toId="1246">
</dataflow>
<dataflow id="8128" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_6_addr" fromId="4988" toId="1246">
</dataflow>
<dataflow id="8129" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_6_addr" fromId="874" toId="1246">
</dataflow>
<dataflow id="8130" from="sample_sliding_window_buffer_samples_sample_V_4_6_addr" to="sample_sliding_window_buffer_samples_sample_V_4_6_load" fromId="1246" toId="1247">
</dataflow>
<dataflow id="8131" from="sample_sliding_window_buffer_samples_sample_V_4_5" to="sample_sliding_window_buffer_samples_sample_V_4_5_addr" fromId="4810" toId="1248">
</dataflow>
<dataflow id="8132" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_5_addr" fromId="4988" toId="1248">
</dataflow>
<dataflow id="8133" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_5_addr" fromId="874" toId="1248">
</dataflow>
<dataflow id="8134" from="sample_sliding_window_buffer_samples_sample_V_4_5_addr" to="sample_sliding_window_buffer_samples_sample_V_4_5_load" fromId="1248" toId="1249">
</dataflow>
<dataflow id="8135" from="sample_sliding_window_buffer_samples_sample_V_4_4" to="sample_sliding_window_buffer_samples_sample_V_4_4_addr" fromId="4811" toId="1250">
</dataflow>
<dataflow id="8136" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_4_addr" fromId="4988" toId="1250">
</dataflow>
<dataflow id="8137" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_4_addr" fromId="874" toId="1250">
</dataflow>
<dataflow id="8138" from="sample_sliding_window_buffer_samples_sample_V_4_4_addr" to="sample_sliding_window_buffer_samples_sample_V_4_4_load" fromId="1250" toId="1251">
</dataflow>
<dataflow id="8139" from="sample_sliding_window_buffer_samples_sample_V_4_3" to="sample_sliding_window_buffer_samples_sample_V_4_3_addr" fromId="4812" toId="1252">
</dataflow>
<dataflow id="8140" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_3_addr" fromId="4988" toId="1252">
</dataflow>
<dataflow id="8141" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_3_addr" fromId="874" toId="1252">
</dataflow>
<dataflow id="8142" from="sample_sliding_window_buffer_samples_sample_V_4_3_addr" to="sample_sliding_window_buffer_samples_sample_V_4_3_load" fromId="1252" toId="1253">
</dataflow>
<dataflow id="8143" from="sample_sliding_window_buffer_samples_sample_V_4_2" to="sample_sliding_window_buffer_samples_sample_V_4_2_addr" fromId="4813" toId="1254">
</dataflow>
<dataflow id="8144" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_2_addr" fromId="4988" toId="1254">
</dataflow>
<dataflow id="8145" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_2_addr" fromId="874" toId="1254">
</dataflow>
<dataflow id="8146" from="sample_sliding_window_buffer_samples_sample_V_4_2_addr" to="sample_sliding_window_buffer_samples_sample_V_4_2_load" fromId="1254" toId="1255">
</dataflow>
<dataflow id="8147" from="sample_sliding_window_buffer_samples_sample_V_4_1" to="sample_sliding_window_buffer_samples_sample_V_4_1_addr" fromId="4814" toId="1256">
</dataflow>
<dataflow id="8148" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_1_addr" fromId="4988" toId="1256">
</dataflow>
<dataflow id="8149" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_1_addr" fromId="874" toId="1256">
</dataflow>
<dataflow id="8150" from="sample_sliding_window_buffer_samples_sample_V_4_1_addr" to="sample_sliding_window_buffer_samples_sample_V_4_1_load" fromId="1256" toId="1257">
</dataflow>
<dataflow id="8151" from="sample_sliding_window_buffer_samples_sample_V_4_0" to="sample_sliding_window_buffer_samples_sample_V_4_0_addr" fromId="4815" toId="1258">
</dataflow>
<dataflow id="8152" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_4_0_addr" fromId="4988" toId="1258">
</dataflow>
<dataflow id="8153" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_4_0_addr" fromId="874" toId="1258">
</dataflow>
<dataflow id="8154" from="sample_sliding_window_buffer_samples_sample_V_4_0_addr" to="sample_sliding_window_buffer_samples_sample_V_4_0_load" fromId="1258" toId="1259">
</dataflow>
<dataflow id="8155" from="sample_sliding_window_buffer_samples_timestamp_V_3_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_11_load" fromId="972" toId="1260">
</dataflow>
<dataflow id="8156" from="sample_sliding_window_buffer_samples_timestamp_V_3_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_10_load" fromId="974" toId="1261">
</dataflow>
<dataflow id="8157" from="sample_sliding_window_buffer_samples_timestamp_V_3_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_9_load" fromId="976" toId="1262">
</dataflow>
<dataflow id="8158" from="sample_sliding_window_buffer_samples_timestamp_V_3_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_8_load" fromId="978" toId="1263">
</dataflow>
<dataflow id="8159" from="sample_sliding_window_buffer_samples_timestamp_V_3_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_7_load" fromId="980" toId="1264">
</dataflow>
<dataflow id="8160" from="sample_sliding_window_buffer_samples_timestamp_V_3_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_6_load" fromId="982" toId="1265">
</dataflow>
<dataflow id="8161" from="sample_sliding_window_buffer_samples_timestamp_V_3_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_5_load" fromId="984" toId="1266">
</dataflow>
<dataflow id="8162" from="sample_sliding_window_buffer_samples_timestamp_V_3_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_4_load" fromId="986" toId="1267">
</dataflow>
<dataflow id="8163" from="sample_sliding_window_buffer_samples_timestamp_V_3_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_3_load" fromId="988" toId="1268">
</dataflow>
<dataflow id="8164" from="sample_sliding_window_buffer_samples_timestamp_V_3_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_2_load" fromId="990" toId="1269">
</dataflow>
<dataflow id="8165" from="sample_sliding_window_buffer_samples_timestamp_V_3_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_1_load" fromId="992" toId="1270">
</dataflow>
<dataflow id="8166" from="sample_sliding_window_buffer_samples_timestamp_V_3_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_3_0_load" fromId="994" toId="1271">
</dataflow>
<dataflow id="8167" from="sample_sliding_window_buffer_samples_sample_V_3_11_addr" to="sample_sliding_window_buffer_samples_sample_V_3_11_load" fromId="996" toId="1272">
</dataflow>
<dataflow id="8168" from="sample_sliding_window_buffer_samples_sample_V_3_10_addr" to="sample_sliding_window_buffer_samples_sample_V_3_10_load" fromId="998" toId="1273">
</dataflow>
<dataflow id="8169" from="sample_sliding_window_buffer_samples_sample_V_3_9_addr" to="sample_sliding_window_buffer_samples_sample_V_3_9_load" fromId="1000" toId="1274">
</dataflow>
<dataflow id="8170" from="sample_sliding_window_buffer_samples_sample_V_3_8_addr" to="sample_sliding_window_buffer_samples_sample_V_3_8_load" fromId="1002" toId="1275">
</dataflow>
<dataflow id="8171" from="sample_sliding_window_buffer_samples_sample_V_3_7_addr" to="sample_sliding_window_buffer_samples_sample_V_3_7_load" fromId="1004" toId="1276">
</dataflow>
<dataflow id="8172" from="sample_sliding_window_buffer_samples_sample_V_3_6_addr" to="sample_sliding_window_buffer_samples_sample_V_3_6_load" fromId="1006" toId="1277">
</dataflow>
<dataflow id="8173" from="sample_sliding_window_buffer_samples_sample_V_3_5_addr" to="sample_sliding_window_buffer_samples_sample_V_3_5_load" fromId="1008" toId="1278">
</dataflow>
<dataflow id="8174" from="sample_sliding_window_buffer_samples_sample_V_3_4_addr" to="sample_sliding_window_buffer_samples_sample_V_3_4_load" fromId="1010" toId="1279">
</dataflow>
<dataflow id="8175" from="sample_sliding_window_buffer_samples_sample_V_3_3_addr" to="sample_sliding_window_buffer_samples_sample_V_3_3_load" fromId="1012" toId="1280">
</dataflow>
<dataflow id="8176" from="sample_sliding_window_buffer_samples_sample_V_3_2_addr" to="sample_sliding_window_buffer_samples_sample_V_3_2_load" fromId="1014" toId="1281">
</dataflow>
<dataflow id="8177" from="sample_sliding_window_buffer_samples_sample_V_3_1_addr" to="sample_sliding_window_buffer_samples_sample_V_3_1_load" fromId="1016" toId="1282">
</dataflow>
<dataflow id="8178" from="sample_sliding_window_buffer_samples_sample_V_3_0_addr" to="sample_sliding_window_buffer_samples_sample_V_3_0_load" fromId="1018" toId="1283">
</dataflow>
<dataflow id="8179" from="sample_sliding_window_buffer_samples_timestamp_V_2_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_11_load" fromId="1020" toId="1284">
</dataflow>
<dataflow id="8180" from="sample_sliding_window_buffer_samples_timestamp_V_2_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_10_load" fromId="1022" toId="1285">
</dataflow>
<dataflow id="8181" from="sample_sliding_window_buffer_samples_timestamp_V_2_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_9_load" fromId="1024" toId="1286">
</dataflow>
<dataflow id="8182" from="sample_sliding_window_buffer_samples_timestamp_V_2_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_8_load" fromId="1026" toId="1287">
</dataflow>
<dataflow id="8183" from="sample_sliding_window_buffer_samples_timestamp_V_2_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_7_load" fromId="1028" toId="1288">
</dataflow>
<dataflow id="8184" from="sample_sliding_window_buffer_samples_timestamp_V_2_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_6_load" fromId="1030" toId="1289">
</dataflow>
<dataflow id="8185" from="sample_sliding_window_buffer_samples_timestamp_V_2_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_5_load" fromId="1032" toId="1290">
</dataflow>
<dataflow id="8186" from="sample_sliding_window_buffer_samples_timestamp_V_2_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_4_load" fromId="1034" toId="1291">
</dataflow>
<dataflow id="8187" from="sample_sliding_window_buffer_samples_timestamp_V_2_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_3_load" fromId="1036" toId="1292">
</dataflow>
<dataflow id="8188" from="sample_sliding_window_buffer_samples_timestamp_V_2_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_2_load" fromId="1038" toId="1293">
</dataflow>
<dataflow id="8189" from="sample_sliding_window_buffer_samples_timestamp_V_2_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_1_load" fromId="1040" toId="1294">
</dataflow>
<dataflow id="8190" from="sample_sliding_window_buffer_samples_timestamp_V_2_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_2_0_load" fromId="1042" toId="1295">
</dataflow>
<dataflow id="8191" from="sample_sliding_window_buffer_samples_sample_V_2_11_addr" to="sample_sliding_window_buffer_samples_sample_V_2_11_load" fromId="1044" toId="1296">
</dataflow>
<dataflow id="8192" from="sample_sliding_window_buffer_samples_sample_V_2_10_addr" to="sample_sliding_window_buffer_samples_sample_V_2_10_load" fromId="1046" toId="1297">
</dataflow>
<dataflow id="8193" from="sample_sliding_window_buffer_samples_sample_V_2_9_addr" to="sample_sliding_window_buffer_samples_sample_V_2_9_load" fromId="1048" toId="1298">
</dataflow>
<dataflow id="8194" from="sample_sliding_window_buffer_samples_sample_V_2_8_addr" to="sample_sliding_window_buffer_samples_sample_V_2_8_load" fromId="1050" toId="1299">
</dataflow>
<dataflow id="8195" from="sample_sliding_window_buffer_samples_sample_V_2_7_addr" to="sample_sliding_window_buffer_samples_sample_V_2_7_load" fromId="1052" toId="1300">
</dataflow>
<dataflow id="8196" from="sample_sliding_window_buffer_samples_sample_V_2_6_addr" to="sample_sliding_window_buffer_samples_sample_V_2_6_load" fromId="1054" toId="1301">
</dataflow>
<dataflow id="8197" from="sample_sliding_window_buffer_samples_sample_V_2_5_addr" to="sample_sliding_window_buffer_samples_sample_V_2_5_load" fromId="1056" toId="1302">
</dataflow>
<dataflow id="8198" from="sample_sliding_window_buffer_samples_sample_V_2_4_addr" to="sample_sliding_window_buffer_samples_sample_V_2_4_load" fromId="1058" toId="1303">
</dataflow>
<dataflow id="8199" from="sample_sliding_window_buffer_samples_sample_V_2_3_addr" to="sample_sliding_window_buffer_samples_sample_V_2_3_load" fromId="1060" toId="1304">
</dataflow>
<dataflow id="8200" from="sample_sliding_window_buffer_samples_sample_V_2_2_addr" to="sample_sliding_window_buffer_samples_sample_V_2_2_load" fromId="1062" toId="1305">
</dataflow>
<dataflow id="8201" from="sample_sliding_window_buffer_samples_sample_V_2_1_addr" to="sample_sliding_window_buffer_samples_sample_V_2_1_load" fromId="1064" toId="1306">
</dataflow>
<dataflow id="8202" from="sample_sliding_window_buffer_samples_sample_V_2_0_addr" to="sample_sliding_window_buffer_samples_sample_V_2_0_load" fromId="1066" toId="1307">
</dataflow>
<dataflow id="8203" from="sample_sliding_window_buffer_samples_sample_V_2_0_load" to="store_ln225" fromId="1307" toId="1308">
</dataflow>
<dataflow id="8204" from="period_samples_0_sample_V_addr_3" to="store_ln225" fromId="112" toId="1308">
</dataflow>
<dataflow id="8205" from="sample_sliding_window_buffer_samples_sample_V_2_1_load" to="store_ln225" fromId="1306" toId="1309">
</dataflow>
<dataflow id="8206" from="period_samples_1_sample_V_addr_3" to="store_ln225" fromId="113" toId="1309">
</dataflow>
<dataflow id="8207" from="sample_sliding_window_buffer_samples_sample_V_2_2_load" to="store_ln225" fromId="1305" toId="1310">
</dataflow>
<dataflow id="8208" from="period_samples_2_sample_V_addr_3" to="store_ln225" fromId="114" toId="1310">
</dataflow>
<dataflow id="8209" from="sample_sliding_window_buffer_samples_sample_V_2_3_load" to="store_ln225" fromId="1304" toId="1311">
</dataflow>
<dataflow id="8210" from="period_samples_3_sample_V_addr_3" to="store_ln225" fromId="115" toId="1311">
</dataflow>
<dataflow id="8211" from="sample_sliding_window_buffer_samples_sample_V_2_4_load" to="store_ln225" fromId="1303" toId="1312">
</dataflow>
<dataflow id="8212" from="period_samples_4_sample_V_addr_3" to="store_ln225" fromId="116" toId="1312">
</dataflow>
<dataflow id="8213" from="sample_sliding_window_buffer_samples_sample_V_2_5_load" to="store_ln225" fromId="1302" toId="1313">
</dataflow>
<dataflow id="8214" from="period_samples_5_sample_V_addr_3" to="store_ln225" fromId="117" toId="1313">
</dataflow>
<dataflow id="8215" from="sample_sliding_window_buffer_samples_sample_V_2_6_load" to="store_ln225" fromId="1301" toId="1314">
</dataflow>
<dataflow id="8216" from="period_samples_6_sample_V_addr_3" to="store_ln225" fromId="118" toId="1314">
</dataflow>
<dataflow id="8217" from="sample_sliding_window_buffer_samples_sample_V_2_7_load" to="store_ln225" fromId="1300" toId="1315">
</dataflow>
<dataflow id="8218" from="period_samples_7_sample_V_addr_3" to="store_ln225" fromId="119" toId="1315">
</dataflow>
<dataflow id="8219" from="sample_sliding_window_buffer_samples_sample_V_2_8_load" to="store_ln225" fromId="1299" toId="1316">
</dataflow>
<dataflow id="8220" from="period_samples_8_sample_V_addr_3" to="store_ln225" fromId="120" toId="1316">
</dataflow>
<dataflow id="8221" from="sample_sliding_window_buffer_samples_sample_V_2_9_load" to="store_ln225" fromId="1298" toId="1317">
</dataflow>
<dataflow id="8222" from="period_samples_9_sample_V_addr_3" to="store_ln225" fromId="121" toId="1317">
</dataflow>
<dataflow id="8223" from="sample_sliding_window_buffer_samples_sample_V_2_10_load" to="store_ln225" fromId="1297" toId="1318">
</dataflow>
<dataflow id="8224" from="period_samples_10_sample_V_addr_3" to="store_ln225" fromId="122" toId="1318">
</dataflow>
<dataflow id="8225" from="sample_sliding_window_buffer_samples_sample_V_2_11_load" to="store_ln225" fromId="1296" toId="1319">
</dataflow>
<dataflow id="8226" from="period_samples_11_sample_V_addr_3" to="store_ln225" fromId="123" toId="1319">
</dataflow>
<dataflow id="8227" from="sample_sliding_window_buffer_samples_timestamp_V_2_0_load" to="store_ln225" fromId="1295" toId="1320">
</dataflow>
<dataflow id="8228" from="period_samples_0_timestamp_V_addr_3" to="store_ln225" fromId="124" toId="1320">
</dataflow>
<dataflow id="8229" from="sample_sliding_window_buffer_samples_timestamp_V_2_1_load" to="store_ln225" fromId="1294" toId="1321">
</dataflow>
<dataflow id="8230" from="period_samples_1_timestamp_V_addr_3" to="store_ln225" fromId="125" toId="1321">
</dataflow>
<dataflow id="8231" from="sample_sliding_window_buffer_samples_timestamp_V_2_2_load" to="store_ln225" fromId="1293" toId="1322">
</dataflow>
<dataflow id="8232" from="period_samples_2_timestamp_V_addr_3" to="store_ln225" fromId="126" toId="1322">
</dataflow>
<dataflow id="8233" from="sample_sliding_window_buffer_samples_timestamp_V_2_3_load" to="store_ln225" fromId="1292" toId="1323">
</dataflow>
<dataflow id="8234" from="period_samples_3_timestamp_V_addr_3" to="store_ln225" fromId="127" toId="1323">
</dataflow>
<dataflow id="8235" from="sample_sliding_window_buffer_samples_timestamp_V_2_4_load" to="store_ln225" fromId="1291" toId="1324">
</dataflow>
<dataflow id="8236" from="period_samples_4_timestamp_V_addr_3" to="store_ln225" fromId="128" toId="1324">
</dataflow>
<dataflow id="8237" from="sample_sliding_window_buffer_samples_timestamp_V_2_5_load" to="store_ln225" fromId="1290" toId="1325">
</dataflow>
<dataflow id="8238" from="period_samples_5_timestamp_V_addr_3" to="store_ln225" fromId="129" toId="1325">
</dataflow>
<dataflow id="8239" from="sample_sliding_window_buffer_samples_timestamp_V_2_6_load" to="store_ln225" fromId="1289" toId="1326">
</dataflow>
<dataflow id="8240" from="period_samples_6_timestamp_V_addr_3" to="store_ln225" fromId="130" toId="1326">
</dataflow>
<dataflow id="8241" from="sample_sliding_window_buffer_samples_timestamp_V_2_7_load" to="store_ln225" fromId="1288" toId="1327">
</dataflow>
<dataflow id="8242" from="period_samples_7_timestamp_V_addr_3" to="store_ln225" fromId="131" toId="1327">
</dataflow>
<dataflow id="8243" from="sample_sliding_window_buffer_samples_timestamp_V_2_8_load" to="store_ln225" fromId="1287" toId="1328">
</dataflow>
<dataflow id="8244" from="period_samples_8_timestamp_V_addr_3" to="store_ln225" fromId="132" toId="1328">
</dataflow>
<dataflow id="8245" from="sample_sliding_window_buffer_samples_timestamp_V_2_9_load" to="store_ln225" fromId="1286" toId="1329">
</dataflow>
<dataflow id="8246" from="period_samples_9_timestamp_V_addr_3" to="store_ln225" fromId="133" toId="1329">
</dataflow>
<dataflow id="8247" from="sample_sliding_window_buffer_samples_timestamp_V_2_10_load" to="store_ln225" fromId="1285" toId="1330">
</dataflow>
<dataflow id="8248" from="period_samples_10_timestamp_V_addr_3" to="store_ln225" fromId="134" toId="1330">
</dataflow>
<dataflow id="8249" from="sample_sliding_window_buffer_samples_timestamp_V_2_11_load" to="store_ln225" fromId="1284" toId="1331">
</dataflow>
<dataflow id="8250" from="period_samples_11_timestamp_V_addr_3" to="store_ln225" fromId="135" toId="1331">
</dataflow>
<dataflow id="8251" from="sample_sliding_window_buffer_samples_sample_V_3_0_load" to="store_ln225" fromId="1283" toId="1332">
</dataflow>
<dataflow id="8252" from="period_samples_0_sample_V_addr_4" to="store_ln225" fromId="136" toId="1332">
</dataflow>
<dataflow id="8253" from="sample_sliding_window_buffer_samples_sample_V_3_1_load" to="store_ln225" fromId="1282" toId="1333">
</dataflow>
<dataflow id="8254" from="period_samples_1_sample_V_addr_4" to="store_ln225" fromId="137" toId="1333">
</dataflow>
<dataflow id="8255" from="sample_sliding_window_buffer_samples_sample_V_3_2_load" to="store_ln225" fromId="1281" toId="1334">
</dataflow>
<dataflow id="8256" from="period_samples_2_sample_V_addr_4" to="store_ln225" fromId="138" toId="1334">
</dataflow>
<dataflow id="8257" from="sample_sliding_window_buffer_samples_sample_V_3_3_load" to="store_ln225" fromId="1280" toId="1335">
</dataflow>
<dataflow id="8258" from="period_samples_3_sample_V_addr_4" to="store_ln225" fromId="139" toId="1335">
</dataflow>
<dataflow id="8259" from="sample_sliding_window_buffer_samples_sample_V_3_4_load" to="store_ln225" fromId="1279" toId="1336">
</dataflow>
<dataflow id="8260" from="period_samples_4_sample_V_addr_4" to="store_ln225" fromId="140" toId="1336">
</dataflow>
<dataflow id="8261" from="sample_sliding_window_buffer_samples_sample_V_3_5_load" to="store_ln225" fromId="1278" toId="1337">
</dataflow>
<dataflow id="8262" from="period_samples_5_sample_V_addr_4" to="store_ln225" fromId="141" toId="1337">
</dataflow>
<dataflow id="8263" from="sample_sliding_window_buffer_samples_sample_V_3_6_load" to="store_ln225" fromId="1277" toId="1338">
</dataflow>
<dataflow id="8264" from="period_samples_6_sample_V_addr_4" to="store_ln225" fromId="142" toId="1338">
</dataflow>
<dataflow id="8265" from="sample_sliding_window_buffer_samples_sample_V_3_7_load" to="store_ln225" fromId="1276" toId="1339">
</dataflow>
<dataflow id="8266" from="period_samples_7_sample_V_addr_4" to="store_ln225" fromId="143" toId="1339">
</dataflow>
<dataflow id="8267" from="sample_sliding_window_buffer_samples_sample_V_3_8_load" to="store_ln225" fromId="1275" toId="1340">
</dataflow>
<dataflow id="8268" from="period_samples_8_sample_V_addr_4" to="store_ln225" fromId="144" toId="1340">
</dataflow>
<dataflow id="8269" from="sample_sliding_window_buffer_samples_sample_V_3_9_load" to="store_ln225" fromId="1274" toId="1341">
</dataflow>
<dataflow id="8270" from="period_samples_9_sample_V_addr_4" to="store_ln225" fromId="145" toId="1341">
</dataflow>
<dataflow id="8271" from="sample_sliding_window_buffer_samples_sample_V_3_10_load" to="store_ln225" fromId="1273" toId="1342">
</dataflow>
<dataflow id="8272" from="period_samples_10_sample_V_addr_4" to="store_ln225" fromId="146" toId="1342">
</dataflow>
<dataflow id="8273" from="sample_sliding_window_buffer_samples_sample_V_3_11_load" to="store_ln225" fromId="1272" toId="1343">
</dataflow>
<dataflow id="8274" from="period_samples_11_sample_V_addr_4" to="store_ln225" fromId="147" toId="1343">
</dataflow>
<dataflow id="8275" from="sample_sliding_window_buffer_samples_timestamp_V_3_0_load" to="store_ln225" fromId="1271" toId="1344">
</dataflow>
<dataflow id="8276" from="period_samples_0_timestamp_V_addr_4" to="store_ln225" fromId="148" toId="1344">
</dataflow>
<dataflow id="8277" from="sample_sliding_window_buffer_samples_timestamp_V_3_1_load" to="store_ln225" fromId="1270" toId="1345">
</dataflow>
<dataflow id="8278" from="period_samples_1_timestamp_V_addr_4" to="store_ln225" fromId="149" toId="1345">
</dataflow>
<dataflow id="8279" from="sample_sliding_window_buffer_samples_timestamp_V_3_2_load" to="store_ln225" fromId="1269" toId="1346">
</dataflow>
<dataflow id="8280" from="period_samples_2_timestamp_V_addr_4" to="store_ln225" fromId="150" toId="1346">
</dataflow>
<dataflow id="8281" from="sample_sliding_window_buffer_samples_timestamp_V_3_3_load" to="store_ln225" fromId="1268" toId="1347">
</dataflow>
<dataflow id="8282" from="period_samples_3_timestamp_V_addr_4" to="store_ln225" fromId="151" toId="1347">
</dataflow>
<dataflow id="8283" from="sample_sliding_window_buffer_samples_timestamp_V_3_4_load" to="store_ln225" fromId="1267" toId="1348">
</dataflow>
<dataflow id="8284" from="period_samples_4_timestamp_V_addr_4" to="store_ln225" fromId="152" toId="1348">
</dataflow>
<dataflow id="8285" from="sample_sliding_window_buffer_samples_timestamp_V_3_5_load" to="store_ln225" fromId="1266" toId="1349">
</dataflow>
<dataflow id="8286" from="period_samples_5_timestamp_V_addr_4" to="store_ln225" fromId="153" toId="1349">
</dataflow>
<dataflow id="8287" from="sample_sliding_window_buffer_samples_timestamp_V_3_6_load" to="store_ln225" fromId="1265" toId="1350">
</dataflow>
<dataflow id="8288" from="period_samples_6_timestamp_V_addr_4" to="store_ln225" fromId="154" toId="1350">
</dataflow>
<dataflow id="8289" from="sample_sliding_window_buffer_samples_timestamp_V_3_7_load" to="store_ln225" fromId="1264" toId="1351">
</dataflow>
<dataflow id="8290" from="period_samples_7_timestamp_V_addr_4" to="store_ln225" fromId="155" toId="1351">
</dataflow>
<dataflow id="8291" from="sample_sliding_window_buffer_samples_timestamp_V_3_8_load" to="store_ln225" fromId="1263" toId="1352">
</dataflow>
<dataflow id="8292" from="period_samples_8_timestamp_V_addr_4" to="store_ln225" fromId="156" toId="1352">
</dataflow>
<dataflow id="8293" from="sample_sliding_window_buffer_samples_timestamp_V_3_9_load" to="store_ln225" fromId="1262" toId="1353">
</dataflow>
<dataflow id="8294" from="period_samples_9_timestamp_V_addr_4" to="store_ln225" fromId="157" toId="1353">
</dataflow>
<dataflow id="8295" from="sample_sliding_window_buffer_samples_timestamp_V_3_10_load" to="store_ln225" fromId="1261" toId="1354">
</dataflow>
<dataflow id="8296" from="period_samples_10_timestamp_V_addr_4" to="store_ln225" fromId="158" toId="1354">
</dataflow>
<dataflow id="8297" from="sample_sliding_window_buffer_samples_timestamp_V_3_11_load" to="store_ln225" fromId="1260" toId="1355">
</dataflow>
<dataflow id="8298" from="period_samples_11_timestamp_V_addr_4" to="store_ln225" fromId="159" toId="1355">
</dataflow>
<dataflow id="8299" from="sample_sliding_window_buffer_samples_timestamp_V_7_11" to="sample_sliding_window_buffer_samples_timestamp_V_7_11_addr" fromId="4720" toId="1356">
</dataflow>
<dataflow id="8300" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_11_addr" fromId="4988" toId="1356">
</dataflow>
<dataflow id="8301" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_11_addr" fromId="874" toId="1356">
</dataflow>
<dataflow id="8302" from="sample_sliding_window_buffer_samples_timestamp_V_7_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_11_load" fromId="1356" toId="1357">
</dataflow>
<dataflow id="8303" from="sample_sliding_window_buffer_samples_timestamp_V_7_10" to="sample_sliding_window_buffer_samples_timestamp_V_7_10_addr" fromId="4721" toId="1358">
</dataflow>
<dataflow id="8304" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_10_addr" fromId="4988" toId="1358">
</dataflow>
<dataflow id="8305" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_10_addr" fromId="874" toId="1358">
</dataflow>
<dataflow id="8306" from="sample_sliding_window_buffer_samples_timestamp_V_7_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_10_load" fromId="1358" toId="1359">
</dataflow>
<dataflow id="8307" from="sample_sliding_window_buffer_samples_timestamp_V_7_9" to="sample_sliding_window_buffer_samples_timestamp_V_7_9_addr" fromId="4722" toId="1360">
</dataflow>
<dataflow id="8308" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_9_addr" fromId="4988" toId="1360">
</dataflow>
<dataflow id="8309" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_9_addr" fromId="874" toId="1360">
</dataflow>
<dataflow id="8310" from="sample_sliding_window_buffer_samples_timestamp_V_7_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_9_load" fromId="1360" toId="1361">
</dataflow>
<dataflow id="8311" from="sample_sliding_window_buffer_samples_timestamp_V_7_8" to="sample_sliding_window_buffer_samples_timestamp_V_7_8_addr" fromId="4723" toId="1362">
</dataflow>
<dataflow id="8312" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_8_addr" fromId="4988" toId="1362">
</dataflow>
<dataflow id="8313" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_8_addr" fromId="874" toId="1362">
</dataflow>
<dataflow id="8314" from="sample_sliding_window_buffer_samples_timestamp_V_7_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_8_load" fromId="1362" toId="1363">
</dataflow>
<dataflow id="8315" from="sample_sliding_window_buffer_samples_timestamp_V_7_7" to="sample_sliding_window_buffer_samples_timestamp_V_7_7_addr" fromId="4724" toId="1364">
</dataflow>
<dataflow id="8316" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_7_addr" fromId="4988" toId="1364">
</dataflow>
<dataflow id="8317" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_7_addr" fromId="874" toId="1364">
</dataflow>
<dataflow id="8318" from="sample_sliding_window_buffer_samples_timestamp_V_7_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_7_load" fromId="1364" toId="1365">
</dataflow>
<dataflow id="8319" from="sample_sliding_window_buffer_samples_timestamp_V_7_6" to="sample_sliding_window_buffer_samples_timestamp_V_7_6_addr" fromId="4725" toId="1366">
</dataflow>
<dataflow id="8320" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_6_addr" fromId="4988" toId="1366">
</dataflow>
<dataflow id="8321" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_6_addr" fromId="874" toId="1366">
</dataflow>
<dataflow id="8322" from="sample_sliding_window_buffer_samples_timestamp_V_7_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_6_load" fromId="1366" toId="1367">
</dataflow>
<dataflow id="8323" from="sample_sliding_window_buffer_samples_timestamp_V_7_5" to="sample_sliding_window_buffer_samples_timestamp_V_7_5_addr" fromId="4726" toId="1368">
</dataflow>
<dataflow id="8324" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_5_addr" fromId="4988" toId="1368">
</dataflow>
<dataflow id="8325" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_5_addr" fromId="874" toId="1368">
</dataflow>
<dataflow id="8326" from="sample_sliding_window_buffer_samples_timestamp_V_7_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_5_load" fromId="1368" toId="1369">
</dataflow>
<dataflow id="8327" from="sample_sliding_window_buffer_samples_timestamp_V_7_4" to="sample_sliding_window_buffer_samples_timestamp_V_7_4_addr" fromId="4727" toId="1370">
</dataflow>
<dataflow id="8328" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_4_addr" fromId="4988" toId="1370">
</dataflow>
<dataflow id="8329" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_4_addr" fromId="874" toId="1370">
</dataflow>
<dataflow id="8330" from="sample_sliding_window_buffer_samples_timestamp_V_7_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_4_load" fromId="1370" toId="1371">
</dataflow>
<dataflow id="8331" from="sample_sliding_window_buffer_samples_timestamp_V_7_3" to="sample_sliding_window_buffer_samples_timestamp_V_7_3_addr" fromId="4728" toId="1372">
</dataflow>
<dataflow id="8332" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_3_addr" fromId="4988" toId="1372">
</dataflow>
<dataflow id="8333" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_3_addr" fromId="874" toId="1372">
</dataflow>
<dataflow id="8334" from="sample_sliding_window_buffer_samples_timestamp_V_7_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_3_load" fromId="1372" toId="1373">
</dataflow>
<dataflow id="8335" from="sample_sliding_window_buffer_samples_timestamp_V_7_2" to="sample_sliding_window_buffer_samples_timestamp_V_7_2_addr" fromId="4729" toId="1374">
</dataflow>
<dataflow id="8336" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_2_addr" fromId="4988" toId="1374">
</dataflow>
<dataflow id="8337" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_2_addr" fromId="874" toId="1374">
</dataflow>
<dataflow id="8338" from="sample_sliding_window_buffer_samples_timestamp_V_7_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_2_load" fromId="1374" toId="1375">
</dataflow>
<dataflow id="8339" from="sample_sliding_window_buffer_samples_timestamp_V_7_1" to="sample_sliding_window_buffer_samples_timestamp_V_7_1_addr" fromId="4730" toId="1376">
</dataflow>
<dataflow id="8340" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_1_addr" fromId="4988" toId="1376">
</dataflow>
<dataflow id="8341" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_1_addr" fromId="874" toId="1376">
</dataflow>
<dataflow id="8342" from="sample_sliding_window_buffer_samples_timestamp_V_7_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_1_load" fromId="1376" toId="1377">
</dataflow>
<dataflow id="8343" from="sample_sliding_window_buffer_samples_timestamp_V_7_0" to="sample_sliding_window_buffer_samples_timestamp_V_7_0_addr" fromId="4731" toId="1378">
</dataflow>
<dataflow id="8344" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_7_0_addr" fromId="4988" toId="1378">
</dataflow>
<dataflow id="8345" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_7_0_addr" fromId="874" toId="1378">
</dataflow>
<dataflow id="8346" from="sample_sliding_window_buffer_samples_timestamp_V_7_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_0_load" fromId="1378" toId="1379">
</dataflow>
<dataflow id="8347" from="sample_sliding_window_buffer_samples_sample_V_7_11" to="sample_sliding_window_buffer_samples_sample_V_7_11_addr" fromId="4732" toId="1380">
</dataflow>
<dataflow id="8348" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_11_addr" fromId="4988" toId="1380">
</dataflow>
<dataflow id="8349" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_11_addr" fromId="874" toId="1380">
</dataflow>
<dataflow id="8350" from="sample_sliding_window_buffer_samples_sample_V_7_11_addr" to="sample_sliding_window_buffer_samples_sample_V_7_11_load" fromId="1380" toId="1381">
</dataflow>
<dataflow id="8351" from="sample_sliding_window_buffer_samples_sample_V_7_10" to="sample_sliding_window_buffer_samples_sample_V_7_10_addr" fromId="4733" toId="1382">
</dataflow>
<dataflow id="8352" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_10_addr" fromId="4988" toId="1382">
</dataflow>
<dataflow id="8353" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_10_addr" fromId="874" toId="1382">
</dataflow>
<dataflow id="8354" from="sample_sliding_window_buffer_samples_sample_V_7_10_addr" to="sample_sliding_window_buffer_samples_sample_V_7_10_load" fromId="1382" toId="1383">
</dataflow>
<dataflow id="8355" from="sample_sliding_window_buffer_samples_sample_V_7_9" to="sample_sliding_window_buffer_samples_sample_V_7_9_addr" fromId="4734" toId="1384">
</dataflow>
<dataflow id="8356" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_9_addr" fromId="4988" toId="1384">
</dataflow>
<dataflow id="8357" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_9_addr" fromId="874" toId="1384">
</dataflow>
<dataflow id="8358" from="sample_sliding_window_buffer_samples_sample_V_7_9_addr" to="sample_sliding_window_buffer_samples_sample_V_7_9_load" fromId="1384" toId="1385">
</dataflow>
<dataflow id="8359" from="sample_sliding_window_buffer_samples_sample_V_7_8" to="sample_sliding_window_buffer_samples_sample_V_7_8_addr" fromId="4735" toId="1386">
</dataflow>
<dataflow id="8360" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_8_addr" fromId="4988" toId="1386">
</dataflow>
<dataflow id="8361" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_8_addr" fromId="874" toId="1386">
</dataflow>
<dataflow id="8362" from="sample_sliding_window_buffer_samples_sample_V_7_8_addr" to="sample_sliding_window_buffer_samples_sample_V_7_8_load" fromId="1386" toId="1387">
</dataflow>
<dataflow id="8363" from="sample_sliding_window_buffer_samples_sample_V_7_7" to="sample_sliding_window_buffer_samples_sample_V_7_7_addr" fromId="4736" toId="1388">
</dataflow>
<dataflow id="8364" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_7_addr" fromId="4988" toId="1388">
</dataflow>
<dataflow id="8365" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_7_addr" fromId="874" toId="1388">
</dataflow>
<dataflow id="8366" from="sample_sliding_window_buffer_samples_sample_V_7_7_addr" to="sample_sliding_window_buffer_samples_sample_V_7_7_load" fromId="1388" toId="1389">
</dataflow>
<dataflow id="8367" from="sample_sliding_window_buffer_samples_sample_V_7_6" to="sample_sliding_window_buffer_samples_sample_V_7_6_addr" fromId="4737" toId="1390">
</dataflow>
<dataflow id="8368" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_6_addr" fromId="4988" toId="1390">
</dataflow>
<dataflow id="8369" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_6_addr" fromId="874" toId="1390">
</dataflow>
<dataflow id="8370" from="sample_sliding_window_buffer_samples_sample_V_7_6_addr" to="sample_sliding_window_buffer_samples_sample_V_7_6_load" fromId="1390" toId="1391">
</dataflow>
<dataflow id="8371" from="sample_sliding_window_buffer_samples_sample_V_7_5" to="sample_sliding_window_buffer_samples_sample_V_7_5_addr" fromId="4738" toId="1392">
</dataflow>
<dataflow id="8372" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_5_addr" fromId="4988" toId="1392">
</dataflow>
<dataflow id="8373" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_5_addr" fromId="874" toId="1392">
</dataflow>
<dataflow id="8374" from="sample_sliding_window_buffer_samples_sample_V_7_5_addr" to="sample_sliding_window_buffer_samples_sample_V_7_5_load" fromId="1392" toId="1393">
</dataflow>
<dataflow id="8375" from="sample_sliding_window_buffer_samples_sample_V_7_4" to="sample_sliding_window_buffer_samples_sample_V_7_4_addr" fromId="4739" toId="1394">
</dataflow>
<dataflow id="8376" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_4_addr" fromId="4988" toId="1394">
</dataflow>
<dataflow id="8377" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_4_addr" fromId="874" toId="1394">
</dataflow>
<dataflow id="8378" from="sample_sliding_window_buffer_samples_sample_V_7_4_addr" to="sample_sliding_window_buffer_samples_sample_V_7_4_load" fromId="1394" toId="1395">
</dataflow>
<dataflow id="8379" from="sample_sliding_window_buffer_samples_sample_V_7_3" to="sample_sliding_window_buffer_samples_sample_V_7_3_addr" fromId="4740" toId="1396">
</dataflow>
<dataflow id="8380" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_3_addr" fromId="4988" toId="1396">
</dataflow>
<dataflow id="8381" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_3_addr" fromId="874" toId="1396">
</dataflow>
<dataflow id="8382" from="sample_sliding_window_buffer_samples_sample_V_7_3_addr" to="sample_sliding_window_buffer_samples_sample_V_7_3_load" fromId="1396" toId="1397">
</dataflow>
<dataflow id="8383" from="sample_sliding_window_buffer_samples_sample_V_7_2" to="sample_sliding_window_buffer_samples_sample_V_7_2_addr" fromId="4741" toId="1398">
</dataflow>
<dataflow id="8384" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_2_addr" fromId="4988" toId="1398">
</dataflow>
<dataflow id="8385" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_2_addr" fromId="874" toId="1398">
</dataflow>
<dataflow id="8386" from="sample_sliding_window_buffer_samples_sample_V_7_2_addr" to="sample_sliding_window_buffer_samples_sample_V_7_2_load" fromId="1398" toId="1399">
</dataflow>
<dataflow id="8387" from="sample_sliding_window_buffer_samples_sample_V_7_1" to="sample_sliding_window_buffer_samples_sample_V_7_1_addr" fromId="4742" toId="1400">
</dataflow>
<dataflow id="8388" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_1_addr" fromId="4988" toId="1400">
</dataflow>
<dataflow id="8389" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_1_addr" fromId="874" toId="1400">
</dataflow>
<dataflow id="8390" from="sample_sliding_window_buffer_samples_sample_V_7_1_addr" to="sample_sliding_window_buffer_samples_sample_V_7_1_load" fromId="1400" toId="1401">
</dataflow>
<dataflow id="8391" from="sample_sliding_window_buffer_samples_sample_V_7_0" to="sample_sliding_window_buffer_samples_sample_V_7_0_addr" fromId="4743" toId="1402">
</dataflow>
<dataflow id="8392" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_7_0_addr" fromId="4988" toId="1402">
</dataflow>
<dataflow id="8393" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_7_0_addr" fromId="874" toId="1402">
</dataflow>
<dataflow id="8394" from="sample_sliding_window_buffer_samples_sample_V_7_0_addr" to="sample_sliding_window_buffer_samples_sample_V_7_0_load" fromId="1402" toId="1403">
</dataflow>
<dataflow id="8395" from="sample_sliding_window_buffer_samples_timestamp_V_6_11" to="sample_sliding_window_buffer_samples_timestamp_V_6_11_addr" fromId="4744" toId="1404">
</dataflow>
<dataflow id="8396" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_11_addr" fromId="4988" toId="1404">
</dataflow>
<dataflow id="8397" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_11_addr" fromId="874" toId="1404">
</dataflow>
<dataflow id="8398" from="sample_sliding_window_buffer_samples_timestamp_V_6_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_11_load" fromId="1404" toId="1405">
</dataflow>
<dataflow id="8399" from="sample_sliding_window_buffer_samples_timestamp_V_6_10" to="sample_sliding_window_buffer_samples_timestamp_V_6_10_addr" fromId="4745" toId="1406">
</dataflow>
<dataflow id="8400" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_10_addr" fromId="4988" toId="1406">
</dataflow>
<dataflow id="8401" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_10_addr" fromId="874" toId="1406">
</dataflow>
<dataflow id="8402" from="sample_sliding_window_buffer_samples_timestamp_V_6_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_10_load" fromId="1406" toId="1407">
</dataflow>
<dataflow id="8403" from="sample_sliding_window_buffer_samples_timestamp_V_6_9" to="sample_sliding_window_buffer_samples_timestamp_V_6_9_addr" fromId="4746" toId="1408">
</dataflow>
<dataflow id="8404" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_9_addr" fromId="4988" toId="1408">
</dataflow>
<dataflow id="8405" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_9_addr" fromId="874" toId="1408">
</dataflow>
<dataflow id="8406" from="sample_sliding_window_buffer_samples_timestamp_V_6_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_9_load" fromId="1408" toId="1409">
</dataflow>
<dataflow id="8407" from="sample_sliding_window_buffer_samples_timestamp_V_6_8" to="sample_sliding_window_buffer_samples_timestamp_V_6_8_addr" fromId="4747" toId="1410">
</dataflow>
<dataflow id="8408" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_8_addr" fromId="4988" toId="1410">
</dataflow>
<dataflow id="8409" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_8_addr" fromId="874" toId="1410">
</dataflow>
<dataflow id="8410" from="sample_sliding_window_buffer_samples_timestamp_V_6_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_8_load" fromId="1410" toId="1411">
</dataflow>
<dataflow id="8411" from="sample_sliding_window_buffer_samples_timestamp_V_6_7" to="sample_sliding_window_buffer_samples_timestamp_V_6_7_addr" fromId="4748" toId="1412">
</dataflow>
<dataflow id="8412" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_7_addr" fromId="4988" toId="1412">
</dataflow>
<dataflow id="8413" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_7_addr" fromId="874" toId="1412">
</dataflow>
<dataflow id="8414" from="sample_sliding_window_buffer_samples_timestamp_V_6_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_7_load" fromId="1412" toId="1413">
</dataflow>
<dataflow id="8415" from="sample_sliding_window_buffer_samples_timestamp_V_6_6" to="sample_sliding_window_buffer_samples_timestamp_V_6_6_addr" fromId="4749" toId="1414">
</dataflow>
<dataflow id="8416" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_6_addr" fromId="4988" toId="1414">
</dataflow>
<dataflow id="8417" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_6_addr" fromId="874" toId="1414">
</dataflow>
<dataflow id="8418" from="sample_sliding_window_buffer_samples_timestamp_V_6_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_6_load" fromId="1414" toId="1415">
</dataflow>
<dataflow id="8419" from="sample_sliding_window_buffer_samples_timestamp_V_6_5" to="sample_sliding_window_buffer_samples_timestamp_V_6_5_addr" fromId="4750" toId="1416">
</dataflow>
<dataflow id="8420" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_5_addr" fromId="4988" toId="1416">
</dataflow>
<dataflow id="8421" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_5_addr" fromId="874" toId="1416">
</dataflow>
<dataflow id="8422" from="sample_sliding_window_buffer_samples_timestamp_V_6_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_5_load" fromId="1416" toId="1417">
</dataflow>
<dataflow id="8423" from="sample_sliding_window_buffer_samples_timestamp_V_6_4" to="sample_sliding_window_buffer_samples_timestamp_V_6_4_addr" fromId="4751" toId="1418">
</dataflow>
<dataflow id="8424" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_4_addr" fromId="4988" toId="1418">
</dataflow>
<dataflow id="8425" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_4_addr" fromId="874" toId="1418">
</dataflow>
<dataflow id="8426" from="sample_sliding_window_buffer_samples_timestamp_V_6_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_4_load" fromId="1418" toId="1419">
</dataflow>
<dataflow id="8427" from="sample_sliding_window_buffer_samples_timestamp_V_6_3" to="sample_sliding_window_buffer_samples_timestamp_V_6_3_addr" fromId="4752" toId="1420">
</dataflow>
<dataflow id="8428" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_3_addr" fromId="4988" toId="1420">
</dataflow>
<dataflow id="8429" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_3_addr" fromId="874" toId="1420">
</dataflow>
<dataflow id="8430" from="sample_sliding_window_buffer_samples_timestamp_V_6_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_3_load" fromId="1420" toId="1421">
</dataflow>
<dataflow id="8431" from="sample_sliding_window_buffer_samples_timestamp_V_6_2" to="sample_sliding_window_buffer_samples_timestamp_V_6_2_addr" fromId="4753" toId="1422">
</dataflow>
<dataflow id="8432" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_2_addr" fromId="4988" toId="1422">
</dataflow>
<dataflow id="8433" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_2_addr" fromId="874" toId="1422">
</dataflow>
<dataflow id="8434" from="sample_sliding_window_buffer_samples_timestamp_V_6_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_2_load" fromId="1422" toId="1423">
</dataflow>
<dataflow id="8435" from="sample_sliding_window_buffer_samples_timestamp_V_6_1" to="sample_sliding_window_buffer_samples_timestamp_V_6_1_addr" fromId="4754" toId="1424">
</dataflow>
<dataflow id="8436" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_1_addr" fromId="4988" toId="1424">
</dataflow>
<dataflow id="8437" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_1_addr" fromId="874" toId="1424">
</dataflow>
<dataflow id="8438" from="sample_sliding_window_buffer_samples_timestamp_V_6_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_1_load" fromId="1424" toId="1425">
</dataflow>
<dataflow id="8439" from="sample_sliding_window_buffer_samples_timestamp_V_6_0" to="sample_sliding_window_buffer_samples_timestamp_V_6_0_addr" fromId="4755" toId="1426">
</dataflow>
<dataflow id="8440" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_6_0_addr" fromId="4988" toId="1426">
</dataflow>
<dataflow id="8441" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_6_0_addr" fromId="874" toId="1426">
</dataflow>
<dataflow id="8442" from="sample_sliding_window_buffer_samples_timestamp_V_6_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_0_load" fromId="1426" toId="1427">
</dataflow>
<dataflow id="8443" from="sample_sliding_window_buffer_samples_sample_V_6_11" to="sample_sliding_window_buffer_samples_sample_V_6_11_addr" fromId="4756" toId="1428">
</dataflow>
<dataflow id="8444" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_11_addr" fromId="4988" toId="1428">
</dataflow>
<dataflow id="8445" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_11_addr" fromId="874" toId="1428">
</dataflow>
<dataflow id="8446" from="sample_sliding_window_buffer_samples_sample_V_6_11_addr" to="sample_sliding_window_buffer_samples_sample_V_6_11_load" fromId="1428" toId="1429">
</dataflow>
<dataflow id="8447" from="sample_sliding_window_buffer_samples_sample_V_6_10" to="sample_sliding_window_buffer_samples_sample_V_6_10_addr" fromId="4757" toId="1430">
</dataflow>
<dataflow id="8448" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_10_addr" fromId="4988" toId="1430">
</dataflow>
<dataflow id="8449" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_10_addr" fromId="874" toId="1430">
</dataflow>
<dataflow id="8450" from="sample_sliding_window_buffer_samples_sample_V_6_10_addr" to="sample_sliding_window_buffer_samples_sample_V_6_10_load" fromId="1430" toId="1431">
</dataflow>
<dataflow id="8451" from="sample_sliding_window_buffer_samples_sample_V_6_9" to="sample_sliding_window_buffer_samples_sample_V_6_9_addr" fromId="4758" toId="1432">
</dataflow>
<dataflow id="8452" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_9_addr" fromId="4988" toId="1432">
</dataflow>
<dataflow id="8453" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_9_addr" fromId="874" toId="1432">
</dataflow>
<dataflow id="8454" from="sample_sliding_window_buffer_samples_sample_V_6_9_addr" to="sample_sliding_window_buffer_samples_sample_V_6_9_load" fromId="1432" toId="1433">
</dataflow>
<dataflow id="8455" from="sample_sliding_window_buffer_samples_sample_V_6_8" to="sample_sliding_window_buffer_samples_sample_V_6_8_addr" fromId="4759" toId="1434">
</dataflow>
<dataflow id="8456" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_8_addr" fromId="4988" toId="1434">
</dataflow>
<dataflow id="8457" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_8_addr" fromId="874" toId="1434">
</dataflow>
<dataflow id="8458" from="sample_sliding_window_buffer_samples_sample_V_6_8_addr" to="sample_sliding_window_buffer_samples_sample_V_6_8_load" fromId="1434" toId="1435">
</dataflow>
<dataflow id="8459" from="sample_sliding_window_buffer_samples_sample_V_6_7" to="sample_sliding_window_buffer_samples_sample_V_6_7_addr" fromId="4760" toId="1436">
</dataflow>
<dataflow id="8460" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_7_addr" fromId="4988" toId="1436">
</dataflow>
<dataflow id="8461" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_7_addr" fromId="874" toId="1436">
</dataflow>
<dataflow id="8462" from="sample_sliding_window_buffer_samples_sample_V_6_7_addr" to="sample_sliding_window_buffer_samples_sample_V_6_7_load" fromId="1436" toId="1437">
</dataflow>
<dataflow id="8463" from="sample_sliding_window_buffer_samples_sample_V_6_6" to="sample_sliding_window_buffer_samples_sample_V_6_6_addr" fromId="4761" toId="1438">
</dataflow>
<dataflow id="8464" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_6_addr" fromId="4988" toId="1438">
</dataflow>
<dataflow id="8465" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_6_addr" fromId="874" toId="1438">
</dataflow>
<dataflow id="8466" from="sample_sliding_window_buffer_samples_sample_V_6_6_addr" to="sample_sliding_window_buffer_samples_sample_V_6_6_load" fromId="1438" toId="1439">
</dataflow>
<dataflow id="8467" from="sample_sliding_window_buffer_samples_sample_V_6_5" to="sample_sliding_window_buffer_samples_sample_V_6_5_addr" fromId="4762" toId="1440">
</dataflow>
<dataflow id="8468" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_5_addr" fromId="4988" toId="1440">
</dataflow>
<dataflow id="8469" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_5_addr" fromId="874" toId="1440">
</dataflow>
<dataflow id="8470" from="sample_sliding_window_buffer_samples_sample_V_6_5_addr" to="sample_sliding_window_buffer_samples_sample_V_6_5_load" fromId="1440" toId="1441">
</dataflow>
<dataflow id="8471" from="sample_sliding_window_buffer_samples_sample_V_6_4" to="sample_sliding_window_buffer_samples_sample_V_6_4_addr" fromId="4763" toId="1442">
</dataflow>
<dataflow id="8472" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_4_addr" fromId="4988" toId="1442">
</dataflow>
<dataflow id="8473" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_4_addr" fromId="874" toId="1442">
</dataflow>
<dataflow id="8474" from="sample_sliding_window_buffer_samples_sample_V_6_4_addr" to="sample_sliding_window_buffer_samples_sample_V_6_4_load" fromId="1442" toId="1443">
</dataflow>
<dataflow id="8475" from="sample_sliding_window_buffer_samples_sample_V_6_3" to="sample_sliding_window_buffer_samples_sample_V_6_3_addr" fromId="4764" toId="1444">
</dataflow>
<dataflow id="8476" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_3_addr" fromId="4988" toId="1444">
</dataflow>
<dataflow id="8477" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_3_addr" fromId="874" toId="1444">
</dataflow>
<dataflow id="8478" from="sample_sliding_window_buffer_samples_sample_V_6_3_addr" to="sample_sliding_window_buffer_samples_sample_V_6_3_load" fromId="1444" toId="1445">
</dataflow>
<dataflow id="8479" from="sample_sliding_window_buffer_samples_sample_V_6_2" to="sample_sliding_window_buffer_samples_sample_V_6_2_addr" fromId="4765" toId="1446">
</dataflow>
<dataflow id="8480" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_2_addr" fromId="4988" toId="1446">
</dataflow>
<dataflow id="8481" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_2_addr" fromId="874" toId="1446">
</dataflow>
<dataflow id="8482" from="sample_sliding_window_buffer_samples_sample_V_6_2_addr" to="sample_sliding_window_buffer_samples_sample_V_6_2_load" fromId="1446" toId="1447">
</dataflow>
<dataflow id="8483" from="sample_sliding_window_buffer_samples_sample_V_6_1" to="sample_sliding_window_buffer_samples_sample_V_6_1_addr" fromId="4766" toId="1448">
</dataflow>
<dataflow id="8484" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_1_addr" fromId="4988" toId="1448">
</dataflow>
<dataflow id="8485" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_1_addr" fromId="874" toId="1448">
</dataflow>
<dataflow id="8486" from="sample_sliding_window_buffer_samples_sample_V_6_1_addr" to="sample_sliding_window_buffer_samples_sample_V_6_1_load" fromId="1448" toId="1449">
</dataflow>
<dataflow id="8487" from="sample_sliding_window_buffer_samples_sample_V_6_0" to="sample_sliding_window_buffer_samples_sample_V_6_0_addr" fromId="4767" toId="1450">
</dataflow>
<dataflow id="8488" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_6_0_addr" fromId="4988" toId="1450">
</dataflow>
<dataflow id="8489" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_6_0_addr" fromId="874" toId="1450">
</dataflow>
<dataflow id="8490" from="sample_sliding_window_buffer_samples_sample_V_6_0_addr" to="sample_sliding_window_buffer_samples_sample_V_6_0_load" fromId="1450" toId="1451">
</dataflow>
<dataflow id="8491" from="sample_sliding_window_buffer_samples_timestamp_V_5_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_11_load" fromId="1164" toId="1452">
</dataflow>
<dataflow id="8492" from="sample_sliding_window_buffer_samples_timestamp_V_5_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_10_load" fromId="1166" toId="1453">
</dataflow>
<dataflow id="8493" from="sample_sliding_window_buffer_samples_timestamp_V_5_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_9_load" fromId="1168" toId="1454">
</dataflow>
<dataflow id="8494" from="sample_sliding_window_buffer_samples_timestamp_V_5_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_8_load" fromId="1170" toId="1455">
</dataflow>
<dataflow id="8495" from="sample_sliding_window_buffer_samples_timestamp_V_5_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_7_load" fromId="1172" toId="1456">
</dataflow>
<dataflow id="8496" from="sample_sliding_window_buffer_samples_timestamp_V_5_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_6_load" fromId="1174" toId="1457">
</dataflow>
<dataflow id="8497" from="sample_sliding_window_buffer_samples_timestamp_V_5_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_5_load" fromId="1176" toId="1458">
</dataflow>
<dataflow id="8498" from="sample_sliding_window_buffer_samples_timestamp_V_5_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_4_load" fromId="1178" toId="1459">
</dataflow>
<dataflow id="8499" from="sample_sliding_window_buffer_samples_timestamp_V_5_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_3_load" fromId="1180" toId="1460">
</dataflow>
<dataflow id="8500" from="sample_sliding_window_buffer_samples_timestamp_V_5_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_2_load" fromId="1182" toId="1461">
</dataflow>
<dataflow id="8501" from="sample_sliding_window_buffer_samples_timestamp_V_5_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_1_load" fromId="1184" toId="1462">
</dataflow>
<dataflow id="8502" from="sample_sliding_window_buffer_samples_timestamp_V_5_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_5_0_load" fromId="1186" toId="1463">
</dataflow>
<dataflow id="8503" from="sample_sliding_window_buffer_samples_sample_V_5_11_addr" to="sample_sliding_window_buffer_samples_sample_V_5_11_load" fromId="1188" toId="1464">
</dataflow>
<dataflow id="8504" from="sample_sliding_window_buffer_samples_sample_V_5_10_addr" to="sample_sliding_window_buffer_samples_sample_V_5_10_load" fromId="1190" toId="1465">
</dataflow>
<dataflow id="8505" from="sample_sliding_window_buffer_samples_sample_V_5_9_addr" to="sample_sliding_window_buffer_samples_sample_V_5_9_load" fromId="1192" toId="1466">
</dataflow>
<dataflow id="8506" from="sample_sliding_window_buffer_samples_sample_V_5_8_addr" to="sample_sliding_window_buffer_samples_sample_V_5_8_load" fromId="1194" toId="1467">
</dataflow>
<dataflow id="8507" from="sample_sliding_window_buffer_samples_sample_V_5_7_addr" to="sample_sliding_window_buffer_samples_sample_V_5_7_load" fromId="1196" toId="1468">
</dataflow>
<dataflow id="8508" from="sample_sliding_window_buffer_samples_sample_V_5_6_addr" to="sample_sliding_window_buffer_samples_sample_V_5_6_load" fromId="1198" toId="1469">
</dataflow>
<dataflow id="8509" from="sample_sliding_window_buffer_samples_sample_V_5_5_addr" to="sample_sliding_window_buffer_samples_sample_V_5_5_load" fromId="1200" toId="1470">
</dataflow>
<dataflow id="8510" from="sample_sliding_window_buffer_samples_sample_V_5_4_addr" to="sample_sliding_window_buffer_samples_sample_V_5_4_load" fromId="1202" toId="1471">
</dataflow>
<dataflow id="8511" from="sample_sliding_window_buffer_samples_sample_V_5_3_addr" to="sample_sliding_window_buffer_samples_sample_V_5_3_load" fromId="1204" toId="1472">
</dataflow>
<dataflow id="8512" from="sample_sliding_window_buffer_samples_sample_V_5_2_addr" to="sample_sliding_window_buffer_samples_sample_V_5_2_load" fromId="1206" toId="1473">
</dataflow>
<dataflow id="8513" from="sample_sliding_window_buffer_samples_sample_V_5_1_addr" to="sample_sliding_window_buffer_samples_sample_V_5_1_load" fromId="1208" toId="1474">
</dataflow>
<dataflow id="8514" from="sample_sliding_window_buffer_samples_sample_V_5_0_addr" to="sample_sliding_window_buffer_samples_sample_V_5_0_load" fromId="1210" toId="1475">
</dataflow>
<dataflow id="8515" from="sample_sliding_window_buffer_samples_timestamp_V_4_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_11_load" fromId="1212" toId="1476">
</dataflow>
<dataflow id="8516" from="sample_sliding_window_buffer_samples_timestamp_V_4_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_10_load" fromId="1214" toId="1477">
</dataflow>
<dataflow id="8517" from="sample_sliding_window_buffer_samples_timestamp_V_4_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_9_load" fromId="1216" toId="1478">
</dataflow>
<dataflow id="8518" from="sample_sliding_window_buffer_samples_timestamp_V_4_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_8_load" fromId="1218" toId="1479">
</dataflow>
<dataflow id="8519" from="sample_sliding_window_buffer_samples_timestamp_V_4_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_7_load" fromId="1220" toId="1480">
</dataflow>
<dataflow id="8520" from="sample_sliding_window_buffer_samples_timestamp_V_4_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_6_load" fromId="1222" toId="1481">
</dataflow>
<dataflow id="8521" from="sample_sliding_window_buffer_samples_timestamp_V_4_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_5_load" fromId="1224" toId="1482">
</dataflow>
<dataflow id="8522" from="sample_sliding_window_buffer_samples_timestamp_V_4_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_4_load" fromId="1226" toId="1483">
</dataflow>
<dataflow id="8523" from="sample_sliding_window_buffer_samples_timestamp_V_4_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_3_load" fromId="1228" toId="1484">
</dataflow>
<dataflow id="8524" from="sample_sliding_window_buffer_samples_timestamp_V_4_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_2_load" fromId="1230" toId="1485">
</dataflow>
<dataflow id="8525" from="sample_sliding_window_buffer_samples_timestamp_V_4_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_1_load" fromId="1232" toId="1486">
</dataflow>
<dataflow id="8526" from="sample_sliding_window_buffer_samples_timestamp_V_4_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_4_0_load" fromId="1234" toId="1487">
</dataflow>
<dataflow id="8527" from="sample_sliding_window_buffer_samples_sample_V_4_11_addr" to="sample_sliding_window_buffer_samples_sample_V_4_11_load" fromId="1236" toId="1488">
</dataflow>
<dataflow id="8528" from="sample_sliding_window_buffer_samples_sample_V_4_10_addr" to="sample_sliding_window_buffer_samples_sample_V_4_10_load" fromId="1238" toId="1489">
</dataflow>
<dataflow id="8529" from="sample_sliding_window_buffer_samples_sample_V_4_9_addr" to="sample_sliding_window_buffer_samples_sample_V_4_9_load" fromId="1240" toId="1490">
</dataflow>
<dataflow id="8530" from="sample_sliding_window_buffer_samples_sample_V_4_8_addr" to="sample_sliding_window_buffer_samples_sample_V_4_8_load" fromId="1242" toId="1491">
</dataflow>
<dataflow id="8531" from="sample_sliding_window_buffer_samples_sample_V_4_7_addr" to="sample_sliding_window_buffer_samples_sample_V_4_7_load" fromId="1244" toId="1492">
</dataflow>
<dataflow id="8532" from="sample_sliding_window_buffer_samples_sample_V_4_6_addr" to="sample_sliding_window_buffer_samples_sample_V_4_6_load" fromId="1246" toId="1493">
</dataflow>
<dataflow id="8533" from="sample_sliding_window_buffer_samples_sample_V_4_5_addr" to="sample_sliding_window_buffer_samples_sample_V_4_5_load" fromId="1248" toId="1494">
</dataflow>
<dataflow id="8534" from="sample_sliding_window_buffer_samples_sample_V_4_4_addr" to="sample_sliding_window_buffer_samples_sample_V_4_4_load" fromId="1250" toId="1495">
</dataflow>
<dataflow id="8535" from="sample_sliding_window_buffer_samples_sample_V_4_3_addr" to="sample_sliding_window_buffer_samples_sample_V_4_3_load" fromId="1252" toId="1496">
</dataflow>
<dataflow id="8536" from="sample_sliding_window_buffer_samples_sample_V_4_2_addr" to="sample_sliding_window_buffer_samples_sample_V_4_2_load" fromId="1254" toId="1497">
</dataflow>
<dataflow id="8537" from="sample_sliding_window_buffer_samples_sample_V_4_1_addr" to="sample_sliding_window_buffer_samples_sample_V_4_1_load" fromId="1256" toId="1498">
</dataflow>
<dataflow id="8538" from="sample_sliding_window_buffer_samples_sample_V_4_0_addr" to="sample_sliding_window_buffer_samples_sample_V_4_0_load" fromId="1258" toId="1499">
</dataflow>
<dataflow id="8539" from="sample_sliding_window_buffer_samples_sample_V_4_0_load" to="store_ln225" fromId="1499" toId="1500">
</dataflow>
<dataflow id="8540" from="period_samples_0_sample_V_addr_5" to="store_ln225" fromId="160" toId="1500">
</dataflow>
<dataflow id="8541" from="sample_sliding_window_buffer_samples_sample_V_4_1_load" to="store_ln225" fromId="1498" toId="1501">
</dataflow>
<dataflow id="8542" from="period_samples_1_sample_V_addr_5" to="store_ln225" fromId="161" toId="1501">
</dataflow>
<dataflow id="8543" from="sample_sliding_window_buffer_samples_sample_V_4_2_load" to="store_ln225" fromId="1497" toId="1502">
</dataflow>
<dataflow id="8544" from="period_samples_2_sample_V_addr_5" to="store_ln225" fromId="162" toId="1502">
</dataflow>
<dataflow id="8545" from="sample_sliding_window_buffer_samples_sample_V_4_3_load" to="store_ln225" fromId="1496" toId="1503">
</dataflow>
<dataflow id="8546" from="period_samples_3_sample_V_addr_5" to="store_ln225" fromId="163" toId="1503">
</dataflow>
<dataflow id="8547" from="sample_sliding_window_buffer_samples_sample_V_4_4_load" to="store_ln225" fromId="1495" toId="1504">
</dataflow>
<dataflow id="8548" from="period_samples_4_sample_V_addr_5" to="store_ln225" fromId="164" toId="1504">
</dataflow>
<dataflow id="8549" from="sample_sliding_window_buffer_samples_sample_V_4_5_load" to="store_ln225" fromId="1494" toId="1505">
</dataflow>
<dataflow id="8550" from="period_samples_5_sample_V_addr_5" to="store_ln225" fromId="165" toId="1505">
</dataflow>
<dataflow id="8551" from="sample_sliding_window_buffer_samples_sample_V_4_6_load" to="store_ln225" fromId="1493" toId="1506">
</dataflow>
<dataflow id="8552" from="period_samples_6_sample_V_addr_5" to="store_ln225" fromId="166" toId="1506">
</dataflow>
<dataflow id="8553" from="sample_sliding_window_buffer_samples_sample_V_4_7_load" to="store_ln225" fromId="1492" toId="1507">
</dataflow>
<dataflow id="8554" from="period_samples_7_sample_V_addr_5" to="store_ln225" fromId="167" toId="1507">
</dataflow>
<dataflow id="8555" from="sample_sliding_window_buffer_samples_sample_V_4_8_load" to="store_ln225" fromId="1491" toId="1508">
</dataflow>
<dataflow id="8556" from="period_samples_8_sample_V_addr_5" to="store_ln225" fromId="168" toId="1508">
</dataflow>
<dataflow id="8557" from="sample_sliding_window_buffer_samples_sample_V_4_9_load" to="store_ln225" fromId="1490" toId="1509">
</dataflow>
<dataflow id="8558" from="period_samples_9_sample_V_addr_5" to="store_ln225" fromId="169" toId="1509">
</dataflow>
<dataflow id="8559" from="sample_sliding_window_buffer_samples_sample_V_4_10_load" to="store_ln225" fromId="1489" toId="1510">
</dataflow>
<dataflow id="8560" from="period_samples_10_sample_V_addr_5" to="store_ln225" fromId="170" toId="1510">
</dataflow>
<dataflow id="8561" from="sample_sliding_window_buffer_samples_sample_V_4_11_load" to="store_ln225" fromId="1488" toId="1511">
</dataflow>
<dataflow id="8562" from="period_samples_11_sample_V_addr_5" to="store_ln225" fromId="171" toId="1511">
</dataflow>
<dataflow id="8563" from="sample_sliding_window_buffer_samples_timestamp_V_4_0_load" to="store_ln225" fromId="1487" toId="1512">
</dataflow>
<dataflow id="8564" from="period_samples_0_timestamp_V_addr_5" to="store_ln225" fromId="172" toId="1512">
</dataflow>
<dataflow id="8565" from="sample_sliding_window_buffer_samples_timestamp_V_4_1_load" to="store_ln225" fromId="1486" toId="1513">
</dataflow>
<dataflow id="8566" from="period_samples_1_timestamp_V_addr_5" to="store_ln225" fromId="173" toId="1513">
</dataflow>
<dataflow id="8567" from="sample_sliding_window_buffer_samples_timestamp_V_4_2_load" to="store_ln225" fromId="1485" toId="1514">
</dataflow>
<dataflow id="8568" from="period_samples_2_timestamp_V_addr_5" to="store_ln225" fromId="174" toId="1514">
</dataflow>
<dataflow id="8569" from="sample_sliding_window_buffer_samples_timestamp_V_4_3_load" to="store_ln225" fromId="1484" toId="1515">
</dataflow>
<dataflow id="8570" from="period_samples_3_timestamp_V_addr_5" to="store_ln225" fromId="175" toId="1515">
</dataflow>
<dataflow id="8571" from="sample_sliding_window_buffer_samples_timestamp_V_4_4_load" to="store_ln225" fromId="1483" toId="1516">
</dataflow>
<dataflow id="8572" from="period_samples_4_timestamp_V_addr_5" to="store_ln225" fromId="176" toId="1516">
</dataflow>
<dataflow id="8573" from="sample_sliding_window_buffer_samples_timestamp_V_4_5_load" to="store_ln225" fromId="1482" toId="1517">
</dataflow>
<dataflow id="8574" from="period_samples_5_timestamp_V_addr_5" to="store_ln225" fromId="177" toId="1517">
</dataflow>
<dataflow id="8575" from="sample_sliding_window_buffer_samples_timestamp_V_4_6_load" to="store_ln225" fromId="1481" toId="1518">
</dataflow>
<dataflow id="8576" from="period_samples_6_timestamp_V_addr_5" to="store_ln225" fromId="178" toId="1518">
</dataflow>
<dataflow id="8577" from="sample_sliding_window_buffer_samples_timestamp_V_4_7_load" to="store_ln225" fromId="1480" toId="1519">
</dataflow>
<dataflow id="8578" from="period_samples_7_timestamp_V_addr_5" to="store_ln225" fromId="179" toId="1519">
</dataflow>
<dataflow id="8579" from="sample_sliding_window_buffer_samples_timestamp_V_4_8_load" to="store_ln225" fromId="1479" toId="1520">
</dataflow>
<dataflow id="8580" from="period_samples_8_timestamp_V_addr_5" to="store_ln225" fromId="180" toId="1520">
</dataflow>
<dataflow id="8581" from="sample_sliding_window_buffer_samples_timestamp_V_4_9_load" to="store_ln225" fromId="1478" toId="1521">
</dataflow>
<dataflow id="8582" from="period_samples_9_timestamp_V_addr_5" to="store_ln225" fromId="181" toId="1521">
</dataflow>
<dataflow id="8583" from="sample_sliding_window_buffer_samples_timestamp_V_4_10_load" to="store_ln225" fromId="1477" toId="1522">
</dataflow>
<dataflow id="8584" from="period_samples_10_timestamp_V_addr_5" to="store_ln225" fromId="182" toId="1522">
</dataflow>
<dataflow id="8585" from="sample_sliding_window_buffer_samples_timestamp_V_4_11_load" to="store_ln225" fromId="1476" toId="1523">
</dataflow>
<dataflow id="8586" from="period_samples_11_timestamp_V_addr_5" to="store_ln225" fromId="183" toId="1523">
</dataflow>
<dataflow id="8587" from="sample_sliding_window_buffer_samples_sample_V_5_0_load" to="store_ln225" fromId="1475" toId="1524">
</dataflow>
<dataflow id="8588" from="period_samples_0_sample_V_addr_6" to="store_ln225" fromId="184" toId="1524">
</dataflow>
<dataflow id="8589" from="sample_sliding_window_buffer_samples_sample_V_5_1_load" to="store_ln225" fromId="1474" toId="1525">
</dataflow>
<dataflow id="8590" from="period_samples_1_sample_V_addr_6" to="store_ln225" fromId="185" toId="1525">
</dataflow>
<dataflow id="8591" from="sample_sliding_window_buffer_samples_sample_V_5_2_load" to="store_ln225" fromId="1473" toId="1526">
</dataflow>
<dataflow id="8592" from="period_samples_2_sample_V_addr_6" to="store_ln225" fromId="186" toId="1526">
</dataflow>
<dataflow id="8593" from="sample_sliding_window_buffer_samples_sample_V_5_3_load" to="store_ln225" fromId="1472" toId="1527">
</dataflow>
<dataflow id="8594" from="period_samples_3_sample_V_addr_6" to="store_ln225" fromId="187" toId="1527">
</dataflow>
<dataflow id="8595" from="sample_sliding_window_buffer_samples_sample_V_5_4_load" to="store_ln225" fromId="1471" toId="1528">
</dataflow>
<dataflow id="8596" from="period_samples_4_sample_V_addr_6" to="store_ln225" fromId="188" toId="1528">
</dataflow>
<dataflow id="8597" from="sample_sliding_window_buffer_samples_sample_V_5_5_load" to="store_ln225" fromId="1470" toId="1529">
</dataflow>
<dataflow id="8598" from="period_samples_5_sample_V_addr_6" to="store_ln225" fromId="189" toId="1529">
</dataflow>
<dataflow id="8599" from="sample_sliding_window_buffer_samples_sample_V_5_6_load" to="store_ln225" fromId="1469" toId="1530">
</dataflow>
<dataflow id="8600" from="period_samples_6_sample_V_addr_6" to="store_ln225" fromId="190" toId="1530">
</dataflow>
<dataflow id="8601" from="sample_sliding_window_buffer_samples_sample_V_5_7_load" to="store_ln225" fromId="1468" toId="1531">
</dataflow>
<dataflow id="8602" from="period_samples_7_sample_V_addr_6" to="store_ln225" fromId="191" toId="1531">
</dataflow>
<dataflow id="8603" from="sample_sliding_window_buffer_samples_sample_V_5_8_load" to="store_ln225" fromId="1467" toId="1532">
</dataflow>
<dataflow id="8604" from="period_samples_8_sample_V_addr_6" to="store_ln225" fromId="192" toId="1532">
</dataflow>
<dataflow id="8605" from="sample_sliding_window_buffer_samples_sample_V_5_9_load" to="store_ln225" fromId="1466" toId="1533">
</dataflow>
<dataflow id="8606" from="period_samples_9_sample_V_addr_6" to="store_ln225" fromId="193" toId="1533">
</dataflow>
<dataflow id="8607" from="sample_sliding_window_buffer_samples_sample_V_5_10_load" to="store_ln225" fromId="1465" toId="1534">
</dataflow>
<dataflow id="8608" from="period_samples_10_sample_V_addr_6" to="store_ln225" fromId="194" toId="1534">
</dataflow>
<dataflow id="8609" from="sample_sliding_window_buffer_samples_sample_V_5_11_load" to="store_ln225" fromId="1464" toId="1535">
</dataflow>
<dataflow id="8610" from="period_samples_11_sample_V_addr_6" to="store_ln225" fromId="195" toId="1535">
</dataflow>
<dataflow id="8611" from="sample_sliding_window_buffer_samples_timestamp_V_5_0_load" to="store_ln225" fromId="1463" toId="1536">
</dataflow>
<dataflow id="8612" from="period_samples_0_timestamp_V_addr_6" to="store_ln225" fromId="196" toId="1536">
</dataflow>
<dataflow id="8613" from="sample_sliding_window_buffer_samples_timestamp_V_5_1_load" to="store_ln225" fromId="1462" toId="1537">
</dataflow>
<dataflow id="8614" from="period_samples_1_timestamp_V_addr_6" to="store_ln225" fromId="197" toId="1537">
</dataflow>
<dataflow id="8615" from="sample_sliding_window_buffer_samples_timestamp_V_5_2_load" to="store_ln225" fromId="1461" toId="1538">
</dataflow>
<dataflow id="8616" from="period_samples_2_timestamp_V_addr_6" to="store_ln225" fromId="198" toId="1538">
</dataflow>
<dataflow id="8617" from="sample_sliding_window_buffer_samples_timestamp_V_5_3_load" to="store_ln225" fromId="1460" toId="1539">
</dataflow>
<dataflow id="8618" from="period_samples_3_timestamp_V_addr_6" to="store_ln225" fromId="199" toId="1539">
</dataflow>
<dataflow id="8619" from="sample_sliding_window_buffer_samples_timestamp_V_5_4_load" to="store_ln225" fromId="1459" toId="1540">
</dataflow>
<dataflow id="8620" from="period_samples_4_timestamp_V_addr_6" to="store_ln225" fromId="200" toId="1540">
</dataflow>
<dataflow id="8621" from="sample_sliding_window_buffer_samples_timestamp_V_5_5_load" to="store_ln225" fromId="1458" toId="1541">
</dataflow>
<dataflow id="8622" from="period_samples_5_timestamp_V_addr_6" to="store_ln225" fromId="201" toId="1541">
</dataflow>
<dataflow id="8623" from="sample_sliding_window_buffer_samples_timestamp_V_5_6_load" to="store_ln225" fromId="1457" toId="1542">
</dataflow>
<dataflow id="8624" from="period_samples_6_timestamp_V_addr_6" to="store_ln225" fromId="202" toId="1542">
</dataflow>
<dataflow id="8625" from="sample_sliding_window_buffer_samples_timestamp_V_5_7_load" to="store_ln225" fromId="1456" toId="1543">
</dataflow>
<dataflow id="8626" from="period_samples_7_timestamp_V_addr_6" to="store_ln225" fromId="203" toId="1543">
</dataflow>
<dataflow id="8627" from="sample_sliding_window_buffer_samples_timestamp_V_5_8_load" to="store_ln225" fromId="1455" toId="1544">
</dataflow>
<dataflow id="8628" from="period_samples_8_timestamp_V_addr_6" to="store_ln225" fromId="204" toId="1544">
</dataflow>
<dataflow id="8629" from="sample_sliding_window_buffer_samples_timestamp_V_5_9_load" to="store_ln225" fromId="1454" toId="1545">
</dataflow>
<dataflow id="8630" from="period_samples_9_timestamp_V_addr_6" to="store_ln225" fromId="205" toId="1545">
</dataflow>
<dataflow id="8631" from="sample_sliding_window_buffer_samples_timestamp_V_5_10_load" to="store_ln225" fromId="1453" toId="1546">
</dataflow>
<dataflow id="8632" from="period_samples_10_timestamp_V_addr_6" to="store_ln225" fromId="206" toId="1546">
</dataflow>
<dataflow id="8633" from="sample_sliding_window_buffer_samples_timestamp_V_5_11_load" to="store_ln225" fromId="1452" toId="1547">
</dataflow>
<dataflow id="8634" from="period_samples_11_timestamp_V_addr_6" to="store_ln225" fromId="207" toId="1547">
</dataflow>
<dataflow id="8635" from="sample_sliding_window_buffer_samples_timestamp_V_9_11" to="sample_sliding_window_buffer_samples_timestamp_V_9_11_addr" fromId="4672" toId="1548">
</dataflow>
<dataflow id="8636" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_11_addr" fromId="4988" toId="1548">
</dataflow>
<dataflow id="8637" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_11_addr" fromId="874" toId="1548">
</dataflow>
<dataflow id="8638" from="sample_sliding_window_buffer_samples_timestamp_V_9_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_11_load" fromId="1548" toId="1549">
</dataflow>
<dataflow id="8639" from="sample_sliding_window_buffer_samples_timestamp_V_9_10" to="sample_sliding_window_buffer_samples_timestamp_V_9_10_addr" fromId="4673" toId="1550">
</dataflow>
<dataflow id="8640" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_10_addr" fromId="4988" toId="1550">
</dataflow>
<dataflow id="8641" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_10_addr" fromId="874" toId="1550">
</dataflow>
<dataflow id="8642" from="sample_sliding_window_buffer_samples_timestamp_V_9_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_10_load" fromId="1550" toId="1551">
</dataflow>
<dataflow id="8643" from="sample_sliding_window_buffer_samples_timestamp_V_9_9" to="sample_sliding_window_buffer_samples_timestamp_V_9_9_addr" fromId="4674" toId="1552">
</dataflow>
<dataflow id="8644" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_9_addr" fromId="4988" toId="1552">
</dataflow>
<dataflow id="8645" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_9_addr" fromId="874" toId="1552">
</dataflow>
<dataflow id="8646" from="sample_sliding_window_buffer_samples_timestamp_V_9_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_9_load" fromId="1552" toId="1553">
</dataflow>
<dataflow id="8647" from="sample_sliding_window_buffer_samples_timestamp_V_9_8" to="sample_sliding_window_buffer_samples_timestamp_V_9_8_addr" fromId="4675" toId="1554">
</dataflow>
<dataflow id="8648" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_8_addr" fromId="4988" toId="1554">
</dataflow>
<dataflow id="8649" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_8_addr" fromId="874" toId="1554">
</dataflow>
<dataflow id="8650" from="sample_sliding_window_buffer_samples_timestamp_V_9_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_8_load" fromId="1554" toId="1555">
</dataflow>
<dataflow id="8651" from="sample_sliding_window_buffer_samples_timestamp_V_9_7" to="sample_sliding_window_buffer_samples_timestamp_V_9_7_addr" fromId="4676" toId="1556">
</dataflow>
<dataflow id="8652" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_7_addr" fromId="4988" toId="1556">
</dataflow>
<dataflow id="8653" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_7_addr" fromId="874" toId="1556">
</dataflow>
<dataflow id="8654" from="sample_sliding_window_buffer_samples_timestamp_V_9_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_7_load" fromId="1556" toId="1557">
</dataflow>
<dataflow id="8655" from="sample_sliding_window_buffer_samples_timestamp_V_9_6" to="sample_sliding_window_buffer_samples_timestamp_V_9_6_addr" fromId="4677" toId="1558">
</dataflow>
<dataflow id="8656" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_6_addr" fromId="4988" toId="1558">
</dataflow>
<dataflow id="8657" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_6_addr" fromId="874" toId="1558">
</dataflow>
<dataflow id="8658" from="sample_sliding_window_buffer_samples_timestamp_V_9_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_6_load" fromId="1558" toId="1559">
</dataflow>
<dataflow id="8659" from="sample_sliding_window_buffer_samples_timestamp_V_9_5" to="sample_sliding_window_buffer_samples_timestamp_V_9_5_addr" fromId="4678" toId="1560">
</dataflow>
<dataflow id="8660" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_5_addr" fromId="4988" toId="1560">
</dataflow>
<dataflow id="8661" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_5_addr" fromId="874" toId="1560">
</dataflow>
<dataflow id="8662" from="sample_sliding_window_buffer_samples_timestamp_V_9_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_5_load" fromId="1560" toId="1561">
</dataflow>
<dataflow id="8663" from="sample_sliding_window_buffer_samples_timestamp_V_9_4" to="sample_sliding_window_buffer_samples_timestamp_V_9_4_addr" fromId="4679" toId="1562">
</dataflow>
<dataflow id="8664" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_4_addr" fromId="4988" toId="1562">
</dataflow>
<dataflow id="8665" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_4_addr" fromId="874" toId="1562">
</dataflow>
<dataflow id="8666" from="sample_sliding_window_buffer_samples_timestamp_V_9_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_4_load" fromId="1562" toId="1563">
</dataflow>
<dataflow id="8667" from="sample_sliding_window_buffer_samples_timestamp_V_9_3" to="sample_sliding_window_buffer_samples_timestamp_V_9_3_addr" fromId="4680" toId="1564">
</dataflow>
<dataflow id="8668" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_3_addr" fromId="4988" toId="1564">
</dataflow>
<dataflow id="8669" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_3_addr" fromId="874" toId="1564">
</dataflow>
<dataflow id="8670" from="sample_sliding_window_buffer_samples_timestamp_V_9_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_3_load" fromId="1564" toId="1565">
</dataflow>
<dataflow id="8671" from="sample_sliding_window_buffer_samples_timestamp_V_9_2" to="sample_sliding_window_buffer_samples_timestamp_V_9_2_addr" fromId="4681" toId="1566">
</dataflow>
<dataflow id="8672" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_2_addr" fromId="4988" toId="1566">
</dataflow>
<dataflow id="8673" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_2_addr" fromId="874" toId="1566">
</dataflow>
<dataflow id="8674" from="sample_sliding_window_buffer_samples_timestamp_V_9_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_2_load" fromId="1566" toId="1567">
</dataflow>
<dataflow id="8675" from="sample_sliding_window_buffer_samples_timestamp_V_9_1" to="sample_sliding_window_buffer_samples_timestamp_V_9_1_addr" fromId="4682" toId="1568">
</dataflow>
<dataflow id="8676" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_1_addr" fromId="4988" toId="1568">
</dataflow>
<dataflow id="8677" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_1_addr" fromId="874" toId="1568">
</dataflow>
<dataflow id="8678" from="sample_sliding_window_buffer_samples_timestamp_V_9_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_1_load" fromId="1568" toId="1569">
</dataflow>
<dataflow id="8679" from="sample_sliding_window_buffer_samples_timestamp_V_9_0" to="sample_sliding_window_buffer_samples_timestamp_V_9_0_addr" fromId="4683" toId="1570">
</dataflow>
<dataflow id="8680" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_9_0_addr" fromId="4988" toId="1570">
</dataflow>
<dataflow id="8681" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_9_0_addr" fromId="874" toId="1570">
</dataflow>
<dataflow id="8682" from="sample_sliding_window_buffer_samples_timestamp_V_9_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_0_load" fromId="1570" toId="1571">
</dataflow>
<dataflow id="8683" from="sample_sliding_window_buffer_samples_sample_V_9_11" to="sample_sliding_window_buffer_samples_sample_V_9_11_addr" fromId="4684" toId="1572">
</dataflow>
<dataflow id="8684" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_11_addr" fromId="4988" toId="1572">
</dataflow>
<dataflow id="8685" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_11_addr" fromId="874" toId="1572">
</dataflow>
<dataflow id="8686" from="sample_sliding_window_buffer_samples_sample_V_9_11_addr" to="sample_sliding_window_buffer_samples_sample_V_9_11_load" fromId="1572" toId="1573">
</dataflow>
<dataflow id="8687" from="sample_sliding_window_buffer_samples_sample_V_9_10" to="sample_sliding_window_buffer_samples_sample_V_9_10_addr" fromId="4685" toId="1574">
</dataflow>
<dataflow id="8688" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_10_addr" fromId="4988" toId="1574">
</dataflow>
<dataflow id="8689" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_10_addr" fromId="874" toId="1574">
</dataflow>
<dataflow id="8690" from="sample_sliding_window_buffer_samples_sample_V_9_10_addr" to="sample_sliding_window_buffer_samples_sample_V_9_10_load" fromId="1574" toId="1575">
</dataflow>
<dataflow id="8691" from="sample_sliding_window_buffer_samples_sample_V_9_9" to="sample_sliding_window_buffer_samples_sample_V_9_9_addr" fromId="4686" toId="1576">
</dataflow>
<dataflow id="8692" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_9_addr" fromId="4988" toId="1576">
</dataflow>
<dataflow id="8693" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_9_addr" fromId="874" toId="1576">
</dataflow>
<dataflow id="8694" from="sample_sliding_window_buffer_samples_sample_V_9_9_addr" to="sample_sliding_window_buffer_samples_sample_V_9_9_load" fromId="1576" toId="1577">
</dataflow>
<dataflow id="8695" from="sample_sliding_window_buffer_samples_sample_V_9_8" to="sample_sliding_window_buffer_samples_sample_V_9_8_addr" fromId="4687" toId="1578">
</dataflow>
<dataflow id="8696" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_8_addr" fromId="4988" toId="1578">
</dataflow>
<dataflow id="8697" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_8_addr" fromId="874" toId="1578">
</dataflow>
<dataflow id="8698" from="sample_sliding_window_buffer_samples_sample_V_9_8_addr" to="sample_sliding_window_buffer_samples_sample_V_9_8_load" fromId="1578" toId="1579">
</dataflow>
<dataflow id="8699" from="sample_sliding_window_buffer_samples_sample_V_9_7" to="sample_sliding_window_buffer_samples_sample_V_9_7_addr" fromId="4688" toId="1580">
</dataflow>
<dataflow id="8700" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_7_addr" fromId="4988" toId="1580">
</dataflow>
<dataflow id="8701" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_7_addr" fromId="874" toId="1580">
</dataflow>
<dataflow id="8702" from="sample_sliding_window_buffer_samples_sample_V_9_7_addr" to="sample_sliding_window_buffer_samples_sample_V_9_7_load" fromId="1580" toId="1581">
</dataflow>
<dataflow id="8703" from="sample_sliding_window_buffer_samples_sample_V_9_6" to="sample_sliding_window_buffer_samples_sample_V_9_6_addr" fromId="4689" toId="1582">
</dataflow>
<dataflow id="8704" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_6_addr" fromId="4988" toId="1582">
</dataflow>
<dataflow id="8705" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_6_addr" fromId="874" toId="1582">
</dataflow>
<dataflow id="8706" from="sample_sliding_window_buffer_samples_sample_V_9_6_addr" to="sample_sliding_window_buffer_samples_sample_V_9_6_load" fromId="1582" toId="1583">
</dataflow>
<dataflow id="8707" from="sample_sliding_window_buffer_samples_sample_V_9_5" to="sample_sliding_window_buffer_samples_sample_V_9_5_addr" fromId="4690" toId="1584">
</dataflow>
<dataflow id="8708" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_5_addr" fromId="4988" toId="1584">
</dataflow>
<dataflow id="8709" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_5_addr" fromId="874" toId="1584">
</dataflow>
<dataflow id="8710" from="sample_sliding_window_buffer_samples_sample_V_9_5_addr" to="sample_sliding_window_buffer_samples_sample_V_9_5_load" fromId="1584" toId="1585">
</dataflow>
<dataflow id="8711" from="sample_sliding_window_buffer_samples_sample_V_9_4" to="sample_sliding_window_buffer_samples_sample_V_9_4_addr" fromId="4691" toId="1586">
</dataflow>
<dataflow id="8712" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_4_addr" fromId="4988" toId="1586">
</dataflow>
<dataflow id="8713" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_4_addr" fromId="874" toId="1586">
</dataflow>
<dataflow id="8714" from="sample_sliding_window_buffer_samples_sample_V_9_4_addr" to="sample_sliding_window_buffer_samples_sample_V_9_4_load" fromId="1586" toId="1587">
</dataflow>
<dataflow id="8715" from="sample_sliding_window_buffer_samples_sample_V_9_3" to="sample_sliding_window_buffer_samples_sample_V_9_3_addr" fromId="4692" toId="1588">
</dataflow>
<dataflow id="8716" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_3_addr" fromId="4988" toId="1588">
</dataflow>
<dataflow id="8717" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_3_addr" fromId="874" toId="1588">
</dataflow>
<dataflow id="8718" from="sample_sliding_window_buffer_samples_sample_V_9_3_addr" to="sample_sliding_window_buffer_samples_sample_V_9_3_load" fromId="1588" toId="1589">
</dataflow>
<dataflow id="8719" from="sample_sliding_window_buffer_samples_sample_V_9_2" to="sample_sliding_window_buffer_samples_sample_V_9_2_addr" fromId="4693" toId="1590">
</dataflow>
<dataflow id="8720" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_2_addr" fromId="4988" toId="1590">
</dataflow>
<dataflow id="8721" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_2_addr" fromId="874" toId="1590">
</dataflow>
<dataflow id="8722" from="sample_sliding_window_buffer_samples_sample_V_9_2_addr" to="sample_sliding_window_buffer_samples_sample_V_9_2_load" fromId="1590" toId="1591">
</dataflow>
<dataflow id="8723" from="sample_sliding_window_buffer_samples_sample_V_9_1" to="sample_sliding_window_buffer_samples_sample_V_9_1_addr" fromId="4694" toId="1592">
</dataflow>
<dataflow id="8724" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_1_addr" fromId="4988" toId="1592">
</dataflow>
<dataflow id="8725" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_1_addr" fromId="874" toId="1592">
</dataflow>
<dataflow id="8726" from="sample_sliding_window_buffer_samples_sample_V_9_1_addr" to="sample_sliding_window_buffer_samples_sample_V_9_1_load" fromId="1592" toId="1593">
</dataflow>
<dataflow id="8727" from="sample_sliding_window_buffer_samples_sample_V_9_0" to="sample_sliding_window_buffer_samples_sample_V_9_0_addr" fromId="4695" toId="1594">
</dataflow>
<dataflow id="8728" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_9_0_addr" fromId="4988" toId="1594">
</dataflow>
<dataflow id="8729" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_9_0_addr" fromId="874" toId="1594">
</dataflow>
<dataflow id="8730" from="sample_sliding_window_buffer_samples_sample_V_9_0_addr" to="sample_sliding_window_buffer_samples_sample_V_9_0_load" fromId="1594" toId="1595">
</dataflow>
<dataflow id="8731" from="sample_sliding_window_buffer_samples_timestamp_V_8_11" to="sample_sliding_window_buffer_samples_timestamp_V_8_11_addr" fromId="4696" toId="1596">
</dataflow>
<dataflow id="8732" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_11_addr" fromId="4988" toId="1596">
</dataflow>
<dataflow id="8733" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_11_addr" fromId="874" toId="1596">
</dataflow>
<dataflow id="8734" from="sample_sliding_window_buffer_samples_timestamp_V_8_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_11_load" fromId="1596" toId="1597">
</dataflow>
<dataflow id="8735" from="sample_sliding_window_buffer_samples_timestamp_V_8_10" to="sample_sliding_window_buffer_samples_timestamp_V_8_10_addr" fromId="4697" toId="1598">
</dataflow>
<dataflow id="8736" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_10_addr" fromId="4988" toId="1598">
</dataflow>
<dataflow id="8737" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_10_addr" fromId="874" toId="1598">
</dataflow>
<dataflow id="8738" from="sample_sliding_window_buffer_samples_timestamp_V_8_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_10_load" fromId="1598" toId="1599">
</dataflow>
<dataflow id="8739" from="sample_sliding_window_buffer_samples_timestamp_V_8_9" to="sample_sliding_window_buffer_samples_timestamp_V_8_9_addr" fromId="4698" toId="1600">
</dataflow>
<dataflow id="8740" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_9_addr" fromId="4988" toId="1600">
</dataflow>
<dataflow id="8741" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_9_addr" fromId="874" toId="1600">
</dataflow>
<dataflow id="8742" from="sample_sliding_window_buffer_samples_timestamp_V_8_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_9_load" fromId="1600" toId="1601">
</dataflow>
<dataflow id="8743" from="sample_sliding_window_buffer_samples_timestamp_V_8_8" to="sample_sliding_window_buffer_samples_timestamp_V_8_8_addr" fromId="4699" toId="1602">
</dataflow>
<dataflow id="8744" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_8_addr" fromId="4988" toId="1602">
</dataflow>
<dataflow id="8745" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_8_addr" fromId="874" toId="1602">
</dataflow>
<dataflow id="8746" from="sample_sliding_window_buffer_samples_timestamp_V_8_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_8_load" fromId="1602" toId="1603">
</dataflow>
<dataflow id="8747" from="sample_sliding_window_buffer_samples_timestamp_V_8_7" to="sample_sliding_window_buffer_samples_timestamp_V_8_7_addr" fromId="4700" toId="1604">
</dataflow>
<dataflow id="8748" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_7_addr" fromId="4988" toId="1604">
</dataflow>
<dataflow id="8749" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_7_addr" fromId="874" toId="1604">
</dataflow>
<dataflow id="8750" from="sample_sliding_window_buffer_samples_timestamp_V_8_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_7_load" fromId="1604" toId="1605">
</dataflow>
<dataflow id="8751" from="sample_sliding_window_buffer_samples_timestamp_V_8_6" to="sample_sliding_window_buffer_samples_timestamp_V_8_6_addr" fromId="4701" toId="1606">
</dataflow>
<dataflow id="8752" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_6_addr" fromId="4988" toId="1606">
</dataflow>
<dataflow id="8753" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_6_addr" fromId="874" toId="1606">
</dataflow>
<dataflow id="8754" from="sample_sliding_window_buffer_samples_timestamp_V_8_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_6_load" fromId="1606" toId="1607">
</dataflow>
<dataflow id="8755" from="sample_sliding_window_buffer_samples_timestamp_V_8_5" to="sample_sliding_window_buffer_samples_timestamp_V_8_5_addr" fromId="4702" toId="1608">
</dataflow>
<dataflow id="8756" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_5_addr" fromId="4988" toId="1608">
</dataflow>
<dataflow id="8757" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_5_addr" fromId="874" toId="1608">
</dataflow>
<dataflow id="8758" from="sample_sliding_window_buffer_samples_timestamp_V_8_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_5_load" fromId="1608" toId="1609">
</dataflow>
<dataflow id="8759" from="sample_sliding_window_buffer_samples_timestamp_V_8_4" to="sample_sliding_window_buffer_samples_timestamp_V_8_4_addr" fromId="4703" toId="1610">
</dataflow>
<dataflow id="8760" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_4_addr" fromId="4988" toId="1610">
</dataflow>
<dataflow id="8761" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_4_addr" fromId="874" toId="1610">
</dataflow>
<dataflow id="8762" from="sample_sliding_window_buffer_samples_timestamp_V_8_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_4_load" fromId="1610" toId="1611">
</dataflow>
<dataflow id="8763" from="sample_sliding_window_buffer_samples_timestamp_V_8_3" to="sample_sliding_window_buffer_samples_timestamp_V_8_3_addr" fromId="4704" toId="1612">
</dataflow>
<dataflow id="8764" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_3_addr" fromId="4988" toId="1612">
</dataflow>
<dataflow id="8765" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_3_addr" fromId="874" toId="1612">
</dataflow>
<dataflow id="8766" from="sample_sliding_window_buffer_samples_timestamp_V_8_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_3_load" fromId="1612" toId="1613">
</dataflow>
<dataflow id="8767" from="sample_sliding_window_buffer_samples_timestamp_V_8_2" to="sample_sliding_window_buffer_samples_timestamp_V_8_2_addr" fromId="4705" toId="1614">
</dataflow>
<dataflow id="8768" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_2_addr" fromId="4988" toId="1614">
</dataflow>
<dataflow id="8769" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_2_addr" fromId="874" toId="1614">
</dataflow>
<dataflow id="8770" from="sample_sliding_window_buffer_samples_timestamp_V_8_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_2_load" fromId="1614" toId="1615">
</dataflow>
<dataflow id="8771" from="sample_sliding_window_buffer_samples_timestamp_V_8_1" to="sample_sliding_window_buffer_samples_timestamp_V_8_1_addr" fromId="4706" toId="1616">
</dataflow>
<dataflow id="8772" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_1_addr" fromId="4988" toId="1616">
</dataflow>
<dataflow id="8773" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_1_addr" fromId="874" toId="1616">
</dataflow>
<dataflow id="8774" from="sample_sliding_window_buffer_samples_timestamp_V_8_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_1_load" fromId="1616" toId="1617">
</dataflow>
<dataflow id="8775" from="sample_sliding_window_buffer_samples_timestamp_V_8_0" to="sample_sliding_window_buffer_samples_timestamp_V_8_0_addr" fromId="4707" toId="1618">
</dataflow>
<dataflow id="8776" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_8_0_addr" fromId="4988" toId="1618">
</dataflow>
<dataflow id="8777" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_8_0_addr" fromId="874" toId="1618">
</dataflow>
<dataflow id="8778" from="sample_sliding_window_buffer_samples_timestamp_V_8_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_0_load" fromId="1618" toId="1619">
</dataflow>
<dataflow id="8779" from="sample_sliding_window_buffer_samples_sample_V_8_11" to="sample_sliding_window_buffer_samples_sample_V_8_11_addr" fromId="4708" toId="1620">
</dataflow>
<dataflow id="8780" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_11_addr" fromId="4988" toId="1620">
</dataflow>
<dataflow id="8781" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_11_addr" fromId="874" toId="1620">
</dataflow>
<dataflow id="8782" from="sample_sliding_window_buffer_samples_sample_V_8_11_addr" to="sample_sliding_window_buffer_samples_sample_V_8_11_load" fromId="1620" toId="1621">
</dataflow>
<dataflow id="8783" from="sample_sliding_window_buffer_samples_sample_V_8_10" to="sample_sliding_window_buffer_samples_sample_V_8_10_addr" fromId="4709" toId="1622">
</dataflow>
<dataflow id="8784" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_10_addr" fromId="4988" toId="1622">
</dataflow>
<dataflow id="8785" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_10_addr" fromId="874" toId="1622">
</dataflow>
<dataflow id="8786" from="sample_sliding_window_buffer_samples_sample_V_8_10_addr" to="sample_sliding_window_buffer_samples_sample_V_8_10_load" fromId="1622" toId="1623">
</dataflow>
<dataflow id="8787" from="sample_sliding_window_buffer_samples_sample_V_8_9" to="sample_sliding_window_buffer_samples_sample_V_8_9_addr" fromId="4710" toId="1624">
</dataflow>
<dataflow id="8788" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_9_addr" fromId="4988" toId="1624">
</dataflow>
<dataflow id="8789" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_9_addr" fromId="874" toId="1624">
</dataflow>
<dataflow id="8790" from="sample_sliding_window_buffer_samples_sample_V_8_9_addr" to="sample_sliding_window_buffer_samples_sample_V_8_9_load" fromId="1624" toId="1625">
</dataflow>
<dataflow id="8791" from="sample_sliding_window_buffer_samples_sample_V_8_8" to="sample_sliding_window_buffer_samples_sample_V_8_8_addr" fromId="4711" toId="1626">
</dataflow>
<dataflow id="8792" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_8_addr" fromId="4988" toId="1626">
</dataflow>
<dataflow id="8793" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_8_addr" fromId="874" toId="1626">
</dataflow>
<dataflow id="8794" from="sample_sliding_window_buffer_samples_sample_V_8_8_addr" to="sample_sliding_window_buffer_samples_sample_V_8_8_load" fromId="1626" toId="1627">
</dataflow>
<dataflow id="8795" from="sample_sliding_window_buffer_samples_sample_V_8_7" to="sample_sliding_window_buffer_samples_sample_V_8_7_addr" fromId="4712" toId="1628">
</dataflow>
<dataflow id="8796" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_7_addr" fromId="4988" toId="1628">
</dataflow>
<dataflow id="8797" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_7_addr" fromId="874" toId="1628">
</dataflow>
<dataflow id="8798" from="sample_sliding_window_buffer_samples_sample_V_8_7_addr" to="sample_sliding_window_buffer_samples_sample_V_8_7_load" fromId="1628" toId="1629">
</dataflow>
<dataflow id="8799" from="sample_sliding_window_buffer_samples_sample_V_8_6" to="sample_sliding_window_buffer_samples_sample_V_8_6_addr" fromId="4713" toId="1630">
</dataflow>
<dataflow id="8800" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_6_addr" fromId="4988" toId="1630">
</dataflow>
<dataflow id="8801" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_6_addr" fromId="874" toId="1630">
</dataflow>
<dataflow id="8802" from="sample_sliding_window_buffer_samples_sample_V_8_6_addr" to="sample_sliding_window_buffer_samples_sample_V_8_6_load" fromId="1630" toId="1631">
</dataflow>
<dataflow id="8803" from="sample_sliding_window_buffer_samples_sample_V_8_5" to="sample_sliding_window_buffer_samples_sample_V_8_5_addr" fromId="4714" toId="1632">
</dataflow>
<dataflow id="8804" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_5_addr" fromId="4988" toId="1632">
</dataflow>
<dataflow id="8805" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_5_addr" fromId="874" toId="1632">
</dataflow>
<dataflow id="8806" from="sample_sliding_window_buffer_samples_sample_V_8_5_addr" to="sample_sliding_window_buffer_samples_sample_V_8_5_load" fromId="1632" toId="1633">
</dataflow>
<dataflow id="8807" from="sample_sliding_window_buffer_samples_sample_V_8_4" to="sample_sliding_window_buffer_samples_sample_V_8_4_addr" fromId="4715" toId="1634">
</dataflow>
<dataflow id="8808" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_4_addr" fromId="4988" toId="1634">
</dataflow>
<dataflow id="8809" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_4_addr" fromId="874" toId="1634">
</dataflow>
<dataflow id="8810" from="sample_sliding_window_buffer_samples_sample_V_8_4_addr" to="sample_sliding_window_buffer_samples_sample_V_8_4_load" fromId="1634" toId="1635">
</dataflow>
<dataflow id="8811" from="sample_sliding_window_buffer_samples_sample_V_8_3" to="sample_sliding_window_buffer_samples_sample_V_8_3_addr" fromId="4716" toId="1636">
</dataflow>
<dataflow id="8812" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_3_addr" fromId="4988" toId="1636">
</dataflow>
<dataflow id="8813" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_3_addr" fromId="874" toId="1636">
</dataflow>
<dataflow id="8814" from="sample_sliding_window_buffer_samples_sample_V_8_3_addr" to="sample_sliding_window_buffer_samples_sample_V_8_3_load" fromId="1636" toId="1637">
</dataflow>
<dataflow id="8815" from="sample_sliding_window_buffer_samples_sample_V_8_2" to="sample_sliding_window_buffer_samples_sample_V_8_2_addr" fromId="4717" toId="1638">
</dataflow>
<dataflow id="8816" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_2_addr" fromId="4988" toId="1638">
</dataflow>
<dataflow id="8817" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_2_addr" fromId="874" toId="1638">
</dataflow>
<dataflow id="8818" from="sample_sliding_window_buffer_samples_sample_V_8_2_addr" to="sample_sliding_window_buffer_samples_sample_V_8_2_load" fromId="1638" toId="1639">
</dataflow>
<dataflow id="8819" from="sample_sliding_window_buffer_samples_sample_V_8_1" to="sample_sliding_window_buffer_samples_sample_V_8_1_addr" fromId="4718" toId="1640">
</dataflow>
<dataflow id="8820" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_1_addr" fromId="4988" toId="1640">
</dataflow>
<dataflow id="8821" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_1_addr" fromId="874" toId="1640">
</dataflow>
<dataflow id="8822" from="sample_sliding_window_buffer_samples_sample_V_8_1_addr" to="sample_sliding_window_buffer_samples_sample_V_8_1_load" fromId="1640" toId="1641">
</dataflow>
<dataflow id="8823" from="sample_sliding_window_buffer_samples_sample_V_8_0" to="sample_sliding_window_buffer_samples_sample_V_8_0_addr" fromId="4719" toId="1642">
</dataflow>
<dataflow id="8824" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_8_0_addr" fromId="4988" toId="1642">
</dataflow>
<dataflow id="8825" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_8_0_addr" fromId="874" toId="1642">
</dataflow>
<dataflow id="8826" from="sample_sliding_window_buffer_samples_sample_V_8_0_addr" to="sample_sliding_window_buffer_samples_sample_V_8_0_load" fromId="1642" toId="1643">
</dataflow>
<dataflow id="8827" from="sample_sliding_window_buffer_samples_timestamp_V_7_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_11_load" fromId="1356" toId="1644">
</dataflow>
<dataflow id="8828" from="sample_sliding_window_buffer_samples_timestamp_V_7_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_10_load" fromId="1358" toId="1645">
</dataflow>
<dataflow id="8829" from="sample_sliding_window_buffer_samples_timestamp_V_7_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_9_load" fromId="1360" toId="1646">
</dataflow>
<dataflow id="8830" from="sample_sliding_window_buffer_samples_timestamp_V_7_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_8_load" fromId="1362" toId="1647">
</dataflow>
<dataflow id="8831" from="sample_sliding_window_buffer_samples_timestamp_V_7_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_7_load" fromId="1364" toId="1648">
</dataflow>
<dataflow id="8832" from="sample_sliding_window_buffer_samples_timestamp_V_7_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_6_load" fromId="1366" toId="1649">
</dataflow>
<dataflow id="8833" from="sample_sliding_window_buffer_samples_timestamp_V_7_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_5_load" fromId="1368" toId="1650">
</dataflow>
<dataflow id="8834" from="sample_sliding_window_buffer_samples_timestamp_V_7_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_4_load" fromId="1370" toId="1651">
</dataflow>
<dataflow id="8835" from="sample_sliding_window_buffer_samples_timestamp_V_7_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_3_load" fromId="1372" toId="1652">
</dataflow>
<dataflow id="8836" from="sample_sliding_window_buffer_samples_timestamp_V_7_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_2_load" fromId="1374" toId="1653">
</dataflow>
<dataflow id="8837" from="sample_sliding_window_buffer_samples_timestamp_V_7_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_1_load" fromId="1376" toId="1654">
</dataflow>
<dataflow id="8838" from="sample_sliding_window_buffer_samples_timestamp_V_7_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_7_0_load" fromId="1378" toId="1655">
</dataflow>
<dataflow id="8839" from="sample_sliding_window_buffer_samples_sample_V_7_11_addr" to="sample_sliding_window_buffer_samples_sample_V_7_11_load" fromId="1380" toId="1656">
</dataflow>
<dataflow id="8840" from="sample_sliding_window_buffer_samples_sample_V_7_10_addr" to="sample_sliding_window_buffer_samples_sample_V_7_10_load" fromId="1382" toId="1657">
</dataflow>
<dataflow id="8841" from="sample_sliding_window_buffer_samples_sample_V_7_9_addr" to="sample_sliding_window_buffer_samples_sample_V_7_9_load" fromId="1384" toId="1658">
</dataflow>
<dataflow id="8842" from="sample_sliding_window_buffer_samples_sample_V_7_8_addr" to="sample_sliding_window_buffer_samples_sample_V_7_8_load" fromId="1386" toId="1659">
</dataflow>
<dataflow id="8843" from="sample_sliding_window_buffer_samples_sample_V_7_7_addr" to="sample_sliding_window_buffer_samples_sample_V_7_7_load" fromId="1388" toId="1660">
</dataflow>
<dataflow id="8844" from="sample_sliding_window_buffer_samples_sample_V_7_6_addr" to="sample_sliding_window_buffer_samples_sample_V_7_6_load" fromId="1390" toId="1661">
</dataflow>
<dataflow id="8845" from="sample_sliding_window_buffer_samples_sample_V_7_5_addr" to="sample_sliding_window_buffer_samples_sample_V_7_5_load" fromId="1392" toId="1662">
</dataflow>
<dataflow id="8846" from="sample_sliding_window_buffer_samples_sample_V_7_4_addr" to="sample_sliding_window_buffer_samples_sample_V_7_4_load" fromId="1394" toId="1663">
</dataflow>
<dataflow id="8847" from="sample_sliding_window_buffer_samples_sample_V_7_3_addr" to="sample_sliding_window_buffer_samples_sample_V_7_3_load" fromId="1396" toId="1664">
</dataflow>
<dataflow id="8848" from="sample_sliding_window_buffer_samples_sample_V_7_2_addr" to="sample_sliding_window_buffer_samples_sample_V_7_2_load" fromId="1398" toId="1665">
</dataflow>
<dataflow id="8849" from="sample_sliding_window_buffer_samples_sample_V_7_1_addr" to="sample_sliding_window_buffer_samples_sample_V_7_1_load" fromId="1400" toId="1666">
</dataflow>
<dataflow id="8850" from="sample_sliding_window_buffer_samples_sample_V_7_0_addr" to="sample_sliding_window_buffer_samples_sample_V_7_0_load" fromId="1402" toId="1667">
</dataflow>
<dataflow id="8851" from="sample_sliding_window_buffer_samples_timestamp_V_6_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_11_load" fromId="1404" toId="1668">
</dataflow>
<dataflow id="8852" from="sample_sliding_window_buffer_samples_timestamp_V_6_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_10_load" fromId="1406" toId="1669">
</dataflow>
<dataflow id="8853" from="sample_sliding_window_buffer_samples_timestamp_V_6_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_9_load" fromId="1408" toId="1670">
</dataflow>
<dataflow id="8854" from="sample_sliding_window_buffer_samples_timestamp_V_6_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_8_load" fromId="1410" toId="1671">
</dataflow>
<dataflow id="8855" from="sample_sliding_window_buffer_samples_timestamp_V_6_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_7_load" fromId="1412" toId="1672">
</dataflow>
<dataflow id="8856" from="sample_sliding_window_buffer_samples_timestamp_V_6_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_6_load" fromId="1414" toId="1673">
</dataflow>
<dataflow id="8857" from="sample_sliding_window_buffer_samples_timestamp_V_6_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_5_load" fromId="1416" toId="1674">
</dataflow>
<dataflow id="8858" from="sample_sliding_window_buffer_samples_timestamp_V_6_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_4_load" fromId="1418" toId="1675">
</dataflow>
<dataflow id="8859" from="sample_sliding_window_buffer_samples_timestamp_V_6_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_3_load" fromId="1420" toId="1676">
</dataflow>
<dataflow id="8860" from="sample_sliding_window_buffer_samples_timestamp_V_6_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_2_load" fromId="1422" toId="1677">
</dataflow>
<dataflow id="8861" from="sample_sliding_window_buffer_samples_timestamp_V_6_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_1_load" fromId="1424" toId="1678">
</dataflow>
<dataflow id="8862" from="sample_sliding_window_buffer_samples_timestamp_V_6_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_6_0_load" fromId="1426" toId="1679">
</dataflow>
<dataflow id="8863" from="sample_sliding_window_buffer_samples_sample_V_6_11_addr" to="sample_sliding_window_buffer_samples_sample_V_6_11_load" fromId="1428" toId="1680">
</dataflow>
<dataflow id="8864" from="sample_sliding_window_buffer_samples_sample_V_6_10_addr" to="sample_sliding_window_buffer_samples_sample_V_6_10_load" fromId="1430" toId="1681">
</dataflow>
<dataflow id="8865" from="sample_sliding_window_buffer_samples_sample_V_6_9_addr" to="sample_sliding_window_buffer_samples_sample_V_6_9_load" fromId="1432" toId="1682">
</dataflow>
<dataflow id="8866" from="sample_sliding_window_buffer_samples_sample_V_6_8_addr" to="sample_sliding_window_buffer_samples_sample_V_6_8_load" fromId="1434" toId="1683">
</dataflow>
<dataflow id="8867" from="sample_sliding_window_buffer_samples_sample_V_6_7_addr" to="sample_sliding_window_buffer_samples_sample_V_6_7_load" fromId="1436" toId="1684">
</dataflow>
<dataflow id="8868" from="sample_sliding_window_buffer_samples_sample_V_6_6_addr" to="sample_sliding_window_buffer_samples_sample_V_6_6_load" fromId="1438" toId="1685">
</dataflow>
<dataflow id="8869" from="sample_sliding_window_buffer_samples_sample_V_6_5_addr" to="sample_sliding_window_buffer_samples_sample_V_6_5_load" fromId="1440" toId="1686">
</dataflow>
<dataflow id="8870" from="sample_sliding_window_buffer_samples_sample_V_6_4_addr" to="sample_sliding_window_buffer_samples_sample_V_6_4_load" fromId="1442" toId="1687">
</dataflow>
<dataflow id="8871" from="sample_sliding_window_buffer_samples_sample_V_6_3_addr" to="sample_sliding_window_buffer_samples_sample_V_6_3_load" fromId="1444" toId="1688">
</dataflow>
<dataflow id="8872" from="sample_sliding_window_buffer_samples_sample_V_6_2_addr" to="sample_sliding_window_buffer_samples_sample_V_6_2_load" fromId="1446" toId="1689">
</dataflow>
<dataflow id="8873" from="sample_sliding_window_buffer_samples_sample_V_6_1_addr" to="sample_sliding_window_buffer_samples_sample_V_6_1_load" fromId="1448" toId="1690">
</dataflow>
<dataflow id="8874" from="sample_sliding_window_buffer_samples_sample_V_6_0_addr" to="sample_sliding_window_buffer_samples_sample_V_6_0_load" fromId="1450" toId="1691">
</dataflow>
<dataflow id="8875" from="sample_sliding_window_buffer_samples_sample_V_6_0_load" to="store_ln225" fromId="1691" toId="1692">
</dataflow>
<dataflow id="8876" from="period_samples_0_sample_V_addr_7" to="store_ln225" fromId="208" toId="1692">
</dataflow>
<dataflow id="8877" from="sample_sliding_window_buffer_samples_sample_V_6_1_load" to="store_ln225" fromId="1690" toId="1693">
</dataflow>
<dataflow id="8878" from="period_samples_1_sample_V_addr_7" to="store_ln225" fromId="209" toId="1693">
</dataflow>
<dataflow id="8879" from="sample_sliding_window_buffer_samples_sample_V_6_2_load" to="store_ln225" fromId="1689" toId="1694">
</dataflow>
<dataflow id="8880" from="period_samples_2_sample_V_addr_7" to="store_ln225" fromId="210" toId="1694">
</dataflow>
<dataflow id="8881" from="sample_sliding_window_buffer_samples_sample_V_6_3_load" to="store_ln225" fromId="1688" toId="1695">
</dataflow>
<dataflow id="8882" from="period_samples_3_sample_V_addr_7" to="store_ln225" fromId="211" toId="1695">
</dataflow>
<dataflow id="8883" from="sample_sliding_window_buffer_samples_sample_V_6_4_load" to="store_ln225" fromId="1687" toId="1696">
</dataflow>
<dataflow id="8884" from="period_samples_4_sample_V_addr_7" to="store_ln225" fromId="212" toId="1696">
</dataflow>
<dataflow id="8885" from="sample_sliding_window_buffer_samples_sample_V_6_5_load" to="store_ln225" fromId="1686" toId="1697">
</dataflow>
<dataflow id="8886" from="period_samples_5_sample_V_addr_7" to="store_ln225" fromId="213" toId="1697">
</dataflow>
<dataflow id="8887" from="sample_sliding_window_buffer_samples_sample_V_6_6_load" to="store_ln225" fromId="1685" toId="1698">
</dataflow>
<dataflow id="8888" from="period_samples_6_sample_V_addr_7" to="store_ln225" fromId="214" toId="1698">
</dataflow>
<dataflow id="8889" from="sample_sliding_window_buffer_samples_sample_V_6_7_load" to="store_ln225" fromId="1684" toId="1699">
</dataflow>
<dataflow id="8890" from="period_samples_7_sample_V_addr_7" to="store_ln225" fromId="215" toId="1699">
</dataflow>
<dataflow id="8891" from="sample_sliding_window_buffer_samples_sample_V_6_8_load" to="store_ln225" fromId="1683" toId="1700">
</dataflow>
<dataflow id="8892" from="period_samples_8_sample_V_addr_7" to="store_ln225" fromId="216" toId="1700">
</dataflow>
<dataflow id="8893" from="sample_sliding_window_buffer_samples_sample_V_6_9_load" to="store_ln225" fromId="1682" toId="1701">
</dataflow>
<dataflow id="8894" from="period_samples_9_sample_V_addr_7" to="store_ln225" fromId="217" toId="1701">
</dataflow>
<dataflow id="8895" from="sample_sliding_window_buffer_samples_sample_V_6_10_load" to="store_ln225" fromId="1681" toId="1702">
</dataflow>
<dataflow id="8896" from="period_samples_10_sample_V_addr_7" to="store_ln225" fromId="218" toId="1702">
</dataflow>
<dataflow id="8897" from="sample_sliding_window_buffer_samples_sample_V_6_11_load" to="store_ln225" fromId="1680" toId="1703">
</dataflow>
<dataflow id="8898" from="period_samples_11_sample_V_addr_7" to="store_ln225" fromId="219" toId="1703">
</dataflow>
<dataflow id="8899" from="sample_sliding_window_buffer_samples_timestamp_V_6_0_load" to="store_ln225" fromId="1679" toId="1704">
</dataflow>
<dataflow id="8900" from="period_samples_0_timestamp_V_addr_7" to="store_ln225" fromId="220" toId="1704">
</dataflow>
<dataflow id="8901" from="sample_sliding_window_buffer_samples_timestamp_V_6_1_load" to="store_ln225" fromId="1678" toId="1705">
</dataflow>
<dataflow id="8902" from="period_samples_1_timestamp_V_addr_7" to="store_ln225" fromId="221" toId="1705">
</dataflow>
<dataflow id="8903" from="sample_sliding_window_buffer_samples_timestamp_V_6_2_load" to="store_ln225" fromId="1677" toId="1706">
</dataflow>
<dataflow id="8904" from="period_samples_2_timestamp_V_addr_7" to="store_ln225" fromId="222" toId="1706">
</dataflow>
<dataflow id="8905" from="sample_sliding_window_buffer_samples_timestamp_V_6_3_load" to="store_ln225" fromId="1676" toId="1707">
</dataflow>
<dataflow id="8906" from="period_samples_3_timestamp_V_addr_7" to="store_ln225" fromId="223" toId="1707">
</dataflow>
<dataflow id="8907" from="sample_sliding_window_buffer_samples_timestamp_V_6_4_load" to="store_ln225" fromId="1675" toId="1708">
</dataflow>
<dataflow id="8908" from="period_samples_4_timestamp_V_addr_7" to="store_ln225" fromId="224" toId="1708">
</dataflow>
<dataflow id="8909" from="sample_sliding_window_buffer_samples_timestamp_V_6_5_load" to="store_ln225" fromId="1674" toId="1709">
</dataflow>
<dataflow id="8910" from="period_samples_5_timestamp_V_addr_7" to="store_ln225" fromId="225" toId="1709">
</dataflow>
<dataflow id="8911" from="sample_sliding_window_buffer_samples_timestamp_V_6_6_load" to="store_ln225" fromId="1673" toId="1710">
</dataflow>
<dataflow id="8912" from="period_samples_6_timestamp_V_addr_7" to="store_ln225" fromId="226" toId="1710">
</dataflow>
<dataflow id="8913" from="sample_sliding_window_buffer_samples_timestamp_V_6_7_load" to="store_ln225" fromId="1672" toId="1711">
</dataflow>
<dataflow id="8914" from="period_samples_7_timestamp_V_addr_7" to="store_ln225" fromId="227" toId="1711">
</dataflow>
<dataflow id="8915" from="sample_sliding_window_buffer_samples_timestamp_V_6_8_load" to="store_ln225" fromId="1671" toId="1712">
</dataflow>
<dataflow id="8916" from="period_samples_8_timestamp_V_addr_7" to="store_ln225" fromId="228" toId="1712">
</dataflow>
<dataflow id="8917" from="sample_sliding_window_buffer_samples_timestamp_V_6_9_load" to="store_ln225" fromId="1670" toId="1713">
</dataflow>
<dataflow id="8918" from="period_samples_9_timestamp_V_addr_7" to="store_ln225" fromId="229" toId="1713">
</dataflow>
<dataflow id="8919" from="sample_sliding_window_buffer_samples_timestamp_V_6_10_load" to="store_ln225" fromId="1669" toId="1714">
</dataflow>
<dataflow id="8920" from="period_samples_10_timestamp_V_addr_7" to="store_ln225" fromId="230" toId="1714">
</dataflow>
<dataflow id="8921" from="sample_sliding_window_buffer_samples_timestamp_V_6_11_load" to="store_ln225" fromId="1668" toId="1715">
</dataflow>
<dataflow id="8922" from="period_samples_11_timestamp_V_addr_7" to="store_ln225" fromId="231" toId="1715">
</dataflow>
<dataflow id="8923" from="sample_sliding_window_buffer_samples_sample_V_7_0_load" to="store_ln225" fromId="1667" toId="1716">
</dataflow>
<dataflow id="8924" from="period_samples_0_sample_V_addr_8" to="store_ln225" fromId="232" toId="1716">
</dataflow>
<dataflow id="8925" from="sample_sliding_window_buffer_samples_sample_V_7_1_load" to="store_ln225" fromId="1666" toId="1717">
</dataflow>
<dataflow id="8926" from="period_samples_1_sample_V_addr_8" to="store_ln225" fromId="233" toId="1717">
</dataflow>
<dataflow id="8927" from="sample_sliding_window_buffer_samples_sample_V_7_2_load" to="store_ln225" fromId="1665" toId="1718">
</dataflow>
<dataflow id="8928" from="period_samples_2_sample_V_addr_8" to="store_ln225" fromId="234" toId="1718">
</dataflow>
<dataflow id="8929" from="sample_sliding_window_buffer_samples_sample_V_7_3_load" to="store_ln225" fromId="1664" toId="1719">
</dataflow>
<dataflow id="8930" from="period_samples_3_sample_V_addr_8" to="store_ln225" fromId="235" toId="1719">
</dataflow>
<dataflow id="8931" from="sample_sliding_window_buffer_samples_sample_V_7_4_load" to="store_ln225" fromId="1663" toId="1720">
</dataflow>
<dataflow id="8932" from="period_samples_4_sample_V_addr_8" to="store_ln225" fromId="236" toId="1720">
</dataflow>
<dataflow id="8933" from="sample_sliding_window_buffer_samples_sample_V_7_5_load" to="store_ln225" fromId="1662" toId="1721">
</dataflow>
<dataflow id="8934" from="period_samples_5_sample_V_addr_8" to="store_ln225" fromId="237" toId="1721">
</dataflow>
<dataflow id="8935" from="sample_sliding_window_buffer_samples_sample_V_7_6_load" to="store_ln225" fromId="1661" toId="1722">
</dataflow>
<dataflow id="8936" from="period_samples_6_sample_V_addr_8" to="store_ln225" fromId="238" toId="1722">
</dataflow>
<dataflow id="8937" from="sample_sliding_window_buffer_samples_sample_V_7_7_load" to="store_ln225" fromId="1660" toId="1723">
</dataflow>
<dataflow id="8938" from="period_samples_7_sample_V_addr_8" to="store_ln225" fromId="239" toId="1723">
</dataflow>
<dataflow id="8939" from="sample_sliding_window_buffer_samples_sample_V_7_8_load" to="store_ln225" fromId="1659" toId="1724">
</dataflow>
<dataflow id="8940" from="period_samples_8_sample_V_addr_8" to="store_ln225" fromId="240" toId="1724">
</dataflow>
<dataflow id="8941" from="sample_sliding_window_buffer_samples_sample_V_7_9_load" to="store_ln225" fromId="1658" toId="1725">
</dataflow>
<dataflow id="8942" from="period_samples_9_sample_V_addr_8" to="store_ln225" fromId="241" toId="1725">
</dataflow>
<dataflow id="8943" from="sample_sliding_window_buffer_samples_sample_V_7_10_load" to="store_ln225" fromId="1657" toId="1726">
</dataflow>
<dataflow id="8944" from="period_samples_10_sample_V_addr_8" to="store_ln225" fromId="242" toId="1726">
</dataflow>
<dataflow id="8945" from="sample_sliding_window_buffer_samples_sample_V_7_11_load" to="store_ln225" fromId="1656" toId="1727">
</dataflow>
<dataflow id="8946" from="period_samples_11_sample_V_addr_8" to="store_ln225" fromId="243" toId="1727">
</dataflow>
<dataflow id="8947" from="sample_sliding_window_buffer_samples_timestamp_V_7_0_load" to="store_ln225" fromId="1655" toId="1728">
</dataflow>
<dataflow id="8948" from="period_samples_0_timestamp_V_addr_8" to="store_ln225" fromId="244" toId="1728">
</dataflow>
<dataflow id="8949" from="sample_sliding_window_buffer_samples_timestamp_V_7_1_load" to="store_ln225" fromId="1654" toId="1729">
</dataflow>
<dataflow id="8950" from="period_samples_1_timestamp_V_addr_8" to="store_ln225" fromId="245" toId="1729">
</dataflow>
<dataflow id="8951" from="sample_sliding_window_buffer_samples_timestamp_V_7_2_load" to="store_ln225" fromId="1653" toId="1730">
</dataflow>
<dataflow id="8952" from="period_samples_2_timestamp_V_addr_8" to="store_ln225" fromId="246" toId="1730">
</dataflow>
<dataflow id="8953" from="sample_sliding_window_buffer_samples_timestamp_V_7_3_load" to="store_ln225" fromId="1652" toId="1731">
</dataflow>
<dataflow id="8954" from="period_samples_3_timestamp_V_addr_8" to="store_ln225" fromId="247" toId="1731">
</dataflow>
<dataflow id="8955" from="sample_sliding_window_buffer_samples_timestamp_V_7_4_load" to="store_ln225" fromId="1651" toId="1732">
</dataflow>
<dataflow id="8956" from="period_samples_4_timestamp_V_addr_8" to="store_ln225" fromId="248" toId="1732">
</dataflow>
<dataflow id="8957" from="sample_sliding_window_buffer_samples_timestamp_V_7_5_load" to="store_ln225" fromId="1650" toId="1733">
</dataflow>
<dataflow id="8958" from="period_samples_5_timestamp_V_addr_8" to="store_ln225" fromId="249" toId="1733">
</dataflow>
<dataflow id="8959" from="sample_sliding_window_buffer_samples_timestamp_V_7_6_load" to="store_ln225" fromId="1649" toId="1734">
</dataflow>
<dataflow id="8960" from="period_samples_6_timestamp_V_addr_8" to="store_ln225" fromId="250" toId="1734">
</dataflow>
<dataflow id="8961" from="sample_sliding_window_buffer_samples_timestamp_V_7_7_load" to="store_ln225" fromId="1648" toId="1735">
</dataflow>
<dataflow id="8962" from="period_samples_7_timestamp_V_addr_8" to="store_ln225" fromId="251" toId="1735">
</dataflow>
<dataflow id="8963" from="sample_sliding_window_buffer_samples_timestamp_V_7_8_load" to="store_ln225" fromId="1647" toId="1736">
</dataflow>
<dataflow id="8964" from="period_samples_8_timestamp_V_addr_8" to="store_ln225" fromId="252" toId="1736">
</dataflow>
<dataflow id="8965" from="sample_sliding_window_buffer_samples_timestamp_V_7_9_load" to="store_ln225" fromId="1646" toId="1737">
</dataflow>
<dataflow id="8966" from="period_samples_9_timestamp_V_addr_8" to="store_ln225" fromId="253" toId="1737">
</dataflow>
<dataflow id="8967" from="sample_sliding_window_buffer_samples_timestamp_V_7_10_load" to="store_ln225" fromId="1645" toId="1738">
</dataflow>
<dataflow id="8968" from="period_samples_10_timestamp_V_addr_8" to="store_ln225" fromId="254" toId="1738">
</dataflow>
<dataflow id="8969" from="sample_sliding_window_buffer_samples_timestamp_V_7_11_load" to="store_ln225" fromId="1644" toId="1739">
</dataflow>
<dataflow id="8970" from="period_samples_11_timestamp_V_addr_8" to="store_ln225" fromId="255" toId="1739">
</dataflow>
<dataflow id="8971" from="sample_sliding_window_buffer_samples_timestamp_V_11_11" to="sample_sliding_window_buffer_samples_timestamp_V_11_11_addr" fromId="4624" toId="1740">
</dataflow>
<dataflow id="8972" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_11_addr" fromId="4988" toId="1740">
</dataflow>
<dataflow id="8973" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_11_addr" fromId="874" toId="1740">
</dataflow>
<dataflow id="8974" from="sample_sliding_window_buffer_samples_timestamp_V_11_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_11_load" fromId="1740" toId="1741">
</dataflow>
<dataflow id="8975" from="sample_sliding_window_buffer_samples_timestamp_V_11_10" to="sample_sliding_window_buffer_samples_timestamp_V_11_10_addr" fromId="4625" toId="1742">
</dataflow>
<dataflow id="8976" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_10_addr" fromId="4988" toId="1742">
</dataflow>
<dataflow id="8977" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_10_addr" fromId="874" toId="1742">
</dataflow>
<dataflow id="8978" from="sample_sliding_window_buffer_samples_timestamp_V_11_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_10_load" fromId="1742" toId="1743">
</dataflow>
<dataflow id="8979" from="sample_sliding_window_buffer_samples_timestamp_V_11_9" to="sample_sliding_window_buffer_samples_timestamp_V_11_9_addr" fromId="4626" toId="1744">
</dataflow>
<dataflow id="8980" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_9_addr" fromId="4988" toId="1744">
</dataflow>
<dataflow id="8981" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_9_addr" fromId="874" toId="1744">
</dataflow>
<dataflow id="8982" from="sample_sliding_window_buffer_samples_timestamp_V_11_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_9_load" fromId="1744" toId="1745">
</dataflow>
<dataflow id="8983" from="sample_sliding_window_buffer_samples_timestamp_V_11_8" to="sample_sliding_window_buffer_samples_timestamp_V_11_8_addr" fromId="4627" toId="1746">
</dataflow>
<dataflow id="8984" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_8_addr" fromId="4988" toId="1746">
</dataflow>
<dataflow id="8985" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_8_addr" fromId="874" toId="1746">
</dataflow>
<dataflow id="8986" from="sample_sliding_window_buffer_samples_timestamp_V_11_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_8_load" fromId="1746" toId="1747">
</dataflow>
<dataflow id="8987" from="sample_sliding_window_buffer_samples_timestamp_V_11_7" to="sample_sliding_window_buffer_samples_timestamp_V_11_7_addr" fromId="4628" toId="1748">
</dataflow>
<dataflow id="8988" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_7_addr" fromId="4988" toId="1748">
</dataflow>
<dataflow id="8989" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_7_addr" fromId="874" toId="1748">
</dataflow>
<dataflow id="8990" from="sample_sliding_window_buffer_samples_timestamp_V_11_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_7_load" fromId="1748" toId="1749">
</dataflow>
<dataflow id="8991" from="sample_sliding_window_buffer_samples_timestamp_V_11_6" to="sample_sliding_window_buffer_samples_timestamp_V_11_6_addr" fromId="4629" toId="1750">
</dataflow>
<dataflow id="8992" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_6_addr" fromId="4988" toId="1750">
</dataflow>
<dataflow id="8993" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_6_addr" fromId="874" toId="1750">
</dataflow>
<dataflow id="8994" from="sample_sliding_window_buffer_samples_timestamp_V_11_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_6_load" fromId="1750" toId="1751">
</dataflow>
<dataflow id="8995" from="sample_sliding_window_buffer_samples_timestamp_V_11_5" to="sample_sliding_window_buffer_samples_timestamp_V_11_5_addr" fromId="4630" toId="1752">
</dataflow>
<dataflow id="8996" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_5_addr" fromId="4988" toId="1752">
</dataflow>
<dataflow id="8997" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_5_addr" fromId="874" toId="1752">
</dataflow>
<dataflow id="8998" from="sample_sliding_window_buffer_samples_timestamp_V_11_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_5_load" fromId="1752" toId="1753">
</dataflow>
<dataflow id="8999" from="sample_sliding_window_buffer_samples_timestamp_V_11_4" to="sample_sliding_window_buffer_samples_timestamp_V_11_4_addr" fromId="4631" toId="1754">
</dataflow>
<dataflow id="9000" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_4_addr" fromId="4988" toId="1754">
</dataflow>
<dataflow id="9001" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_4_addr" fromId="874" toId="1754">
</dataflow>
<dataflow id="9002" from="sample_sliding_window_buffer_samples_timestamp_V_11_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_4_load" fromId="1754" toId="1755">
</dataflow>
<dataflow id="9003" from="sample_sliding_window_buffer_samples_timestamp_V_11_3" to="sample_sliding_window_buffer_samples_timestamp_V_11_3_addr" fromId="4632" toId="1756">
</dataflow>
<dataflow id="9004" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_3_addr" fromId="4988" toId="1756">
</dataflow>
<dataflow id="9005" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_3_addr" fromId="874" toId="1756">
</dataflow>
<dataflow id="9006" from="sample_sliding_window_buffer_samples_timestamp_V_11_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_3_load" fromId="1756" toId="1757">
</dataflow>
<dataflow id="9007" from="sample_sliding_window_buffer_samples_timestamp_V_11_2" to="sample_sliding_window_buffer_samples_timestamp_V_11_2_addr" fromId="4633" toId="1758">
</dataflow>
<dataflow id="9008" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_2_addr" fromId="4988" toId="1758">
</dataflow>
<dataflow id="9009" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_2_addr" fromId="874" toId="1758">
</dataflow>
<dataflow id="9010" from="sample_sliding_window_buffer_samples_timestamp_V_11_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_2_load" fromId="1758" toId="1759">
</dataflow>
<dataflow id="9011" from="sample_sliding_window_buffer_samples_timestamp_V_11_1" to="sample_sliding_window_buffer_samples_timestamp_V_11_1_addr" fromId="4634" toId="1760">
</dataflow>
<dataflow id="9012" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_1_addr" fromId="4988" toId="1760">
</dataflow>
<dataflow id="9013" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_1_addr" fromId="874" toId="1760">
</dataflow>
<dataflow id="9014" from="sample_sliding_window_buffer_samples_timestamp_V_11_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_1_load" fromId="1760" toId="1761">
</dataflow>
<dataflow id="9015" from="sample_sliding_window_buffer_samples_timestamp_V_11_0" to="sample_sliding_window_buffer_samples_timestamp_V_11_0_addr" fromId="4635" toId="1762">
</dataflow>
<dataflow id="9016" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_11_0_addr" fromId="4988" toId="1762">
</dataflow>
<dataflow id="9017" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_11_0_addr" fromId="874" toId="1762">
</dataflow>
<dataflow id="9018" from="sample_sliding_window_buffer_samples_timestamp_V_11_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_0_load" fromId="1762" toId="1763">
</dataflow>
<dataflow id="9019" from="sample_sliding_window_buffer_samples_sample_V_11_11" to="sample_sliding_window_buffer_samples_sample_V_11_11_addr" fromId="4636" toId="1764">
</dataflow>
<dataflow id="9020" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_11_addr" fromId="4988" toId="1764">
</dataflow>
<dataflow id="9021" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_11_addr" fromId="874" toId="1764">
</dataflow>
<dataflow id="9022" from="sample_sliding_window_buffer_samples_sample_V_11_11_addr" to="sample_sliding_window_buffer_samples_sample_V_11_11_load" fromId="1764" toId="1765">
</dataflow>
<dataflow id="9023" from="sample_sliding_window_buffer_samples_sample_V_11_10" to="sample_sliding_window_buffer_samples_sample_V_11_10_addr" fromId="4637" toId="1766">
</dataflow>
<dataflow id="9024" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_10_addr" fromId="4988" toId="1766">
</dataflow>
<dataflow id="9025" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_10_addr" fromId="874" toId="1766">
</dataflow>
<dataflow id="9026" from="sample_sliding_window_buffer_samples_sample_V_11_10_addr" to="sample_sliding_window_buffer_samples_sample_V_11_10_load" fromId="1766" toId="1767">
</dataflow>
<dataflow id="9027" from="sample_sliding_window_buffer_samples_sample_V_11_9" to="sample_sliding_window_buffer_samples_sample_V_11_9_addr" fromId="4638" toId="1768">
</dataflow>
<dataflow id="9028" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_9_addr" fromId="4988" toId="1768">
</dataflow>
<dataflow id="9029" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_9_addr" fromId="874" toId="1768">
</dataflow>
<dataflow id="9030" from="sample_sliding_window_buffer_samples_sample_V_11_9_addr" to="sample_sliding_window_buffer_samples_sample_V_11_9_load" fromId="1768" toId="1769">
</dataflow>
<dataflow id="9031" from="sample_sliding_window_buffer_samples_sample_V_11_8" to="sample_sliding_window_buffer_samples_sample_V_11_8_addr" fromId="4639" toId="1770">
</dataflow>
<dataflow id="9032" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_8_addr" fromId="4988" toId="1770">
</dataflow>
<dataflow id="9033" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_8_addr" fromId="874" toId="1770">
</dataflow>
<dataflow id="9034" from="sample_sliding_window_buffer_samples_sample_V_11_8_addr" to="sample_sliding_window_buffer_samples_sample_V_11_8_load" fromId="1770" toId="1771">
</dataflow>
<dataflow id="9035" from="sample_sliding_window_buffer_samples_sample_V_11_7" to="sample_sliding_window_buffer_samples_sample_V_11_7_addr" fromId="4640" toId="1772">
</dataflow>
<dataflow id="9036" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_7_addr" fromId="4988" toId="1772">
</dataflow>
<dataflow id="9037" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_7_addr" fromId="874" toId="1772">
</dataflow>
<dataflow id="9038" from="sample_sliding_window_buffer_samples_sample_V_11_7_addr" to="sample_sliding_window_buffer_samples_sample_V_11_7_load" fromId="1772" toId="1773">
</dataflow>
<dataflow id="9039" from="sample_sliding_window_buffer_samples_sample_V_11_6" to="sample_sliding_window_buffer_samples_sample_V_11_6_addr" fromId="4641" toId="1774">
</dataflow>
<dataflow id="9040" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_6_addr" fromId="4988" toId="1774">
</dataflow>
<dataflow id="9041" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_6_addr" fromId="874" toId="1774">
</dataflow>
<dataflow id="9042" from="sample_sliding_window_buffer_samples_sample_V_11_6_addr" to="sample_sliding_window_buffer_samples_sample_V_11_6_load" fromId="1774" toId="1775">
</dataflow>
<dataflow id="9043" from="sample_sliding_window_buffer_samples_sample_V_11_5" to="sample_sliding_window_buffer_samples_sample_V_11_5_addr" fromId="4642" toId="1776">
</dataflow>
<dataflow id="9044" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_5_addr" fromId="4988" toId="1776">
</dataflow>
<dataflow id="9045" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_5_addr" fromId="874" toId="1776">
</dataflow>
<dataflow id="9046" from="sample_sliding_window_buffer_samples_sample_V_11_5_addr" to="sample_sliding_window_buffer_samples_sample_V_11_5_load" fromId="1776" toId="1777">
</dataflow>
<dataflow id="9047" from="sample_sliding_window_buffer_samples_sample_V_11_4" to="sample_sliding_window_buffer_samples_sample_V_11_4_addr" fromId="4643" toId="1778">
</dataflow>
<dataflow id="9048" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_4_addr" fromId="4988" toId="1778">
</dataflow>
<dataflow id="9049" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_4_addr" fromId="874" toId="1778">
</dataflow>
<dataflow id="9050" from="sample_sliding_window_buffer_samples_sample_V_11_4_addr" to="sample_sliding_window_buffer_samples_sample_V_11_4_load" fromId="1778" toId="1779">
</dataflow>
<dataflow id="9051" from="sample_sliding_window_buffer_samples_sample_V_11_3" to="sample_sliding_window_buffer_samples_sample_V_11_3_addr" fromId="4644" toId="1780">
</dataflow>
<dataflow id="9052" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_3_addr" fromId="4988" toId="1780">
</dataflow>
<dataflow id="9053" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_3_addr" fromId="874" toId="1780">
</dataflow>
<dataflow id="9054" from="sample_sliding_window_buffer_samples_sample_V_11_3_addr" to="sample_sliding_window_buffer_samples_sample_V_11_3_load" fromId="1780" toId="1781">
</dataflow>
<dataflow id="9055" from="sample_sliding_window_buffer_samples_sample_V_11_2" to="sample_sliding_window_buffer_samples_sample_V_11_2_addr" fromId="4645" toId="1782">
</dataflow>
<dataflow id="9056" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_2_addr" fromId="4988" toId="1782">
</dataflow>
<dataflow id="9057" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_2_addr" fromId="874" toId="1782">
</dataflow>
<dataflow id="9058" from="sample_sliding_window_buffer_samples_sample_V_11_2_addr" to="sample_sliding_window_buffer_samples_sample_V_11_2_load" fromId="1782" toId="1783">
</dataflow>
<dataflow id="9059" from="sample_sliding_window_buffer_samples_sample_V_11_1" to="sample_sliding_window_buffer_samples_sample_V_11_1_addr" fromId="4646" toId="1784">
</dataflow>
<dataflow id="9060" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_1_addr" fromId="4988" toId="1784">
</dataflow>
<dataflow id="9061" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_1_addr" fromId="874" toId="1784">
</dataflow>
<dataflow id="9062" from="sample_sliding_window_buffer_samples_sample_V_11_1_addr" to="sample_sliding_window_buffer_samples_sample_V_11_1_load" fromId="1784" toId="1785">
</dataflow>
<dataflow id="9063" from="sample_sliding_window_buffer_samples_sample_V_11_0" to="sample_sliding_window_buffer_samples_sample_V_11_0_addr" fromId="4647" toId="1786">
</dataflow>
<dataflow id="9064" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_11_0_addr" fromId="4988" toId="1786">
</dataflow>
<dataflow id="9065" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_11_0_addr" fromId="874" toId="1786">
</dataflow>
<dataflow id="9066" from="sample_sliding_window_buffer_samples_sample_V_11_0_addr" to="sample_sliding_window_buffer_samples_sample_V_11_0_load" fromId="1786" toId="1787">
</dataflow>
<dataflow id="9067" from="sample_sliding_window_buffer_samples_timestamp_V_10_11" to="sample_sliding_window_buffer_samples_timestamp_V_10_11_addr" fromId="4648" toId="1788">
</dataflow>
<dataflow id="9068" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_11_addr" fromId="4988" toId="1788">
</dataflow>
<dataflow id="9069" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_11_addr" fromId="874" toId="1788">
</dataflow>
<dataflow id="9070" from="sample_sliding_window_buffer_samples_timestamp_V_10_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_11_load" fromId="1788" toId="1789">
</dataflow>
<dataflow id="9071" from="sample_sliding_window_buffer_samples_timestamp_V_10_10" to="sample_sliding_window_buffer_samples_timestamp_V_10_10_addr" fromId="4649" toId="1790">
</dataflow>
<dataflow id="9072" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_10_addr" fromId="4988" toId="1790">
</dataflow>
<dataflow id="9073" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_10_addr" fromId="874" toId="1790">
</dataflow>
<dataflow id="9074" from="sample_sliding_window_buffer_samples_timestamp_V_10_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_10_load" fromId="1790" toId="1791">
</dataflow>
<dataflow id="9075" from="sample_sliding_window_buffer_samples_timestamp_V_10_9" to="sample_sliding_window_buffer_samples_timestamp_V_10_9_addr" fromId="4650" toId="1792">
</dataflow>
<dataflow id="9076" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_9_addr" fromId="4988" toId="1792">
</dataflow>
<dataflow id="9077" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_9_addr" fromId="874" toId="1792">
</dataflow>
<dataflow id="9078" from="sample_sliding_window_buffer_samples_timestamp_V_10_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_9_load" fromId="1792" toId="1793">
</dataflow>
<dataflow id="9079" from="sample_sliding_window_buffer_samples_timestamp_V_10_8" to="sample_sliding_window_buffer_samples_timestamp_V_10_8_addr" fromId="4651" toId="1794">
</dataflow>
<dataflow id="9080" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_8_addr" fromId="4988" toId="1794">
</dataflow>
<dataflow id="9081" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_8_addr" fromId="874" toId="1794">
</dataflow>
<dataflow id="9082" from="sample_sliding_window_buffer_samples_timestamp_V_10_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_8_load" fromId="1794" toId="1795">
</dataflow>
<dataflow id="9083" from="sample_sliding_window_buffer_samples_timestamp_V_10_7" to="sample_sliding_window_buffer_samples_timestamp_V_10_7_addr" fromId="4652" toId="1796">
</dataflow>
<dataflow id="9084" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_7_addr" fromId="4988" toId="1796">
</dataflow>
<dataflow id="9085" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_7_addr" fromId="874" toId="1796">
</dataflow>
<dataflow id="9086" from="sample_sliding_window_buffer_samples_timestamp_V_10_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_7_load" fromId="1796" toId="1797">
</dataflow>
<dataflow id="9087" from="sample_sliding_window_buffer_samples_timestamp_V_10_6" to="sample_sliding_window_buffer_samples_timestamp_V_10_6_addr" fromId="4653" toId="1798">
</dataflow>
<dataflow id="9088" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_6_addr" fromId="4988" toId="1798">
</dataflow>
<dataflow id="9089" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_6_addr" fromId="874" toId="1798">
</dataflow>
<dataflow id="9090" from="sample_sliding_window_buffer_samples_timestamp_V_10_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_6_load" fromId="1798" toId="1799">
</dataflow>
<dataflow id="9091" from="sample_sliding_window_buffer_samples_timestamp_V_10_5" to="sample_sliding_window_buffer_samples_timestamp_V_10_5_addr" fromId="4654" toId="1800">
</dataflow>
<dataflow id="9092" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_5_addr" fromId="4988" toId="1800">
</dataflow>
<dataflow id="9093" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_5_addr" fromId="874" toId="1800">
</dataflow>
<dataflow id="9094" from="sample_sliding_window_buffer_samples_timestamp_V_10_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_5_load" fromId="1800" toId="1801">
</dataflow>
<dataflow id="9095" from="sample_sliding_window_buffer_samples_timestamp_V_10_4" to="sample_sliding_window_buffer_samples_timestamp_V_10_4_addr" fromId="4655" toId="1802">
</dataflow>
<dataflow id="9096" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_4_addr" fromId="4988" toId="1802">
</dataflow>
<dataflow id="9097" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_4_addr" fromId="874" toId="1802">
</dataflow>
<dataflow id="9098" from="sample_sliding_window_buffer_samples_timestamp_V_10_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_4_load" fromId="1802" toId="1803">
</dataflow>
<dataflow id="9099" from="sample_sliding_window_buffer_samples_timestamp_V_10_3" to="sample_sliding_window_buffer_samples_timestamp_V_10_3_addr" fromId="4656" toId="1804">
</dataflow>
<dataflow id="9100" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_3_addr" fromId="4988" toId="1804">
</dataflow>
<dataflow id="9101" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_3_addr" fromId="874" toId="1804">
</dataflow>
<dataflow id="9102" from="sample_sliding_window_buffer_samples_timestamp_V_10_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_3_load" fromId="1804" toId="1805">
</dataflow>
<dataflow id="9103" from="sample_sliding_window_buffer_samples_timestamp_V_10_2" to="sample_sliding_window_buffer_samples_timestamp_V_10_2_addr" fromId="4657" toId="1806">
</dataflow>
<dataflow id="9104" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_2_addr" fromId="4988" toId="1806">
</dataflow>
<dataflow id="9105" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_2_addr" fromId="874" toId="1806">
</dataflow>
<dataflow id="9106" from="sample_sliding_window_buffer_samples_timestamp_V_10_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_2_load" fromId="1806" toId="1807">
</dataflow>
<dataflow id="9107" from="sample_sliding_window_buffer_samples_timestamp_V_10_1" to="sample_sliding_window_buffer_samples_timestamp_V_10_1_addr" fromId="4658" toId="1808">
</dataflow>
<dataflow id="9108" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_1_addr" fromId="4988" toId="1808">
</dataflow>
<dataflow id="9109" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_1_addr" fromId="874" toId="1808">
</dataflow>
<dataflow id="9110" from="sample_sliding_window_buffer_samples_timestamp_V_10_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_1_load" fromId="1808" toId="1809">
</dataflow>
<dataflow id="9111" from="sample_sliding_window_buffer_samples_timestamp_V_10_0" to="sample_sliding_window_buffer_samples_timestamp_V_10_0_addr" fromId="4659" toId="1810">
</dataflow>
<dataflow id="9112" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_10_0_addr" fromId="4988" toId="1810">
</dataflow>
<dataflow id="9113" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_10_0_addr" fromId="874" toId="1810">
</dataflow>
<dataflow id="9114" from="sample_sliding_window_buffer_samples_timestamp_V_10_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_0_load" fromId="1810" toId="1811">
</dataflow>
<dataflow id="9115" from="sample_sliding_window_buffer_samples_sample_V_10_11" to="sample_sliding_window_buffer_samples_sample_V_10_11_addr" fromId="4660" toId="1812">
</dataflow>
<dataflow id="9116" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_11_addr" fromId="4988" toId="1812">
</dataflow>
<dataflow id="9117" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_11_addr" fromId="874" toId="1812">
</dataflow>
<dataflow id="9118" from="sample_sliding_window_buffer_samples_sample_V_10_11_addr" to="sample_sliding_window_buffer_samples_sample_V_10_11_load" fromId="1812" toId="1813">
</dataflow>
<dataflow id="9119" from="sample_sliding_window_buffer_samples_sample_V_10_10" to="sample_sliding_window_buffer_samples_sample_V_10_10_addr" fromId="4661" toId="1814">
</dataflow>
<dataflow id="9120" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_10_addr" fromId="4988" toId="1814">
</dataflow>
<dataflow id="9121" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_10_addr" fromId="874" toId="1814">
</dataflow>
<dataflow id="9122" from="sample_sliding_window_buffer_samples_sample_V_10_10_addr" to="sample_sliding_window_buffer_samples_sample_V_10_10_load" fromId="1814" toId="1815">
</dataflow>
<dataflow id="9123" from="sample_sliding_window_buffer_samples_sample_V_10_9" to="sample_sliding_window_buffer_samples_sample_V_10_9_addr" fromId="4662" toId="1816">
</dataflow>
<dataflow id="9124" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_9_addr" fromId="4988" toId="1816">
</dataflow>
<dataflow id="9125" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_9_addr" fromId="874" toId="1816">
</dataflow>
<dataflow id="9126" from="sample_sliding_window_buffer_samples_sample_V_10_9_addr" to="sample_sliding_window_buffer_samples_sample_V_10_9_load" fromId="1816" toId="1817">
</dataflow>
<dataflow id="9127" from="sample_sliding_window_buffer_samples_sample_V_10_8" to="sample_sliding_window_buffer_samples_sample_V_10_8_addr" fromId="4663" toId="1818">
</dataflow>
<dataflow id="9128" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_8_addr" fromId="4988" toId="1818">
</dataflow>
<dataflow id="9129" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_8_addr" fromId="874" toId="1818">
</dataflow>
<dataflow id="9130" from="sample_sliding_window_buffer_samples_sample_V_10_8_addr" to="sample_sliding_window_buffer_samples_sample_V_10_8_load" fromId="1818" toId="1819">
</dataflow>
<dataflow id="9131" from="sample_sliding_window_buffer_samples_sample_V_10_7" to="sample_sliding_window_buffer_samples_sample_V_10_7_addr" fromId="4664" toId="1820">
</dataflow>
<dataflow id="9132" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_7_addr" fromId="4988" toId="1820">
</dataflow>
<dataflow id="9133" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_7_addr" fromId="874" toId="1820">
</dataflow>
<dataflow id="9134" from="sample_sliding_window_buffer_samples_sample_V_10_7_addr" to="sample_sliding_window_buffer_samples_sample_V_10_7_load" fromId="1820" toId="1821">
</dataflow>
<dataflow id="9135" from="sample_sliding_window_buffer_samples_sample_V_10_6" to="sample_sliding_window_buffer_samples_sample_V_10_6_addr" fromId="4665" toId="1822">
</dataflow>
<dataflow id="9136" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_6_addr" fromId="4988" toId="1822">
</dataflow>
<dataflow id="9137" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_6_addr" fromId="874" toId="1822">
</dataflow>
<dataflow id="9138" from="sample_sliding_window_buffer_samples_sample_V_10_6_addr" to="sample_sliding_window_buffer_samples_sample_V_10_6_load" fromId="1822" toId="1823">
</dataflow>
<dataflow id="9139" from="sample_sliding_window_buffer_samples_sample_V_10_5" to="sample_sliding_window_buffer_samples_sample_V_10_5_addr" fromId="4666" toId="1824">
</dataflow>
<dataflow id="9140" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_5_addr" fromId="4988" toId="1824">
</dataflow>
<dataflow id="9141" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_5_addr" fromId="874" toId="1824">
</dataflow>
<dataflow id="9142" from="sample_sliding_window_buffer_samples_sample_V_10_5_addr" to="sample_sliding_window_buffer_samples_sample_V_10_5_load" fromId="1824" toId="1825">
</dataflow>
<dataflow id="9143" from="sample_sliding_window_buffer_samples_sample_V_10_4" to="sample_sliding_window_buffer_samples_sample_V_10_4_addr" fromId="4667" toId="1826">
</dataflow>
<dataflow id="9144" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_4_addr" fromId="4988" toId="1826">
</dataflow>
<dataflow id="9145" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_4_addr" fromId="874" toId="1826">
</dataflow>
<dataflow id="9146" from="sample_sliding_window_buffer_samples_sample_V_10_4_addr" to="sample_sliding_window_buffer_samples_sample_V_10_4_load" fromId="1826" toId="1827">
</dataflow>
<dataflow id="9147" from="sample_sliding_window_buffer_samples_sample_V_10_3" to="sample_sliding_window_buffer_samples_sample_V_10_3_addr" fromId="4668" toId="1828">
</dataflow>
<dataflow id="9148" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_3_addr" fromId="4988" toId="1828">
</dataflow>
<dataflow id="9149" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_3_addr" fromId="874" toId="1828">
</dataflow>
<dataflow id="9150" from="sample_sliding_window_buffer_samples_sample_V_10_3_addr" to="sample_sliding_window_buffer_samples_sample_V_10_3_load" fromId="1828" toId="1829">
</dataflow>
<dataflow id="9151" from="sample_sliding_window_buffer_samples_sample_V_10_2" to="sample_sliding_window_buffer_samples_sample_V_10_2_addr" fromId="4669" toId="1830">
</dataflow>
<dataflow id="9152" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_2_addr" fromId="4988" toId="1830">
</dataflow>
<dataflow id="9153" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_2_addr" fromId="874" toId="1830">
</dataflow>
<dataflow id="9154" from="sample_sliding_window_buffer_samples_sample_V_10_2_addr" to="sample_sliding_window_buffer_samples_sample_V_10_2_load" fromId="1830" toId="1831">
</dataflow>
<dataflow id="9155" from="sample_sliding_window_buffer_samples_sample_V_10_1" to="sample_sliding_window_buffer_samples_sample_V_10_1_addr" fromId="4670" toId="1832">
</dataflow>
<dataflow id="9156" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_1_addr" fromId="4988" toId="1832">
</dataflow>
<dataflow id="9157" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_1_addr" fromId="874" toId="1832">
</dataflow>
<dataflow id="9158" from="sample_sliding_window_buffer_samples_sample_V_10_1_addr" to="sample_sliding_window_buffer_samples_sample_V_10_1_load" fromId="1832" toId="1833">
</dataflow>
<dataflow id="9159" from="sample_sliding_window_buffer_samples_sample_V_10_0" to="sample_sliding_window_buffer_samples_sample_V_10_0_addr" fromId="4671" toId="1834">
</dataflow>
<dataflow id="9160" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_10_0_addr" fromId="4988" toId="1834">
</dataflow>
<dataflow id="9161" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_10_0_addr" fromId="874" toId="1834">
</dataflow>
<dataflow id="9162" from="sample_sliding_window_buffer_samples_sample_V_10_0_addr" to="sample_sliding_window_buffer_samples_sample_V_10_0_load" fromId="1834" toId="1835">
</dataflow>
<dataflow id="9163" from="sample_sliding_window_buffer_samples_timestamp_V_9_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_11_load" fromId="1548" toId="1836">
</dataflow>
<dataflow id="9164" from="sample_sliding_window_buffer_samples_timestamp_V_9_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_10_load" fromId="1550" toId="1837">
</dataflow>
<dataflow id="9165" from="sample_sliding_window_buffer_samples_timestamp_V_9_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_9_load" fromId="1552" toId="1838">
</dataflow>
<dataflow id="9166" from="sample_sliding_window_buffer_samples_timestamp_V_9_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_8_load" fromId="1554" toId="1839">
</dataflow>
<dataflow id="9167" from="sample_sliding_window_buffer_samples_timestamp_V_9_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_7_load" fromId="1556" toId="1840">
</dataflow>
<dataflow id="9168" from="sample_sliding_window_buffer_samples_timestamp_V_9_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_6_load" fromId="1558" toId="1841">
</dataflow>
<dataflow id="9169" from="sample_sliding_window_buffer_samples_timestamp_V_9_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_5_load" fromId="1560" toId="1842">
</dataflow>
<dataflow id="9170" from="sample_sliding_window_buffer_samples_timestamp_V_9_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_4_load" fromId="1562" toId="1843">
</dataflow>
<dataflow id="9171" from="sample_sliding_window_buffer_samples_timestamp_V_9_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_3_load" fromId="1564" toId="1844">
</dataflow>
<dataflow id="9172" from="sample_sliding_window_buffer_samples_timestamp_V_9_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_2_load" fromId="1566" toId="1845">
</dataflow>
<dataflow id="9173" from="sample_sliding_window_buffer_samples_timestamp_V_9_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_1_load" fromId="1568" toId="1846">
</dataflow>
<dataflow id="9174" from="sample_sliding_window_buffer_samples_timestamp_V_9_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_9_0_load" fromId="1570" toId="1847">
</dataflow>
<dataflow id="9175" from="sample_sliding_window_buffer_samples_sample_V_9_11_addr" to="sample_sliding_window_buffer_samples_sample_V_9_11_load" fromId="1572" toId="1848">
</dataflow>
<dataflow id="9176" from="sample_sliding_window_buffer_samples_sample_V_9_10_addr" to="sample_sliding_window_buffer_samples_sample_V_9_10_load" fromId="1574" toId="1849">
</dataflow>
<dataflow id="9177" from="sample_sliding_window_buffer_samples_sample_V_9_9_addr" to="sample_sliding_window_buffer_samples_sample_V_9_9_load" fromId="1576" toId="1850">
</dataflow>
<dataflow id="9178" from="sample_sliding_window_buffer_samples_sample_V_9_8_addr" to="sample_sliding_window_buffer_samples_sample_V_9_8_load" fromId="1578" toId="1851">
</dataflow>
<dataflow id="9179" from="sample_sliding_window_buffer_samples_sample_V_9_7_addr" to="sample_sliding_window_buffer_samples_sample_V_9_7_load" fromId="1580" toId="1852">
</dataflow>
<dataflow id="9180" from="sample_sliding_window_buffer_samples_sample_V_9_6_addr" to="sample_sliding_window_buffer_samples_sample_V_9_6_load" fromId="1582" toId="1853">
</dataflow>
<dataflow id="9181" from="sample_sliding_window_buffer_samples_sample_V_9_5_addr" to="sample_sliding_window_buffer_samples_sample_V_9_5_load" fromId="1584" toId="1854">
</dataflow>
<dataflow id="9182" from="sample_sliding_window_buffer_samples_sample_V_9_4_addr" to="sample_sliding_window_buffer_samples_sample_V_9_4_load" fromId="1586" toId="1855">
</dataflow>
<dataflow id="9183" from="sample_sliding_window_buffer_samples_sample_V_9_3_addr" to="sample_sliding_window_buffer_samples_sample_V_9_3_load" fromId="1588" toId="1856">
</dataflow>
<dataflow id="9184" from="sample_sliding_window_buffer_samples_sample_V_9_2_addr" to="sample_sliding_window_buffer_samples_sample_V_9_2_load" fromId="1590" toId="1857">
</dataflow>
<dataflow id="9185" from="sample_sliding_window_buffer_samples_sample_V_9_1_addr" to="sample_sliding_window_buffer_samples_sample_V_9_1_load" fromId="1592" toId="1858">
</dataflow>
<dataflow id="9186" from="sample_sliding_window_buffer_samples_sample_V_9_0_addr" to="sample_sliding_window_buffer_samples_sample_V_9_0_load" fromId="1594" toId="1859">
</dataflow>
<dataflow id="9187" from="sample_sliding_window_buffer_samples_timestamp_V_8_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_11_load" fromId="1596" toId="1860">
</dataflow>
<dataflow id="9188" from="sample_sliding_window_buffer_samples_timestamp_V_8_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_10_load" fromId="1598" toId="1861">
</dataflow>
<dataflow id="9189" from="sample_sliding_window_buffer_samples_timestamp_V_8_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_9_load" fromId="1600" toId="1862">
</dataflow>
<dataflow id="9190" from="sample_sliding_window_buffer_samples_timestamp_V_8_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_8_load" fromId="1602" toId="1863">
</dataflow>
<dataflow id="9191" from="sample_sliding_window_buffer_samples_timestamp_V_8_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_7_load" fromId="1604" toId="1864">
</dataflow>
<dataflow id="9192" from="sample_sliding_window_buffer_samples_timestamp_V_8_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_6_load" fromId="1606" toId="1865">
</dataflow>
<dataflow id="9193" from="sample_sliding_window_buffer_samples_timestamp_V_8_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_5_load" fromId="1608" toId="1866">
</dataflow>
<dataflow id="9194" from="sample_sliding_window_buffer_samples_timestamp_V_8_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_4_load" fromId="1610" toId="1867">
</dataflow>
<dataflow id="9195" from="sample_sliding_window_buffer_samples_timestamp_V_8_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_3_load" fromId="1612" toId="1868">
</dataflow>
<dataflow id="9196" from="sample_sliding_window_buffer_samples_timestamp_V_8_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_2_load" fromId="1614" toId="1869">
</dataflow>
<dataflow id="9197" from="sample_sliding_window_buffer_samples_timestamp_V_8_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_1_load" fromId="1616" toId="1870">
</dataflow>
<dataflow id="9198" from="sample_sliding_window_buffer_samples_timestamp_V_8_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_8_0_load" fromId="1618" toId="1871">
</dataflow>
<dataflow id="9199" from="sample_sliding_window_buffer_samples_sample_V_8_11_addr" to="sample_sliding_window_buffer_samples_sample_V_8_11_load" fromId="1620" toId="1872">
</dataflow>
<dataflow id="9200" from="sample_sliding_window_buffer_samples_sample_V_8_10_addr" to="sample_sliding_window_buffer_samples_sample_V_8_10_load" fromId="1622" toId="1873">
</dataflow>
<dataflow id="9201" from="sample_sliding_window_buffer_samples_sample_V_8_9_addr" to="sample_sliding_window_buffer_samples_sample_V_8_9_load" fromId="1624" toId="1874">
</dataflow>
<dataflow id="9202" from="sample_sliding_window_buffer_samples_sample_V_8_8_addr" to="sample_sliding_window_buffer_samples_sample_V_8_8_load" fromId="1626" toId="1875">
</dataflow>
<dataflow id="9203" from="sample_sliding_window_buffer_samples_sample_V_8_7_addr" to="sample_sliding_window_buffer_samples_sample_V_8_7_load" fromId="1628" toId="1876">
</dataflow>
<dataflow id="9204" from="sample_sliding_window_buffer_samples_sample_V_8_6_addr" to="sample_sliding_window_buffer_samples_sample_V_8_6_load" fromId="1630" toId="1877">
</dataflow>
<dataflow id="9205" from="sample_sliding_window_buffer_samples_sample_V_8_5_addr" to="sample_sliding_window_buffer_samples_sample_V_8_5_load" fromId="1632" toId="1878">
</dataflow>
<dataflow id="9206" from="sample_sliding_window_buffer_samples_sample_V_8_4_addr" to="sample_sliding_window_buffer_samples_sample_V_8_4_load" fromId="1634" toId="1879">
</dataflow>
<dataflow id="9207" from="sample_sliding_window_buffer_samples_sample_V_8_3_addr" to="sample_sliding_window_buffer_samples_sample_V_8_3_load" fromId="1636" toId="1880">
</dataflow>
<dataflow id="9208" from="sample_sliding_window_buffer_samples_sample_V_8_2_addr" to="sample_sliding_window_buffer_samples_sample_V_8_2_load" fromId="1638" toId="1881">
</dataflow>
<dataflow id="9209" from="sample_sliding_window_buffer_samples_sample_V_8_1_addr" to="sample_sliding_window_buffer_samples_sample_V_8_1_load" fromId="1640" toId="1882">
</dataflow>
<dataflow id="9210" from="sample_sliding_window_buffer_samples_sample_V_8_0_addr" to="sample_sliding_window_buffer_samples_sample_V_8_0_load" fromId="1642" toId="1883">
</dataflow>
<dataflow id="9211" from="sample_sliding_window_buffer_samples_sample_V_8_0_load" to="store_ln225" fromId="1883" toId="1884">
</dataflow>
<dataflow id="9212" from="period_samples_0_sample_V_addr_9" to="store_ln225" fromId="256" toId="1884">
</dataflow>
<dataflow id="9213" from="sample_sliding_window_buffer_samples_sample_V_8_1_load" to="store_ln225" fromId="1882" toId="1885">
</dataflow>
<dataflow id="9214" from="period_samples_1_sample_V_addr_9" to="store_ln225" fromId="257" toId="1885">
</dataflow>
<dataflow id="9215" from="sample_sliding_window_buffer_samples_sample_V_8_2_load" to="store_ln225" fromId="1881" toId="1886">
</dataflow>
<dataflow id="9216" from="period_samples_2_sample_V_addr_9" to="store_ln225" fromId="258" toId="1886">
</dataflow>
<dataflow id="9217" from="sample_sliding_window_buffer_samples_sample_V_8_3_load" to="store_ln225" fromId="1880" toId="1887">
</dataflow>
<dataflow id="9218" from="period_samples_3_sample_V_addr_9" to="store_ln225" fromId="259" toId="1887">
</dataflow>
<dataflow id="9219" from="sample_sliding_window_buffer_samples_sample_V_8_4_load" to="store_ln225" fromId="1879" toId="1888">
</dataflow>
<dataflow id="9220" from="period_samples_4_sample_V_addr_9" to="store_ln225" fromId="260" toId="1888">
</dataflow>
<dataflow id="9221" from="sample_sliding_window_buffer_samples_sample_V_8_5_load" to="store_ln225" fromId="1878" toId="1889">
</dataflow>
<dataflow id="9222" from="period_samples_5_sample_V_addr_9" to="store_ln225" fromId="261" toId="1889">
</dataflow>
<dataflow id="9223" from="sample_sliding_window_buffer_samples_sample_V_8_6_load" to="store_ln225" fromId="1877" toId="1890">
</dataflow>
<dataflow id="9224" from="period_samples_6_sample_V_addr_9" to="store_ln225" fromId="262" toId="1890">
</dataflow>
<dataflow id="9225" from="sample_sliding_window_buffer_samples_sample_V_8_7_load" to="store_ln225" fromId="1876" toId="1891">
</dataflow>
<dataflow id="9226" from="period_samples_7_sample_V_addr_9" to="store_ln225" fromId="263" toId="1891">
</dataflow>
<dataflow id="9227" from="sample_sliding_window_buffer_samples_sample_V_8_8_load" to="store_ln225" fromId="1875" toId="1892">
</dataflow>
<dataflow id="9228" from="period_samples_8_sample_V_addr_9" to="store_ln225" fromId="264" toId="1892">
</dataflow>
<dataflow id="9229" from="sample_sliding_window_buffer_samples_sample_V_8_9_load" to="store_ln225" fromId="1874" toId="1893">
</dataflow>
<dataflow id="9230" from="period_samples_9_sample_V_addr_9" to="store_ln225" fromId="265" toId="1893">
</dataflow>
<dataflow id="9231" from="sample_sliding_window_buffer_samples_sample_V_8_10_load" to="store_ln225" fromId="1873" toId="1894">
</dataflow>
<dataflow id="9232" from="period_samples_10_sample_V_addr_9" to="store_ln225" fromId="266" toId="1894">
</dataflow>
<dataflow id="9233" from="sample_sliding_window_buffer_samples_sample_V_8_11_load" to="store_ln225" fromId="1872" toId="1895">
</dataflow>
<dataflow id="9234" from="period_samples_11_sample_V_addr_9" to="store_ln225" fromId="267" toId="1895">
</dataflow>
<dataflow id="9235" from="sample_sliding_window_buffer_samples_timestamp_V_8_0_load" to="store_ln225" fromId="1871" toId="1896">
</dataflow>
<dataflow id="9236" from="period_samples_0_timestamp_V_addr_9" to="store_ln225" fromId="268" toId="1896">
</dataflow>
<dataflow id="9237" from="sample_sliding_window_buffer_samples_timestamp_V_8_1_load" to="store_ln225" fromId="1870" toId="1897">
</dataflow>
<dataflow id="9238" from="period_samples_1_timestamp_V_addr_9" to="store_ln225" fromId="269" toId="1897">
</dataflow>
<dataflow id="9239" from="sample_sliding_window_buffer_samples_timestamp_V_8_2_load" to="store_ln225" fromId="1869" toId="1898">
</dataflow>
<dataflow id="9240" from="period_samples_2_timestamp_V_addr_9" to="store_ln225" fromId="270" toId="1898">
</dataflow>
<dataflow id="9241" from="sample_sliding_window_buffer_samples_timestamp_V_8_3_load" to="store_ln225" fromId="1868" toId="1899">
</dataflow>
<dataflow id="9242" from="period_samples_3_timestamp_V_addr_9" to="store_ln225" fromId="271" toId="1899">
</dataflow>
<dataflow id="9243" from="sample_sliding_window_buffer_samples_timestamp_V_8_4_load" to="store_ln225" fromId="1867" toId="1900">
</dataflow>
<dataflow id="9244" from="period_samples_4_timestamp_V_addr_9" to="store_ln225" fromId="272" toId="1900">
</dataflow>
<dataflow id="9245" from="sample_sliding_window_buffer_samples_timestamp_V_8_5_load" to="store_ln225" fromId="1866" toId="1901">
</dataflow>
<dataflow id="9246" from="period_samples_5_timestamp_V_addr_9" to="store_ln225" fromId="273" toId="1901">
</dataflow>
<dataflow id="9247" from="sample_sliding_window_buffer_samples_timestamp_V_8_6_load" to="store_ln225" fromId="1865" toId="1902">
</dataflow>
<dataflow id="9248" from="period_samples_6_timestamp_V_addr_9" to="store_ln225" fromId="274" toId="1902">
</dataflow>
<dataflow id="9249" from="sample_sliding_window_buffer_samples_timestamp_V_8_7_load" to="store_ln225" fromId="1864" toId="1903">
</dataflow>
<dataflow id="9250" from="period_samples_7_timestamp_V_addr_9" to="store_ln225" fromId="275" toId="1903">
</dataflow>
<dataflow id="9251" from="sample_sliding_window_buffer_samples_timestamp_V_8_8_load" to="store_ln225" fromId="1863" toId="1904">
</dataflow>
<dataflow id="9252" from="period_samples_8_timestamp_V_addr_9" to="store_ln225" fromId="276" toId="1904">
</dataflow>
<dataflow id="9253" from="sample_sliding_window_buffer_samples_timestamp_V_8_9_load" to="store_ln225" fromId="1862" toId="1905">
</dataflow>
<dataflow id="9254" from="period_samples_9_timestamp_V_addr_9" to="store_ln225" fromId="277" toId="1905">
</dataflow>
<dataflow id="9255" from="sample_sliding_window_buffer_samples_timestamp_V_8_10_load" to="store_ln225" fromId="1861" toId="1906">
</dataflow>
<dataflow id="9256" from="period_samples_10_timestamp_V_addr_9" to="store_ln225" fromId="278" toId="1906">
</dataflow>
<dataflow id="9257" from="sample_sliding_window_buffer_samples_timestamp_V_8_11_load" to="store_ln225" fromId="1860" toId="1907">
</dataflow>
<dataflow id="9258" from="period_samples_11_timestamp_V_addr_9" to="store_ln225" fromId="279" toId="1907">
</dataflow>
<dataflow id="9259" from="sample_sliding_window_buffer_samples_sample_V_9_0_load" to="store_ln225" fromId="1859" toId="1908">
</dataflow>
<dataflow id="9260" from="period_samples_0_sample_V_addr_10" to="store_ln225" fromId="280" toId="1908">
</dataflow>
<dataflow id="9261" from="sample_sliding_window_buffer_samples_sample_V_9_1_load" to="store_ln225" fromId="1858" toId="1909">
</dataflow>
<dataflow id="9262" from="period_samples_1_sample_V_addr_10" to="store_ln225" fromId="281" toId="1909">
</dataflow>
<dataflow id="9263" from="sample_sliding_window_buffer_samples_sample_V_9_2_load" to="store_ln225" fromId="1857" toId="1910">
</dataflow>
<dataflow id="9264" from="period_samples_2_sample_V_addr_10" to="store_ln225" fromId="282" toId="1910">
</dataflow>
<dataflow id="9265" from="sample_sliding_window_buffer_samples_sample_V_9_3_load" to="store_ln225" fromId="1856" toId="1911">
</dataflow>
<dataflow id="9266" from="period_samples_3_sample_V_addr_10" to="store_ln225" fromId="283" toId="1911">
</dataflow>
<dataflow id="9267" from="sample_sliding_window_buffer_samples_sample_V_9_4_load" to="store_ln225" fromId="1855" toId="1912">
</dataflow>
<dataflow id="9268" from="period_samples_4_sample_V_addr_10" to="store_ln225" fromId="284" toId="1912">
</dataflow>
<dataflow id="9269" from="sample_sliding_window_buffer_samples_sample_V_9_5_load" to="store_ln225" fromId="1854" toId="1913">
</dataflow>
<dataflow id="9270" from="period_samples_5_sample_V_addr_10" to="store_ln225" fromId="285" toId="1913">
</dataflow>
<dataflow id="9271" from="sample_sliding_window_buffer_samples_sample_V_9_6_load" to="store_ln225" fromId="1853" toId="1914">
</dataflow>
<dataflow id="9272" from="period_samples_6_sample_V_addr_10" to="store_ln225" fromId="286" toId="1914">
</dataflow>
<dataflow id="9273" from="sample_sliding_window_buffer_samples_sample_V_9_7_load" to="store_ln225" fromId="1852" toId="1915">
</dataflow>
<dataflow id="9274" from="period_samples_7_sample_V_addr_10" to="store_ln225" fromId="287" toId="1915">
</dataflow>
<dataflow id="9275" from="sample_sliding_window_buffer_samples_sample_V_9_8_load" to="store_ln225" fromId="1851" toId="1916">
</dataflow>
<dataflow id="9276" from="period_samples_8_sample_V_addr_10" to="store_ln225" fromId="288" toId="1916">
</dataflow>
<dataflow id="9277" from="sample_sliding_window_buffer_samples_sample_V_9_9_load" to="store_ln225" fromId="1850" toId="1917">
</dataflow>
<dataflow id="9278" from="period_samples_9_sample_V_addr_10" to="store_ln225" fromId="289" toId="1917">
</dataflow>
<dataflow id="9279" from="sample_sliding_window_buffer_samples_sample_V_9_10_load" to="store_ln225" fromId="1849" toId="1918">
</dataflow>
<dataflow id="9280" from="period_samples_10_sample_V_addr_10" to="store_ln225" fromId="290" toId="1918">
</dataflow>
<dataflow id="9281" from="sample_sliding_window_buffer_samples_sample_V_9_11_load" to="store_ln225" fromId="1848" toId="1919">
</dataflow>
<dataflow id="9282" from="period_samples_11_sample_V_addr_10" to="store_ln225" fromId="291" toId="1919">
</dataflow>
<dataflow id="9283" from="sample_sliding_window_buffer_samples_timestamp_V_9_0_load" to="store_ln225" fromId="1847" toId="1920">
</dataflow>
<dataflow id="9284" from="period_samples_0_timestamp_V_addr_10" to="store_ln225" fromId="292" toId="1920">
</dataflow>
<dataflow id="9285" from="sample_sliding_window_buffer_samples_timestamp_V_9_1_load" to="store_ln225" fromId="1846" toId="1921">
</dataflow>
<dataflow id="9286" from="period_samples_1_timestamp_V_addr_10" to="store_ln225" fromId="293" toId="1921">
</dataflow>
<dataflow id="9287" from="sample_sliding_window_buffer_samples_timestamp_V_9_2_load" to="store_ln225" fromId="1845" toId="1922">
</dataflow>
<dataflow id="9288" from="period_samples_2_timestamp_V_addr_10" to="store_ln225" fromId="294" toId="1922">
</dataflow>
<dataflow id="9289" from="sample_sliding_window_buffer_samples_timestamp_V_9_3_load" to="store_ln225" fromId="1844" toId="1923">
</dataflow>
<dataflow id="9290" from="period_samples_3_timestamp_V_addr_10" to="store_ln225" fromId="295" toId="1923">
</dataflow>
<dataflow id="9291" from="sample_sliding_window_buffer_samples_timestamp_V_9_4_load" to="store_ln225" fromId="1843" toId="1924">
</dataflow>
<dataflow id="9292" from="period_samples_4_timestamp_V_addr_10" to="store_ln225" fromId="296" toId="1924">
</dataflow>
<dataflow id="9293" from="sample_sliding_window_buffer_samples_timestamp_V_9_5_load" to="store_ln225" fromId="1842" toId="1925">
</dataflow>
<dataflow id="9294" from="period_samples_5_timestamp_V_addr_10" to="store_ln225" fromId="297" toId="1925">
</dataflow>
<dataflow id="9295" from="sample_sliding_window_buffer_samples_timestamp_V_9_6_load" to="store_ln225" fromId="1841" toId="1926">
</dataflow>
<dataflow id="9296" from="period_samples_6_timestamp_V_addr_10" to="store_ln225" fromId="298" toId="1926">
</dataflow>
<dataflow id="9297" from="sample_sliding_window_buffer_samples_timestamp_V_9_7_load" to="store_ln225" fromId="1840" toId="1927">
</dataflow>
<dataflow id="9298" from="period_samples_7_timestamp_V_addr_10" to="store_ln225" fromId="299" toId="1927">
</dataflow>
<dataflow id="9299" from="sample_sliding_window_buffer_samples_timestamp_V_9_8_load" to="store_ln225" fromId="1839" toId="1928">
</dataflow>
<dataflow id="9300" from="period_samples_8_timestamp_V_addr_10" to="store_ln225" fromId="300" toId="1928">
</dataflow>
<dataflow id="9301" from="sample_sliding_window_buffer_samples_timestamp_V_9_9_load" to="store_ln225" fromId="1838" toId="1929">
</dataflow>
<dataflow id="9302" from="period_samples_9_timestamp_V_addr_10" to="store_ln225" fromId="301" toId="1929">
</dataflow>
<dataflow id="9303" from="sample_sliding_window_buffer_samples_timestamp_V_9_10_load" to="store_ln225" fromId="1837" toId="1930">
</dataflow>
<dataflow id="9304" from="period_samples_10_timestamp_V_addr_10" to="store_ln225" fromId="302" toId="1930">
</dataflow>
<dataflow id="9305" from="sample_sliding_window_buffer_samples_timestamp_V_9_11_load" to="store_ln225" fromId="1836" toId="1931">
</dataflow>
<dataflow id="9306" from="period_samples_11_timestamp_V_addr_10" to="store_ln225" fromId="303" toId="1931">
</dataflow>
<dataflow id="9307" from="sample_sliding_window_buffer_samples_timestamp_V_13_11" to="sample_sliding_window_buffer_samples_timestamp_V_13_11_addr" fromId="4576" toId="1932">
</dataflow>
<dataflow id="9308" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_11_addr" fromId="4988" toId="1932">
</dataflow>
<dataflow id="9309" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_11_addr" fromId="874" toId="1932">
</dataflow>
<dataflow id="9310" from="sample_sliding_window_buffer_samples_timestamp_V_13_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_11_load" fromId="1932" toId="1933">
</dataflow>
<dataflow id="9311" from="sample_sliding_window_buffer_samples_timestamp_V_13_10" to="sample_sliding_window_buffer_samples_timestamp_V_13_10_addr" fromId="4577" toId="1934">
</dataflow>
<dataflow id="9312" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_10_addr" fromId="4988" toId="1934">
</dataflow>
<dataflow id="9313" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_10_addr" fromId="874" toId="1934">
</dataflow>
<dataflow id="9314" from="sample_sliding_window_buffer_samples_timestamp_V_13_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_10_load" fromId="1934" toId="1935">
</dataflow>
<dataflow id="9315" from="sample_sliding_window_buffer_samples_timestamp_V_13_9" to="sample_sliding_window_buffer_samples_timestamp_V_13_9_addr" fromId="4578" toId="1936">
</dataflow>
<dataflow id="9316" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_9_addr" fromId="4988" toId="1936">
</dataflow>
<dataflow id="9317" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_9_addr" fromId="874" toId="1936">
</dataflow>
<dataflow id="9318" from="sample_sliding_window_buffer_samples_timestamp_V_13_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_9_load" fromId="1936" toId="1937">
</dataflow>
<dataflow id="9319" from="sample_sliding_window_buffer_samples_timestamp_V_13_8" to="sample_sliding_window_buffer_samples_timestamp_V_13_8_addr" fromId="4579" toId="1938">
</dataflow>
<dataflow id="9320" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_8_addr" fromId="4988" toId="1938">
</dataflow>
<dataflow id="9321" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_8_addr" fromId="874" toId="1938">
</dataflow>
<dataflow id="9322" from="sample_sliding_window_buffer_samples_timestamp_V_13_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_8_load" fromId="1938" toId="1939">
</dataflow>
<dataflow id="9323" from="sample_sliding_window_buffer_samples_timestamp_V_13_7" to="sample_sliding_window_buffer_samples_timestamp_V_13_7_addr" fromId="4580" toId="1940">
</dataflow>
<dataflow id="9324" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_7_addr" fromId="4988" toId="1940">
</dataflow>
<dataflow id="9325" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_7_addr" fromId="874" toId="1940">
</dataflow>
<dataflow id="9326" from="sample_sliding_window_buffer_samples_timestamp_V_13_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_7_load" fromId="1940" toId="1941">
</dataflow>
<dataflow id="9327" from="sample_sliding_window_buffer_samples_timestamp_V_13_6" to="sample_sliding_window_buffer_samples_timestamp_V_13_6_addr" fromId="4581" toId="1942">
</dataflow>
<dataflow id="9328" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_6_addr" fromId="4988" toId="1942">
</dataflow>
<dataflow id="9329" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_6_addr" fromId="874" toId="1942">
</dataflow>
<dataflow id="9330" from="sample_sliding_window_buffer_samples_timestamp_V_13_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_6_load" fromId="1942" toId="1943">
</dataflow>
<dataflow id="9331" from="sample_sliding_window_buffer_samples_timestamp_V_13_5" to="sample_sliding_window_buffer_samples_timestamp_V_13_5_addr" fromId="4582" toId="1944">
</dataflow>
<dataflow id="9332" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_5_addr" fromId="4988" toId="1944">
</dataflow>
<dataflow id="9333" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_5_addr" fromId="874" toId="1944">
</dataflow>
<dataflow id="9334" from="sample_sliding_window_buffer_samples_timestamp_V_13_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_5_load" fromId="1944" toId="1945">
</dataflow>
<dataflow id="9335" from="sample_sliding_window_buffer_samples_timestamp_V_13_4" to="sample_sliding_window_buffer_samples_timestamp_V_13_4_addr" fromId="4583" toId="1946">
</dataflow>
<dataflow id="9336" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_4_addr" fromId="4988" toId="1946">
</dataflow>
<dataflow id="9337" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_4_addr" fromId="874" toId="1946">
</dataflow>
<dataflow id="9338" from="sample_sliding_window_buffer_samples_timestamp_V_13_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_4_load" fromId="1946" toId="1947">
</dataflow>
<dataflow id="9339" from="sample_sliding_window_buffer_samples_timestamp_V_13_3" to="sample_sliding_window_buffer_samples_timestamp_V_13_3_addr" fromId="4584" toId="1948">
</dataflow>
<dataflow id="9340" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_3_addr" fromId="4988" toId="1948">
</dataflow>
<dataflow id="9341" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_3_addr" fromId="874" toId="1948">
</dataflow>
<dataflow id="9342" from="sample_sliding_window_buffer_samples_timestamp_V_13_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_3_load" fromId="1948" toId="1949">
</dataflow>
<dataflow id="9343" from="sample_sliding_window_buffer_samples_timestamp_V_13_2" to="sample_sliding_window_buffer_samples_timestamp_V_13_2_addr" fromId="4585" toId="1950">
</dataflow>
<dataflow id="9344" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_2_addr" fromId="4988" toId="1950">
</dataflow>
<dataflow id="9345" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_2_addr" fromId="874" toId="1950">
</dataflow>
<dataflow id="9346" from="sample_sliding_window_buffer_samples_timestamp_V_13_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_2_load" fromId="1950" toId="1951">
</dataflow>
<dataflow id="9347" from="sample_sliding_window_buffer_samples_timestamp_V_13_1" to="sample_sliding_window_buffer_samples_timestamp_V_13_1_addr" fromId="4586" toId="1952">
</dataflow>
<dataflow id="9348" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_1_addr" fromId="4988" toId="1952">
</dataflow>
<dataflow id="9349" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_1_addr" fromId="874" toId="1952">
</dataflow>
<dataflow id="9350" from="sample_sliding_window_buffer_samples_timestamp_V_13_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_1_load" fromId="1952" toId="1953">
</dataflow>
<dataflow id="9351" from="sample_sliding_window_buffer_samples_timestamp_V_13_0" to="sample_sliding_window_buffer_samples_timestamp_V_13_0_addr" fromId="4587" toId="1954">
</dataflow>
<dataflow id="9352" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_13_0_addr" fromId="4988" toId="1954">
</dataflow>
<dataflow id="9353" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_13_0_addr" fromId="874" toId="1954">
</dataflow>
<dataflow id="9354" from="sample_sliding_window_buffer_samples_timestamp_V_13_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_0_load" fromId="1954" toId="1955">
</dataflow>
<dataflow id="9355" from="sample_sliding_window_buffer_samples_sample_V_13_11" to="sample_sliding_window_buffer_samples_sample_V_13_11_addr" fromId="4588" toId="1956">
</dataflow>
<dataflow id="9356" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_11_addr" fromId="4988" toId="1956">
</dataflow>
<dataflow id="9357" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_11_addr" fromId="874" toId="1956">
</dataflow>
<dataflow id="9358" from="sample_sliding_window_buffer_samples_sample_V_13_11_addr" to="sample_sliding_window_buffer_samples_sample_V_13_11_load" fromId="1956" toId="1957">
</dataflow>
<dataflow id="9359" from="sample_sliding_window_buffer_samples_sample_V_13_10" to="sample_sliding_window_buffer_samples_sample_V_13_10_addr" fromId="4589" toId="1958">
</dataflow>
<dataflow id="9360" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_10_addr" fromId="4988" toId="1958">
</dataflow>
<dataflow id="9361" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_10_addr" fromId="874" toId="1958">
</dataflow>
<dataflow id="9362" from="sample_sliding_window_buffer_samples_sample_V_13_10_addr" to="sample_sliding_window_buffer_samples_sample_V_13_10_load" fromId="1958" toId="1959">
</dataflow>
<dataflow id="9363" from="sample_sliding_window_buffer_samples_sample_V_13_9" to="sample_sliding_window_buffer_samples_sample_V_13_9_addr" fromId="4590" toId="1960">
</dataflow>
<dataflow id="9364" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_9_addr" fromId="4988" toId="1960">
</dataflow>
<dataflow id="9365" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_9_addr" fromId="874" toId="1960">
</dataflow>
<dataflow id="9366" from="sample_sliding_window_buffer_samples_sample_V_13_9_addr" to="sample_sliding_window_buffer_samples_sample_V_13_9_load" fromId="1960" toId="1961">
</dataflow>
<dataflow id="9367" from="sample_sliding_window_buffer_samples_sample_V_13_8" to="sample_sliding_window_buffer_samples_sample_V_13_8_addr" fromId="4591" toId="1962">
</dataflow>
<dataflow id="9368" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_8_addr" fromId="4988" toId="1962">
</dataflow>
<dataflow id="9369" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_8_addr" fromId="874" toId="1962">
</dataflow>
<dataflow id="9370" from="sample_sliding_window_buffer_samples_sample_V_13_8_addr" to="sample_sliding_window_buffer_samples_sample_V_13_8_load" fromId="1962" toId="1963">
</dataflow>
<dataflow id="9371" from="sample_sliding_window_buffer_samples_sample_V_13_7" to="sample_sliding_window_buffer_samples_sample_V_13_7_addr" fromId="4592" toId="1964">
</dataflow>
<dataflow id="9372" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_7_addr" fromId="4988" toId="1964">
</dataflow>
<dataflow id="9373" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_7_addr" fromId="874" toId="1964">
</dataflow>
<dataflow id="9374" from="sample_sliding_window_buffer_samples_sample_V_13_7_addr" to="sample_sliding_window_buffer_samples_sample_V_13_7_load" fromId="1964" toId="1965">
</dataflow>
<dataflow id="9375" from="sample_sliding_window_buffer_samples_sample_V_13_6" to="sample_sliding_window_buffer_samples_sample_V_13_6_addr" fromId="4593" toId="1966">
</dataflow>
<dataflow id="9376" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_6_addr" fromId="4988" toId="1966">
</dataflow>
<dataflow id="9377" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_6_addr" fromId="874" toId="1966">
</dataflow>
<dataflow id="9378" from="sample_sliding_window_buffer_samples_sample_V_13_6_addr" to="sample_sliding_window_buffer_samples_sample_V_13_6_load" fromId="1966" toId="1967">
</dataflow>
<dataflow id="9379" from="sample_sliding_window_buffer_samples_sample_V_13_5" to="sample_sliding_window_buffer_samples_sample_V_13_5_addr" fromId="4594" toId="1968">
</dataflow>
<dataflow id="9380" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_5_addr" fromId="4988" toId="1968">
</dataflow>
<dataflow id="9381" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_5_addr" fromId="874" toId="1968">
</dataflow>
<dataflow id="9382" from="sample_sliding_window_buffer_samples_sample_V_13_5_addr" to="sample_sliding_window_buffer_samples_sample_V_13_5_load" fromId="1968" toId="1969">
</dataflow>
<dataflow id="9383" from="sample_sliding_window_buffer_samples_sample_V_13_4" to="sample_sliding_window_buffer_samples_sample_V_13_4_addr" fromId="4595" toId="1970">
</dataflow>
<dataflow id="9384" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_4_addr" fromId="4988" toId="1970">
</dataflow>
<dataflow id="9385" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_4_addr" fromId="874" toId="1970">
</dataflow>
<dataflow id="9386" from="sample_sliding_window_buffer_samples_sample_V_13_4_addr" to="sample_sliding_window_buffer_samples_sample_V_13_4_load" fromId="1970" toId="1971">
</dataflow>
<dataflow id="9387" from="sample_sliding_window_buffer_samples_sample_V_13_3" to="sample_sliding_window_buffer_samples_sample_V_13_3_addr" fromId="4596" toId="1972">
</dataflow>
<dataflow id="9388" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_3_addr" fromId="4988" toId="1972">
</dataflow>
<dataflow id="9389" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_3_addr" fromId="874" toId="1972">
</dataflow>
<dataflow id="9390" from="sample_sliding_window_buffer_samples_sample_V_13_3_addr" to="sample_sliding_window_buffer_samples_sample_V_13_3_load" fromId="1972" toId="1973">
</dataflow>
<dataflow id="9391" from="sample_sliding_window_buffer_samples_sample_V_13_2" to="sample_sliding_window_buffer_samples_sample_V_13_2_addr" fromId="4597" toId="1974">
</dataflow>
<dataflow id="9392" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_2_addr" fromId="4988" toId="1974">
</dataflow>
<dataflow id="9393" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_2_addr" fromId="874" toId="1974">
</dataflow>
<dataflow id="9394" from="sample_sliding_window_buffer_samples_sample_V_13_2_addr" to="sample_sliding_window_buffer_samples_sample_V_13_2_load" fromId="1974" toId="1975">
</dataflow>
<dataflow id="9395" from="sample_sliding_window_buffer_samples_sample_V_13_1" to="sample_sliding_window_buffer_samples_sample_V_13_1_addr" fromId="4598" toId="1976">
</dataflow>
<dataflow id="9396" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_1_addr" fromId="4988" toId="1976">
</dataflow>
<dataflow id="9397" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_1_addr" fromId="874" toId="1976">
</dataflow>
<dataflow id="9398" from="sample_sliding_window_buffer_samples_sample_V_13_1_addr" to="sample_sliding_window_buffer_samples_sample_V_13_1_load" fromId="1976" toId="1977">
</dataflow>
<dataflow id="9399" from="sample_sliding_window_buffer_samples_sample_V_13_0" to="sample_sliding_window_buffer_samples_sample_V_13_0_addr" fromId="4599" toId="1978">
</dataflow>
<dataflow id="9400" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_13_0_addr" fromId="4988" toId="1978">
</dataflow>
<dataflow id="9401" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_13_0_addr" fromId="874" toId="1978">
</dataflow>
<dataflow id="9402" from="sample_sliding_window_buffer_samples_sample_V_13_0_addr" to="sample_sliding_window_buffer_samples_sample_V_13_0_load" fromId="1978" toId="1979">
</dataflow>
<dataflow id="9403" from="sample_sliding_window_buffer_samples_timestamp_V_12_11" to="sample_sliding_window_buffer_samples_timestamp_V_12_11_addr" fromId="4600" toId="1980">
</dataflow>
<dataflow id="9404" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_11_addr" fromId="4988" toId="1980">
</dataflow>
<dataflow id="9405" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_11_addr" fromId="874" toId="1980">
</dataflow>
<dataflow id="9406" from="sample_sliding_window_buffer_samples_timestamp_V_12_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_11_load" fromId="1980" toId="1981">
</dataflow>
<dataflow id="9407" from="sample_sliding_window_buffer_samples_timestamp_V_12_10" to="sample_sliding_window_buffer_samples_timestamp_V_12_10_addr" fromId="4601" toId="1982">
</dataflow>
<dataflow id="9408" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_10_addr" fromId="4988" toId="1982">
</dataflow>
<dataflow id="9409" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_10_addr" fromId="874" toId="1982">
</dataflow>
<dataflow id="9410" from="sample_sliding_window_buffer_samples_timestamp_V_12_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_10_load" fromId="1982" toId="1983">
</dataflow>
<dataflow id="9411" from="sample_sliding_window_buffer_samples_timestamp_V_12_9" to="sample_sliding_window_buffer_samples_timestamp_V_12_9_addr" fromId="4602" toId="1984">
</dataflow>
<dataflow id="9412" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_9_addr" fromId="4988" toId="1984">
</dataflow>
<dataflow id="9413" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_9_addr" fromId="874" toId="1984">
</dataflow>
<dataflow id="9414" from="sample_sliding_window_buffer_samples_timestamp_V_12_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_9_load" fromId="1984" toId="1985">
</dataflow>
<dataflow id="9415" from="sample_sliding_window_buffer_samples_timestamp_V_12_8" to="sample_sliding_window_buffer_samples_timestamp_V_12_8_addr" fromId="4603" toId="1986">
</dataflow>
<dataflow id="9416" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_8_addr" fromId="4988" toId="1986">
</dataflow>
<dataflow id="9417" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_8_addr" fromId="874" toId="1986">
</dataflow>
<dataflow id="9418" from="sample_sliding_window_buffer_samples_timestamp_V_12_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_8_load" fromId="1986" toId="1987">
</dataflow>
<dataflow id="9419" from="sample_sliding_window_buffer_samples_timestamp_V_12_7" to="sample_sliding_window_buffer_samples_timestamp_V_12_7_addr" fromId="4604" toId="1988">
</dataflow>
<dataflow id="9420" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_7_addr" fromId="4988" toId="1988">
</dataflow>
<dataflow id="9421" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_7_addr" fromId="874" toId="1988">
</dataflow>
<dataflow id="9422" from="sample_sliding_window_buffer_samples_timestamp_V_12_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_7_load" fromId="1988" toId="1989">
</dataflow>
<dataflow id="9423" from="sample_sliding_window_buffer_samples_timestamp_V_12_6" to="sample_sliding_window_buffer_samples_timestamp_V_12_6_addr" fromId="4605" toId="1990">
</dataflow>
<dataflow id="9424" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_6_addr" fromId="4988" toId="1990">
</dataflow>
<dataflow id="9425" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_6_addr" fromId="874" toId="1990">
</dataflow>
<dataflow id="9426" from="sample_sliding_window_buffer_samples_timestamp_V_12_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_6_load" fromId="1990" toId="1991">
</dataflow>
<dataflow id="9427" from="sample_sliding_window_buffer_samples_timestamp_V_12_5" to="sample_sliding_window_buffer_samples_timestamp_V_12_5_addr" fromId="4606" toId="1992">
</dataflow>
<dataflow id="9428" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_5_addr" fromId="4988" toId="1992">
</dataflow>
<dataflow id="9429" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_5_addr" fromId="874" toId="1992">
</dataflow>
<dataflow id="9430" from="sample_sliding_window_buffer_samples_timestamp_V_12_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_5_load" fromId="1992" toId="1993">
</dataflow>
<dataflow id="9431" from="sample_sliding_window_buffer_samples_timestamp_V_12_4" to="sample_sliding_window_buffer_samples_timestamp_V_12_4_addr" fromId="4607" toId="1994">
</dataflow>
<dataflow id="9432" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_4_addr" fromId="4988" toId="1994">
</dataflow>
<dataflow id="9433" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_4_addr" fromId="874" toId="1994">
</dataflow>
<dataflow id="9434" from="sample_sliding_window_buffer_samples_timestamp_V_12_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_4_load" fromId="1994" toId="1995">
</dataflow>
<dataflow id="9435" from="sample_sliding_window_buffer_samples_timestamp_V_12_3" to="sample_sliding_window_buffer_samples_timestamp_V_12_3_addr" fromId="4608" toId="1996">
</dataflow>
<dataflow id="9436" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_3_addr" fromId="4988" toId="1996">
</dataflow>
<dataflow id="9437" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_3_addr" fromId="874" toId="1996">
</dataflow>
<dataflow id="9438" from="sample_sliding_window_buffer_samples_timestamp_V_12_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_3_load" fromId="1996" toId="1997">
</dataflow>
<dataflow id="9439" from="sample_sliding_window_buffer_samples_timestamp_V_12_2" to="sample_sliding_window_buffer_samples_timestamp_V_12_2_addr" fromId="4609" toId="1998">
</dataflow>
<dataflow id="9440" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_2_addr" fromId="4988" toId="1998">
</dataflow>
<dataflow id="9441" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_2_addr" fromId="874" toId="1998">
</dataflow>
<dataflow id="9442" from="sample_sliding_window_buffer_samples_timestamp_V_12_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_2_load" fromId="1998" toId="1999">
</dataflow>
<dataflow id="9443" from="sample_sliding_window_buffer_samples_timestamp_V_12_1" to="sample_sliding_window_buffer_samples_timestamp_V_12_1_addr" fromId="4610" toId="2000">
</dataflow>
<dataflow id="9444" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_1_addr" fromId="4988" toId="2000">
</dataflow>
<dataflow id="9445" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_1_addr" fromId="874" toId="2000">
</dataflow>
<dataflow id="9446" from="sample_sliding_window_buffer_samples_timestamp_V_12_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_1_load" fromId="2000" toId="2001">
</dataflow>
<dataflow id="9447" from="sample_sliding_window_buffer_samples_timestamp_V_12_0" to="sample_sliding_window_buffer_samples_timestamp_V_12_0_addr" fromId="4611" toId="2002">
</dataflow>
<dataflow id="9448" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_12_0_addr" fromId="4988" toId="2002">
</dataflow>
<dataflow id="9449" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_12_0_addr" fromId="874" toId="2002">
</dataflow>
<dataflow id="9450" from="sample_sliding_window_buffer_samples_timestamp_V_12_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_0_load" fromId="2002" toId="2003">
</dataflow>
<dataflow id="9451" from="sample_sliding_window_buffer_samples_sample_V_12_11" to="sample_sliding_window_buffer_samples_sample_V_12_11_addr" fromId="4612" toId="2004">
</dataflow>
<dataflow id="9452" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_11_addr" fromId="4988" toId="2004">
</dataflow>
<dataflow id="9453" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_11_addr" fromId="874" toId="2004">
</dataflow>
<dataflow id="9454" from="sample_sliding_window_buffer_samples_sample_V_12_11_addr" to="sample_sliding_window_buffer_samples_sample_V_12_11_load" fromId="2004" toId="2005">
</dataflow>
<dataflow id="9455" from="sample_sliding_window_buffer_samples_sample_V_12_10" to="sample_sliding_window_buffer_samples_sample_V_12_10_addr" fromId="4613" toId="2006">
</dataflow>
<dataflow id="9456" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_10_addr" fromId="4988" toId="2006">
</dataflow>
<dataflow id="9457" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_10_addr" fromId="874" toId="2006">
</dataflow>
<dataflow id="9458" from="sample_sliding_window_buffer_samples_sample_V_12_10_addr" to="sample_sliding_window_buffer_samples_sample_V_12_10_load" fromId="2006" toId="2007">
</dataflow>
<dataflow id="9459" from="sample_sliding_window_buffer_samples_sample_V_12_9" to="sample_sliding_window_buffer_samples_sample_V_12_9_addr" fromId="4614" toId="2008">
</dataflow>
<dataflow id="9460" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_9_addr" fromId="4988" toId="2008">
</dataflow>
<dataflow id="9461" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_9_addr" fromId="874" toId="2008">
</dataflow>
<dataflow id="9462" from="sample_sliding_window_buffer_samples_sample_V_12_9_addr" to="sample_sliding_window_buffer_samples_sample_V_12_9_load" fromId="2008" toId="2009">
</dataflow>
<dataflow id="9463" from="sample_sliding_window_buffer_samples_sample_V_12_8" to="sample_sliding_window_buffer_samples_sample_V_12_8_addr" fromId="4615" toId="2010">
</dataflow>
<dataflow id="9464" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_8_addr" fromId="4988" toId="2010">
</dataflow>
<dataflow id="9465" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_8_addr" fromId="874" toId="2010">
</dataflow>
<dataflow id="9466" from="sample_sliding_window_buffer_samples_sample_V_12_8_addr" to="sample_sliding_window_buffer_samples_sample_V_12_8_load" fromId="2010" toId="2011">
</dataflow>
<dataflow id="9467" from="sample_sliding_window_buffer_samples_sample_V_12_7" to="sample_sliding_window_buffer_samples_sample_V_12_7_addr" fromId="4616" toId="2012">
</dataflow>
<dataflow id="9468" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_7_addr" fromId="4988" toId="2012">
</dataflow>
<dataflow id="9469" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_7_addr" fromId="874" toId="2012">
</dataflow>
<dataflow id="9470" from="sample_sliding_window_buffer_samples_sample_V_12_7_addr" to="sample_sliding_window_buffer_samples_sample_V_12_7_load" fromId="2012" toId="2013">
</dataflow>
<dataflow id="9471" from="sample_sliding_window_buffer_samples_sample_V_12_6" to="sample_sliding_window_buffer_samples_sample_V_12_6_addr" fromId="4617" toId="2014">
</dataflow>
<dataflow id="9472" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_6_addr" fromId="4988" toId="2014">
</dataflow>
<dataflow id="9473" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_6_addr" fromId="874" toId="2014">
</dataflow>
<dataflow id="9474" from="sample_sliding_window_buffer_samples_sample_V_12_6_addr" to="sample_sliding_window_buffer_samples_sample_V_12_6_load" fromId="2014" toId="2015">
</dataflow>
<dataflow id="9475" from="sample_sliding_window_buffer_samples_sample_V_12_5" to="sample_sliding_window_buffer_samples_sample_V_12_5_addr" fromId="4618" toId="2016">
</dataflow>
<dataflow id="9476" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_5_addr" fromId="4988" toId="2016">
</dataflow>
<dataflow id="9477" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_5_addr" fromId="874" toId="2016">
</dataflow>
<dataflow id="9478" from="sample_sliding_window_buffer_samples_sample_V_12_5_addr" to="sample_sliding_window_buffer_samples_sample_V_12_5_load" fromId="2016" toId="2017">
</dataflow>
<dataflow id="9479" from="sample_sliding_window_buffer_samples_sample_V_12_4" to="sample_sliding_window_buffer_samples_sample_V_12_4_addr" fromId="4619" toId="2018">
</dataflow>
<dataflow id="9480" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_4_addr" fromId="4988" toId="2018">
</dataflow>
<dataflow id="9481" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_4_addr" fromId="874" toId="2018">
</dataflow>
<dataflow id="9482" from="sample_sliding_window_buffer_samples_sample_V_12_4_addr" to="sample_sliding_window_buffer_samples_sample_V_12_4_load" fromId="2018" toId="2019">
</dataflow>
<dataflow id="9483" from="sample_sliding_window_buffer_samples_sample_V_12_3" to="sample_sliding_window_buffer_samples_sample_V_12_3_addr" fromId="4620" toId="2020">
</dataflow>
<dataflow id="9484" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_3_addr" fromId="4988" toId="2020">
</dataflow>
<dataflow id="9485" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_3_addr" fromId="874" toId="2020">
</dataflow>
<dataflow id="9486" from="sample_sliding_window_buffer_samples_sample_V_12_3_addr" to="sample_sliding_window_buffer_samples_sample_V_12_3_load" fromId="2020" toId="2021">
</dataflow>
<dataflow id="9487" from="sample_sliding_window_buffer_samples_sample_V_12_2" to="sample_sliding_window_buffer_samples_sample_V_12_2_addr" fromId="4621" toId="2022">
</dataflow>
<dataflow id="9488" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_2_addr" fromId="4988" toId="2022">
</dataflow>
<dataflow id="9489" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_2_addr" fromId="874" toId="2022">
</dataflow>
<dataflow id="9490" from="sample_sliding_window_buffer_samples_sample_V_12_2_addr" to="sample_sliding_window_buffer_samples_sample_V_12_2_load" fromId="2022" toId="2023">
</dataflow>
<dataflow id="9491" from="sample_sliding_window_buffer_samples_sample_V_12_1" to="sample_sliding_window_buffer_samples_sample_V_12_1_addr" fromId="4622" toId="2024">
</dataflow>
<dataflow id="9492" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_1_addr" fromId="4988" toId="2024">
</dataflow>
<dataflow id="9493" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_1_addr" fromId="874" toId="2024">
</dataflow>
<dataflow id="9494" from="sample_sliding_window_buffer_samples_sample_V_12_1_addr" to="sample_sliding_window_buffer_samples_sample_V_12_1_load" fromId="2024" toId="2025">
</dataflow>
<dataflow id="9495" from="sample_sliding_window_buffer_samples_sample_V_12_0" to="sample_sliding_window_buffer_samples_sample_V_12_0_addr" fromId="4623" toId="2026">
</dataflow>
<dataflow id="9496" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_12_0_addr" fromId="4988" toId="2026">
</dataflow>
<dataflow id="9497" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_12_0_addr" fromId="874" toId="2026">
</dataflow>
<dataflow id="9498" from="sample_sliding_window_buffer_samples_sample_V_12_0_addr" to="sample_sliding_window_buffer_samples_sample_V_12_0_load" fromId="2026" toId="2027">
</dataflow>
<dataflow id="9499" from="sample_sliding_window_buffer_samples_timestamp_V_11_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_11_load" fromId="1740" toId="2028">
</dataflow>
<dataflow id="9500" from="sample_sliding_window_buffer_samples_timestamp_V_11_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_10_load" fromId="1742" toId="2029">
</dataflow>
<dataflow id="9501" from="sample_sliding_window_buffer_samples_timestamp_V_11_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_9_load" fromId="1744" toId="2030">
</dataflow>
<dataflow id="9502" from="sample_sliding_window_buffer_samples_timestamp_V_11_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_8_load" fromId="1746" toId="2031">
</dataflow>
<dataflow id="9503" from="sample_sliding_window_buffer_samples_timestamp_V_11_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_7_load" fromId="1748" toId="2032">
</dataflow>
<dataflow id="9504" from="sample_sliding_window_buffer_samples_timestamp_V_11_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_6_load" fromId="1750" toId="2033">
</dataflow>
<dataflow id="9505" from="sample_sliding_window_buffer_samples_timestamp_V_11_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_5_load" fromId="1752" toId="2034">
</dataflow>
<dataflow id="9506" from="sample_sliding_window_buffer_samples_timestamp_V_11_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_4_load" fromId="1754" toId="2035">
</dataflow>
<dataflow id="9507" from="sample_sliding_window_buffer_samples_timestamp_V_11_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_3_load" fromId="1756" toId="2036">
</dataflow>
<dataflow id="9508" from="sample_sliding_window_buffer_samples_timestamp_V_11_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_2_load" fromId="1758" toId="2037">
</dataflow>
<dataflow id="9509" from="sample_sliding_window_buffer_samples_timestamp_V_11_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_1_load" fromId="1760" toId="2038">
</dataflow>
<dataflow id="9510" from="sample_sliding_window_buffer_samples_timestamp_V_11_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_11_0_load" fromId="1762" toId="2039">
</dataflow>
<dataflow id="9511" from="sample_sliding_window_buffer_samples_sample_V_11_11_addr" to="sample_sliding_window_buffer_samples_sample_V_11_11_load" fromId="1764" toId="2040">
</dataflow>
<dataflow id="9512" from="sample_sliding_window_buffer_samples_sample_V_11_10_addr" to="sample_sliding_window_buffer_samples_sample_V_11_10_load" fromId="1766" toId="2041">
</dataflow>
<dataflow id="9513" from="sample_sliding_window_buffer_samples_sample_V_11_9_addr" to="sample_sliding_window_buffer_samples_sample_V_11_9_load" fromId="1768" toId="2042">
</dataflow>
<dataflow id="9514" from="sample_sliding_window_buffer_samples_sample_V_11_8_addr" to="sample_sliding_window_buffer_samples_sample_V_11_8_load" fromId="1770" toId="2043">
</dataflow>
<dataflow id="9515" from="sample_sliding_window_buffer_samples_sample_V_11_7_addr" to="sample_sliding_window_buffer_samples_sample_V_11_7_load" fromId="1772" toId="2044">
</dataflow>
<dataflow id="9516" from="sample_sliding_window_buffer_samples_sample_V_11_6_addr" to="sample_sliding_window_buffer_samples_sample_V_11_6_load" fromId="1774" toId="2045">
</dataflow>
<dataflow id="9517" from="sample_sliding_window_buffer_samples_sample_V_11_5_addr" to="sample_sliding_window_buffer_samples_sample_V_11_5_load" fromId="1776" toId="2046">
</dataflow>
<dataflow id="9518" from="sample_sliding_window_buffer_samples_sample_V_11_4_addr" to="sample_sliding_window_buffer_samples_sample_V_11_4_load" fromId="1778" toId="2047">
</dataflow>
<dataflow id="9519" from="sample_sliding_window_buffer_samples_sample_V_11_3_addr" to="sample_sliding_window_buffer_samples_sample_V_11_3_load" fromId="1780" toId="2048">
</dataflow>
<dataflow id="9520" from="sample_sliding_window_buffer_samples_sample_V_11_2_addr" to="sample_sliding_window_buffer_samples_sample_V_11_2_load" fromId="1782" toId="2049">
</dataflow>
<dataflow id="9521" from="sample_sliding_window_buffer_samples_sample_V_11_1_addr" to="sample_sliding_window_buffer_samples_sample_V_11_1_load" fromId="1784" toId="2050">
</dataflow>
<dataflow id="9522" from="sample_sliding_window_buffer_samples_sample_V_11_0_addr" to="sample_sliding_window_buffer_samples_sample_V_11_0_load" fromId="1786" toId="2051">
</dataflow>
<dataflow id="9523" from="sample_sliding_window_buffer_samples_timestamp_V_10_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_11_load" fromId="1788" toId="2052">
</dataflow>
<dataflow id="9524" from="sample_sliding_window_buffer_samples_timestamp_V_10_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_10_load" fromId="1790" toId="2053">
</dataflow>
<dataflow id="9525" from="sample_sliding_window_buffer_samples_timestamp_V_10_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_9_load" fromId="1792" toId="2054">
</dataflow>
<dataflow id="9526" from="sample_sliding_window_buffer_samples_timestamp_V_10_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_8_load" fromId="1794" toId="2055">
</dataflow>
<dataflow id="9527" from="sample_sliding_window_buffer_samples_timestamp_V_10_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_7_load" fromId="1796" toId="2056">
</dataflow>
<dataflow id="9528" from="sample_sliding_window_buffer_samples_timestamp_V_10_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_6_load" fromId="1798" toId="2057">
</dataflow>
<dataflow id="9529" from="sample_sliding_window_buffer_samples_timestamp_V_10_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_5_load" fromId="1800" toId="2058">
</dataflow>
<dataflow id="9530" from="sample_sliding_window_buffer_samples_timestamp_V_10_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_4_load" fromId="1802" toId="2059">
</dataflow>
<dataflow id="9531" from="sample_sliding_window_buffer_samples_timestamp_V_10_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_3_load" fromId="1804" toId="2060">
</dataflow>
<dataflow id="9532" from="sample_sliding_window_buffer_samples_timestamp_V_10_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_2_load" fromId="1806" toId="2061">
</dataflow>
<dataflow id="9533" from="sample_sliding_window_buffer_samples_timestamp_V_10_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_1_load" fromId="1808" toId="2062">
</dataflow>
<dataflow id="9534" from="sample_sliding_window_buffer_samples_timestamp_V_10_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_10_0_load" fromId="1810" toId="2063">
</dataflow>
<dataflow id="9535" from="sample_sliding_window_buffer_samples_sample_V_10_11_addr" to="sample_sliding_window_buffer_samples_sample_V_10_11_load" fromId="1812" toId="2064">
</dataflow>
<dataflow id="9536" from="sample_sliding_window_buffer_samples_sample_V_10_10_addr" to="sample_sliding_window_buffer_samples_sample_V_10_10_load" fromId="1814" toId="2065">
</dataflow>
<dataflow id="9537" from="sample_sliding_window_buffer_samples_sample_V_10_9_addr" to="sample_sliding_window_buffer_samples_sample_V_10_9_load" fromId="1816" toId="2066">
</dataflow>
<dataflow id="9538" from="sample_sliding_window_buffer_samples_sample_V_10_8_addr" to="sample_sliding_window_buffer_samples_sample_V_10_8_load" fromId="1818" toId="2067">
</dataflow>
<dataflow id="9539" from="sample_sliding_window_buffer_samples_sample_V_10_7_addr" to="sample_sliding_window_buffer_samples_sample_V_10_7_load" fromId="1820" toId="2068">
</dataflow>
<dataflow id="9540" from="sample_sliding_window_buffer_samples_sample_V_10_6_addr" to="sample_sliding_window_buffer_samples_sample_V_10_6_load" fromId="1822" toId="2069">
</dataflow>
<dataflow id="9541" from="sample_sliding_window_buffer_samples_sample_V_10_5_addr" to="sample_sliding_window_buffer_samples_sample_V_10_5_load" fromId="1824" toId="2070">
</dataflow>
<dataflow id="9542" from="sample_sliding_window_buffer_samples_sample_V_10_4_addr" to="sample_sliding_window_buffer_samples_sample_V_10_4_load" fromId="1826" toId="2071">
</dataflow>
<dataflow id="9543" from="sample_sliding_window_buffer_samples_sample_V_10_3_addr" to="sample_sliding_window_buffer_samples_sample_V_10_3_load" fromId="1828" toId="2072">
</dataflow>
<dataflow id="9544" from="sample_sliding_window_buffer_samples_sample_V_10_2_addr" to="sample_sliding_window_buffer_samples_sample_V_10_2_load" fromId="1830" toId="2073">
</dataflow>
<dataflow id="9545" from="sample_sliding_window_buffer_samples_sample_V_10_1_addr" to="sample_sliding_window_buffer_samples_sample_V_10_1_load" fromId="1832" toId="2074">
</dataflow>
<dataflow id="9546" from="sample_sliding_window_buffer_samples_sample_V_10_0_addr" to="sample_sliding_window_buffer_samples_sample_V_10_0_load" fromId="1834" toId="2075">
</dataflow>
<dataflow id="9547" from="sample_sliding_window_buffer_samples_sample_V_10_0_load" to="store_ln225" fromId="2075" toId="2076">
</dataflow>
<dataflow id="9548" from="period_samples_0_sample_V_addr_11" to="store_ln225" fromId="304" toId="2076">
</dataflow>
<dataflow id="9549" from="sample_sliding_window_buffer_samples_sample_V_10_1_load" to="store_ln225" fromId="2074" toId="2077">
</dataflow>
<dataflow id="9550" from="period_samples_1_sample_V_addr_11" to="store_ln225" fromId="305" toId="2077">
</dataflow>
<dataflow id="9551" from="sample_sliding_window_buffer_samples_sample_V_10_2_load" to="store_ln225" fromId="2073" toId="2078">
</dataflow>
<dataflow id="9552" from="period_samples_2_sample_V_addr_11" to="store_ln225" fromId="306" toId="2078">
</dataflow>
<dataflow id="9553" from="sample_sliding_window_buffer_samples_sample_V_10_3_load" to="store_ln225" fromId="2072" toId="2079">
</dataflow>
<dataflow id="9554" from="period_samples_3_sample_V_addr_11" to="store_ln225" fromId="307" toId="2079">
</dataflow>
<dataflow id="9555" from="sample_sliding_window_buffer_samples_sample_V_10_4_load" to="store_ln225" fromId="2071" toId="2080">
</dataflow>
<dataflow id="9556" from="period_samples_4_sample_V_addr_11" to="store_ln225" fromId="308" toId="2080">
</dataflow>
<dataflow id="9557" from="sample_sliding_window_buffer_samples_sample_V_10_5_load" to="store_ln225" fromId="2070" toId="2081">
</dataflow>
<dataflow id="9558" from="period_samples_5_sample_V_addr_11" to="store_ln225" fromId="309" toId="2081">
</dataflow>
<dataflow id="9559" from="sample_sliding_window_buffer_samples_sample_V_10_6_load" to="store_ln225" fromId="2069" toId="2082">
</dataflow>
<dataflow id="9560" from="period_samples_6_sample_V_addr_11" to="store_ln225" fromId="310" toId="2082">
</dataflow>
<dataflow id="9561" from="sample_sliding_window_buffer_samples_sample_V_10_7_load" to="store_ln225" fromId="2068" toId="2083">
</dataflow>
<dataflow id="9562" from="period_samples_7_sample_V_addr_11" to="store_ln225" fromId="311" toId="2083">
</dataflow>
<dataflow id="9563" from="sample_sliding_window_buffer_samples_sample_V_10_8_load" to="store_ln225" fromId="2067" toId="2084">
</dataflow>
<dataflow id="9564" from="period_samples_8_sample_V_addr_11" to="store_ln225" fromId="312" toId="2084">
</dataflow>
<dataflow id="9565" from="sample_sliding_window_buffer_samples_sample_V_10_9_load" to="store_ln225" fromId="2066" toId="2085">
</dataflow>
<dataflow id="9566" from="period_samples_9_sample_V_addr_11" to="store_ln225" fromId="313" toId="2085">
</dataflow>
<dataflow id="9567" from="sample_sliding_window_buffer_samples_sample_V_10_10_load" to="store_ln225" fromId="2065" toId="2086">
</dataflow>
<dataflow id="9568" from="period_samples_10_sample_V_addr_11" to="store_ln225" fromId="314" toId="2086">
</dataflow>
<dataflow id="9569" from="sample_sliding_window_buffer_samples_sample_V_10_11_load" to="store_ln225" fromId="2064" toId="2087">
</dataflow>
<dataflow id="9570" from="period_samples_11_sample_V_addr_11" to="store_ln225" fromId="315" toId="2087">
</dataflow>
<dataflow id="9571" from="sample_sliding_window_buffer_samples_timestamp_V_10_0_load" to="store_ln225" fromId="2063" toId="2088">
</dataflow>
<dataflow id="9572" from="period_samples_0_timestamp_V_addr_11" to="store_ln225" fromId="316" toId="2088">
</dataflow>
<dataflow id="9573" from="sample_sliding_window_buffer_samples_timestamp_V_10_1_load" to="store_ln225" fromId="2062" toId="2089">
</dataflow>
<dataflow id="9574" from="period_samples_1_timestamp_V_addr_11" to="store_ln225" fromId="317" toId="2089">
</dataflow>
<dataflow id="9575" from="sample_sliding_window_buffer_samples_timestamp_V_10_2_load" to="store_ln225" fromId="2061" toId="2090">
</dataflow>
<dataflow id="9576" from="period_samples_2_timestamp_V_addr_11" to="store_ln225" fromId="318" toId="2090">
</dataflow>
<dataflow id="9577" from="sample_sliding_window_buffer_samples_timestamp_V_10_3_load" to="store_ln225" fromId="2060" toId="2091">
</dataflow>
<dataflow id="9578" from="period_samples_3_timestamp_V_addr_11" to="store_ln225" fromId="319" toId="2091">
</dataflow>
<dataflow id="9579" from="sample_sliding_window_buffer_samples_timestamp_V_10_4_load" to="store_ln225" fromId="2059" toId="2092">
</dataflow>
<dataflow id="9580" from="period_samples_4_timestamp_V_addr_11" to="store_ln225" fromId="320" toId="2092">
</dataflow>
<dataflow id="9581" from="sample_sliding_window_buffer_samples_timestamp_V_10_5_load" to="store_ln225" fromId="2058" toId="2093">
</dataflow>
<dataflow id="9582" from="period_samples_5_timestamp_V_addr_11" to="store_ln225" fromId="321" toId="2093">
</dataflow>
<dataflow id="9583" from="sample_sliding_window_buffer_samples_timestamp_V_10_6_load" to="store_ln225" fromId="2057" toId="2094">
</dataflow>
<dataflow id="9584" from="period_samples_6_timestamp_V_addr_11" to="store_ln225" fromId="322" toId="2094">
</dataflow>
<dataflow id="9585" from="sample_sliding_window_buffer_samples_timestamp_V_10_7_load" to="store_ln225" fromId="2056" toId="2095">
</dataflow>
<dataflow id="9586" from="period_samples_7_timestamp_V_addr_11" to="store_ln225" fromId="323" toId="2095">
</dataflow>
<dataflow id="9587" from="sample_sliding_window_buffer_samples_timestamp_V_10_8_load" to="store_ln225" fromId="2055" toId="2096">
</dataflow>
<dataflow id="9588" from="period_samples_8_timestamp_V_addr_11" to="store_ln225" fromId="324" toId="2096">
</dataflow>
<dataflow id="9589" from="sample_sliding_window_buffer_samples_timestamp_V_10_9_load" to="store_ln225" fromId="2054" toId="2097">
</dataflow>
<dataflow id="9590" from="period_samples_9_timestamp_V_addr_11" to="store_ln225" fromId="325" toId="2097">
</dataflow>
<dataflow id="9591" from="sample_sliding_window_buffer_samples_timestamp_V_10_10_load" to="store_ln225" fromId="2053" toId="2098">
</dataflow>
<dataflow id="9592" from="period_samples_10_timestamp_V_addr_11" to="store_ln225" fromId="326" toId="2098">
</dataflow>
<dataflow id="9593" from="sample_sliding_window_buffer_samples_timestamp_V_10_11_load" to="store_ln225" fromId="2052" toId="2099">
</dataflow>
<dataflow id="9594" from="period_samples_11_timestamp_V_addr_11" to="store_ln225" fromId="327" toId="2099">
</dataflow>
<dataflow id="9595" from="sample_sliding_window_buffer_samples_sample_V_11_0_load" to="store_ln225" fromId="2051" toId="2100">
</dataflow>
<dataflow id="9596" from="period_samples_0_sample_V_addr_12" to="store_ln225" fromId="328" toId="2100">
</dataflow>
<dataflow id="9597" from="sample_sliding_window_buffer_samples_sample_V_11_1_load" to="store_ln225" fromId="2050" toId="2101">
</dataflow>
<dataflow id="9598" from="period_samples_1_sample_V_addr_12" to="store_ln225" fromId="329" toId="2101">
</dataflow>
<dataflow id="9599" from="sample_sliding_window_buffer_samples_sample_V_11_2_load" to="store_ln225" fromId="2049" toId="2102">
</dataflow>
<dataflow id="9600" from="period_samples_2_sample_V_addr_12" to="store_ln225" fromId="330" toId="2102">
</dataflow>
<dataflow id="9601" from="sample_sliding_window_buffer_samples_sample_V_11_3_load" to="store_ln225" fromId="2048" toId="2103">
</dataflow>
<dataflow id="9602" from="period_samples_3_sample_V_addr_12" to="store_ln225" fromId="331" toId="2103">
</dataflow>
<dataflow id="9603" from="sample_sliding_window_buffer_samples_sample_V_11_4_load" to="store_ln225" fromId="2047" toId="2104">
</dataflow>
<dataflow id="9604" from="period_samples_4_sample_V_addr_12" to="store_ln225" fromId="332" toId="2104">
</dataflow>
<dataflow id="9605" from="sample_sliding_window_buffer_samples_sample_V_11_5_load" to="store_ln225" fromId="2046" toId="2105">
</dataflow>
<dataflow id="9606" from="period_samples_5_sample_V_addr_12" to="store_ln225" fromId="333" toId="2105">
</dataflow>
<dataflow id="9607" from="sample_sliding_window_buffer_samples_sample_V_11_6_load" to="store_ln225" fromId="2045" toId="2106">
</dataflow>
<dataflow id="9608" from="period_samples_6_sample_V_addr_12" to="store_ln225" fromId="334" toId="2106">
</dataflow>
<dataflow id="9609" from="sample_sliding_window_buffer_samples_sample_V_11_7_load" to="store_ln225" fromId="2044" toId="2107">
</dataflow>
<dataflow id="9610" from="period_samples_7_sample_V_addr_12" to="store_ln225" fromId="335" toId="2107">
</dataflow>
<dataflow id="9611" from="sample_sliding_window_buffer_samples_sample_V_11_8_load" to="store_ln225" fromId="2043" toId="2108">
</dataflow>
<dataflow id="9612" from="period_samples_8_sample_V_addr_12" to="store_ln225" fromId="336" toId="2108">
</dataflow>
<dataflow id="9613" from="sample_sliding_window_buffer_samples_sample_V_11_9_load" to="store_ln225" fromId="2042" toId="2109">
</dataflow>
<dataflow id="9614" from="period_samples_9_sample_V_addr_12" to="store_ln225" fromId="337" toId="2109">
</dataflow>
<dataflow id="9615" from="sample_sliding_window_buffer_samples_sample_V_11_10_load" to="store_ln225" fromId="2041" toId="2110">
</dataflow>
<dataflow id="9616" from="period_samples_10_sample_V_addr_12" to="store_ln225" fromId="338" toId="2110">
</dataflow>
<dataflow id="9617" from="sample_sliding_window_buffer_samples_sample_V_11_11_load" to="store_ln225" fromId="2040" toId="2111">
</dataflow>
<dataflow id="9618" from="period_samples_11_sample_V_addr_12" to="store_ln225" fromId="339" toId="2111">
</dataflow>
<dataflow id="9619" from="sample_sliding_window_buffer_samples_timestamp_V_11_0_load" to="store_ln225" fromId="2039" toId="2112">
</dataflow>
<dataflow id="9620" from="period_samples_0_timestamp_V_addr_12" to="store_ln225" fromId="340" toId="2112">
</dataflow>
<dataflow id="9621" from="sample_sliding_window_buffer_samples_timestamp_V_11_1_load" to="store_ln225" fromId="2038" toId="2113">
</dataflow>
<dataflow id="9622" from="period_samples_1_timestamp_V_addr_12" to="store_ln225" fromId="341" toId="2113">
</dataflow>
<dataflow id="9623" from="sample_sliding_window_buffer_samples_timestamp_V_11_2_load" to="store_ln225" fromId="2037" toId="2114">
</dataflow>
<dataflow id="9624" from="period_samples_2_timestamp_V_addr_12" to="store_ln225" fromId="342" toId="2114">
</dataflow>
<dataflow id="9625" from="sample_sliding_window_buffer_samples_timestamp_V_11_3_load" to="store_ln225" fromId="2036" toId="2115">
</dataflow>
<dataflow id="9626" from="period_samples_3_timestamp_V_addr_12" to="store_ln225" fromId="343" toId="2115">
</dataflow>
<dataflow id="9627" from="sample_sliding_window_buffer_samples_timestamp_V_11_4_load" to="store_ln225" fromId="2035" toId="2116">
</dataflow>
<dataflow id="9628" from="period_samples_4_timestamp_V_addr_12" to="store_ln225" fromId="344" toId="2116">
</dataflow>
<dataflow id="9629" from="sample_sliding_window_buffer_samples_timestamp_V_11_5_load" to="store_ln225" fromId="2034" toId="2117">
</dataflow>
<dataflow id="9630" from="period_samples_5_timestamp_V_addr_12" to="store_ln225" fromId="345" toId="2117">
</dataflow>
<dataflow id="9631" from="sample_sliding_window_buffer_samples_timestamp_V_11_6_load" to="store_ln225" fromId="2033" toId="2118">
</dataflow>
<dataflow id="9632" from="period_samples_6_timestamp_V_addr_12" to="store_ln225" fromId="346" toId="2118">
</dataflow>
<dataflow id="9633" from="sample_sliding_window_buffer_samples_timestamp_V_11_7_load" to="store_ln225" fromId="2032" toId="2119">
</dataflow>
<dataflow id="9634" from="period_samples_7_timestamp_V_addr_12" to="store_ln225" fromId="347" toId="2119">
</dataflow>
<dataflow id="9635" from="sample_sliding_window_buffer_samples_timestamp_V_11_8_load" to="store_ln225" fromId="2031" toId="2120">
</dataflow>
<dataflow id="9636" from="period_samples_8_timestamp_V_addr_12" to="store_ln225" fromId="348" toId="2120">
</dataflow>
<dataflow id="9637" from="sample_sliding_window_buffer_samples_timestamp_V_11_9_load" to="store_ln225" fromId="2030" toId="2121">
</dataflow>
<dataflow id="9638" from="period_samples_9_timestamp_V_addr_12" to="store_ln225" fromId="349" toId="2121">
</dataflow>
<dataflow id="9639" from="sample_sliding_window_buffer_samples_timestamp_V_11_10_load" to="store_ln225" fromId="2029" toId="2122">
</dataflow>
<dataflow id="9640" from="period_samples_10_timestamp_V_addr_12" to="store_ln225" fromId="350" toId="2122">
</dataflow>
<dataflow id="9641" from="sample_sliding_window_buffer_samples_timestamp_V_11_11_load" to="store_ln225" fromId="2028" toId="2123">
</dataflow>
<dataflow id="9642" from="period_samples_11_timestamp_V_addr_12" to="store_ln225" fromId="351" toId="2123">
</dataflow>
<dataflow id="9643" from="sample_sliding_window_buffer_samples_timestamp_V_15_11" to="sample_sliding_window_buffer_samples_timestamp_V_15_11_addr" fromId="4528" toId="2124">
</dataflow>
<dataflow id="9644" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_11_addr" fromId="4988" toId="2124">
</dataflow>
<dataflow id="9645" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_11_addr" fromId="874" toId="2124">
</dataflow>
<dataflow id="9646" from="sample_sliding_window_buffer_samples_timestamp_V_15_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_11_load" fromId="2124" toId="2125">
</dataflow>
<dataflow id="9647" from="sample_sliding_window_buffer_samples_timestamp_V_15_10" to="sample_sliding_window_buffer_samples_timestamp_V_15_10_addr" fromId="4529" toId="2126">
</dataflow>
<dataflow id="9648" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_10_addr" fromId="4988" toId="2126">
</dataflow>
<dataflow id="9649" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_10_addr" fromId="874" toId="2126">
</dataflow>
<dataflow id="9650" from="sample_sliding_window_buffer_samples_timestamp_V_15_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_10_load" fromId="2126" toId="2127">
</dataflow>
<dataflow id="9651" from="sample_sliding_window_buffer_samples_timestamp_V_15_9" to="sample_sliding_window_buffer_samples_timestamp_V_15_9_addr" fromId="4530" toId="2128">
</dataflow>
<dataflow id="9652" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_9_addr" fromId="4988" toId="2128">
</dataflow>
<dataflow id="9653" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_9_addr" fromId="874" toId="2128">
</dataflow>
<dataflow id="9654" from="sample_sliding_window_buffer_samples_timestamp_V_15_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_9_load" fromId="2128" toId="2129">
</dataflow>
<dataflow id="9655" from="sample_sliding_window_buffer_samples_timestamp_V_15_8" to="sample_sliding_window_buffer_samples_timestamp_V_15_8_addr" fromId="4531" toId="2130">
</dataflow>
<dataflow id="9656" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_8_addr" fromId="4988" toId="2130">
</dataflow>
<dataflow id="9657" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_8_addr" fromId="874" toId="2130">
</dataflow>
<dataflow id="9658" from="sample_sliding_window_buffer_samples_timestamp_V_15_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_8_load" fromId="2130" toId="2131">
</dataflow>
<dataflow id="9659" from="sample_sliding_window_buffer_samples_timestamp_V_15_7" to="sample_sliding_window_buffer_samples_timestamp_V_15_7_addr" fromId="4532" toId="2132">
</dataflow>
<dataflow id="9660" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_7_addr" fromId="4988" toId="2132">
</dataflow>
<dataflow id="9661" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_7_addr" fromId="874" toId="2132">
</dataflow>
<dataflow id="9662" from="sample_sliding_window_buffer_samples_timestamp_V_15_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_7_load" fromId="2132" toId="2133">
</dataflow>
<dataflow id="9663" from="sample_sliding_window_buffer_samples_timestamp_V_15_6" to="sample_sliding_window_buffer_samples_timestamp_V_15_6_addr" fromId="4533" toId="2134">
</dataflow>
<dataflow id="9664" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_6_addr" fromId="4988" toId="2134">
</dataflow>
<dataflow id="9665" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_6_addr" fromId="874" toId="2134">
</dataflow>
<dataflow id="9666" from="sample_sliding_window_buffer_samples_timestamp_V_15_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_6_load" fromId="2134" toId="2135">
</dataflow>
<dataflow id="9667" from="sample_sliding_window_buffer_samples_timestamp_V_15_5" to="sample_sliding_window_buffer_samples_timestamp_V_15_5_addr" fromId="4534" toId="2136">
</dataflow>
<dataflow id="9668" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_5_addr" fromId="4988" toId="2136">
</dataflow>
<dataflow id="9669" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_5_addr" fromId="874" toId="2136">
</dataflow>
<dataflow id="9670" from="sample_sliding_window_buffer_samples_timestamp_V_15_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_5_load" fromId="2136" toId="2137">
</dataflow>
<dataflow id="9671" from="sample_sliding_window_buffer_samples_timestamp_V_15_4" to="sample_sliding_window_buffer_samples_timestamp_V_15_4_addr" fromId="4535" toId="2138">
</dataflow>
<dataflow id="9672" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_4_addr" fromId="4988" toId="2138">
</dataflow>
<dataflow id="9673" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_4_addr" fromId="874" toId="2138">
</dataflow>
<dataflow id="9674" from="sample_sliding_window_buffer_samples_timestamp_V_15_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_4_load" fromId="2138" toId="2139">
</dataflow>
<dataflow id="9675" from="sample_sliding_window_buffer_samples_timestamp_V_15_3" to="sample_sliding_window_buffer_samples_timestamp_V_15_3_addr" fromId="4536" toId="2140">
</dataflow>
<dataflow id="9676" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_3_addr" fromId="4988" toId="2140">
</dataflow>
<dataflow id="9677" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_3_addr" fromId="874" toId="2140">
</dataflow>
<dataflow id="9678" from="sample_sliding_window_buffer_samples_timestamp_V_15_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_3_load" fromId="2140" toId="2141">
</dataflow>
<dataflow id="9679" from="sample_sliding_window_buffer_samples_timestamp_V_15_2" to="sample_sliding_window_buffer_samples_timestamp_V_15_2_addr" fromId="4537" toId="2142">
</dataflow>
<dataflow id="9680" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_2_addr" fromId="4988" toId="2142">
</dataflow>
<dataflow id="9681" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_2_addr" fromId="874" toId="2142">
</dataflow>
<dataflow id="9682" from="sample_sliding_window_buffer_samples_timestamp_V_15_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_2_load" fromId="2142" toId="2143">
</dataflow>
<dataflow id="9683" from="sample_sliding_window_buffer_samples_timestamp_V_15_1" to="sample_sliding_window_buffer_samples_timestamp_V_15_1_addr" fromId="4538" toId="2144">
</dataflow>
<dataflow id="9684" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_1_addr" fromId="4988" toId="2144">
</dataflow>
<dataflow id="9685" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_1_addr" fromId="874" toId="2144">
</dataflow>
<dataflow id="9686" from="sample_sliding_window_buffer_samples_timestamp_V_15_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_1_load" fromId="2144" toId="2145">
</dataflow>
<dataflow id="9687" from="sample_sliding_window_buffer_samples_timestamp_V_15_0" to="sample_sliding_window_buffer_samples_timestamp_V_15_0_addr" fromId="4539" toId="2146">
</dataflow>
<dataflow id="9688" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_15_0_addr" fromId="4988" toId="2146">
</dataflow>
<dataflow id="9689" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_15_0_addr" fromId="874" toId="2146">
</dataflow>
<dataflow id="9690" from="sample_sliding_window_buffer_samples_timestamp_V_15_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_0_load" fromId="2146" toId="2147">
</dataflow>
<dataflow id="9691" from="sample_sliding_window_buffer_samples_sample_V_15_11" to="sample_sliding_window_buffer_samples_sample_V_15_11_addr" fromId="4540" toId="2148">
</dataflow>
<dataflow id="9692" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_11_addr" fromId="4988" toId="2148">
</dataflow>
<dataflow id="9693" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_11_addr" fromId="874" toId="2148">
</dataflow>
<dataflow id="9694" from="sample_sliding_window_buffer_samples_sample_V_15_11_addr" to="sample_sliding_window_buffer_samples_sample_V_15_11_load" fromId="2148" toId="2149">
</dataflow>
<dataflow id="9695" from="sample_sliding_window_buffer_samples_sample_V_15_10" to="sample_sliding_window_buffer_samples_sample_V_15_10_addr" fromId="4541" toId="2150">
</dataflow>
<dataflow id="9696" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_10_addr" fromId="4988" toId="2150">
</dataflow>
<dataflow id="9697" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_10_addr" fromId="874" toId="2150">
</dataflow>
<dataflow id="9698" from="sample_sliding_window_buffer_samples_sample_V_15_10_addr" to="sample_sliding_window_buffer_samples_sample_V_15_10_load" fromId="2150" toId="2151">
</dataflow>
<dataflow id="9699" from="sample_sliding_window_buffer_samples_sample_V_15_9" to="sample_sliding_window_buffer_samples_sample_V_15_9_addr" fromId="4542" toId="2152">
</dataflow>
<dataflow id="9700" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_9_addr" fromId="4988" toId="2152">
</dataflow>
<dataflow id="9701" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_9_addr" fromId="874" toId="2152">
</dataflow>
<dataflow id="9702" from="sample_sliding_window_buffer_samples_sample_V_15_9_addr" to="sample_sliding_window_buffer_samples_sample_V_15_9_load" fromId="2152" toId="2153">
</dataflow>
<dataflow id="9703" from="sample_sliding_window_buffer_samples_sample_V_15_8" to="sample_sliding_window_buffer_samples_sample_V_15_8_addr" fromId="4543" toId="2154">
</dataflow>
<dataflow id="9704" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_8_addr" fromId="4988" toId="2154">
</dataflow>
<dataflow id="9705" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_8_addr" fromId="874" toId="2154">
</dataflow>
<dataflow id="9706" from="sample_sliding_window_buffer_samples_sample_V_15_8_addr" to="sample_sliding_window_buffer_samples_sample_V_15_8_load" fromId="2154" toId="2155">
</dataflow>
<dataflow id="9707" from="sample_sliding_window_buffer_samples_sample_V_15_7" to="sample_sliding_window_buffer_samples_sample_V_15_7_addr" fromId="4544" toId="2156">
</dataflow>
<dataflow id="9708" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_7_addr" fromId="4988" toId="2156">
</dataflow>
<dataflow id="9709" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_7_addr" fromId="874" toId="2156">
</dataflow>
<dataflow id="9710" from="sample_sliding_window_buffer_samples_sample_V_15_7_addr" to="sample_sliding_window_buffer_samples_sample_V_15_7_load" fromId="2156" toId="2157">
</dataflow>
<dataflow id="9711" from="sample_sliding_window_buffer_samples_sample_V_15_6" to="sample_sliding_window_buffer_samples_sample_V_15_6_addr" fromId="4545" toId="2158">
</dataflow>
<dataflow id="9712" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_6_addr" fromId="4988" toId="2158">
</dataflow>
<dataflow id="9713" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_6_addr" fromId="874" toId="2158">
</dataflow>
<dataflow id="9714" from="sample_sliding_window_buffer_samples_sample_V_15_6_addr" to="sample_sliding_window_buffer_samples_sample_V_15_6_load" fromId="2158" toId="2159">
</dataflow>
<dataflow id="9715" from="sample_sliding_window_buffer_samples_sample_V_15_5" to="sample_sliding_window_buffer_samples_sample_V_15_5_addr" fromId="4546" toId="2160">
</dataflow>
<dataflow id="9716" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_5_addr" fromId="4988" toId="2160">
</dataflow>
<dataflow id="9717" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_5_addr" fromId="874" toId="2160">
</dataflow>
<dataflow id="9718" from="sample_sliding_window_buffer_samples_sample_V_15_5_addr" to="sample_sliding_window_buffer_samples_sample_V_15_5_load" fromId="2160" toId="2161">
</dataflow>
<dataflow id="9719" from="sample_sliding_window_buffer_samples_sample_V_15_4" to="sample_sliding_window_buffer_samples_sample_V_15_4_addr" fromId="4547" toId="2162">
</dataflow>
<dataflow id="9720" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_4_addr" fromId="4988" toId="2162">
</dataflow>
<dataflow id="9721" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_4_addr" fromId="874" toId="2162">
</dataflow>
<dataflow id="9722" from="sample_sliding_window_buffer_samples_sample_V_15_4_addr" to="sample_sliding_window_buffer_samples_sample_V_15_4_load" fromId="2162" toId="2163">
</dataflow>
<dataflow id="9723" from="sample_sliding_window_buffer_samples_sample_V_15_3" to="sample_sliding_window_buffer_samples_sample_V_15_3_addr" fromId="4548" toId="2164">
</dataflow>
<dataflow id="9724" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_3_addr" fromId="4988" toId="2164">
</dataflow>
<dataflow id="9725" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_3_addr" fromId="874" toId="2164">
</dataflow>
<dataflow id="9726" from="sample_sliding_window_buffer_samples_sample_V_15_3_addr" to="sample_sliding_window_buffer_samples_sample_V_15_3_load" fromId="2164" toId="2165">
</dataflow>
<dataflow id="9727" from="sample_sliding_window_buffer_samples_sample_V_15_2" to="sample_sliding_window_buffer_samples_sample_V_15_2_addr" fromId="4549" toId="2166">
</dataflow>
<dataflow id="9728" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_2_addr" fromId="4988" toId="2166">
</dataflow>
<dataflow id="9729" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_2_addr" fromId="874" toId="2166">
</dataflow>
<dataflow id="9730" from="sample_sliding_window_buffer_samples_sample_V_15_2_addr" to="sample_sliding_window_buffer_samples_sample_V_15_2_load" fromId="2166" toId="2167">
</dataflow>
<dataflow id="9731" from="sample_sliding_window_buffer_samples_sample_V_15_1" to="sample_sliding_window_buffer_samples_sample_V_15_1_addr" fromId="4550" toId="2168">
</dataflow>
<dataflow id="9732" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_1_addr" fromId="4988" toId="2168">
</dataflow>
<dataflow id="9733" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_1_addr" fromId="874" toId="2168">
</dataflow>
<dataflow id="9734" from="sample_sliding_window_buffer_samples_sample_V_15_1_addr" to="sample_sliding_window_buffer_samples_sample_V_15_1_load" fromId="2168" toId="2169">
</dataflow>
<dataflow id="9735" from="sample_sliding_window_buffer_samples_sample_V_15_0" to="sample_sliding_window_buffer_samples_sample_V_15_0_addr" fromId="4551" toId="2170">
</dataflow>
<dataflow id="9736" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_15_0_addr" fromId="4988" toId="2170">
</dataflow>
<dataflow id="9737" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_15_0_addr" fromId="874" toId="2170">
</dataflow>
<dataflow id="9738" from="sample_sliding_window_buffer_samples_sample_V_15_0_addr" to="sample_sliding_window_buffer_samples_sample_V_15_0_load" fromId="2170" toId="2171">
</dataflow>
<dataflow id="9739" from="sample_sliding_window_buffer_samples_timestamp_V_14_11" to="sample_sliding_window_buffer_samples_timestamp_V_14_11_addr" fromId="4552" toId="2172">
</dataflow>
<dataflow id="9740" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_11_addr" fromId="4988" toId="2172">
</dataflow>
<dataflow id="9741" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_11_addr" fromId="874" toId="2172">
</dataflow>
<dataflow id="9742" from="sample_sliding_window_buffer_samples_timestamp_V_14_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_11_load" fromId="2172" toId="2173">
</dataflow>
<dataflow id="9743" from="sample_sliding_window_buffer_samples_timestamp_V_14_10" to="sample_sliding_window_buffer_samples_timestamp_V_14_10_addr" fromId="4553" toId="2174">
</dataflow>
<dataflow id="9744" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_10_addr" fromId="4988" toId="2174">
</dataflow>
<dataflow id="9745" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_10_addr" fromId="874" toId="2174">
</dataflow>
<dataflow id="9746" from="sample_sliding_window_buffer_samples_timestamp_V_14_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_10_load" fromId="2174" toId="2175">
</dataflow>
<dataflow id="9747" from="sample_sliding_window_buffer_samples_timestamp_V_14_9" to="sample_sliding_window_buffer_samples_timestamp_V_14_9_addr" fromId="4554" toId="2176">
</dataflow>
<dataflow id="9748" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_9_addr" fromId="4988" toId="2176">
</dataflow>
<dataflow id="9749" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_9_addr" fromId="874" toId="2176">
</dataflow>
<dataflow id="9750" from="sample_sliding_window_buffer_samples_timestamp_V_14_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_9_load" fromId="2176" toId="2177">
</dataflow>
<dataflow id="9751" from="sample_sliding_window_buffer_samples_timestamp_V_14_8" to="sample_sliding_window_buffer_samples_timestamp_V_14_8_addr" fromId="4555" toId="2178">
</dataflow>
<dataflow id="9752" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_8_addr" fromId="4988" toId="2178">
</dataflow>
<dataflow id="9753" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_8_addr" fromId="874" toId="2178">
</dataflow>
<dataflow id="9754" from="sample_sliding_window_buffer_samples_timestamp_V_14_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_8_load" fromId="2178" toId="2179">
</dataflow>
<dataflow id="9755" from="sample_sliding_window_buffer_samples_timestamp_V_14_7" to="sample_sliding_window_buffer_samples_timestamp_V_14_7_addr" fromId="4556" toId="2180">
</dataflow>
<dataflow id="9756" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_7_addr" fromId="4988" toId="2180">
</dataflow>
<dataflow id="9757" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_7_addr" fromId="874" toId="2180">
</dataflow>
<dataflow id="9758" from="sample_sliding_window_buffer_samples_timestamp_V_14_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_7_load" fromId="2180" toId="2181">
</dataflow>
<dataflow id="9759" from="sample_sliding_window_buffer_samples_timestamp_V_14_6" to="sample_sliding_window_buffer_samples_timestamp_V_14_6_addr" fromId="4557" toId="2182">
</dataflow>
<dataflow id="9760" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_6_addr" fromId="4988" toId="2182">
</dataflow>
<dataflow id="9761" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_6_addr" fromId="874" toId="2182">
</dataflow>
<dataflow id="9762" from="sample_sliding_window_buffer_samples_timestamp_V_14_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_6_load" fromId="2182" toId="2183">
</dataflow>
<dataflow id="9763" from="sample_sliding_window_buffer_samples_timestamp_V_14_5" to="sample_sliding_window_buffer_samples_timestamp_V_14_5_addr" fromId="4558" toId="2184">
</dataflow>
<dataflow id="9764" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_5_addr" fromId="4988" toId="2184">
</dataflow>
<dataflow id="9765" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_5_addr" fromId="874" toId="2184">
</dataflow>
<dataflow id="9766" from="sample_sliding_window_buffer_samples_timestamp_V_14_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_5_load" fromId="2184" toId="2185">
</dataflow>
<dataflow id="9767" from="sample_sliding_window_buffer_samples_timestamp_V_14_4" to="sample_sliding_window_buffer_samples_timestamp_V_14_4_addr" fromId="4559" toId="2186">
</dataflow>
<dataflow id="9768" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_4_addr" fromId="4988" toId="2186">
</dataflow>
<dataflow id="9769" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_4_addr" fromId="874" toId="2186">
</dataflow>
<dataflow id="9770" from="sample_sliding_window_buffer_samples_timestamp_V_14_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_4_load" fromId="2186" toId="2187">
</dataflow>
<dataflow id="9771" from="sample_sliding_window_buffer_samples_timestamp_V_14_3" to="sample_sliding_window_buffer_samples_timestamp_V_14_3_addr" fromId="4560" toId="2188">
</dataflow>
<dataflow id="9772" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_3_addr" fromId="4988" toId="2188">
</dataflow>
<dataflow id="9773" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_3_addr" fromId="874" toId="2188">
</dataflow>
<dataflow id="9774" from="sample_sliding_window_buffer_samples_timestamp_V_14_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_3_load" fromId="2188" toId="2189">
</dataflow>
<dataflow id="9775" from="sample_sliding_window_buffer_samples_timestamp_V_14_2" to="sample_sliding_window_buffer_samples_timestamp_V_14_2_addr" fromId="4561" toId="2190">
</dataflow>
<dataflow id="9776" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_2_addr" fromId="4988" toId="2190">
</dataflow>
<dataflow id="9777" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_2_addr" fromId="874" toId="2190">
</dataflow>
<dataflow id="9778" from="sample_sliding_window_buffer_samples_timestamp_V_14_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_2_load" fromId="2190" toId="2191">
</dataflow>
<dataflow id="9779" from="sample_sliding_window_buffer_samples_timestamp_V_14_1" to="sample_sliding_window_buffer_samples_timestamp_V_14_1_addr" fromId="4562" toId="2192">
</dataflow>
<dataflow id="9780" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_1_addr" fromId="4988" toId="2192">
</dataflow>
<dataflow id="9781" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_1_addr" fromId="874" toId="2192">
</dataflow>
<dataflow id="9782" from="sample_sliding_window_buffer_samples_timestamp_V_14_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_1_load" fromId="2192" toId="2193">
</dataflow>
<dataflow id="9783" from="sample_sliding_window_buffer_samples_timestamp_V_14_0" to="sample_sliding_window_buffer_samples_timestamp_V_14_0_addr" fromId="4563" toId="2194">
</dataflow>
<dataflow id="9784" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_14_0_addr" fromId="4988" toId="2194">
</dataflow>
<dataflow id="9785" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_14_0_addr" fromId="874" toId="2194">
</dataflow>
<dataflow id="9786" from="sample_sliding_window_buffer_samples_timestamp_V_14_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_0_load" fromId="2194" toId="2195">
</dataflow>
<dataflow id="9787" from="sample_sliding_window_buffer_samples_sample_V_14_11" to="sample_sliding_window_buffer_samples_sample_V_14_11_addr" fromId="4564" toId="2196">
</dataflow>
<dataflow id="9788" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_11_addr" fromId="4988" toId="2196">
</dataflow>
<dataflow id="9789" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_11_addr" fromId="874" toId="2196">
</dataflow>
<dataflow id="9790" from="sample_sliding_window_buffer_samples_sample_V_14_11_addr" to="sample_sliding_window_buffer_samples_sample_V_14_11_load" fromId="2196" toId="2197">
</dataflow>
<dataflow id="9791" from="sample_sliding_window_buffer_samples_sample_V_14_10" to="sample_sliding_window_buffer_samples_sample_V_14_10_addr" fromId="4565" toId="2198">
</dataflow>
<dataflow id="9792" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_10_addr" fromId="4988" toId="2198">
</dataflow>
<dataflow id="9793" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_10_addr" fromId="874" toId="2198">
</dataflow>
<dataflow id="9794" from="sample_sliding_window_buffer_samples_sample_V_14_10_addr" to="sample_sliding_window_buffer_samples_sample_V_14_10_load" fromId="2198" toId="2199">
</dataflow>
<dataflow id="9795" from="sample_sliding_window_buffer_samples_sample_V_14_9" to="sample_sliding_window_buffer_samples_sample_V_14_9_addr" fromId="4566" toId="2200">
</dataflow>
<dataflow id="9796" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_9_addr" fromId="4988" toId="2200">
</dataflow>
<dataflow id="9797" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_9_addr" fromId="874" toId="2200">
</dataflow>
<dataflow id="9798" from="sample_sliding_window_buffer_samples_sample_V_14_9_addr" to="sample_sliding_window_buffer_samples_sample_V_14_9_load" fromId="2200" toId="2201">
</dataflow>
<dataflow id="9799" from="sample_sliding_window_buffer_samples_sample_V_14_8" to="sample_sliding_window_buffer_samples_sample_V_14_8_addr" fromId="4567" toId="2202">
</dataflow>
<dataflow id="9800" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_8_addr" fromId="4988" toId="2202">
</dataflow>
<dataflow id="9801" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_8_addr" fromId="874" toId="2202">
</dataflow>
<dataflow id="9802" from="sample_sliding_window_buffer_samples_sample_V_14_8_addr" to="sample_sliding_window_buffer_samples_sample_V_14_8_load" fromId="2202" toId="2203">
</dataflow>
<dataflow id="9803" from="sample_sliding_window_buffer_samples_sample_V_14_7" to="sample_sliding_window_buffer_samples_sample_V_14_7_addr" fromId="4568" toId="2204">
</dataflow>
<dataflow id="9804" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_7_addr" fromId="4988" toId="2204">
</dataflow>
<dataflow id="9805" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_7_addr" fromId="874" toId="2204">
</dataflow>
<dataflow id="9806" from="sample_sliding_window_buffer_samples_sample_V_14_7_addr" to="sample_sliding_window_buffer_samples_sample_V_14_7_load" fromId="2204" toId="2205">
</dataflow>
<dataflow id="9807" from="sample_sliding_window_buffer_samples_sample_V_14_6" to="sample_sliding_window_buffer_samples_sample_V_14_6_addr" fromId="4569" toId="2206">
</dataflow>
<dataflow id="9808" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_6_addr" fromId="4988" toId="2206">
</dataflow>
<dataflow id="9809" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_6_addr" fromId="874" toId="2206">
</dataflow>
<dataflow id="9810" from="sample_sliding_window_buffer_samples_sample_V_14_6_addr" to="sample_sliding_window_buffer_samples_sample_V_14_6_load" fromId="2206" toId="2207">
</dataflow>
<dataflow id="9811" from="sample_sliding_window_buffer_samples_sample_V_14_5" to="sample_sliding_window_buffer_samples_sample_V_14_5_addr" fromId="4570" toId="2208">
</dataflow>
<dataflow id="9812" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_5_addr" fromId="4988" toId="2208">
</dataflow>
<dataflow id="9813" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_5_addr" fromId="874" toId="2208">
</dataflow>
<dataflow id="9814" from="sample_sliding_window_buffer_samples_sample_V_14_5_addr" to="sample_sliding_window_buffer_samples_sample_V_14_5_load" fromId="2208" toId="2209">
</dataflow>
<dataflow id="9815" from="sample_sliding_window_buffer_samples_sample_V_14_4" to="sample_sliding_window_buffer_samples_sample_V_14_4_addr" fromId="4571" toId="2210">
</dataflow>
<dataflow id="9816" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_4_addr" fromId="4988" toId="2210">
</dataflow>
<dataflow id="9817" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_4_addr" fromId="874" toId="2210">
</dataflow>
<dataflow id="9818" from="sample_sliding_window_buffer_samples_sample_V_14_4_addr" to="sample_sliding_window_buffer_samples_sample_V_14_4_load" fromId="2210" toId="2211">
</dataflow>
<dataflow id="9819" from="sample_sliding_window_buffer_samples_sample_V_14_3" to="sample_sliding_window_buffer_samples_sample_V_14_3_addr" fromId="4572" toId="2212">
</dataflow>
<dataflow id="9820" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_3_addr" fromId="4988" toId="2212">
</dataflow>
<dataflow id="9821" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_3_addr" fromId="874" toId="2212">
</dataflow>
<dataflow id="9822" from="sample_sliding_window_buffer_samples_sample_V_14_3_addr" to="sample_sliding_window_buffer_samples_sample_V_14_3_load" fromId="2212" toId="2213">
</dataflow>
<dataflow id="9823" from="sample_sliding_window_buffer_samples_sample_V_14_2" to="sample_sliding_window_buffer_samples_sample_V_14_2_addr" fromId="4573" toId="2214">
</dataflow>
<dataflow id="9824" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_2_addr" fromId="4988" toId="2214">
</dataflow>
<dataflow id="9825" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_2_addr" fromId="874" toId="2214">
</dataflow>
<dataflow id="9826" from="sample_sliding_window_buffer_samples_sample_V_14_2_addr" to="sample_sliding_window_buffer_samples_sample_V_14_2_load" fromId="2214" toId="2215">
</dataflow>
<dataflow id="9827" from="sample_sliding_window_buffer_samples_sample_V_14_1" to="sample_sliding_window_buffer_samples_sample_V_14_1_addr" fromId="4574" toId="2216">
</dataflow>
<dataflow id="9828" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_1_addr" fromId="4988" toId="2216">
</dataflow>
<dataflow id="9829" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_1_addr" fromId="874" toId="2216">
</dataflow>
<dataflow id="9830" from="sample_sliding_window_buffer_samples_sample_V_14_1_addr" to="sample_sliding_window_buffer_samples_sample_V_14_1_load" fromId="2216" toId="2217">
</dataflow>
<dataflow id="9831" from="sample_sliding_window_buffer_samples_sample_V_14_0" to="sample_sliding_window_buffer_samples_sample_V_14_0_addr" fromId="4575" toId="2218">
</dataflow>
<dataflow id="9832" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_14_0_addr" fromId="4988" toId="2218">
</dataflow>
<dataflow id="9833" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_14_0_addr" fromId="874" toId="2218">
</dataflow>
<dataflow id="9834" from="sample_sliding_window_buffer_samples_sample_V_14_0_addr" to="sample_sliding_window_buffer_samples_sample_V_14_0_load" fromId="2218" toId="2219">
</dataflow>
<dataflow id="9835" from="sample_sliding_window_buffer_samples_timestamp_V_13_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_11_load" fromId="1932" toId="2220">
</dataflow>
<dataflow id="9836" from="sample_sliding_window_buffer_samples_timestamp_V_13_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_10_load" fromId="1934" toId="2221">
</dataflow>
<dataflow id="9837" from="sample_sliding_window_buffer_samples_timestamp_V_13_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_9_load" fromId="1936" toId="2222">
</dataflow>
<dataflow id="9838" from="sample_sliding_window_buffer_samples_timestamp_V_13_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_8_load" fromId="1938" toId="2223">
</dataflow>
<dataflow id="9839" from="sample_sliding_window_buffer_samples_timestamp_V_13_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_7_load" fromId="1940" toId="2224">
</dataflow>
<dataflow id="9840" from="sample_sliding_window_buffer_samples_timestamp_V_13_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_6_load" fromId="1942" toId="2225">
</dataflow>
<dataflow id="9841" from="sample_sliding_window_buffer_samples_timestamp_V_13_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_5_load" fromId="1944" toId="2226">
</dataflow>
<dataflow id="9842" from="sample_sliding_window_buffer_samples_timestamp_V_13_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_4_load" fromId="1946" toId="2227">
</dataflow>
<dataflow id="9843" from="sample_sliding_window_buffer_samples_timestamp_V_13_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_3_load" fromId="1948" toId="2228">
</dataflow>
<dataflow id="9844" from="sample_sliding_window_buffer_samples_timestamp_V_13_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_2_load" fromId="1950" toId="2229">
</dataflow>
<dataflow id="9845" from="sample_sliding_window_buffer_samples_timestamp_V_13_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_1_load" fromId="1952" toId="2230">
</dataflow>
<dataflow id="9846" from="sample_sliding_window_buffer_samples_timestamp_V_13_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_13_0_load" fromId="1954" toId="2231">
</dataflow>
<dataflow id="9847" from="sample_sliding_window_buffer_samples_sample_V_13_11_addr" to="sample_sliding_window_buffer_samples_sample_V_13_11_load" fromId="1956" toId="2232">
</dataflow>
<dataflow id="9848" from="sample_sliding_window_buffer_samples_sample_V_13_10_addr" to="sample_sliding_window_buffer_samples_sample_V_13_10_load" fromId="1958" toId="2233">
</dataflow>
<dataflow id="9849" from="sample_sliding_window_buffer_samples_sample_V_13_9_addr" to="sample_sliding_window_buffer_samples_sample_V_13_9_load" fromId="1960" toId="2234">
</dataflow>
<dataflow id="9850" from="sample_sliding_window_buffer_samples_sample_V_13_8_addr" to="sample_sliding_window_buffer_samples_sample_V_13_8_load" fromId="1962" toId="2235">
</dataflow>
<dataflow id="9851" from="sample_sliding_window_buffer_samples_sample_V_13_7_addr" to="sample_sliding_window_buffer_samples_sample_V_13_7_load" fromId="1964" toId="2236">
</dataflow>
<dataflow id="9852" from="sample_sliding_window_buffer_samples_sample_V_13_6_addr" to="sample_sliding_window_buffer_samples_sample_V_13_6_load" fromId="1966" toId="2237">
</dataflow>
<dataflow id="9853" from="sample_sliding_window_buffer_samples_sample_V_13_5_addr" to="sample_sliding_window_buffer_samples_sample_V_13_5_load" fromId="1968" toId="2238">
</dataflow>
<dataflow id="9854" from="sample_sliding_window_buffer_samples_sample_V_13_4_addr" to="sample_sliding_window_buffer_samples_sample_V_13_4_load" fromId="1970" toId="2239">
</dataflow>
<dataflow id="9855" from="sample_sliding_window_buffer_samples_sample_V_13_3_addr" to="sample_sliding_window_buffer_samples_sample_V_13_3_load" fromId="1972" toId="2240">
</dataflow>
<dataflow id="9856" from="sample_sliding_window_buffer_samples_sample_V_13_2_addr" to="sample_sliding_window_buffer_samples_sample_V_13_2_load" fromId="1974" toId="2241">
</dataflow>
<dataflow id="9857" from="sample_sliding_window_buffer_samples_sample_V_13_1_addr" to="sample_sliding_window_buffer_samples_sample_V_13_1_load" fromId="1976" toId="2242">
</dataflow>
<dataflow id="9858" from="sample_sliding_window_buffer_samples_sample_V_13_0_addr" to="sample_sliding_window_buffer_samples_sample_V_13_0_load" fromId="1978" toId="2243">
</dataflow>
<dataflow id="9859" from="sample_sliding_window_buffer_samples_timestamp_V_12_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_11_load" fromId="1980" toId="2244">
</dataflow>
<dataflow id="9860" from="sample_sliding_window_buffer_samples_timestamp_V_12_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_10_load" fromId="1982" toId="2245">
</dataflow>
<dataflow id="9861" from="sample_sliding_window_buffer_samples_timestamp_V_12_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_9_load" fromId="1984" toId="2246">
</dataflow>
<dataflow id="9862" from="sample_sliding_window_buffer_samples_timestamp_V_12_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_8_load" fromId="1986" toId="2247">
</dataflow>
<dataflow id="9863" from="sample_sliding_window_buffer_samples_timestamp_V_12_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_7_load" fromId="1988" toId="2248">
</dataflow>
<dataflow id="9864" from="sample_sliding_window_buffer_samples_timestamp_V_12_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_6_load" fromId="1990" toId="2249">
</dataflow>
<dataflow id="9865" from="sample_sliding_window_buffer_samples_timestamp_V_12_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_5_load" fromId="1992" toId="2250">
</dataflow>
<dataflow id="9866" from="sample_sliding_window_buffer_samples_timestamp_V_12_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_4_load" fromId="1994" toId="2251">
</dataflow>
<dataflow id="9867" from="sample_sliding_window_buffer_samples_timestamp_V_12_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_3_load" fromId="1996" toId="2252">
</dataflow>
<dataflow id="9868" from="sample_sliding_window_buffer_samples_timestamp_V_12_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_2_load" fromId="1998" toId="2253">
</dataflow>
<dataflow id="9869" from="sample_sliding_window_buffer_samples_timestamp_V_12_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_1_load" fromId="2000" toId="2254">
</dataflow>
<dataflow id="9870" from="sample_sliding_window_buffer_samples_timestamp_V_12_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_12_0_load" fromId="2002" toId="2255">
</dataflow>
<dataflow id="9871" from="sample_sliding_window_buffer_samples_sample_V_12_11_addr" to="sample_sliding_window_buffer_samples_sample_V_12_11_load" fromId="2004" toId="2256">
</dataflow>
<dataflow id="9872" from="sample_sliding_window_buffer_samples_sample_V_12_10_addr" to="sample_sliding_window_buffer_samples_sample_V_12_10_load" fromId="2006" toId="2257">
</dataflow>
<dataflow id="9873" from="sample_sliding_window_buffer_samples_sample_V_12_9_addr" to="sample_sliding_window_buffer_samples_sample_V_12_9_load" fromId="2008" toId="2258">
</dataflow>
<dataflow id="9874" from="sample_sliding_window_buffer_samples_sample_V_12_8_addr" to="sample_sliding_window_buffer_samples_sample_V_12_8_load" fromId="2010" toId="2259">
</dataflow>
<dataflow id="9875" from="sample_sliding_window_buffer_samples_sample_V_12_7_addr" to="sample_sliding_window_buffer_samples_sample_V_12_7_load" fromId="2012" toId="2260">
</dataflow>
<dataflow id="9876" from="sample_sliding_window_buffer_samples_sample_V_12_6_addr" to="sample_sliding_window_buffer_samples_sample_V_12_6_load" fromId="2014" toId="2261">
</dataflow>
<dataflow id="9877" from="sample_sliding_window_buffer_samples_sample_V_12_5_addr" to="sample_sliding_window_buffer_samples_sample_V_12_5_load" fromId="2016" toId="2262">
</dataflow>
<dataflow id="9878" from="sample_sliding_window_buffer_samples_sample_V_12_4_addr" to="sample_sliding_window_buffer_samples_sample_V_12_4_load" fromId="2018" toId="2263">
</dataflow>
<dataflow id="9879" from="sample_sliding_window_buffer_samples_sample_V_12_3_addr" to="sample_sliding_window_buffer_samples_sample_V_12_3_load" fromId="2020" toId="2264">
</dataflow>
<dataflow id="9880" from="sample_sliding_window_buffer_samples_sample_V_12_2_addr" to="sample_sliding_window_buffer_samples_sample_V_12_2_load" fromId="2022" toId="2265">
</dataflow>
<dataflow id="9881" from="sample_sliding_window_buffer_samples_sample_V_12_1_addr" to="sample_sliding_window_buffer_samples_sample_V_12_1_load" fromId="2024" toId="2266">
</dataflow>
<dataflow id="9882" from="sample_sliding_window_buffer_samples_sample_V_12_0_addr" to="sample_sliding_window_buffer_samples_sample_V_12_0_load" fromId="2026" toId="2267">
</dataflow>
<dataflow id="9883" from="sample_sliding_window_buffer_samples_sample_V_12_0_load" to="store_ln225" fromId="2267" toId="2268">
</dataflow>
<dataflow id="9884" from="period_samples_0_sample_V_addr_13" to="store_ln225" fromId="352" toId="2268">
</dataflow>
<dataflow id="9885" from="sample_sliding_window_buffer_samples_sample_V_12_1_load" to="store_ln225" fromId="2266" toId="2269">
</dataflow>
<dataflow id="9886" from="period_samples_1_sample_V_addr_13" to="store_ln225" fromId="353" toId="2269">
</dataflow>
<dataflow id="9887" from="sample_sliding_window_buffer_samples_sample_V_12_2_load" to="store_ln225" fromId="2265" toId="2270">
</dataflow>
<dataflow id="9888" from="period_samples_2_sample_V_addr_13" to="store_ln225" fromId="354" toId="2270">
</dataflow>
<dataflow id="9889" from="sample_sliding_window_buffer_samples_sample_V_12_3_load" to="store_ln225" fromId="2264" toId="2271">
</dataflow>
<dataflow id="9890" from="period_samples_3_sample_V_addr_13" to="store_ln225" fromId="355" toId="2271">
</dataflow>
<dataflow id="9891" from="sample_sliding_window_buffer_samples_sample_V_12_4_load" to="store_ln225" fromId="2263" toId="2272">
</dataflow>
<dataflow id="9892" from="period_samples_4_sample_V_addr_13" to="store_ln225" fromId="356" toId="2272">
</dataflow>
<dataflow id="9893" from="sample_sliding_window_buffer_samples_sample_V_12_5_load" to="store_ln225" fromId="2262" toId="2273">
</dataflow>
<dataflow id="9894" from="period_samples_5_sample_V_addr_13" to="store_ln225" fromId="357" toId="2273">
</dataflow>
<dataflow id="9895" from="sample_sliding_window_buffer_samples_sample_V_12_6_load" to="store_ln225" fromId="2261" toId="2274">
</dataflow>
<dataflow id="9896" from="period_samples_6_sample_V_addr_13" to="store_ln225" fromId="358" toId="2274">
</dataflow>
<dataflow id="9897" from="sample_sliding_window_buffer_samples_sample_V_12_7_load" to="store_ln225" fromId="2260" toId="2275">
</dataflow>
<dataflow id="9898" from="period_samples_7_sample_V_addr_13" to="store_ln225" fromId="359" toId="2275">
</dataflow>
<dataflow id="9899" from="sample_sliding_window_buffer_samples_sample_V_12_8_load" to="store_ln225" fromId="2259" toId="2276">
</dataflow>
<dataflow id="9900" from="period_samples_8_sample_V_addr_13" to="store_ln225" fromId="360" toId="2276">
</dataflow>
<dataflow id="9901" from="sample_sliding_window_buffer_samples_sample_V_12_9_load" to="store_ln225" fromId="2258" toId="2277">
</dataflow>
<dataflow id="9902" from="period_samples_9_sample_V_addr_13" to="store_ln225" fromId="361" toId="2277">
</dataflow>
<dataflow id="9903" from="sample_sliding_window_buffer_samples_sample_V_12_10_load" to="store_ln225" fromId="2257" toId="2278">
</dataflow>
<dataflow id="9904" from="period_samples_10_sample_V_addr_13" to="store_ln225" fromId="362" toId="2278">
</dataflow>
<dataflow id="9905" from="sample_sliding_window_buffer_samples_sample_V_12_11_load" to="store_ln225" fromId="2256" toId="2279">
</dataflow>
<dataflow id="9906" from="period_samples_11_sample_V_addr_13" to="store_ln225" fromId="363" toId="2279">
</dataflow>
<dataflow id="9907" from="sample_sliding_window_buffer_samples_timestamp_V_12_0_load" to="store_ln225" fromId="2255" toId="2280">
</dataflow>
<dataflow id="9908" from="period_samples_0_timestamp_V_addr_13" to="store_ln225" fromId="364" toId="2280">
</dataflow>
<dataflow id="9909" from="sample_sliding_window_buffer_samples_timestamp_V_12_1_load" to="store_ln225" fromId="2254" toId="2281">
</dataflow>
<dataflow id="9910" from="period_samples_1_timestamp_V_addr_13" to="store_ln225" fromId="365" toId="2281">
</dataflow>
<dataflow id="9911" from="sample_sliding_window_buffer_samples_timestamp_V_12_2_load" to="store_ln225" fromId="2253" toId="2282">
</dataflow>
<dataflow id="9912" from="period_samples_2_timestamp_V_addr_13" to="store_ln225" fromId="366" toId="2282">
</dataflow>
<dataflow id="9913" from="sample_sliding_window_buffer_samples_timestamp_V_12_3_load" to="store_ln225" fromId="2252" toId="2283">
</dataflow>
<dataflow id="9914" from="period_samples_3_timestamp_V_addr_13" to="store_ln225" fromId="367" toId="2283">
</dataflow>
<dataflow id="9915" from="sample_sliding_window_buffer_samples_timestamp_V_12_4_load" to="store_ln225" fromId="2251" toId="2284">
</dataflow>
<dataflow id="9916" from="period_samples_4_timestamp_V_addr_13" to="store_ln225" fromId="368" toId="2284">
</dataflow>
<dataflow id="9917" from="sample_sliding_window_buffer_samples_timestamp_V_12_5_load" to="store_ln225" fromId="2250" toId="2285">
</dataflow>
<dataflow id="9918" from="period_samples_5_timestamp_V_addr_13" to="store_ln225" fromId="369" toId="2285">
</dataflow>
<dataflow id="9919" from="sample_sliding_window_buffer_samples_timestamp_V_12_6_load" to="store_ln225" fromId="2249" toId="2286">
</dataflow>
<dataflow id="9920" from="period_samples_6_timestamp_V_addr_13" to="store_ln225" fromId="370" toId="2286">
</dataflow>
<dataflow id="9921" from="sample_sliding_window_buffer_samples_timestamp_V_12_7_load" to="store_ln225" fromId="2248" toId="2287">
</dataflow>
<dataflow id="9922" from="period_samples_7_timestamp_V_addr_13" to="store_ln225" fromId="371" toId="2287">
</dataflow>
<dataflow id="9923" from="sample_sliding_window_buffer_samples_timestamp_V_12_8_load" to="store_ln225" fromId="2247" toId="2288">
</dataflow>
<dataflow id="9924" from="period_samples_8_timestamp_V_addr_13" to="store_ln225" fromId="372" toId="2288">
</dataflow>
<dataflow id="9925" from="sample_sliding_window_buffer_samples_timestamp_V_12_9_load" to="store_ln225" fromId="2246" toId="2289">
</dataflow>
<dataflow id="9926" from="period_samples_9_timestamp_V_addr_13" to="store_ln225" fromId="373" toId="2289">
</dataflow>
<dataflow id="9927" from="sample_sliding_window_buffer_samples_timestamp_V_12_10_load" to="store_ln225" fromId="2245" toId="2290">
</dataflow>
<dataflow id="9928" from="period_samples_10_timestamp_V_addr_13" to="store_ln225" fromId="374" toId="2290">
</dataflow>
<dataflow id="9929" from="sample_sliding_window_buffer_samples_timestamp_V_12_11_load" to="store_ln225" fromId="2244" toId="2291">
</dataflow>
<dataflow id="9930" from="period_samples_11_timestamp_V_addr_13" to="store_ln225" fromId="375" toId="2291">
</dataflow>
<dataflow id="9931" from="sample_sliding_window_buffer_samples_sample_V_13_0_load" to="store_ln225" fromId="2243" toId="2292">
</dataflow>
<dataflow id="9932" from="period_samples_0_sample_V_addr_14" to="store_ln225" fromId="376" toId="2292">
</dataflow>
<dataflow id="9933" from="sample_sliding_window_buffer_samples_sample_V_13_1_load" to="store_ln225" fromId="2242" toId="2293">
</dataflow>
<dataflow id="9934" from="period_samples_1_sample_V_addr_14" to="store_ln225" fromId="377" toId="2293">
</dataflow>
<dataflow id="9935" from="sample_sliding_window_buffer_samples_sample_V_13_2_load" to="store_ln225" fromId="2241" toId="2294">
</dataflow>
<dataflow id="9936" from="period_samples_2_sample_V_addr_14" to="store_ln225" fromId="378" toId="2294">
</dataflow>
<dataflow id="9937" from="sample_sliding_window_buffer_samples_sample_V_13_3_load" to="store_ln225" fromId="2240" toId="2295">
</dataflow>
<dataflow id="9938" from="period_samples_3_sample_V_addr_14" to="store_ln225" fromId="379" toId="2295">
</dataflow>
<dataflow id="9939" from="sample_sliding_window_buffer_samples_sample_V_13_4_load" to="store_ln225" fromId="2239" toId="2296">
</dataflow>
<dataflow id="9940" from="period_samples_4_sample_V_addr_14" to="store_ln225" fromId="380" toId="2296">
</dataflow>
<dataflow id="9941" from="sample_sliding_window_buffer_samples_sample_V_13_5_load" to="store_ln225" fromId="2238" toId="2297">
</dataflow>
<dataflow id="9942" from="period_samples_5_sample_V_addr_14" to="store_ln225" fromId="381" toId="2297">
</dataflow>
<dataflow id="9943" from="sample_sliding_window_buffer_samples_sample_V_13_6_load" to="store_ln225" fromId="2237" toId="2298">
</dataflow>
<dataflow id="9944" from="period_samples_6_sample_V_addr_14" to="store_ln225" fromId="382" toId="2298">
</dataflow>
<dataflow id="9945" from="sample_sliding_window_buffer_samples_sample_V_13_7_load" to="store_ln225" fromId="2236" toId="2299">
</dataflow>
<dataflow id="9946" from="period_samples_7_sample_V_addr_14" to="store_ln225" fromId="383" toId="2299">
</dataflow>
<dataflow id="9947" from="sample_sliding_window_buffer_samples_sample_V_13_8_load" to="store_ln225" fromId="2235" toId="2300">
</dataflow>
<dataflow id="9948" from="period_samples_8_sample_V_addr_14" to="store_ln225" fromId="384" toId="2300">
</dataflow>
<dataflow id="9949" from="sample_sliding_window_buffer_samples_sample_V_13_9_load" to="store_ln225" fromId="2234" toId="2301">
</dataflow>
<dataflow id="9950" from="period_samples_9_sample_V_addr_14" to="store_ln225" fromId="385" toId="2301">
</dataflow>
<dataflow id="9951" from="sample_sliding_window_buffer_samples_sample_V_13_10_load" to="store_ln225" fromId="2233" toId="2302">
</dataflow>
<dataflow id="9952" from="period_samples_10_sample_V_addr_14" to="store_ln225" fromId="386" toId="2302">
</dataflow>
<dataflow id="9953" from="sample_sliding_window_buffer_samples_sample_V_13_11_load" to="store_ln225" fromId="2232" toId="2303">
</dataflow>
<dataflow id="9954" from="period_samples_11_sample_V_addr_14" to="store_ln225" fromId="387" toId="2303">
</dataflow>
<dataflow id="9955" from="sample_sliding_window_buffer_samples_timestamp_V_13_0_load" to="store_ln225" fromId="2231" toId="2304">
</dataflow>
<dataflow id="9956" from="period_samples_0_timestamp_V_addr_14" to="store_ln225" fromId="388" toId="2304">
</dataflow>
<dataflow id="9957" from="sample_sliding_window_buffer_samples_timestamp_V_13_1_load" to="store_ln225" fromId="2230" toId="2305">
</dataflow>
<dataflow id="9958" from="period_samples_1_timestamp_V_addr_14" to="store_ln225" fromId="389" toId="2305">
</dataflow>
<dataflow id="9959" from="sample_sliding_window_buffer_samples_timestamp_V_13_2_load" to="store_ln225" fromId="2229" toId="2306">
</dataflow>
<dataflow id="9960" from="period_samples_2_timestamp_V_addr_14" to="store_ln225" fromId="390" toId="2306">
</dataflow>
<dataflow id="9961" from="sample_sliding_window_buffer_samples_timestamp_V_13_3_load" to="store_ln225" fromId="2228" toId="2307">
</dataflow>
<dataflow id="9962" from="period_samples_3_timestamp_V_addr_14" to="store_ln225" fromId="391" toId="2307">
</dataflow>
<dataflow id="9963" from="sample_sliding_window_buffer_samples_timestamp_V_13_4_load" to="store_ln225" fromId="2227" toId="2308">
</dataflow>
<dataflow id="9964" from="period_samples_4_timestamp_V_addr_14" to="store_ln225" fromId="392" toId="2308">
</dataflow>
<dataflow id="9965" from="sample_sliding_window_buffer_samples_timestamp_V_13_5_load" to="store_ln225" fromId="2226" toId="2309">
</dataflow>
<dataflow id="9966" from="period_samples_5_timestamp_V_addr_14" to="store_ln225" fromId="393" toId="2309">
</dataflow>
<dataflow id="9967" from="sample_sliding_window_buffer_samples_timestamp_V_13_6_load" to="store_ln225" fromId="2225" toId="2310">
</dataflow>
<dataflow id="9968" from="period_samples_6_timestamp_V_addr_14" to="store_ln225" fromId="394" toId="2310">
</dataflow>
<dataflow id="9969" from="sample_sliding_window_buffer_samples_timestamp_V_13_7_load" to="store_ln225" fromId="2224" toId="2311">
</dataflow>
<dataflow id="9970" from="period_samples_7_timestamp_V_addr_14" to="store_ln225" fromId="395" toId="2311">
</dataflow>
<dataflow id="9971" from="sample_sliding_window_buffer_samples_timestamp_V_13_8_load" to="store_ln225" fromId="2223" toId="2312">
</dataflow>
<dataflow id="9972" from="period_samples_8_timestamp_V_addr_14" to="store_ln225" fromId="396" toId="2312">
</dataflow>
<dataflow id="9973" from="sample_sliding_window_buffer_samples_timestamp_V_13_9_load" to="store_ln225" fromId="2222" toId="2313">
</dataflow>
<dataflow id="9974" from="period_samples_9_timestamp_V_addr_14" to="store_ln225" fromId="397" toId="2313">
</dataflow>
<dataflow id="9975" from="sample_sliding_window_buffer_samples_timestamp_V_13_10_load" to="store_ln225" fromId="2221" toId="2314">
</dataflow>
<dataflow id="9976" from="period_samples_10_timestamp_V_addr_14" to="store_ln225" fromId="398" toId="2314">
</dataflow>
<dataflow id="9977" from="sample_sliding_window_buffer_samples_timestamp_V_13_11_load" to="store_ln225" fromId="2220" toId="2315">
</dataflow>
<dataflow id="9978" from="period_samples_11_timestamp_V_addr_14" to="store_ln225" fromId="399" toId="2315">
</dataflow>
<dataflow id="9979" from="sample_sliding_window_buffer_samples_timestamp_V_17_11" to="sample_sliding_window_buffer_samples_timestamp_V_17_11_addr" fromId="4480" toId="2316">
</dataflow>
<dataflow id="9980" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_11_addr" fromId="4988" toId="2316">
</dataflow>
<dataflow id="9981" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_11_addr" fromId="874" toId="2316">
</dataflow>
<dataflow id="9982" from="sample_sliding_window_buffer_samples_timestamp_V_17_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_11_load" fromId="2316" toId="2317">
</dataflow>
<dataflow id="9983" from="sample_sliding_window_buffer_samples_timestamp_V_17_10" to="sample_sliding_window_buffer_samples_timestamp_V_17_10_addr" fromId="4481" toId="2318">
</dataflow>
<dataflow id="9984" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_10_addr" fromId="4988" toId="2318">
</dataflow>
<dataflow id="9985" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_10_addr" fromId="874" toId="2318">
</dataflow>
<dataflow id="9986" from="sample_sliding_window_buffer_samples_timestamp_V_17_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_10_load" fromId="2318" toId="2319">
</dataflow>
<dataflow id="9987" from="sample_sliding_window_buffer_samples_timestamp_V_17_9" to="sample_sliding_window_buffer_samples_timestamp_V_17_9_addr" fromId="4482" toId="2320">
</dataflow>
<dataflow id="9988" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_9_addr" fromId="4988" toId="2320">
</dataflow>
<dataflow id="9989" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_9_addr" fromId="874" toId="2320">
</dataflow>
<dataflow id="9990" from="sample_sliding_window_buffer_samples_timestamp_V_17_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_9_load" fromId="2320" toId="2321">
</dataflow>
<dataflow id="9991" from="sample_sliding_window_buffer_samples_timestamp_V_17_8" to="sample_sliding_window_buffer_samples_timestamp_V_17_8_addr" fromId="4483" toId="2322">
</dataflow>
<dataflow id="9992" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_8_addr" fromId="4988" toId="2322">
</dataflow>
<dataflow id="9993" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_8_addr" fromId="874" toId="2322">
</dataflow>
<dataflow id="9994" from="sample_sliding_window_buffer_samples_timestamp_V_17_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_8_load" fromId="2322" toId="2323">
</dataflow>
<dataflow id="9995" from="sample_sliding_window_buffer_samples_timestamp_V_17_7" to="sample_sliding_window_buffer_samples_timestamp_V_17_7_addr" fromId="4484" toId="2324">
</dataflow>
<dataflow id="9996" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_7_addr" fromId="4988" toId="2324">
</dataflow>
<dataflow id="9997" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_7_addr" fromId="874" toId="2324">
</dataflow>
<dataflow id="9998" from="sample_sliding_window_buffer_samples_timestamp_V_17_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_7_load" fromId="2324" toId="2325">
</dataflow>
<dataflow id="9999" from="sample_sliding_window_buffer_samples_timestamp_V_17_6" to="sample_sliding_window_buffer_samples_timestamp_V_17_6_addr" fromId="4485" toId="2326">
</dataflow>
<dataflow id="10000" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_6_addr" fromId="4988" toId="2326">
</dataflow>
<dataflow id="10001" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_6_addr" fromId="874" toId="2326">
</dataflow>
<dataflow id="10002" from="sample_sliding_window_buffer_samples_timestamp_V_17_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_6_load" fromId="2326" toId="2327">
</dataflow>
<dataflow id="10003" from="sample_sliding_window_buffer_samples_timestamp_V_17_5" to="sample_sliding_window_buffer_samples_timestamp_V_17_5_addr" fromId="4486" toId="2328">
</dataflow>
<dataflow id="10004" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_5_addr" fromId="4988" toId="2328">
</dataflow>
<dataflow id="10005" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_5_addr" fromId="874" toId="2328">
</dataflow>
<dataflow id="10006" from="sample_sliding_window_buffer_samples_timestamp_V_17_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_5_load" fromId="2328" toId="2329">
</dataflow>
<dataflow id="10007" from="sample_sliding_window_buffer_samples_timestamp_V_17_4" to="sample_sliding_window_buffer_samples_timestamp_V_17_4_addr" fromId="4487" toId="2330">
</dataflow>
<dataflow id="10008" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_4_addr" fromId="4988" toId="2330">
</dataflow>
<dataflow id="10009" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_4_addr" fromId="874" toId="2330">
</dataflow>
<dataflow id="10010" from="sample_sliding_window_buffer_samples_timestamp_V_17_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_4_load" fromId="2330" toId="2331">
</dataflow>
<dataflow id="10011" from="sample_sliding_window_buffer_samples_timestamp_V_17_3" to="sample_sliding_window_buffer_samples_timestamp_V_17_3_addr" fromId="4488" toId="2332">
</dataflow>
<dataflow id="10012" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_3_addr" fromId="4988" toId="2332">
</dataflow>
<dataflow id="10013" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_3_addr" fromId="874" toId="2332">
</dataflow>
<dataflow id="10014" from="sample_sliding_window_buffer_samples_timestamp_V_17_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_3_load" fromId="2332" toId="2333">
</dataflow>
<dataflow id="10015" from="sample_sliding_window_buffer_samples_timestamp_V_17_2" to="sample_sliding_window_buffer_samples_timestamp_V_17_2_addr" fromId="4489" toId="2334">
</dataflow>
<dataflow id="10016" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_2_addr" fromId="4988" toId="2334">
</dataflow>
<dataflow id="10017" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_2_addr" fromId="874" toId="2334">
</dataflow>
<dataflow id="10018" from="sample_sliding_window_buffer_samples_timestamp_V_17_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_2_load" fromId="2334" toId="2335">
</dataflow>
<dataflow id="10019" from="sample_sliding_window_buffer_samples_timestamp_V_17_1" to="sample_sliding_window_buffer_samples_timestamp_V_17_1_addr" fromId="4490" toId="2336">
</dataflow>
<dataflow id="10020" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_1_addr" fromId="4988" toId="2336">
</dataflow>
<dataflow id="10021" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_1_addr" fromId="874" toId="2336">
</dataflow>
<dataflow id="10022" from="sample_sliding_window_buffer_samples_timestamp_V_17_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_1_load" fromId="2336" toId="2337">
</dataflow>
<dataflow id="10023" from="sample_sliding_window_buffer_samples_timestamp_V_17_0" to="sample_sliding_window_buffer_samples_timestamp_V_17_0_addr" fromId="4491" toId="2338">
</dataflow>
<dataflow id="10024" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_17_0_addr" fromId="4988" toId="2338">
</dataflow>
<dataflow id="10025" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_17_0_addr" fromId="874" toId="2338">
</dataflow>
<dataflow id="10026" from="sample_sliding_window_buffer_samples_timestamp_V_17_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_0_load" fromId="2338" toId="2339">
</dataflow>
<dataflow id="10027" from="sample_sliding_window_buffer_samples_sample_V_17_11" to="sample_sliding_window_buffer_samples_sample_V_17_11_addr" fromId="4492" toId="2340">
</dataflow>
<dataflow id="10028" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_11_addr" fromId="4988" toId="2340">
</dataflow>
<dataflow id="10029" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_11_addr" fromId="874" toId="2340">
</dataflow>
<dataflow id="10030" from="sample_sliding_window_buffer_samples_sample_V_17_11_addr" to="sample_sliding_window_buffer_samples_sample_V_17_11_load" fromId="2340" toId="2341">
</dataflow>
<dataflow id="10031" from="sample_sliding_window_buffer_samples_sample_V_17_10" to="sample_sliding_window_buffer_samples_sample_V_17_10_addr" fromId="4493" toId="2342">
</dataflow>
<dataflow id="10032" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_10_addr" fromId="4988" toId="2342">
</dataflow>
<dataflow id="10033" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_10_addr" fromId="874" toId="2342">
</dataflow>
<dataflow id="10034" from="sample_sliding_window_buffer_samples_sample_V_17_10_addr" to="sample_sliding_window_buffer_samples_sample_V_17_10_load" fromId="2342" toId="2343">
</dataflow>
<dataflow id="10035" from="sample_sliding_window_buffer_samples_sample_V_17_9" to="sample_sliding_window_buffer_samples_sample_V_17_9_addr" fromId="4494" toId="2344">
</dataflow>
<dataflow id="10036" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_9_addr" fromId="4988" toId="2344">
</dataflow>
<dataflow id="10037" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_9_addr" fromId="874" toId="2344">
</dataflow>
<dataflow id="10038" from="sample_sliding_window_buffer_samples_sample_V_17_9_addr" to="sample_sliding_window_buffer_samples_sample_V_17_9_load" fromId="2344" toId="2345">
</dataflow>
<dataflow id="10039" from="sample_sliding_window_buffer_samples_sample_V_17_8" to="sample_sliding_window_buffer_samples_sample_V_17_8_addr" fromId="4495" toId="2346">
</dataflow>
<dataflow id="10040" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_8_addr" fromId="4988" toId="2346">
</dataflow>
<dataflow id="10041" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_8_addr" fromId="874" toId="2346">
</dataflow>
<dataflow id="10042" from="sample_sliding_window_buffer_samples_sample_V_17_8_addr" to="sample_sliding_window_buffer_samples_sample_V_17_8_load" fromId="2346" toId="2347">
</dataflow>
<dataflow id="10043" from="sample_sliding_window_buffer_samples_sample_V_17_7" to="sample_sliding_window_buffer_samples_sample_V_17_7_addr" fromId="4496" toId="2348">
</dataflow>
<dataflow id="10044" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_7_addr" fromId="4988" toId="2348">
</dataflow>
<dataflow id="10045" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_7_addr" fromId="874" toId="2348">
</dataflow>
<dataflow id="10046" from="sample_sliding_window_buffer_samples_sample_V_17_7_addr" to="sample_sliding_window_buffer_samples_sample_V_17_7_load" fromId="2348" toId="2349">
</dataflow>
<dataflow id="10047" from="sample_sliding_window_buffer_samples_sample_V_17_6" to="sample_sliding_window_buffer_samples_sample_V_17_6_addr" fromId="4497" toId="2350">
</dataflow>
<dataflow id="10048" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_6_addr" fromId="4988" toId="2350">
</dataflow>
<dataflow id="10049" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_6_addr" fromId="874" toId="2350">
</dataflow>
<dataflow id="10050" from="sample_sliding_window_buffer_samples_sample_V_17_6_addr" to="sample_sliding_window_buffer_samples_sample_V_17_6_load" fromId="2350" toId="2351">
</dataflow>
<dataflow id="10051" from="sample_sliding_window_buffer_samples_sample_V_17_5" to="sample_sliding_window_buffer_samples_sample_V_17_5_addr" fromId="4498" toId="2352">
</dataflow>
<dataflow id="10052" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_5_addr" fromId="4988" toId="2352">
</dataflow>
<dataflow id="10053" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_5_addr" fromId="874" toId="2352">
</dataflow>
<dataflow id="10054" from="sample_sliding_window_buffer_samples_sample_V_17_5_addr" to="sample_sliding_window_buffer_samples_sample_V_17_5_load" fromId="2352" toId="2353">
</dataflow>
<dataflow id="10055" from="sample_sliding_window_buffer_samples_sample_V_17_4" to="sample_sliding_window_buffer_samples_sample_V_17_4_addr" fromId="4499" toId="2354">
</dataflow>
<dataflow id="10056" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_4_addr" fromId="4988" toId="2354">
</dataflow>
<dataflow id="10057" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_4_addr" fromId="874" toId="2354">
</dataflow>
<dataflow id="10058" from="sample_sliding_window_buffer_samples_sample_V_17_4_addr" to="sample_sliding_window_buffer_samples_sample_V_17_4_load" fromId="2354" toId="2355">
</dataflow>
<dataflow id="10059" from="sample_sliding_window_buffer_samples_sample_V_17_3" to="sample_sliding_window_buffer_samples_sample_V_17_3_addr" fromId="4500" toId="2356">
</dataflow>
<dataflow id="10060" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_3_addr" fromId="4988" toId="2356">
</dataflow>
<dataflow id="10061" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_3_addr" fromId="874" toId="2356">
</dataflow>
<dataflow id="10062" from="sample_sliding_window_buffer_samples_sample_V_17_3_addr" to="sample_sliding_window_buffer_samples_sample_V_17_3_load" fromId="2356" toId="2357">
</dataflow>
<dataflow id="10063" from="sample_sliding_window_buffer_samples_sample_V_17_2" to="sample_sliding_window_buffer_samples_sample_V_17_2_addr" fromId="4501" toId="2358">
</dataflow>
<dataflow id="10064" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_2_addr" fromId="4988" toId="2358">
</dataflow>
<dataflow id="10065" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_2_addr" fromId="874" toId="2358">
</dataflow>
<dataflow id="10066" from="sample_sliding_window_buffer_samples_sample_V_17_2_addr" to="sample_sliding_window_buffer_samples_sample_V_17_2_load" fromId="2358" toId="2359">
</dataflow>
<dataflow id="10067" from="sample_sliding_window_buffer_samples_sample_V_17_1" to="sample_sliding_window_buffer_samples_sample_V_17_1_addr" fromId="4502" toId="2360">
</dataflow>
<dataflow id="10068" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_1_addr" fromId="4988" toId="2360">
</dataflow>
<dataflow id="10069" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_1_addr" fromId="874" toId="2360">
</dataflow>
<dataflow id="10070" from="sample_sliding_window_buffer_samples_sample_V_17_1_addr" to="sample_sliding_window_buffer_samples_sample_V_17_1_load" fromId="2360" toId="2361">
</dataflow>
<dataflow id="10071" from="sample_sliding_window_buffer_samples_sample_V_17_0" to="sample_sliding_window_buffer_samples_sample_V_17_0_addr" fromId="4503" toId="2362">
</dataflow>
<dataflow id="10072" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_17_0_addr" fromId="4988" toId="2362">
</dataflow>
<dataflow id="10073" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_17_0_addr" fromId="874" toId="2362">
</dataflow>
<dataflow id="10074" from="sample_sliding_window_buffer_samples_sample_V_17_0_addr" to="sample_sliding_window_buffer_samples_sample_V_17_0_load" fromId="2362" toId="2363">
</dataflow>
<dataflow id="10075" from="sample_sliding_window_buffer_samples_timestamp_V_16_11" to="sample_sliding_window_buffer_samples_timestamp_V_16_11_addr" fromId="4504" toId="2364">
</dataflow>
<dataflow id="10076" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_11_addr" fromId="4988" toId="2364">
</dataflow>
<dataflow id="10077" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_11_addr" fromId="874" toId="2364">
</dataflow>
<dataflow id="10078" from="sample_sliding_window_buffer_samples_timestamp_V_16_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_11_load" fromId="2364" toId="2365">
</dataflow>
<dataflow id="10079" from="sample_sliding_window_buffer_samples_timestamp_V_16_10" to="sample_sliding_window_buffer_samples_timestamp_V_16_10_addr" fromId="4505" toId="2366">
</dataflow>
<dataflow id="10080" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_10_addr" fromId="4988" toId="2366">
</dataflow>
<dataflow id="10081" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_10_addr" fromId="874" toId="2366">
</dataflow>
<dataflow id="10082" from="sample_sliding_window_buffer_samples_timestamp_V_16_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_10_load" fromId="2366" toId="2367">
</dataflow>
<dataflow id="10083" from="sample_sliding_window_buffer_samples_timestamp_V_16_9" to="sample_sliding_window_buffer_samples_timestamp_V_16_9_addr" fromId="4506" toId="2368">
</dataflow>
<dataflow id="10084" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_9_addr" fromId="4988" toId="2368">
</dataflow>
<dataflow id="10085" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_9_addr" fromId="874" toId="2368">
</dataflow>
<dataflow id="10086" from="sample_sliding_window_buffer_samples_timestamp_V_16_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_9_load" fromId="2368" toId="2369">
</dataflow>
<dataflow id="10087" from="sample_sliding_window_buffer_samples_timestamp_V_16_8" to="sample_sliding_window_buffer_samples_timestamp_V_16_8_addr" fromId="4507" toId="2370">
</dataflow>
<dataflow id="10088" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_8_addr" fromId="4988" toId="2370">
</dataflow>
<dataflow id="10089" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_8_addr" fromId="874" toId="2370">
</dataflow>
<dataflow id="10090" from="sample_sliding_window_buffer_samples_timestamp_V_16_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_8_load" fromId="2370" toId="2371">
</dataflow>
<dataflow id="10091" from="sample_sliding_window_buffer_samples_timestamp_V_16_7" to="sample_sliding_window_buffer_samples_timestamp_V_16_7_addr" fromId="4508" toId="2372">
</dataflow>
<dataflow id="10092" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_7_addr" fromId="4988" toId="2372">
</dataflow>
<dataflow id="10093" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_7_addr" fromId="874" toId="2372">
</dataflow>
<dataflow id="10094" from="sample_sliding_window_buffer_samples_timestamp_V_16_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_7_load" fromId="2372" toId="2373">
</dataflow>
<dataflow id="10095" from="sample_sliding_window_buffer_samples_timestamp_V_16_6" to="sample_sliding_window_buffer_samples_timestamp_V_16_6_addr" fromId="4509" toId="2374">
</dataflow>
<dataflow id="10096" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_6_addr" fromId="4988" toId="2374">
</dataflow>
<dataflow id="10097" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_6_addr" fromId="874" toId="2374">
</dataflow>
<dataflow id="10098" from="sample_sliding_window_buffer_samples_timestamp_V_16_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_6_load" fromId="2374" toId="2375">
</dataflow>
<dataflow id="10099" from="sample_sliding_window_buffer_samples_timestamp_V_16_5" to="sample_sliding_window_buffer_samples_timestamp_V_16_5_addr" fromId="4510" toId="2376">
</dataflow>
<dataflow id="10100" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_5_addr" fromId="4988" toId="2376">
</dataflow>
<dataflow id="10101" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_5_addr" fromId="874" toId="2376">
</dataflow>
<dataflow id="10102" from="sample_sliding_window_buffer_samples_timestamp_V_16_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_5_load" fromId="2376" toId="2377">
</dataflow>
<dataflow id="10103" from="sample_sliding_window_buffer_samples_timestamp_V_16_4" to="sample_sliding_window_buffer_samples_timestamp_V_16_4_addr" fromId="4511" toId="2378">
</dataflow>
<dataflow id="10104" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_4_addr" fromId="4988" toId="2378">
</dataflow>
<dataflow id="10105" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_4_addr" fromId="874" toId="2378">
</dataflow>
<dataflow id="10106" from="sample_sliding_window_buffer_samples_timestamp_V_16_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_4_load" fromId="2378" toId="2379">
</dataflow>
<dataflow id="10107" from="sample_sliding_window_buffer_samples_timestamp_V_16_3" to="sample_sliding_window_buffer_samples_timestamp_V_16_3_addr" fromId="4512" toId="2380">
</dataflow>
<dataflow id="10108" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_3_addr" fromId="4988" toId="2380">
</dataflow>
<dataflow id="10109" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_3_addr" fromId="874" toId="2380">
</dataflow>
<dataflow id="10110" from="sample_sliding_window_buffer_samples_timestamp_V_16_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_3_load" fromId="2380" toId="2381">
</dataflow>
<dataflow id="10111" from="sample_sliding_window_buffer_samples_timestamp_V_16_2" to="sample_sliding_window_buffer_samples_timestamp_V_16_2_addr" fromId="4513" toId="2382">
</dataflow>
<dataflow id="10112" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_2_addr" fromId="4988" toId="2382">
</dataflow>
<dataflow id="10113" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_2_addr" fromId="874" toId="2382">
</dataflow>
<dataflow id="10114" from="sample_sliding_window_buffer_samples_timestamp_V_16_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_2_load" fromId="2382" toId="2383">
</dataflow>
<dataflow id="10115" from="sample_sliding_window_buffer_samples_timestamp_V_16_1" to="sample_sliding_window_buffer_samples_timestamp_V_16_1_addr" fromId="4514" toId="2384">
</dataflow>
<dataflow id="10116" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_1_addr" fromId="4988" toId="2384">
</dataflow>
<dataflow id="10117" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_1_addr" fromId="874" toId="2384">
</dataflow>
<dataflow id="10118" from="sample_sliding_window_buffer_samples_timestamp_V_16_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_1_load" fromId="2384" toId="2385">
</dataflow>
<dataflow id="10119" from="sample_sliding_window_buffer_samples_timestamp_V_16_0" to="sample_sliding_window_buffer_samples_timestamp_V_16_0_addr" fromId="4515" toId="2386">
</dataflow>
<dataflow id="10120" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_16_0_addr" fromId="4988" toId="2386">
</dataflow>
<dataflow id="10121" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_16_0_addr" fromId="874" toId="2386">
</dataflow>
<dataflow id="10122" from="sample_sliding_window_buffer_samples_timestamp_V_16_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_0_load" fromId="2386" toId="2387">
</dataflow>
<dataflow id="10123" from="sample_sliding_window_buffer_samples_sample_V_16_11" to="sample_sliding_window_buffer_samples_sample_V_16_11_addr" fromId="4516" toId="2388">
</dataflow>
<dataflow id="10124" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_11_addr" fromId="4988" toId="2388">
</dataflow>
<dataflow id="10125" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_11_addr" fromId="874" toId="2388">
</dataflow>
<dataflow id="10126" from="sample_sliding_window_buffer_samples_sample_V_16_11_addr" to="sample_sliding_window_buffer_samples_sample_V_16_11_load" fromId="2388" toId="2389">
</dataflow>
<dataflow id="10127" from="sample_sliding_window_buffer_samples_sample_V_16_10" to="sample_sliding_window_buffer_samples_sample_V_16_10_addr" fromId="4517" toId="2390">
</dataflow>
<dataflow id="10128" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_10_addr" fromId="4988" toId="2390">
</dataflow>
<dataflow id="10129" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_10_addr" fromId="874" toId="2390">
</dataflow>
<dataflow id="10130" from="sample_sliding_window_buffer_samples_sample_V_16_10_addr" to="sample_sliding_window_buffer_samples_sample_V_16_10_load" fromId="2390" toId="2391">
</dataflow>
<dataflow id="10131" from="sample_sliding_window_buffer_samples_sample_V_16_9" to="sample_sliding_window_buffer_samples_sample_V_16_9_addr" fromId="4518" toId="2392">
</dataflow>
<dataflow id="10132" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_9_addr" fromId="4988" toId="2392">
</dataflow>
<dataflow id="10133" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_9_addr" fromId="874" toId="2392">
</dataflow>
<dataflow id="10134" from="sample_sliding_window_buffer_samples_sample_V_16_9_addr" to="sample_sliding_window_buffer_samples_sample_V_16_9_load" fromId="2392" toId="2393">
</dataflow>
<dataflow id="10135" from="sample_sliding_window_buffer_samples_sample_V_16_8" to="sample_sliding_window_buffer_samples_sample_V_16_8_addr" fromId="4519" toId="2394">
</dataflow>
<dataflow id="10136" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_8_addr" fromId="4988" toId="2394">
</dataflow>
<dataflow id="10137" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_8_addr" fromId="874" toId="2394">
</dataflow>
<dataflow id="10138" from="sample_sliding_window_buffer_samples_sample_V_16_8_addr" to="sample_sliding_window_buffer_samples_sample_V_16_8_load" fromId="2394" toId="2395">
</dataflow>
<dataflow id="10139" from="sample_sliding_window_buffer_samples_sample_V_16_7" to="sample_sliding_window_buffer_samples_sample_V_16_7_addr" fromId="4520" toId="2396">
</dataflow>
<dataflow id="10140" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_7_addr" fromId="4988" toId="2396">
</dataflow>
<dataflow id="10141" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_7_addr" fromId="874" toId="2396">
</dataflow>
<dataflow id="10142" from="sample_sliding_window_buffer_samples_sample_V_16_7_addr" to="sample_sliding_window_buffer_samples_sample_V_16_7_load" fromId="2396" toId="2397">
</dataflow>
<dataflow id="10143" from="sample_sliding_window_buffer_samples_sample_V_16_6" to="sample_sliding_window_buffer_samples_sample_V_16_6_addr" fromId="4521" toId="2398">
</dataflow>
<dataflow id="10144" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_6_addr" fromId="4988" toId="2398">
</dataflow>
<dataflow id="10145" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_6_addr" fromId="874" toId="2398">
</dataflow>
<dataflow id="10146" from="sample_sliding_window_buffer_samples_sample_V_16_6_addr" to="sample_sliding_window_buffer_samples_sample_V_16_6_load" fromId="2398" toId="2399">
</dataflow>
<dataflow id="10147" from="sample_sliding_window_buffer_samples_sample_V_16_5" to="sample_sliding_window_buffer_samples_sample_V_16_5_addr" fromId="4522" toId="2400">
</dataflow>
<dataflow id="10148" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_5_addr" fromId="4988" toId="2400">
</dataflow>
<dataflow id="10149" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_5_addr" fromId="874" toId="2400">
</dataflow>
<dataflow id="10150" from="sample_sliding_window_buffer_samples_sample_V_16_5_addr" to="sample_sliding_window_buffer_samples_sample_V_16_5_load" fromId="2400" toId="2401">
</dataflow>
<dataflow id="10151" from="sample_sliding_window_buffer_samples_sample_V_16_4" to="sample_sliding_window_buffer_samples_sample_V_16_4_addr" fromId="4523" toId="2402">
</dataflow>
<dataflow id="10152" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_4_addr" fromId="4988" toId="2402">
</dataflow>
<dataflow id="10153" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_4_addr" fromId="874" toId="2402">
</dataflow>
<dataflow id="10154" from="sample_sliding_window_buffer_samples_sample_V_16_4_addr" to="sample_sliding_window_buffer_samples_sample_V_16_4_load" fromId="2402" toId="2403">
</dataflow>
<dataflow id="10155" from="sample_sliding_window_buffer_samples_sample_V_16_3" to="sample_sliding_window_buffer_samples_sample_V_16_3_addr" fromId="4524" toId="2404">
</dataflow>
<dataflow id="10156" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_3_addr" fromId="4988" toId="2404">
</dataflow>
<dataflow id="10157" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_3_addr" fromId="874" toId="2404">
</dataflow>
<dataflow id="10158" from="sample_sliding_window_buffer_samples_sample_V_16_3_addr" to="sample_sliding_window_buffer_samples_sample_V_16_3_load" fromId="2404" toId="2405">
</dataflow>
<dataflow id="10159" from="sample_sliding_window_buffer_samples_sample_V_16_2" to="sample_sliding_window_buffer_samples_sample_V_16_2_addr" fromId="4525" toId="2406">
</dataflow>
<dataflow id="10160" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_2_addr" fromId="4988" toId="2406">
</dataflow>
<dataflow id="10161" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_2_addr" fromId="874" toId="2406">
</dataflow>
<dataflow id="10162" from="sample_sliding_window_buffer_samples_sample_V_16_2_addr" to="sample_sliding_window_buffer_samples_sample_V_16_2_load" fromId="2406" toId="2407">
</dataflow>
<dataflow id="10163" from="sample_sliding_window_buffer_samples_sample_V_16_1" to="sample_sliding_window_buffer_samples_sample_V_16_1_addr" fromId="4526" toId="2408">
</dataflow>
<dataflow id="10164" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_1_addr" fromId="4988" toId="2408">
</dataflow>
<dataflow id="10165" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_1_addr" fromId="874" toId="2408">
</dataflow>
<dataflow id="10166" from="sample_sliding_window_buffer_samples_sample_V_16_1_addr" to="sample_sliding_window_buffer_samples_sample_V_16_1_load" fromId="2408" toId="2409">
</dataflow>
<dataflow id="10167" from="sample_sliding_window_buffer_samples_sample_V_16_0" to="sample_sliding_window_buffer_samples_sample_V_16_0_addr" fromId="4527" toId="2410">
</dataflow>
<dataflow id="10168" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_16_0_addr" fromId="4988" toId="2410">
</dataflow>
<dataflow id="10169" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_16_0_addr" fromId="874" toId="2410">
</dataflow>
<dataflow id="10170" from="sample_sliding_window_buffer_samples_sample_V_16_0_addr" to="sample_sliding_window_buffer_samples_sample_V_16_0_load" fromId="2410" toId="2411">
</dataflow>
<dataflow id="10171" from="sample_sliding_window_buffer_samples_timestamp_V_15_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_11_load" fromId="2124" toId="2412">
</dataflow>
<dataflow id="10172" from="sample_sliding_window_buffer_samples_timestamp_V_15_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_10_load" fromId="2126" toId="2413">
</dataflow>
<dataflow id="10173" from="sample_sliding_window_buffer_samples_timestamp_V_15_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_9_load" fromId="2128" toId="2414">
</dataflow>
<dataflow id="10174" from="sample_sliding_window_buffer_samples_timestamp_V_15_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_8_load" fromId="2130" toId="2415">
</dataflow>
<dataflow id="10175" from="sample_sliding_window_buffer_samples_timestamp_V_15_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_7_load" fromId="2132" toId="2416">
</dataflow>
<dataflow id="10176" from="sample_sliding_window_buffer_samples_timestamp_V_15_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_6_load" fromId="2134" toId="2417">
</dataflow>
<dataflow id="10177" from="sample_sliding_window_buffer_samples_timestamp_V_15_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_5_load" fromId="2136" toId="2418">
</dataflow>
<dataflow id="10178" from="sample_sliding_window_buffer_samples_timestamp_V_15_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_4_load" fromId="2138" toId="2419">
</dataflow>
<dataflow id="10179" from="sample_sliding_window_buffer_samples_timestamp_V_15_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_3_load" fromId="2140" toId="2420">
</dataflow>
<dataflow id="10180" from="sample_sliding_window_buffer_samples_timestamp_V_15_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_2_load" fromId="2142" toId="2421">
</dataflow>
<dataflow id="10181" from="sample_sliding_window_buffer_samples_timestamp_V_15_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_1_load" fromId="2144" toId="2422">
</dataflow>
<dataflow id="10182" from="sample_sliding_window_buffer_samples_timestamp_V_15_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_15_0_load" fromId="2146" toId="2423">
</dataflow>
<dataflow id="10183" from="sample_sliding_window_buffer_samples_sample_V_15_11_addr" to="sample_sliding_window_buffer_samples_sample_V_15_11_load" fromId="2148" toId="2424">
</dataflow>
<dataflow id="10184" from="sample_sliding_window_buffer_samples_sample_V_15_10_addr" to="sample_sliding_window_buffer_samples_sample_V_15_10_load" fromId="2150" toId="2425">
</dataflow>
<dataflow id="10185" from="sample_sliding_window_buffer_samples_sample_V_15_9_addr" to="sample_sliding_window_buffer_samples_sample_V_15_9_load" fromId="2152" toId="2426">
</dataflow>
<dataflow id="10186" from="sample_sliding_window_buffer_samples_sample_V_15_8_addr" to="sample_sliding_window_buffer_samples_sample_V_15_8_load" fromId="2154" toId="2427">
</dataflow>
<dataflow id="10187" from="sample_sliding_window_buffer_samples_sample_V_15_7_addr" to="sample_sliding_window_buffer_samples_sample_V_15_7_load" fromId="2156" toId="2428">
</dataflow>
<dataflow id="10188" from="sample_sliding_window_buffer_samples_sample_V_15_6_addr" to="sample_sliding_window_buffer_samples_sample_V_15_6_load" fromId="2158" toId="2429">
</dataflow>
<dataflow id="10189" from="sample_sliding_window_buffer_samples_sample_V_15_5_addr" to="sample_sliding_window_buffer_samples_sample_V_15_5_load" fromId="2160" toId="2430">
</dataflow>
<dataflow id="10190" from="sample_sliding_window_buffer_samples_sample_V_15_4_addr" to="sample_sliding_window_buffer_samples_sample_V_15_4_load" fromId="2162" toId="2431">
</dataflow>
<dataflow id="10191" from="sample_sliding_window_buffer_samples_sample_V_15_3_addr" to="sample_sliding_window_buffer_samples_sample_V_15_3_load" fromId="2164" toId="2432">
</dataflow>
<dataflow id="10192" from="sample_sliding_window_buffer_samples_sample_V_15_2_addr" to="sample_sliding_window_buffer_samples_sample_V_15_2_load" fromId="2166" toId="2433">
</dataflow>
<dataflow id="10193" from="sample_sliding_window_buffer_samples_sample_V_15_1_addr" to="sample_sliding_window_buffer_samples_sample_V_15_1_load" fromId="2168" toId="2434">
</dataflow>
<dataflow id="10194" from="sample_sliding_window_buffer_samples_sample_V_15_0_addr" to="sample_sliding_window_buffer_samples_sample_V_15_0_load" fromId="2170" toId="2435">
</dataflow>
<dataflow id="10195" from="sample_sliding_window_buffer_samples_timestamp_V_14_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_11_load" fromId="2172" toId="2436">
</dataflow>
<dataflow id="10196" from="sample_sliding_window_buffer_samples_timestamp_V_14_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_10_load" fromId="2174" toId="2437">
</dataflow>
<dataflow id="10197" from="sample_sliding_window_buffer_samples_timestamp_V_14_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_9_load" fromId="2176" toId="2438">
</dataflow>
<dataflow id="10198" from="sample_sliding_window_buffer_samples_timestamp_V_14_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_8_load" fromId="2178" toId="2439">
</dataflow>
<dataflow id="10199" from="sample_sliding_window_buffer_samples_timestamp_V_14_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_7_load" fromId="2180" toId="2440">
</dataflow>
<dataflow id="10200" from="sample_sliding_window_buffer_samples_timestamp_V_14_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_6_load" fromId="2182" toId="2441">
</dataflow>
<dataflow id="10201" from="sample_sliding_window_buffer_samples_timestamp_V_14_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_5_load" fromId="2184" toId="2442">
</dataflow>
<dataflow id="10202" from="sample_sliding_window_buffer_samples_timestamp_V_14_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_4_load" fromId="2186" toId="2443">
</dataflow>
<dataflow id="10203" from="sample_sliding_window_buffer_samples_timestamp_V_14_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_3_load" fromId="2188" toId="2444">
</dataflow>
<dataflow id="10204" from="sample_sliding_window_buffer_samples_timestamp_V_14_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_2_load" fromId="2190" toId="2445">
</dataflow>
<dataflow id="10205" from="sample_sliding_window_buffer_samples_timestamp_V_14_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_1_load" fromId="2192" toId="2446">
</dataflow>
<dataflow id="10206" from="sample_sliding_window_buffer_samples_timestamp_V_14_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_14_0_load" fromId="2194" toId="2447">
</dataflow>
<dataflow id="10207" from="sample_sliding_window_buffer_samples_sample_V_14_11_addr" to="sample_sliding_window_buffer_samples_sample_V_14_11_load" fromId="2196" toId="2448">
</dataflow>
<dataflow id="10208" from="sample_sliding_window_buffer_samples_sample_V_14_10_addr" to="sample_sliding_window_buffer_samples_sample_V_14_10_load" fromId="2198" toId="2449">
</dataflow>
<dataflow id="10209" from="sample_sliding_window_buffer_samples_sample_V_14_9_addr" to="sample_sliding_window_buffer_samples_sample_V_14_9_load" fromId="2200" toId="2450">
</dataflow>
<dataflow id="10210" from="sample_sliding_window_buffer_samples_sample_V_14_8_addr" to="sample_sliding_window_buffer_samples_sample_V_14_8_load" fromId="2202" toId="2451">
</dataflow>
<dataflow id="10211" from="sample_sliding_window_buffer_samples_sample_V_14_7_addr" to="sample_sliding_window_buffer_samples_sample_V_14_7_load" fromId="2204" toId="2452">
</dataflow>
<dataflow id="10212" from="sample_sliding_window_buffer_samples_sample_V_14_6_addr" to="sample_sliding_window_buffer_samples_sample_V_14_6_load" fromId="2206" toId="2453">
</dataflow>
<dataflow id="10213" from="sample_sliding_window_buffer_samples_sample_V_14_5_addr" to="sample_sliding_window_buffer_samples_sample_V_14_5_load" fromId="2208" toId="2454">
</dataflow>
<dataflow id="10214" from="sample_sliding_window_buffer_samples_sample_V_14_4_addr" to="sample_sliding_window_buffer_samples_sample_V_14_4_load" fromId="2210" toId="2455">
</dataflow>
<dataflow id="10215" from="sample_sliding_window_buffer_samples_sample_V_14_3_addr" to="sample_sliding_window_buffer_samples_sample_V_14_3_load" fromId="2212" toId="2456">
</dataflow>
<dataflow id="10216" from="sample_sliding_window_buffer_samples_sample_V_14_2_addr" to="sample_sliding_window_buffer_samples_sample_V_14_2_load" fromId="2214" toId="2457">
</dataflow>
<dataflow id="10217" from="sample_sliding_window_buffer_samples_sample_V_14_1_addr" to="sample_sliding_window_buffer_samples_sample_V_14_1_load" fromId="2216" toId="2458">
</dataflow>
<dataflow id="10218" from="sample_sliding_window_buffer_samples_sample_V_14_0_addr" to="sample_sliding_window_buffer_samples_sample_V_14_0_load" fromId="2218" toId="2459">
</dataflow>
<dataflow id="10219" from="sample_sliding_window_buffer_samples_sample_V_14_0_load" to="store_ln225" fromId="2459" toId="2460">
</dataflow>
<dataflow id="10220" from="period_samples_0_sample_V_addr_15" to="store_ln225" fromId="400" toId="2460">
</dataflow>
<dataflow id="10221" from="sample_sliding_window_buffer_samples_sample_V_14_1_load" to="store_ln225" fromId="2458" toId="2461">
</dataflow>
<dataflow id="10222" from="period_samples_1_sample_V_addr_15" to="store_ln225" fromId="401" toId="2461">
</dataflow>
<dataflow id="10223" from="sample_sliding_window_buffer_samples_sample_V_14_2_load" to="store_ln225" fromId="2457" toId="2462">
</dataflow>
<dataflow id="10224" from="period_samples_2_sample_V_addr_15" to="store_ln225" fromId="402" toId="2462">
</dataflow>
<dataflow id="10225" from="sample_sliding_window_buffer_samples_sample_V_14_3_load" to="store_ln225" fromId="2456" toId="2463">
</dataflow>
<dataflow id="10226" from="period_samples_3_sample_V_addr_15" to="store_ln225" fromId="403" toId="2463">
</dataflow>
<dataflow id="10227" from="sample_sliding_window_buffer_samples_sample_V_14_4_load" to="store_ln225" fromId="2455" toId="2464">
</dataflow>
<dataflow id="10228" from="period_samples_4_sample_V_addr_15" to="store_ln225" fromId="404" toId="2464">
</dataflow>
<dataflow id="10229" from="sample_sliding_window_buffer_samples_sample_V_14_5_load" to="store_ln225" fromId="2454" toId="2465">
</dataflow>
<dataflow id="10230" from="period_samples_5_sample_V_addr_15" to="store_ln225" fromId="405" toId="2465">
</dataflow>
<dataflow id="10231" from="sample_sliding_window_buffer_samples_sample_V_14_6_load" to="store_ln225" fromId="2453" toId="2466">
</dataflow>
<dataflow id="10232" from="period_samples_6_sample_V_addr_15" to="store_ln225" fromId="406" toId="2466">
</dataflow>
<dataflow id="10233" from="sample_sliding_window_buffer_samples_sample_V_14_7_load" to="store_ln225" fromId="2452" toId="2467">
</dataflow>
<dataflow id="10234" from="period_samples_7_sample_V_addr_15" to="store_ln225" fromId="407" toId="2467">
</dataflow>
<dataflow id="10235" from="sample_sliding_window_buffer_samples_sample_V_14_8_load" to="store_ln225" fromId="2451" toId="2468">
</dataflow>
<dataflow id="10236" from="period_samples_8_sample_V_addr_15" to="store_ln225" fromId="408" toId="2468">
</dataflow>
<dataflow id="10237" from="sample_sliding_window_buffer_samples_sample_V_14_9_load" to="store_ln225" fromId="2450" toId="2469">
</dataflow>
<dataflow id="10238" from="period_samples_9_sample_V_addr_15" to="store_ln225" fromId="409" toId="2469">
</dataflow>
<dataflow id="10239" from="sample_sliding_window_buffer_samples_sample_V_14_10_load" to="store_ln225" fromId="2449" toId="2470">
</dataflow>
<dataflow id="10240" from="period_samples_10_sample_V_addr_15" to="store_ln225" fromId="410" toId="2470">
</dataflow>
<dataflow id="10241" from="sample_sliding_window_buffer_samples_sample_V_14_11_load" to="store_ln225" fromId="2448" toId="2471">
</dataflow>
<dataflow id="10242" from="period_samples_11_sample_V_addr_15" to="store_ln225" fromId="411" toId="2471">
</dataflow>
<dataflow id="10243" from="sample_sliding_window_buffer_samples_timestamp_V_14_0_load" to="store_ln225" fromId="2447" toId="2472">
</dataflow>
<dataflow id="10244" from="period_samples_0_timestamp_V_addr_15" to="store_ln225" fromId="412" toId="2472">
</dataflow>
<dataflow id="10245" from="sample_sliding_window_buffer_samples_timestamp_V_14_1_load" to="store_ln225" fromId="2446" toId="2473">
</dataflow>
<dataflow id="10246" from="period_samples_1_timestamp_V_addr_15" to="store_ln225" fromId="413" toId="2473">
</dataflow>
<dataflow id="10247" from="sample_sliding_window_buffer_samples_timestamp_V_14_2_load" to="store_ln225" fromId="2445" toId="2474">
</dataflow>
<dataflow id="10248" from="period_samples_2_timestamp_V_addr_15" to="store_ln225" fromId="414" toId="2474">
</dataflow>
<dataflow id="10249" from="sample_sliding_window_buffer_samples_timestamp_V_14_3_load" to="store_ln225" fromId="2444" toId="2475">
</dataflow>
<dataflow id="10250" from="period_samples_3_timestamp_V_addr_15" to="store_ln225" fromId="415" toId="2475">
</dataflow>
<dataflow id="10251" from="sample_sliding_window_buffer_samples_timestamp_V_14_4_load" to="store_ln225" fromId="2443" toId="2476">
</dataflow>
<dataflow id="10252" from="period_samples_4_timestamp_V_addr_15" to="store_ln225" fromId="416" toId="2476">
</dataflow>
<dataflow id="10253" from="sample_sliding_window_buffer_samples_timestamp_V_14_5_load" to="store_ln225" fromId="2442" toId="2477">
</dataflow>
<dataflow id="10254" from="period_samples_5_timestamp_V_addr_15" to="store_ln225" fromId="417" toId="2477">
</dataflow>
<dataflow id="10255" from="sample_sliding_window_buffer_samples_timestamp_V_14_6_load" to="store_ln225" fromId="2441" toId="2478">
</dataflow>
<dataflow id="10256" from="period_samples_6_timestamp_V_addr_15" to="store_ln225" fromId="418" toId="2478">
</dataflow>
<dataflow id="10257" from="sample_sliding_window_buffer_samples_timestamp_V_14_7_load" to="store_ln225" fromId="2440" toId="2479">
</dataflow>
<dataflow id="10258" from="period_samples_7_timestamp_V_addr_15" to="store_ln225" fromId="419" toId="2479">
</dataflow>
<dataflow id="10259" from="sample_sliding_window_buffer_samples_timestamp_V_14_8_load" to="store_ln225" fromId="2439" toId="2480">
</dataflow>
<dataflow id="10260" from="period_samples_8_timestamp_V_addr_15" to="store_ln225" fromId="420" toId="2480">
</dataflow>
<dataflow id="10261" from="sample_sliding_window_buffer_samples_timestamp_V_14_9_load" to="store_ln225" fromId="2438" toId="2481">
</dataflow>
<dataflow id="10262" from="period_samples_9_timestamp_V_addr_15" to="store_ln225" fromId="421" toId="2481">
</dataflow>
<dataflow id="10263" from="sample_sliding_window_buffer_samples_timestamp_V_14_10_load" to="store_ln225" fromId="2437" toId="2482">
</dataflow>
<dataflow id="10264" from="period_samples_10_timestamp_V_addr_15" to="store_ln225" fromId="422" toId="2482">
</dataflow>
<dataflow id="10265" from="sample_sliding_window_buffer_samples_timestamp_V_14_11_load" to="store_ln225" fromId="2436" toId="2483">
</dataflow>
<dataflow id="10266" from="period_samples_11_timestamp_V_addr_15" to="store_ln225" fromId="423" toId="2483">
</dataflow>
<dataflow id="10267" from="sample_sliding_window_buffer_samples_sample_V_15_0_load" to="store_ln225" fromId="2435" toId="2484">
</dataflow>
<dataflow id="10268" from="period_samples_0_sample_V_addr_16" to="store_ln225" fromId="424" toId="2484">
</dataflow>
<dataflow id="10269" from="sample_sliding_window_buffer_samples_sample_V_15_1_load" to="store_ln225" fromId="2434" toId="2485">
</dataflow>
<dataflow id="10270" from="period_samples_1_sample_V_addr_16" to="store_ln225" fromId="425" toId="2485">
</dataflow>
<dataflow id="10271" from="sample_sliding_window_buffer_samples_sample_V_15_2_load" to="store_ln225" fromId="2433" toId="2486">
</dataflow>
<dataflow id="10272" from="period_samples_2_sample_V_addr_16" to="store_ln225" fromId="426" toId="2486">
</dataflow>
<dataflow id="10273" from="sample_sliding_window_buffer_samples_sample_V_15_3_load" to="store_ln225" fromId="2432" toId="2487">
</dataflow>
<dataflow id="10274" from="period_samples_3_sample_V_addr_16" to="store_ln225" fromId="427" toId="2487">
</dataflow>
<dataflow id="10275" from="sample_sliding_window_buffer_samples_sample_V_15_4_load" to="store_ln225" fromId="2431" toId="2488">
</dataflow>
<dataflow id="10276" from="period_samples_4_sample_V_addr_16" to="store_ln225" fromId="428" toId="2488">
</dataflow>
<dataflow id="10277" from="sample_sliding_window_buffer_samples_sample_V_15_5_load" to="store_ln225" fromId="2430" toId="2489">
</dataflow>
<dataflow id="10278" from="period_samples_5_sample_V_addr_16" to="store_ln225" fromId="429" toId="2489">
</dataflow>
<dataflow id="10279" from="sample_sliding_window_buffer_samples_sample_V_15_6_load" to="store_ln225" fromId="2429" toId="2490">
</dataflow>
<dataflow id="10280" from="period_samples_6_sample_V_addr_16" to="store_ln225" fromId="430" toId="2490">
</dataflow>
<dataflow id="10281" from="sample_sliding_window_buffer_samples_sample_V_15_7_load" to="store_ln225" fromId="2428" toId="2491">
</dataflow>
<dataflow id="10282" from="period_samples_7_sample_V_addr_16" to="store_ln225" fromId="431" toId="2491">
</dataflow>
<dataflow id="10283" from="sample_sliding_window_buffer_samples_sample_V_15_8_load" to="store_ln225" fromId="2427" toId="2492">
</dataflow>
<dataflow id="10284" from="period_samples_8_sample_V_addr_16" to="store_ln225" fromId="432" toId="2492">
</dataflow>
<dataflow id="10285" from="sample_sliding_window_buffer_samples_sample_V_15_9_load" to="store_ln225" fromId="2426" toId="2493">
</dataflow>
<dataflow id="10286" from="period_samples_9_sample_V_addr_16" to="store_ln225" fromId="433" toId="2493">
</dataflow>
<dataflow id="10287" from="sample_sliding_window_buffer_samples_sample_V_15_10_load" to="store_ln225" fromId="2425" toId="2494">
</dataflow>
<dataflow id="10288" from="period_samples_10_sample_V_addr_16" to="store_ln225" fromId="434" toId="2494">
</dataflow>
<dataflow id="10289" from="sample_sliding_window_buffer_samples_sample_V_15_11_load" to="store_ln225" fromId="2424" toId="2495">
</dataflow>
<dataflow id="10290" from="period_samples_11_sample_V_addr_16" to="store_ln225" fromId="435" toId="2495">
</dataflow>
<dataflow id="10291" from="sample_sliding_window_buffer_samples_timestamp_V_15_0_load" to="store_ln225" fromId="2423" toId="2496">
</dataflow>
<dataflow id="10292" from="period_samples_0_timestamp_V_addr_16" to="store_ln225" fromId="436" toId="2496">
</dataflow>
<dataflow id="10293" from="sample_sliding_window_buffer_samples_timestamp_V_15_1_load" to="store_ln225" fromId="2422" toId="2497">
</dataflow>
<dataflow id="10294" from="period_samples_1_timestamp_V_addr_16" to="store_ln225" fromId="437" toId="2497">
</dataflow>
<dataflow id="10295" from="sample_sliding_window_buffer_samples_timestamp_V_15_2_load" to="store_ln225" fromId="2421" toId="2498">
</dataflow>
<dataflow id="10296" from="period_samples_2_timestamp_V_addr_16" to="store_ln225" fromId="438" toId="2498">
</dataflow>
<dataflow id="10297" from="sample_sliding_window_buffer_samples_timestamp_V_15_3_load" to="store_ln225" fromId="2420" toId="2499">
</dataflow>
<dataflow id="10298" from="period_samples_3_timestamp_V_addr_16" to="store_ln225" fromId="439" toId="2499">
</dataflow>
<dataflow id="10299" from="sample_sliding_window_buffer_samples_timestamp_V_15_4_load" to="store_ln225" fromId="2419" toId="2500">
</dataflow>
<dataflow id="10300" from="period_samples_4_timestamp_V_addr_16" to="store_ln225" fromId="440" toId="2500">
</dataflow>
<dataflow id="10301" from="sample_sliding_window_buffer_samples_timestamp_V_15_5_load" to="store_ln225" fromId="2418" toId="2501">
</dataflow>
<dataflow id="10302" from="period_samples_5_timestamp_V_addr_16" to="store_ln225" fromId="441" toId="2501">
</dataflow>
<dataflow id="10303" from="sample_sliding_window_buffer_samples_timestamp_V_15_6_load" to="store_ln225" fromId="2417" toId="2502">
</dataflow>
<dataflow id="10304" from="period_samples_6_timestamp_V_addr_16" to="store_ln225" fromId="442" toId="2502">
</dataflow>
<dataflow id="10305" from="sample_sliding_window_buffer_samples_timestamp_V_15_7_load" to="store_ln225" fromId="2416" toId="2503">
</dataflow>
<dataflow id="10306" from="period_samples_7_timestamp_V_addr_16" to="store_ln225" fromId="443" toId="2503">
</dataflow>
<dataflow id="10307" from="sample_sliding_window_buffer_samples_timestamp_V_15_8_load" to="store_ln225" fromId="2415" toId="2504">
</dataflow>
<dataflow id="10308" from="period_samples_8_timestamp_V_addr_16" to="store_ln225" fromId="444" toId="2504">
</dataflow>
<dataflow id="10309" from="sample_sliding_window_buffer_samples_timestamp_V_15_9_load" to="store_ln225" fromId="2414" toId="2505">
</dataflow>
<dataflow id="10310" from="period_samples_9_timestamp_V_addr_16" to="store_ln225" fromId="445" toId="2505">
</dataflow>
<dataflow id="10311" from="sample_sliding_window_buffer_samples_timestamp_V_15_10_load" to="store_ln225" fromId="2413" toId="2506">
</dataflow>
<dataflow id="10312" from="period_samples_10_timestamp_V_addr_16" to="store_ln225" fromId="446" toId="2506">
</dataflow>
<dataflow id="10313" from="sample_sliding_window_buffer_samples_timestamp_V_15_11_load" to="store_ln225" fromId="2412" toId="2507">
</dataflow>
<dataflow id="10314" from="period_samples_11_timestamp_V_addr_16" to="store_ln225" fromId="447" toId="2507">
</dataflow>
<dataflow id="10315" from="sample_sliding_window_buffer_samples_timestamp_V_19_11" to="sample_sliding_window_buffer_samples_timestamp_V_19_11_addr" fromId="4432" toId="2508">
</dataflow>
<dataflow id="10316" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_11_addr" fromId="4988" toId="2508">
</dataflow>
<dataflow id="10317" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_11_addr" fromId="874" toId="2508">
</dataflow>
<dataflow id="10318" from="sample_sliding_window_buffer_samples_timestamp_V_19_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_11_load" fromId="2508" toId="2509">
</dataflow>
<dataflow id="10319" from="sample_sliding_window_buffer_samples_timestamp_V_19_10" to="sample_sliding_window_buffer_samples_timestamp_V_19_10_addr" fromId="4433" toId="2510">
</dataflow>
<dataflow id="10320" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_10_addr" fromId="4988" toId="2510">
</dataflow>
<dataflow id="10321" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_10_addr" fromId="874" toId="2510">
</dataflow>
<dataflow id="10322" from="sample_sliding_window_buffer_samples_timestamp_V_19_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_10_load" fromId="2510" toId="2511">
</dataflow>
<dataflow id="10323" from="sample_sliding_window_buffer_samples_timestamp_V_19_9" to="sample_sliding_window_buffer_samples_timestamp_V_19_9_addr" fromId="4434" toId="2512">
</dataflow>
<dataflow id="10324" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_9_addr" fromId="4988" toId="2512">
</dataflow>
<dataflow id="10325" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_9_addr" fromId="874" toId="2512">
</dataflow>
<dataflow id="10326" from="sample_sliding_window_buffer_samples_timestamp_V_19_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_9_load" fromId="2512" toId="2513">
</dataflow>
<dataflow id="10327" from="sample_sliding_window_buffer_samples_timestamp_V_19_8" to="sample_sliding_window_buffer_samples_timestamp_V_19_8_addr" fromId="4435" toId="2514">
</dataflow>
<dataflow id="10328" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_8_addr" fromId="4988" toId="2514">
</dataflow>
<dataflow id="10329" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_8_addr" fromId="874" toId="2514">
</dataflow>
<dataflow id="10330" from="sample_sliding_window_buffer_samples_timestamp_V_19_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_8_load" fromId="2514" toId="2515">
</dataflow>
<dataflow id="10331" from="sample_sliding_window_buffer_samples_timestamp_V_19_7" to="sample_sliding_window_buffer_samples_timestamp_V_19_7_addr" fromId="4436" toId="2516">
</dataflow>
<dataflow id="10332" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_7_addr" fromId="4988" toId="2516">
</dataflow>
<dataflow id="10333" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_7_addr" fromId="874" toId="2516">
</dataflow>
<dataflow id="10334" from="sample_sliding_window_buffer_samples_timestamp_V_19_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_7_load" fromId="2516" toId="2517">
</dataflow>
<dataflow id="10335" from="sample_sliding_window_buffer_samples_timestamp_V_19_6" to="sample_sliding_window_buffer_samples_timestamp_V_19_6_addr" fromId="4437" toId="2518">
</dataflow>
<dataflow id="10336" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_6_addr" fromId="4988" toId="2518">
</dataflow>
<dataflow id="10337" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_6_addr" fromId="874" toId="2518">
</dataflow>
<dataflow id="10338" from="sample_sliding_window_buffer_samples_timestamp_V_19_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_6_load" fromId="2518" toId="2519">
</dataflow>
<dataflow id="10339" from="sample_sliding_window_buffer_samples_timestamp_V_19_5" to="sample_sliding_window_buffer_samples_timestamp_V_19_5_addr" fromId="4438" toId="2520">
</dataflow>
<dataflow id="10340" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_5_addr" fromId="4988" toId="2520">
</dataflow>
<dataflow id="10341" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_5_addr" fromId="874" toId="2520">
</dataflow>
<dataflow id="10342" from="sample_sliding_window_buffer_samples_timestamp_V_19_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_5_load" fromId="2520" toId="2521">
</dataflow>
<dataflow id="10343" from="sample_sliding_window_buffer_samples_timestamp_V_19_4" to="sample_sliding_window_buffer_samples_timestamp_V_19_4_addr" fromId="4439" toId="2522">
</dataflow>
<dataflow id="10344" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_4_addr" fromId="4988" toId="2522">
</dataflow>
<dataflow id="10345" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_4_addr" fromId="874" toId="2522">
</dataflow>
<dataflow id="10346" from="sample_sliding_window_buffer_samples_timestamp_V_19_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_4_load" fromId="2522" toId="2523">
</dataflow>
<dataflow id="10347" from="sample_sliding_window_buffer_samples_timestamp_V_19_3" to="sample_sliding_window_buffer_samples_timestamp_V_19_3_addr" fromId="4440" toId="2524">
</dataflow>
<dataflow id="10348" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_3_addr" fromId="4988" toId="2524">
</dataflow>
<dataflow id="10349" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_3_addr" fromId="874" toId="2524">
</dataflow>
<dataflow id="10350" from="sample_sliding_window_buffer_samples_timestamp_V_19_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_3_load" fromId="2524" toId="2525">
</dataflow>
<dataflow id="10351" from="sample_sliding_window_buffer_samples_timestamp_V_19_2" to="sample_sliding_window_buffer_samples_timestamp_V_19_2_addr" fromId="4441" toId="2526">
</dataflow>
<dataflow id="10352" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_2_addr" fromId="4988" toId="2526">
</dataflow>
<dataflow id="10353" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_2_addr" fromId="874" toId="2526">
</dataflow>
<dataflow id="10354" from="sample_sliding_window_buffer_samples_timestamp_V_19_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_2_load" fromId="2526" toId="2527">
</dataflow>
<dataflow id="10355" from="sample_sliding_window_buffer_samples_timestamp_V_19_1" to="sample_sliding_window_buffer_samples_timestamp_V_19_1_addr" fromId="4442" toId="2528">
</dataflow>
<dataflow id="10356" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_1_addr" fromId="4988" toId="2528">
</dataflow>
<dataflow id="10357" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_1_addr" fromId="874" toId="2528">
</dataflow>
<dataflow id="10358" from="sample_sliding_window_buffer_samples_timestamp_V_19_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_1_load" fromId="2528" toId="2529">
</dataflow>
<dataflow id="10359" from="sample_sliding_window_buffer_samples_timestamp_V_19_0" to="sample_sliding_window_buffer_samples_timestamp_V_19_0_addr" fromId="4443" toId="2530">
</dataflow>
<dataflow id="10360" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_19_0_addr" fromId="4988" toId="2530">
</dataflow>
<dataflow id="10361" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_19_0_addr" fromId="874" toId="2530">
</dataflow>
<dataflow id="10362" from="sample_sliding_window_buffer_samples_timestamp_V_19_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_0_load" fromId="2530" toId="2531">
</dataflow>
<dataflow id="10363" from="sample_sliding_window_buffer_samples_sample_V_19_11" to="sample_sliding_window_buffer_samples_sample_V_19_11_addr" fromId="4444" toId="2532">
</dataflow>
<dataflow id="10364" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_11_addr" fromId="4988" toId="2532">
</dataflow>
<dataflow id="10365" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_11_addr" fromId="874" toId="2532">
</dataflow>
<dataflow id="10366" from="sample_sliding_window_buffer_samples_sample_V_19_11_addr" to="sample_sliding_window_buffer_samples_sample_V_19_11_load" fromId="2532" toId="2533">
</dataflow>
<dataflow id="10367" from="sample_sliding_window_buffer_samples_sample_V_19_10" to="sample_sliding_window_buffer_samples_sample_V_19_10_addr" fromId="4445" toId="2534">
</dataflow>
<dataflow id="10368" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_10_addr" fromId="4988" toId="2534">
</dataflow>
<dataflow id="10369" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_10_addr" fromId="874" toId="2534">
</dataflow>
<dataflow id="10370" from="sample_sliding_window_buffer_samples_sample_V_19_10_addr" to="sample_sliding_window_buffer_samples_sample_V_19_10_load" fromId="2534" toId="2535">
</dataflow>
<dataflow id="10371" from="sample_sliding_window_buffer_samples_sample_V_19_9" to="sample_sliding_window_buffer_samples_sample_V_19_9_addr" fromId="4446" toId="2536">
</dataflow>
<dataflow id="10372" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_9_addr" fromId="4988" toId="2536">
</dataflow>
<dataflow id="10373" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_9_addr" fromId="874" toId="2536">
</dataflow>
<dataflow id="10374" from="sample_sliding_window_buffer_samples_sample_V_19_9_addr" to="sample_sliding_window_buffer_samples_sample_V_19_9_load" fromId="2536" toId="2537">
</dataflow>
<dataflow id="10375" from="sample_sliding_window_buffer_samples_sample_V_19_8" to="sample_sliding_window_buffer_samples_sample_V_19_8_addr" fromId="4447" toId="2538">
</dataflow>
<dataflow id="10376" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_8_addr" fromId="4988" toId="2538">
</dataflow>
<dataflow id="10377" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_8_addr" fromId="874" toId="2538">
</dataflow>
<dataflow id="10378" from="sample_sliding_window_buffer_samples_sample_V_19_8_addr" to="sample_sliding_window_buffer_samples_sample_V_19_8_load" fromId="2538" toId="2539">
</dataflow>
<dataflow id="10379" from="sample_sliding_window_buffer_samples_sample_V_19_7" to="sample_sliding_window_buffer_samples_sample_V_19_7_addr" fromId="4448" toId="2540">
</dataflow>
<dataflow id="10380" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_7_addr" fromId="4988" toId="2540">
</dataflow>
<dataflow id="10381" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_7_addr" fromId="874" toId="2540">
</dataflow>
<dataflow id="10382" from="sample_sliding_window_buffer_samples_sample_V_19_7_addr" to="sample_sliding_window_buffer_samples_sample_V_19_7_load" fromId="2540" toId="2541">
</dataflow>
<dataflow id="10383" from="sample_sliding_window_buffer_samples_sample_V_19_6" to="sample_sliding_window_buffer_samples_sample_V_19_6_addr" fromId="4449" toId="2542">
</dataflow>
<dataflow id="10384" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_6_addr" fromId="4988" toId="2542">
</dataflow>
<dataflow id="10385" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_6_addr" fromId="874" toId="2542">
</dataflow>
<dataflow id="10386" from="sample_sliding_window_buffer_samples_sample_V_19_6_addr" to="sample_sliding_window_buffer_samples_sample_V_19_6_load" fromId="2542" toId="2543">
</dataflow>
<dataflow id="10387" from="sample_sliding_window_buffer_samples_sample_V_19_5" to="sample_sliding_window_buffer_samples_sample_V_19_5_addr" fromId="4450" toId="2544">
</dataflow>
<dataflow id="10388" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_5_addr" fromId="4988" toId="2544">
</dataflow>
<dataflow id="10389" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_5_addr" fromId="874" toId="2544">
</dataflow>
<dataflow id="10390" from="sample_sliding_window_buffer_samples_sample_V_19_5_addr" to="sample_sliding_window_buffer_samples_sample_V_19_5_load" fromId="2544" toId="2545">
</dataflow>
<dataflow id="10391" from="sample_sliding_window_buffer_samples_sample_V_19_4" to="sample_sliding_window_buffer_samples_sample_V_19_4_addr" fromId="4451" toId="2546">
</dataflow>
<dataflow id="10392" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_4_addr" fromId="4988" toId="2546">
</dataflow>
<dataflow id="10393" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_4_addr" fromId="874" toId="2546">
</dataflow>
<dataflow id="10394" from="sample_sliding_window_buffer_samples_sample_V_19_4_addr" to="sample_sliding_window_buffer_samples_sample_V_19_4_load" fromId="2546" toId="2547">
</dataflow>
<dataflow id="10395" from="sample_sliding_window_buffer_samples_sample_V_19_3" to="sample_sliding_window_buffer_samples_sample_V_19_3_addr" fromId="4452" toId="2548">
</dataflow>
<dataflow id="10396" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_3_addr" fromId="4988" toId="2548">
</dataflow>
<dataflow id="10397" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_3_addr" fromId="874" toId="2548">
</dataflow>
<dataflow id="10398" from="sample_sliding_window_buffer_samples_sample_V_19_3_addr" to="sample_sliding_window_buffer_samples_sample_V_19_3_load" fromId="2548" toId="2549">
</dataflow>
<dataflow id="10399" from="sample_sliding_window_buffer_samples_sample_V_19_2" to="sample_sliding_window_buffer_samples_sample_V_19_2_addr" fromId="4453" toId="2550">
</dataflow>
<dataflow id="10400" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_2_addr" fromId="4988" toId="2550">
</dataflow>
<dataflow id="10401" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_2_addr" fromId="874" toId="2550">
</dataflow>
<dataflow id="10402" from="sample_sliding_window_buffer_samples_sample_V_19_2_addr" to="sample_sliding_window_buffer_samples_sample_V_19_2_load" fromId="2550" toId="2551">
</dataflow>
<dataflow id="10403" from="sample_sliding_window_buffer_samples_sample_V_19_1" to="sample_sliding_window_buffer_samples_sample_V_19_1_addr" fromId="4454" toId="2552">
</dataflow>
<dataflow id="10404" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_1_addr" fromId="4988" toId="2552">
</dataflow>
<dataflow id="10405" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_1_addr" fromId="874" toId="2552">
</dataflow>
<dataflow id="10406" from="sample_sliding_window_buffer_samples_sample_V_19_1_addr" to="sample_sliding_window_buffer_samples_sample_V_19_1_load" fromId="2552" toId="2553">
</dataflow>
<dataflow id="10407" from="sample_sliding_window_buffer_samples_sample_V_19_0" to="sample_sliding_window_buffer_samples_sample_V_19_0_addr" fromId="4455" toId="2554">
</dataflow>
<dataflow id="10408" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_19_0_addr" fromId="4988" toId="2554">
</dataflow>
<dataflow id="10409" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_19_0_addr" fromId="874" toId="2554">
</dataflow>
<dataflow id="10410" from="sample_sliding_window_buffer_samples_sample_V_19_0_addr" to="sample_sliding_window_buffer_samples_sample_V_19_0_load" fromId="2554" toId="2555">
</dataflow>
<dataflow id="10411" from="sample_sliding_window_buffer_samples_timestamp_V_18_11" to="sample_sliding_window_buffer_samples_timestamp_V_18_11_addr" fromId="4456" toId="2556">
</dataflow>
<dataflow id="10412" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_11_addr" fromId="4988" toId="2556">
</dataflow>
<dataflow id="10413" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_11_addr" fromId="874" toId="2556">
</dataflow>
<dataflow id="10414" from="sample_sliding_window_buffer_samples_timestamp_V_18_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_11_load" fromId="2556" toId="2557">
</dataflow>
<dataflow id="10415" from="sample_sliding_window_buffer_samples_timestamp_V_18_10" to="sample_sliding_window_buffer_samples_timestamp_V_18_10_addr" fromId="4457" toId="2558">
</dataflow>
<dataflow id="10416" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_10_addr" fromId="4988" toId="2558">
</dataflow>
<dataflow id="10417" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_10_addr" fromId="874" toId="2558">
</dataflow>
<dataflow id="10418" from="sample_sliding_window_buffer_samples_timestamp_V_18_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_10_load" fromId="2558" toId="2559">
</dataflow>
<dataflow id="10419" from="sample_sliding_window_buffer_samples_timestamp_V_18_9" to="sample_sliding_window_buffer_samples_timestamp_V_18_9_addr" fromId="4458" toId="2560">
</dataflow>
<dataflow id="10420" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_9_addr" fromId="4988" toId="2560">
</dataflow>
<dataflow id="10421" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_9_addr" fromId="874" toId="2560">
</dataflow>
<dataflow id="10422" from="sample_sliding_window_buffer_samples_timestamp_V_18_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_9_load" fromId="2560" toId="2561">
</dataflow>
<dataflow id="10423" from="sample_sliding_window_buffer_samples_timestamp_V_18_8" to="sample_sliding_window_buffer_samples_timestamp_V_18_8_addr" fromId="4459" toId="2562">
</dataflow>
<dataflow id="10424" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_8_addr" fromId="4988" toId="2562">
</dataflow>
<dataflow id="10425" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_8_addr" fromId="874" toId="2562">
</dataflow>
<dataflow id="10426" from="sample_sliding_window_buffer_samples_timestamp_V_18_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_8_load" fromId="2562" toId="2563">
</dataflow>
<dataflow id="10427" from="sample_sliding_window_buffer_samples_timestamp_V_18_7" to="sample_sliding_window_buffer_samples_timestamp_V_18_7_addr" fromId="4460" toId="2564">
</dataflow>
<dataflow id="10428" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_7_addr" fromId="4988" toId="2564">
</dataflow>
<dataflow id="10429" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_7_addr" fromId="874" toId="2564">
</dataflow>
<dataflow id="10430" from="sample_sliding_window_buffer_samples_timestamp_V_18_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_7_load" fromId="2564" toId="2565">
</dataflow>
<dataflow id="10431" from="sample_sliding_window_buffer_samples_timestamp_V_18_6" to="sample_sliding_window_buffer_samples_timestamp_V_18_6_addr" fromId="4461" toId="2566">
</dataflow>
<dataflow id="10432" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_6_addr" fromId="4988" toId="2566">
</dataflow>
<dataflow id="10433" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_6_addr" fromId="874" toId="2566">
</dataflow>
<dataflow id="10434" from="sample_sliding_window_buffer_samples_timestamp_V_18_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_6_load" fromId="2566" toId="2567">
</dataflow>
<dataflow id="10435" from="sample_sliding_window_buffer_samples_timestamp_V_18_5" to="sample_sliding_window_buffer_samples_timestamp_V_18_5_addr" fromId="4462" toId="2568">
</dataflow>
<dataflow id="10436" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_5_addr" fromId="4988" toId="2568">
</dataflow>
<dataflow id="10437" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_5_addr" fromId="874" toId="2568">
</dataflow>
<dataflow id="10438" from="sample_sliding_window_buffer_samples_timestamp_V_18_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_5_load" fromId="2568" toId="2569">
</dataflow>
<dataflow id="10439" from="sample_sliding_window_buffer_samples_timestamp_V_18_4" to="sample_sliding_window_buffer_samples_timestamp_V_18_4_addr" fromId="4463" toId="2570">
</dataflow>
<dataflow id="10440" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_4_addr" fromId="4988" toId="2570">
</dataflow>
<dataflow id="10441" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_4_addr" fromId="874" toId="2570">
</dataflow>
<dataflow id="10442" from="sample_sliding_window_buffer_samples_timestamp_V_18_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_4_load" fromId="2570" toId="2571">
</dataflow>
<dataflow id="10443" from="sample_sliding_window_buffer_samples_timestamp_V_18_3" to="sample_sliding_window_buffer_samples_timestamp_V_18_3_addr" fromId="4464" toId="2572">
</dataflow>
<dataflow id="10444" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_3_addr" fromId="4988" toId="2572">
</dataflow>
<dataflow id="10445" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_3_addr" fromId="874" toId="2572">
</dataflow>
<dataflow id="10446" from="sample_sliding_window_buffer_samples_timestamp_V_18_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_3_load" fromId="2572" toId="2573">
</dataflow>
<dataflow id="10447" from="sample_sliding_window_buffer_samples_timestamp_V_18_2" to="sample_sliding_window_buffer_samples_timestamp_V_18_2_addr" fromId="4465" toId="2574">
</dataflow>
<dataflow id="10448" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_2_addr" fromId="4988" toId="2574">
</dataflow>
<dataflow id="10449" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_2_addr" fromId="874" toId="2574">
</dataflow>
<dataflow id="10450" from="sample_sliding_window_buffer_samples_timestamp_V_18_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_2_load" fromId="2574" toId="2575">
</dataflow>
<dataflow id="10451" from="sample_sliding_window_buffer_samples_timestamp_V_18_1" to="sample_sliding_window_buffer_samples_timestamp_V_18_1_addr" fromId="4466" toId="2576">
</dataflow>
<dataflow id="10452" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_1_addr" fromId="4988" toId="2576">
</dataflow>
<dataflow id="10453" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_1_addr" fromId="874" toId="2576">
</dataflow>
<dataflow id="10454" from="sample_sliding_window_buffer_samples_timestamp_V_18_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_1_load" fromId="2576" toId="2577">
</dataflow>
<dataflow id="10455" from="sample_sliding_window_buffer_samples_timestamp_V_18_0" to="sample_sliding_window_buffer_samples_timestamp_V_18_0_addr" fromId="4467" toId="2578">
</dataflow>
<dataflow id="10456" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_18_0_addr" fromId="4988" toId="2578">
</dataflow>
<dataflow id="10457" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_18_0_addr" fromId="874" toId="2578">
</dataflow>
<dataflow id="10458" from="sample_sliding_window_buffer_samples_timestamp_V_18_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_0_load" fromId="2578" toId="2579">
</dataflow>
<dataflow id="10459" from="sample_sliding_window_buffer_samples_sample_V_18_11" to="sample_sliding_window_buffer_samples_sample_V_18_11_addr" fromId="4468" toId="2580">
</dataflow>
<dataflow id="10460" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_11_addr" fromId="4988" toId="2580">
</dataflow>
<dataflow id="10461" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_11_addr" fromId="874" toId="2580">
</dataflow>
<dataflow id="10462" from="sample_sliding_window_buffer_samples_sample_V_18_11_addr" to="sample_sliding_window_buffer_samples_sample_V_18_11_load" fromId="2580" toId="2581">
</dataflow>
<dataflow id="10463" from="sample_sliding_window_buffer_samples_sample_V_18_10" to="sample_sliding_window_buffer_samples_sample_V_18_10_addr" fromId="4469" toId="2582">
</dataflow>
<dataflow id="10464" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_10_addr" fromId="4988" toId="2582">
</dataflow>
<dataflow id="10465" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_10_addr" fromId="874" toId="2582">
</dataflow>
<dataflow id="10466" from="sample_sliding_window_buffer_samples_sample_V_18_10_addr" to="sample_sliding_window_buffer_samples_sample_V_18_10_load" fromId="2582" toId="2583">
</dataflow>
<dataflow id="10467" from="sample_sliding_window_buffer_samples_sample_V_18_9" to="sample_sliding_window_buffer_samples_sample_V_18_9_addr" fromId="4470" toId="2584">
</dataflow>
<dataflow id="10468" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_9_addr" fromId="4988" toId="2584">
</dataflow>
<dataflow id="10469" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_9_addr" fromId="874" toId="2584">
</dataflow>
<dataflow id="10470" from="sample_sliding_window_buffer_samples_sample_V_18_9_addr" to="sample_sliding_window_buffer_samples_sample_V_18_9_load" fromId="2584" toId="2585">
</dataflow>
<dataflow id="10471" from="sample_sliding_window_buffer_samples_sample_V_18_8" to="sample_sliding_window_buffer_samples_sample_V_18_8_addr" fromId="4471" toId="2586">
</dataflow>
<dataflow id="10472" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_8_addr" fromId="4988" toId="2586">
</dataflow>
<dataflow id="10473" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_8_addr" fromId="874" toId="2586">
</dataflow>
<dataflow id="10474" from="sample_sliding_window_buffer_samples_sample_V_18_8_addr" to="sample_sliding_window_buffer_samples_sample_V_18_8_load" fromId="2586" toId="2587">
</dataflow>
<dataflow id="10475" from="sample_sliding_window_buffer_samples_sample_V_18_7" to="sample_sliding_window_buffer_samples_sample_V_18_7_addr" fromId="4472" toId="2588">
</dataflow>
<dataflow id="10476" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_7_addr" fromId="4988" toId="2588">
</dataflow>
<dataflow id="10477" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_7_addr" fromId="874" toId="2588">
</dataflow>
<dataflow id="10478" from="sample_sliding_window_buffer_samples_sample_V_18_7_addr" to="sample_sliding_window_buffer_samples_sample_V_18_7_load" fromId="2588" toId="2589">
</dataflow>
<dataflow id="10479" from="sample_sliding_window_buffer_samples_sample_V_18_6" to="sample_sliding_window_buffer_samples_sample_V_18_6_addr" fromId="4473" toId="2590">
</dataflow>
<dataflow id="10480" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_6_addr" fromId="4988" toId="2590">
</dataflow>
<dataflow id="10481" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_6_addr" fromId="874" toId="2590">
</dataflow>
<dataflow id="10482" from="sample_sliding_window_buffer_samples_sample_V_18_6_addr" to="sample_sliding_window_buffer_samples_sample_V_18_6_load" fromId="2590" toId="2591">
</dataflow>
<dataflow id="10483" from="sample_sliding_window_buffer_samples_sample_V_18_5" to="sample_sliding_window_buffer_samples_sample_V_18_5_addr" fromId="4474" toId="2592">
</dataflow>
<dataflow id="10484" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_5_addr" fromId="4988" toId="2592">
</dataflow>
<dataflow id="10485" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_5_addr" fromId="874" toId="2592">
</dataflow>
<dataflow id="10486" from="sample_sliding_window_buffer_samples_sample_V_18_5_addr" to="sample_sliding_window_buffer_samples_sample_V_18_5_load" fromId="2592" toId="2593">
</dataflow>
<dataflow id="10487" from="sample_sliding_window_buffer_samples_sample_V_18_4" to="sample_sliding_window_buffer_samples_sample_V_18_4_addr" fromId="4475" toId="2594">
</dataflow>
<dataflow id="10488" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_4_addr" fromId="4988" toId="2594">
</dataflow>
<dataflow id="10489" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_4_addr" fromId="874" toId="2594">
</dataflow>
<dataflow id="10490" from="sample_sliding_window_buffer_samples_sample_V_18_4_addr" to="sample_sliding_window_buffer_samples_sample_V_18_4_load" fromId="2594" toId="2595">
</dataflow>
<dataflow id="10491" from="sample_sliding_window_buffer_samples_sample_V_18_3" to="sample_sliding_window_buffer_samples_sample_V_18_3_addr" fromId="4476" toId="2596">
</dataflow>
<dataflow id="10492" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_3_addr" fromId="4988" toId="2596">
</dataflow>
<dataflow id="10493" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_3_addr" fromId="874" toId="2596">
</dataflow>
<dataflow id="10494" from="sample_sliding_window_buffer_samples_sample_V_18_3_addr" to="sample_sliding_window_buffer_samples_sample_V_18_3_load" fromId="2596" toId="2597">
</dataflow>
<dataflow id="10495" from="sample_sliding_window_buffer_samples_sample_V_18_2" to="sample_sliding_window_buffer_samples_sample_V_18_2_addr" fromId="4477" toId="2598">
</dataflow>
<dataflow id="10496" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_2_addr" fromId="4988" toId="2598">
</dataflow>
<dataflow id="10497" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_2_addr" fromId="874" toId="2598">
</dataflow>
<dataflow id="10498" from="sample_sliding_window_buffer_samples_sample_V_18_2_addr" to="sample_sliding_window_buffer_samples_sample_V_18_2_load" fromId="2598" toId="2599">
</dataflow>
<dataflow id="10499" from="sample_sliding_window_buffer_samples_sample_V_18_1" to="sample_sliding_window_buffer_samples_sample_V_18_1_addr" fromId="4478" toId="2600">
</dataflow>
<dataflow id="10500" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_1_addr" fromId="4988" toId="2600">
</dataflow>
<dataflow id="10501" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_1_addr" fromId="874" toId="2600">
</dataflow>
<dataflow id="10502" from="sample_sliding_window_buffer_samples_sample_V_18_1_addr" to="sample_sliding_window_buffer_samples_sample_V_18_1_load" fromId="2600" toId="2601">
</dataflow>
<dataflow id="10503" from="sample_sliding_window_buffer_samples_sample_V_18_0" to="sample_sliding_window_buffer_samples_sample_V_18_0_addr" fromId="4479" toId="2602">
</dataflow>
<dataflow id="10504" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_18_0_addr" fromId="4988" toId="2602">
</dataflow>
<dataflow id="10505" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_18_0_addr" fromId="874" toId="2602">
</dataflow>
<dataflow id="10506" from="sample_sliding_window_buffer_samples_sample_V_18_0_addr" to="sample_sliding_window_buffer_samples_sample_V_18_0_load" fromId="2602" toId="2603">
</dataflow>
<dataflow id="10507" from="sample_sliding_window_buffer_samples_timestamp_V_17_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_11_load" fromId="2316" toId="2604">
</dataflow>
<dataflow id="10508" from="sample_sliding_window_buffer_samples_timestamp_V_17_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_10_load" fromId="2318" toId="2605">
</dataflow>
<dataflow id="10509" from="sample_sliding_window_buffer_samples_timestamp_V_17_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_9_load" fromId="2320" toId="2606">
</dataflow>
<dataflow id="10510" from="sample_sliding_window_buffer_samples_timestamp_V_17_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_8_load" fromId="2322" toId="2607">
</dataflow>
<dataflow id="10511" from="sample_sliding_window_buffer_samples_timestamp_V_17_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_7_load" fromId="2324" toId="2608">
</dataflow>
<dataflow id="10512" from="sample_sliding_window_buffer_samples_timestamp_V_17_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_6_load" fromId="2326" toId="2609">
</dataflow>
<dataflow id="10513" from="sample_sliding_window_buffer_samples_timestamp_V_17_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_5_load" fromId="2328" toId="2610">
</dataflow>
<dataflow id="10514" from="sample_sliding_window_buffer_samples_timestamp_V_17_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_4_load" fromId="2330" toId="2611">
</dataflow>
<dataflow id="10515" from="sample_sliding_window_buffer_samples_timestamp_V_17_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_3_load" fromId="2332" toId="2612">
</dataflow>
<dataflow id="10516" from="sample_sliding_window_buffer_samples_timestamp_V_17_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_2_load" fromId="2334" toId="2613">
</dataflow>
<dataflow id="10517" from="sample_sliding_window_buffer_samples_timestamp_V_17_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_1_load" fromId="2336" toId="2614">
</dataflow>
<dataflow id="10518" from="sample_sliding_window_buffer_samples_timestamp_V_17_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_17_0_load" fromId="2338" toId="2615">
</dataflow>
<dataflow id="10519" from="sample_sliding_window_buffer_samples_sample_V_17_11_addr" to="sample_sliding_window_buffer_samples_sample_V_17_11_load" fromId="2340" toId="2616">
</dataflow>
<dataflow id="10520" from="sample_sliding_window_buffer_samples_sample_V_17_10_addr" to="sample_sliding_window_buffer_samples_sample_V_17_10_load" fromId="2342" toId="2617">
</dataflow>
<dataflow id="10521" from="sample_sliding_window_buffer_samples_sample_V_17_9_addr" to="sample_sliding_window_buffer_samples_sample_V_17_9_load" fromId="2344" toId="2618">
</dataflow>
<dataflow id="10522" from="sample_sliding_window_buffer_samples_sample_V_17_8_addr" to="sample_sliding_window_buffer_samples_sample_V_17_8_load" fromId="2346" toId="2619">
</dataflow>
<dataflow id="10523" from="sample_sliding_window_buffer_samples_sample_V_17_7_addr" to="sample_sliding_window_buffer_samples_sample_V_17_7_load" fromId="2348" toId="2620">
</dataflow>
<dataflow id="10524" from="sample_sliding_window_buffer_samples_sample_V_17_6_addr" to="sample_sliding_window_buffer_samples_sample_V_17_6_load" fromId="2350" toId="2621">
</dataflow>
<dataflow id="10525" from="sample_sliding_window_buffer_samples_sample_V_17_5_addr" to="sample_sliding_window_buffer_samples_sample_V_17_5_load" fromId="2352" toId="2622">
</dataflow>
<dataflow id="10526" from="sample_sliding_window_buffer_samples_sample_V_17_4_addr" to="sample_sliding_window_buffer_samples_sample_V_17_4_load" fromId="2354" toId="2623">
</dataflow>
<dataflow id="10527" from="sample_sliding_window_buffer_samples_sample_V_17_3_addr" to="sample_sliding_window_buffer_samples_sample_V_17_3_load" fromId="2356" toId="2624">
</dataflow>
<dataflow id="10528" from="sample_sliding_window_buffer_samples_sample_V_17_2_addr" to="sample_sliding_window_buffer_samples_sample_V_17_2_load" fromId="2358" toId="2625">
</dataflow>
<dataflow id="10529" from="sample_sliding_window_buffer_samples_sample_V_17_1_addr" to="sample_sliding_window_buffer_samples_sample_V_17_1_load" fromId="2360" toId="2626">
</dataflow>
<dataflow id="10530" from="sample_sliding_window_buffer_samples_sample_V_17_0_addr" to="sample_sliding_window_buffer_samples_sample_V_17_0_load" fromId="2362" toId="2627">
</dataflow>
<dataflow id="10531" from="sample_sliding_window_buffer_samples_timestamp_V_16_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_11_load" fromId="2364" toId="2628">
</dataflow>
<dataflow id="10532" from="sample_sliding_window_buffer_samples_timestamp_V_16_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_10_load" fromId="2366" toId="2629">
</dataflow>
<dataflow id="10533" from="sample_sliding_window_buffer_samples_timestamp_V_16_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_9_load" fromId="2368" toId="2630">
</dataflow>
<dataflow id="10534" from="sample_sliding_window_buffer_samples_timestamp_V_16_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_8_load" fromId="2370" toId="2631">
</dataflow>
<dataflow id="10535" from="sample_sliding_window_buffer_samples_timestamp_V_16_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_7_load" fromId="2372" toId="2632">
</dataflow>
<dataflow id="10536" from="sample_sliding_window_buffer_samples_timestamp_V_16_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_6_load" fromId="2374" toId="2633">
</dataflow>
<dataflow id="10537" from="sample_sliding_window_buffer_samples_timestamp_V_16_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_5_load" fromId="2376" toId="2634">
</dataflow>
<dataflow id="10538" from="sample_sliding_window_buffer_samples_timestamp_V_16_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_4_load" fromId="2378" toId="2635">
</dataflow>
<dataflow id="10539" from="sample_sliding_window_buffer_samples_timestamp_V_16_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_3_load" fromId="2380" toId="2636">
</dataflow>
<dataflow id="10540" from="sample_sliding_window_buffer_samples_timestamp_V_16_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_2_load" fromId="2382" toId="2637">
</dataflow>
<dataflow id="10541" from="sample_sliding_window_buffer_samples_timestamp_V_16_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_1_load" fromId="2384" toId="2638">
</dataflow>
<dataflow id="10542" from="sample_sliding_window_buffer_samples_timestamp_V_16_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_16_0_load" fromId="2386" toId="2639">
</dataflow>
<dataflow id="10543" from="sample_sliding_window_buffer_samples_sample_V_16_11_addr" to="sample_sliding_window_buffer_samples_sample_V_16_11_load" fromId="2388" toId="2640">
</dataflow>
<dataflow id="10544" from="sample_sliding_window_buffer_samples_sample_V_16_10_addr" to="sample_sliding_window_buffer_samples_sample_V_16_10_load" fromId="2390" toId="2641">
</dataflow>
<dataflow id="10545" from="sample_sliding_window_buffer_samples_sample_V_16_9_addr" to="sample_sliding_window_buffer_samples_sample_V_16_9_load" fromId="2392" toId="2642">
</dataflow>
<dataflow id="10546" from="sample_sliding_window_buffer_samples_sample_V_16_8_addr" to="sample_sliding_window_buffer_samples_sample_V_16_8_load" fromId="2394" toId="2643">
</dataflow>
<dataflow id="10547" from="sample_sliding_window_buffer_samples_sample_V_16_7_addr" to="sample_sliding_window_buffer_samples_sample_V_16_7_load" fromId="2396" toId="2644">
</dataflow>
<dataflow id="10548" from="sample_sliding_window_buffer_samples_sample_V_16_6_addr" to="sample_sliding_window_buffer_samples_sample_V_16_6_load" fromId="2398" toId="2645">
</dataflow>
<dataflow id="10549" from="sample_sliding_window_buffer_samples_sample_V_16_5_addr" to="sample_sliding_window_buffer_samples_sample_V_16_5_load" fromId="2400" toId="2646">
</dataflow>
<dataflow id="10550" from="sample_sliding_window_buffer_samples_sample_V_16_4_addr" to="sample_sliding_window_buffer_samples_sample_V_16_4_load" fromId="2402" toId="2647">
</dataflow>
<dataflow id="10551" from="sample_sliding_window_buffer_samples_sample_V_16_3_addr" to="sample_sliding_window_buffer_samples_sample_V_16_3_load" fromId="2404" toId="2648">
</dataflow>
<dataflow id="10552" from="sample_sliding_window_buffer_samples_sample_V_16_2_addr" to="sample_sliding_window_buffer_samples_sample_V_16_2_load" fromId="2406" toId="2649">
</dataflow>
<dataflow id="10553" from="sample_sliding_window_buffer_samples_sample_V_16_1_addr" to="sample_sliding_window_buffer_samples_sample_V_16_1_load" fromId="2408" toId="2650">
</dataflow>
<dataflow id="10554" from="sample_sliding_window_buffer_samples_sample_V_16_0_addr" to="sample_sliding_window_buffer_samples_sample_V_16_0_load" fromId="2410" toId="2651">
</dataflow>
<dataflow id="10555" from="sample_sliding_window_buffer_samples_sample_V_16_0_load" to="store_ln225" fromId="2651" toId="2652">
</dataflow>
<dataflow id="10556" from="period_samples_0_sample_V_addr_17" to="store_ln225" fromId="448" toId="2652">
</dataflow>
<dataflow id="10557" from="sample_sliding_window_buffer_samples_sample_V_16_1_load" to="store_ln225" fromId="2650" toId="2653">
</dataflow>
<dataflow id="10558" from="period_samples_1_sample_V_addr_17" to="store_ln225" fromId="449" toId="2653">
</dataflow>
<dataflow id="10559" from="sample_sliding_window_buffer_samples_sample_V_16_2_load" to="store_ln225" fromId="2649" toId="2654">
</dataflow>
<dataflow id="10560" from="period_samples_2_sample_V_addr_17" to="store_ln225" fromId="450" toId="2654">
</dataflow>
<dataflow id="10561" from="sample_sliding_window_buffer_samples_sample_V_16_3_load" to="store_ln225" fromId="2648" toId="2655">
</dataflow>
<dataflow id="10562" from="period_samples_3_sample_V_addr_17" to="store_ln225" fromId="451" toId="2655">
</dataflow>
<dataflow id="10563" from="sample_sliding_window_buffer_samples_sample_V_16_4_load" to="store_ln225" fromId="2647" toId="2656">
</dataflow>
<dataflow id="10564" from="period_samples_4_sample_V_addr_17" to="store_ln225" fromId="452" toId="2656">
</dataflow>
<dataflow id="10565" from="sample_sliding_window_buffer_samples_sample_V_16_5_load" to="store_ln225" fromId="2646" toId="2657">
</dataflow>
<dataflow id="10566" from="period_samples_5_sample_V_addr_17" to="store_ln225" fromId="453" toId="2657">
</dataflow>
<dataflow id="10567" from="sample_sliding_window_buffer_samples_sample_V_16_6_load" to="store_ln225" fromId="2645" toId="2658">
</dataflow>
<dataflow id="10568" from="period_samples_6_sample_V_addr_17" to="store_ln225" fromId="454" toId="2658">
</dataflow>
<dataflow id="10569" from="sample_sliding_window_buffer_samples_sample_V_16_7_load" to="store_ln225" fromId="2644" toId="2659">
</dataflow>
<dataflow id="10570" from="period_samples_7_sample_V_addr_17" to="store_ln225" fromId="455" toId="2659">
</dataflow>
<dataflow id="10571" from="sample_sliding_window_buffer_samples_sample_V_16_8_load" to="store_ln225" fromId="2643" toId="2660">
</dataflow>
<dataflow id="10572" from="period_samples_8_sample_V_addr_17" to="store_ln225" fromId="456" toId="2660">
</dataflow>
<dataflow id="10573" from="sample_sliding_window_buffer_samples_sample_V_16_9_load" to="store_ln225" fromId="2642" toId="2661">
</dataflow>
<dataflow id="10574" from="period_samples_9_sample_V_addr_17" to="store_ln225" fromId="457" toId="2661">
</dataflow>
<dataflow id="10575" from="sample_sliding_window_buffer_samples_sample_V_16_10_load" to="store_ln225" fromId="2641" toId="2662">
</dataflow>
<dataflow id="10576" from="period_samples_10_sample_V_addr_17" to="store_ln225" fromId="458" toId="2662">
</dataflow>
<dataflow id="10577" from="sample_sliding_window_buffer_samples_sample_V_16_11_load" to="store_ln225" fromId="2640" toId="2663">
</dataflow>
<dataflow id="10578" from="period_samples_11_sample_V_addr_17" to="store_ln225" fromId="459" toId="2663">
</dataflow>
<dataflow id="10579" from="sample_sliding_window_buffer_samples_timestamp_V_16_0_load" to="store_ln225" fromId="2639" toId="2664">
</dataflow>
<dataflow id="10580" from="period_samples_0_timestamp_V_addr_17" to="store_ln225" fromId="460" toId="2664">
</dataflow>
<dataflow id="10581" from="sample_sliding_window_buffer_samples_timestamp_V_16_1_load" to="store_ln225" fromId="2638" toId="2665">
</dataflow>
<dataflow id="10582" from="period_samples_1_timestamp_V_addr_17" to="store_ln225" fromId="461" toId="2665">
</dataflow>
<dataflow id="10583" from="sample_sliding_window_buffer_samples_timestamp_V_16_2_load" to="store_ln225" fromId="2637" toId="2666">
</dataflow>
<dataflow id="10584" from="period_samples_2_timestamp_V_addr_17" to="store_ln225" fromId="462" toId="2666">
</dataflow>
<dataflow id="10585" from="sample_sliding_window_buffer_samples_timestamp_V_16_3_load" to="store_ln225" fromId="2636" toId="2667">
</dataflow>
<dataflow id="10586" from="period_samples_3_timestamp_V_addr_17" to="store_ln225" fromId="463" toId="2667">
</dataflow>
<dataflow id="10587" from="sample_sliding_window_buffer_samples_timestamp_V_16_4_load" to="store_ln225" fromId="2635" toId="2668">
</dataflow>
<dataflow id="10588" from="period_samples_4_timestamp_V_addr_17" to="store_ln225" fromId="464" toId="2668">
</dataflow>
<dataflow id="10589" from="sample_sliding_window_buffer_samples_timestamp_V_16_5_load" to="store_ln225" fromId="2634" toId="2669">
</dataflow>
<dataflow id="10590" from="period_samples_5_timestamp_V_addr_17" to="store_ln225" fromId="465" toId="2669">
</dataflow>
<dataflow id="10591" from="sample_sliding_window_buffer_samples_timestamp_V_16_6_load" to="store_ln225" fromId="2633" toId="2670">
</dataflow>
<dataflow id="10592" from="period_samples_6_timestamp_V_addr_17" to="store_ln225" fromId="466" toId="2670">
</dataflow>
<dataflow id="10593" from="sample_sliding_window_buffer_samples_timestamp_V_16_7_load" to="store_ln225" fromId="2632" toId="2671">
</dataflow>
<dataflow id="10594" from="period_samples_7_timestamp_V_addr_17" to="store_ln225" fromId="467" toId="2671">
</dataflow>
<dataflow id="10595" from="sample_sliding_window_buffer_samples_timestamp_V_16_8_load" to="store_ln225" fromId="2631" toId="2672">
</dataflow>
<dataflow id="10596" from="period_samples_8_timestamp_V_addr_17" to="store_ln225" fromId="468" toId="2672">
</dataflow>
<dataflow id="10597" from="sample_sliding_window_buffer_samples_timestamp_V_16_9_load" to="store_ln225" fromId="2630" toId="2673">
</dataflow>
<dataflow id="10598" from="period_samples_9_timestamp_V_addr_17" to="store_ln225" fromId="469" toId="2673">
</dataflow>
<dataflow id="10599" from="sample_sliding_window_buffer_samples_timestamp_V_16_10_load" to="store_ln225" fromId="2629" toId="2674">
</dataflow>
<dataflow id="10600" from="period_samples_10_timestamp_V_addr_17" to="store_ln225" fromId="470" toId="2674">
</dataflow>
<dataflow id="10601" from="sample_sliding_window_buffer_samples_timestamp_V_16_11_load" to="store_ln225" fromId="2628" toId="2675">
</dataflow>
<dataflow id="10602" from="period_samples_11_timestamp_V_addr_17" to="store_ln225" fromId="471" toId="2675">
</dataflow>
<dataflow id="10603" from="sample_sliding_window_buffer_samples_sample_V_17_0_load" to="store_ln225" fromId="2627" toId="2676">
</dataflow>
<dataflow id="10604" from="period_samples_0_sample_V_addr_18" to="store_ln225" fromId="472" toId="2676">
</dataflow>
<dataflow id="10605" from="sample_sliding_window_buffer_samples_sample_V_17_1_load" to="store_ln225" fromId="2626" toId="2677">
</dataflow>
<dataflow id="10606" from="period_samples_1_sample_V_addr_18" to="store_ln225" fromId="473" toId="2677">
</dataflow>
<dataflow id="10607" from="sample_sliding_window_buffer_samples_sample_V_17_2_load" to="store_ln225" fromId="2625" toId="2678">
</dataflow>
<dataflow id="10608" from="period_samples_2_sample_V_addr_18" to="store_ln225" fromId="474" toId="2678">
</dataflow>
<dataflow id="10609" from="sample_sliding_window_buffer_samples_sample_V_17_3_load" to="store_ln225" fromId="2624" toId="2679">
</dataflow>
<dataflow id="10610" from="period_samples_3_sample_V_addr_18" to="store_ln225" fromId="475" toId="2679">
</dataflow>
<dataflow id="10611" from="sample_sliding_window_buffer_samples_sample_V_17_4_load" to="store_ln225" fromId="2623" toId="2680">
</dataflow>
<dataflow id="10612" from="period_samples_4_sample_V_addr_18" to="store_ln225" fromId="476" toId="2680">
</dataflow>
<dataflow id="10613" from="sample_sliding_window_buffer_samples_sample_V_17_5_load" to="store_ln225" fromId="2622" toId="2681">
</dataflow>
<dataflow id="10614" from="period_samples_5_sample_V_addr_18" to="store_ln225" fromId="477" toId="2681">
</dataflow>
<dataflow id="10615" from="sample_sliding_window_buffer_samples_sample_V_17_6_load" to="store_ln225" fromId="2621" toId="2682">
</dataflow>
<dataflow id="10616" from="period_samples_6_sample_V_addr_18" to="store_ln225" fromId="478" toId="2682">
</dataflow>
<dataflow id="10617" from="sample_sliding_window_buffer_samples_sample_V_17_7_load" to="store_ln225" fromId="2620" toId="2683">
</dataflow>
<dataflow id="10618" from="period_samples_7_sample_V_addr_18" to="store_ln225" fromId="479" toId="2683">
</dataflow>
<dataflow id="10619" from="sample_sliding_window_buffer_samples_sample_V_17_8_load" to="store_ln225" fromId="2619" toId="2684">
</dataflow>
<dataflow id="10620" from="period_samples_8_sample_V_addr_18" to="store_ln225" fromId="480" toId="2684">
</dataflow>
<dataflow id="10621" from="sample_sliding_window_buffer_samples_sample_V_17_9_load" to="store_ln225" fromId="2618" toId="2685">
</dataflow>
<dataflow id="10622" from="period_samples_9_sample_V_addr_18" to="store_ln225" fromId="481" toId="2685">
</dataflow>
<dataflow id="10623" from="sample_sliding_window_buffer_samples_sample_V_17_10_load" to="store_ln225" fromId="2617" toId="2686">
</dataflow>
<dataflow id="10624" from="period_samples_10_sample_V_addr_18" to="store_ln225" fromId="482" toId="2686">
</dataflow>
<dataflow id="10625" from="sample_sliding_window_buffer_samples_sample_V_17_11_load" to="store_ln225" fromId="2616" toId="2687">
</dataflow>
<dataflow id="10626" from="period_samples_11_sample_V_addr_18" to="store_ln225" fromId="483" toId="2687">
</dataflow>
<dataflow id="10627" from="sample_sliding_window_buffer_samples_timestamp_V_17_0_load" to="store_ln225" fromId="2615" toId="2688">
</dataflow>
<dataflow id="10628" from="period_samples_0_timestamp_V_addr_18" to="store_ln225" fromId="484" toId="2688">
</dataflow>
<dataflow id="10629" from="sample_sliding_window_buffer_samples_timestamp_V_17_1_load" to="store_ln225" fromId="2614" toId="2689">
</dataflow>
<dataflow id="10630" from="period_samples_1_timestamp_V_addr_18" to="store_ln225" fromId="485" toId="2689">
</dataflow>
<dataflow id="10631" from="sample_sliding_window_buffer_samples_timestamp_V_17_2_load" to="store_ln225" fromId="2613" toId="2690">
</dataflow>
<dataflow id="10632" from="period_samples_2_timestamp_V_addr_18" to="store_ln225" fromId="486" toId="2690">
</dataflow>
<dataflow id="10633" from="sample_sliding_window_buffer_samples_timestamp_V_17_3_load" to="store_ln225" fromId="2612" toId="2691">
</dataflow>
<dataflow id="10634" from="period_samples_3_timestamp_V_addr_18" to="store_ln225" fromId="487" toId="2691">
</dataflow>
<dataflow id="10635" from="sample_sliding_window_buffer_samples_timestamp_V_17_4_load" to="store_ln225" fromId="2611" toId="2692">
</dataflow>
<dataflow id="10636" from="period_samples_4_timestamp_V_addr_18" to="store_ln225" fromId="488" toId="2692">
</dataflow>
<dataflow id="10637" from="sample_sliding_window_buffer_samples_timestamp_V_17_5_load" to="store_ln225" fromId="2610" toId="2693">
</dataflow>
<dataflow id="10638" from="period_samples_5_timestamp_V_addr_18" to="store_ln225" fromId="489" toId="2693">
</dataflow>
<dataflow id="10639" from="sample_sliding_window_buffer_samples_timestamp_V_17_6_load" to="store_ln225" fromId="2609" toId="2694">
</dataflow>
<dataflow id="10640" from="period_samples_6_timestamp_V_addr_18" to="store_ln225" fromId="490" toId="2694">
</dataflow>
<dataflow id="10641" from="sample_sliding_window_buffer_samples_timestamp_V_17_7_load" to="store_ln225" fromId="2608" toId="2695">
</dataflow>
<dataflow id="10642" from="period_samples_7_timestamp_V_addr_18" to="store_ln225" fromId="491" toId="2695">
</dataflow>
<dataflow id="10643" from="sample_sliding_window_buffer_samples_timestamp_V_17_8_load" to="store_ln225" fromId="2607" toId="2696">
</dataflow>
<dataflow id="10644" from="period_samples_8_timestamp_V_addr_18" to="store_ln225" fromId="492" toId="2696">
</dataflow>
<dataflow id="10645" from="sample_sliding_window_buffer_samples_timestamp_V_17_9_load" to="store_ln225" fromId="2606" toId="2697">
</dataflow>
<dataflow id="10646" from="period_samples_9_timestamp_V_addr_18" to="store_ln225" fromId="493" toId="2697">
</dataflow>
<dataflow id="10647" from="sample_sliding_window_buffer_samples_timestamp_V_17_10_load" to="store_ln225" fromId="2605" toId="2698">
</dataflow>
<dataflow id="10648" from="period_samples_10_timestamp_V_addr_18" to="store_ln225" fromId="494" toId="2698">
</dataflow>
<dataflow id="10649" from="sample_sliding_window_buffer_samples_timestamp_V_17_11_load" to="store_ln225" fromId="2604" toId="2699">
</dataflow>
<dataflow id="10650" from="period_samples_11_timestamp_V_addr_18" to="store_ln225" fromId="495" toId="2699">
</dataflow>
<dataflow id="10651" from="sample_sliding_window_buffer_samples_timestamp_V_21_11" to="sample_sliding_window_buffer_samples_timestamp_V_21_11_addr" fromId="4384" toId="2700">
</dataflow>
<dataflow id="10652" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_11_addr" fromId="4988" toId="2700">
</dataflow>
<dataflow id="10653" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_11_addr" fromId="874" toId="2700">
</dataflow>
<dataflow id="10654" from="sample_sliding_window_buffer_samples_timestamp_V_21_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_11_load" fromId="2700" toId="2701">
</dataflow>
<dataflow id="10655" from="sample_sliding_window_buffer_samples_timestamp_V_21_10" to="sample_sliding_window_buffer_samples_timestamp_V_21_10_addr" fromId="4385" toId="2702">
</dataflow>
<dataflow id="10656" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_10_addr" fromId="4988" toId="2702">
</dataflow>
<dataflow id="10657" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_10_addr" fromId="874" toId="2702">
</dataflow>
<dataflow id="10658" from="sample_sliding_window_buffer_samples_timestamp_V_21_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_10_load" fromId="2702" toId="2703">
</dataflow>
<dataflow id="10659" from="sample_sliding_window_buffer_samples_timestamp_V_21_9" to="sample_sliding_window_buffer_samples_timestamp_V_21_9_addr" fromId="4386" toId="2704">
</dataflow>
<dataflow id="10660" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_9_addr" fromId="4988" toId="2704">
</dataflow>
<dataflow id="10661" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_9_addr" fromId="874" toId="2704">
</dataflow>
<dataflow id="10662" from="sample_sliding_window_buffer_samples_timestamp_V_21_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_9_load" fromId="2704" toId="2705">
</dataflow>
<dataflow id="10663" from="sample_sliding_window_buffer_samples_timestamp_V_21_8" to="sample_sliding_window_buffer_samples_timestamp_V_21_8_addr" fromId="4387" toId="2706">
</dataflow>
<dataflow id="10664" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_8_addr" fromId="4988" toId="2706">
</dataflow>
<dataflow id="10665" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_8_addr" fromId="874" toId="2706">
</dataflow>
<dataflow id="10666" from="sample_sliding_window_buffer_samples_timestamp_V_21_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_8_load" fromId="2706" toId="2707">
</dataflow>
<dataflow id="10667" from="sample_sliding_window_buffer_samples_timestamp_V_21_7" to="sample_sliding_window_buffer_samples_timestamp_V_21_7_addr" fromId="4388" toId="2708">
</dataflow>
<dataflow id="10668" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_7_addr" fromId="4988" toId="2708">
</dataflow>
<dataflow id="10669" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_7_addr" fromId="874" toId="2708">
</dataflow>
<dataflow id="10670" from="sample_sliding_window_buffer_samples_timestamp_V_21_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_7_load" fromId="2708" toId="2709">
</dataflow>
<dataflow id="10671" from="sample_sliding_window_buffer_samples_timestamp_V_21_6" to="sample_sliding_window_buffer_samples_timestamp_V_21_6_addr" fromId="4389" toId="2710">
</dataflow>
<dataflow id="10672" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_6_addr" fromId="4988" toId="2710">
</dataflow>
<dataflow id="10673" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_6_addr" fromId="874" toId="2710">
</dataflow>
<dataflow id="10674" from="sample_sliding_window_buffer_samples_timestamp_V_21_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_6_load" fromId="2710" toId="2711">
</dataflow>
<dataflow id="10675" from="sample_sliding_window_buffer_samples_timestamp_V_21_5" to="sample_sliding_window_buffer_samples_timestamp_V_21_5_addr" fromId="4390" toId="2712">
</dataflow>
<dataflow id="10676" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_5_addr" fromId="4988" toId="2712">
</dataflow>
<dataflow id="10677" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_5_addr" fromId="874" toId="2712">
</dataflow>
<dataflow id="10678" from="sample_sliding_window_buffer_samples_timestamp_V_21_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_5_load" fromId="2712" toId="2713">
</dataflow>
<dataflow id="10679" from="sample_sliding_window_buffer_samples_timestamp_V_21_4" to="sample_sliding_window_buffer_samples_timestamp_V_21_4_addr" fromId="4391" toId="2714">
</dataflow>
<dataflow id="10680" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_4_addr" fromId="4988" toId="2714">
</dataflow>
<dataflow id="10681" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_4_addr" fromId="874" toId="2714">
</dataflow>
<dataflow id="10682" from="sample_sliding_window_buffer_samples_timestamp_V_21_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_4_load" fromId="2714" toId="2715">
</dataflow>
<dataflow id="10683" from="sample_sliding_window_buffer_samples_timestamp_V_21_3" to="sample_sliding_window_buffer_samples_timestamp_V_21_3_addr" fromId="4392" toId="2716">
</dataflow>
<dataflow id="10684" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_3_addr" fromId="4988" toId="2716">
</dataflow>
<dataflow id="10685" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_3_addr" fromId="874" toId="2716">
</dataflow>
<dataflow id="10686" from="sample_sliding_window_buffer_samples_timestamp_V_21_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_3_load" fromId="2716" toId="2717">
</dataflow>
<dataflow id="10687" from="sample_sliding_window_buffer_samples_timestamp_V_21_2" to="sample_sliding_window_buffer_samples_timestamp_V_21_2_addr" fromId="4393" toId="2718">
</dataflow>
<dataflow id="10688" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_2_addr" fromId="4988" toId="2718">
</dataflow>
<dataflow id="10689" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_2_addr" fromId="874" toId="2718">
</dataflow>
<dataflow id="10690" from="sample_sliding_window_buffer_samples_timestamp_V_21_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_2_load" fromId="2718" toId="2719">
</dataflow>
<dataflow id="10691" from="sample_sliding_window_buffer_samples_timestamp_V_21_1" to="sample_sliding_window_buffer_samples_timestamp_V_21_1_addr" fromId="4394" toId="2720">
</dataflow>
<dataflow id="10692" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_1_addr" fromId="4988" toId="2720">
</dataflow>
<dataflow id="10693" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_1_addr" fromId="874" toId="2720">
</dataflow>
<dataflow id="10694" from="sample_sliding_window_buffer_samples_timestamp_V_21_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_1_load" fromId="2720" toId="2721">
</dataflow>
<dataflow id="10695" from="sample_sliding_window_buffer_samples_timestamp_V_21_0" to="sample_sliding_window_buffer_samples_timestamp_V_21_0_addr" fromId="4395" toId="2722">
</dataflow>
<dataflow id="10696" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_21_0_addr" fromId="4988" toId="2722">
</dataflow>
<dataflow id="10697" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_21_0_addr" fromId="874" toId="2722">
</dataflow>
<dataflow id="10698" from="sample_sliding_window_buffer_samples_timestamp_V_21_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_0_load" fromId="2722" toId="2723">
</dataflow>
<dataflow id="10699" from="sample_sliding_window_buffer_samples_sample_V_21_11" to="sample_sliding_window_buffer_samples_sample_V_21_11_addr" fromId="4396" toId="2724">
</dataflow>
<dataflow id="10700" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_11_addr" fromId="4988" toId="2724">
</dataflow>
<dataflow id="10701" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_11_addr" fromId="874" toId="2724">
</dataflow>
<dataflow id="10702" from="sample_sliding_window_buffer_samples_sample_V_21_11_addr" to="sample_sliding_window_buffer_samples_sample_V_21_11_load" fromId="2724" toId="2725">
</dataflow>
<dataflow id="10703" from="sample_sliding_window_buffer_samples_sample_V_21_10" to="sample_sliding_window_buffer_samples_sample_V_21_10_addr" fromId="4397" toId="2726">
</dataflow>
<dataflow id="10704" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_10_addr" fromId="4988" toId="2726">
</dataflow>
<dataflow id="10705" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_10_addr" fromId="874" toId="2726">
</dataflow>
<dataflow id="10706" from="sample_sliding_window_buffer_samples_sample_V_21_10_addr" to="sample_sliding_window_buffer_samples_sample_V_21_10_load" fromId="2726" toId="2727">
</dataflow>
<dataflow id="10707" from="sample_sliding_window_buffer_samples_sample_V_21_9" to="sample_sliding_window_buffer_samples_sample_V_21_9_addr" fromId="4398" toId="2728">
</dataflow>
<dataflow id="10708" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_9_addr" fromId="4988" toId="2728">
</dataflow>
<dataflow id="10709" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_9_addr" fromId="874" toId="2728">
</dataflow>
<dataflow id="10710" from="sample_sliding_window_buffer_samples_sample_V_21_9_addr" to="sample_sliding_window_buffer_samples_sample_V_21_9_load" fromId="2728" toId="2729">
</dataflow>
<dataflow id="10711" from="sample_sliding_window_buffer_samples_sample_V_21_8" to="sample_sliding_window_buffer_samples_sample_V_21_8_addr" fromId="4399" toId="2730">
</dataflow>
<dataflow id="10712" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_8_addr" fromId="4988" toId="2730">
</dataflow>
<dataflow id="10713" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_8_addr" fromId="874" toId="2730">
</dataflow>
<dataflow id="10714" from="sample_sliding_window_buffer_samples_sample_V_21_8_addr" to="sample_sliding_window_buffer_samples_sample_V_21_8_load" fromId="2730" toId="2731">
</dataflow>
<dataflow id="10715" from="sample_sliding_window_buffer_samples_sample_V_21_7" to="sample_sliding_window_buffer_samples_sample_V_21_7_addr" fromId="4400" toId="2732">
</dataflow>
<dataflow id="10716" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_7_addr" fromId="4988" toId="2732">
</dataflow>
<dataflow id="10717" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_7_addr" fromId="874" toId="2732">
</dataflow>
<dataflow id="10718" from="sample_sliding_window_buffer_samples_sample_V_21_7_addr" to="sample_sliding_window_buffer_samples_sample_V_21_7_load" fromId="2732" toId="2733">
</dataflow>
<dataflow id="10719" from="sample_sliding_window_buffer_samples_sample_V_21_6" to="sample_sliding_window_buffer_samples_sample_V_21_6_addr" fromId="4401" toId="2734">
</dataflow>
<dataflow id="10720" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_6_addr" fromId="4988" toId="2734">
</dataflow>
<dataflow id="10721" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_6_addr" fromId="874" toId="2734">
</dataflow>
<dataflow id="10722" from="sample_sliding_window_buffer_samples_sample_V_21_6_addr" to="sample_sliding_window_buffer_samples_sample_V_21_6_load" fromId="2734" toId="2735">
</dataflow>
<dataflow id="10723" from="sample_sliding_window_buffer_samples_sample_V_21_5" to="sample_sliding_window_buffer_samples_sample_V_21_5_addr" fromId="4402" toId="2736">
</dataflow>
<dataflow id="10724" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_5_addr" fromId="4988" toId="2736">
</dataflow>
<dataflow id="10725" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_5_addr" fromId="874" toId="2736">
</dataflow>
<dataflow id="10726" from="sample_sliding_window_buffer_samples_sample_V_21_5_addr" to="sample_sliding_window_buffer_samples_sample_V_21_5_load" fromId="2736" toId="2737">
</dataflow>
<dataflow id="10727" from="sample_sliding_window_buffer_samples_sample_V_21_4" to="sample_sliding_window_buffer_samples_sample_V_21_4_addr" fromId="4403" toId="2738">
</dataflow>
<dataflow id="10728" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_4_addr" fromId="4988" toId="2738">
</dataflow>
<dataflow id="10729" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_4_addr" fromId="874" toId="2738">
</dataflow>
<dataflow id="10730" from="sample_sliding_window_buffer_samples_sample_V_21_4_addr" to="sample_sliding_window_buffer_samples_sample_V_21_4_load" fromId="2738" toId="2739">
</dataflow>
<dataflow id="10731" from="sample_sliding_window_buffer_samples_sample_V_21_3" to="sample_sliding_window_buffer_samples_sample_V_21_3_addr" fromId="4404" toId="2740">
</dataflow>
<dataflow id="10732" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_3_addr" fromId="4988" toId="2740">
</dataflow>
<dataflow id="10733" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_3_addr" fromId="874" toId="2740">
</dataflow>
<dataflow id="10734" from="sample_sliding_window_buffer_samples_sample_V_21_3_addr" to="sample_sliding_window_buffer_samples_sample_V_21_3_load" fromId="2740" toId="2741">
</dataflow>
<dataflow id="10735" from="sample_sliding_window_buffer_samples_sample_V_21_2" to="sample_sliding_window_buffer_samples_sample_V_21_2_addr" fromId="4405" toId="2742">
</dataflow>
<dataflow id="10736" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_2_addr" fromId="4988" toId="2742">
</dataflow>
<dataflow id="10737" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_2_addr" fromId="874" toId="2742">
</dataflow>
<dataflow id="10738" from="sample_sliding_window_buffer_samples_sample_V_21_2_addr" to="sample_sliding_window_buffer_samples_sample_V_21_2_load" fromId="2742" toId="2743">
</dataflow>
<dataflow id="10739" from="sample_sliding_window_buffer_samples_sample_V_21_1" to="sample_sliding_window_buffer_samples_sample_V_21_1_addr" fromId="4406" toId="2744">
</dataflow>
<dataflow id="10740" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_1_addr" fromId="4988" toId="2744">
</dataflow>
<dataflow id="10741" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_1_addr" fromId="874" toId="2744">
</dataflow>
<dataflow id="10742" from="sample_sliding_window_buffer_samples_sample_V_21_1_addr" to="sample_sliding_window_buffer_samples_sample_V_21_1_load" fromId="2744" toId="2745">
</dataflow>
<dataflow id="10743" from="sample_sliding_window_buffer_samples_sample_V_21_0" to="sample_sliding_window_buffer_samples_sample_V_21_0_addr" fromId="4407" toId="2746">
</dataflow>
<dataflow id="10744" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_21_0_addr" fromId="4988" toId="2746">
</dataflow>
<dataflow id="10745" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_21_0_addr" fromId="874" toId="2746">
</dataflow>
<dataflow id="10746" from="sample_sliding_window_buffer_samples_sample_V_21_0_addr" to="sample_sliding_window_buffer_samples_sample_V_21_0_load" fromId="2746" toId="2747">
</dataflow>
<dataflow id="10747" from="sample_sliding_window_buffer_samples_timestamp_V_20_11" to="sample_sliding_window_buffer_samples_timestamp_V_20_11_addr" fromId="4408" toId="2748">
</dataflow>
<dataflow id="10748" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_11_addr" fromId="4988" toId="2748">
</dataflow>
<dataflow id="10749" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_11_addr" fromId="874" toId="2748">
</dataflow>
<dataflow id="10750" from="sample_sliding_window_buffer_samples_timestamp_V_20_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_11_load" fromId="2748" toId="2749">
</dataflow>
<dataflow id="10751" from="sample_sliding_window_buffer_samples_timestamp_V_20_10" to="sample_sliding_window_buffer_samples_timestamp_V_20_10_addr" fromId="4409" toId="2750">
</dataflow>
<dataflow id="10752" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_10_addr" fromId="4988" toId="2750">
</dataflow>
<dataflow id="10753" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_10_addr" fromId="874" toId="2750">
</dataflow>
<dataflow id="10754" from="sample_sliding_window_buffer_samples_timestamp_V_20_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_10_load" fromId="2750" toId="2751">
</dataflow>
<dataflow id="10755" from="sample_sliding_window_buffer_samples_timestamp_V_20_9" to="sample_sliding_window_buffer_samples_timestamp_V_20_9_addr" fromId="4410" toId="2752">
</dataflow>
<dataflow id="10756" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_9_addr" fromId="4988" toId="2752">
</dataflow>
<dataflow id="10757" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_9_addr" fromId="874" toId="2752">
</dataflow>
<dataflow id="10758" from="sample_sliding_window_buffer_samples_timestamp_V_20_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_9_load" fromId="2752" toId="2753">
</dataflow>
<dataflow id="10759" from="sample_sliding_window_buffer_samples_timestamp_V_20_8" to="sample_sliding_window_buffer_samples_timestamp_V_20_8_addr" fromId="4411" toId="2754">
</dataflow>
<dataflow id="10760" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_8_addr" fromId="4988" toId="2754">
</dataflow>
<dataflow id="10761" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_8_addr" fromId="874" toId="2754">
</dataflow>
<dataflow id="10762" from="sample_sliding_window_buffer_samples_timestamp_V_20_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_8_load" fromId="2754" toId="2755">
</dataflow>
<dataflow id="10763" from="sample_sliding_window_buffer_samples_timestamp_V_20_7" to="sample_sliding_window_buffer_samples_timestamp_V_20_7_addr" fromId="4412" toId="2756">
</dataflow>
<dataflow id="10764" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_7_addr" fromId="4988" toId="2756">
</dataflow>
<dataflow id="10765" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_7_addr" fromId="874" toId="2756">
</dataflow>
<dataflow id="10766" from="sample_sliding_window_buffer_samples_timestamp_V_20_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_7_load" fromId="2756" toId="2757">
</dataflow>
<dataflow id="10767" from="sample_sliding_window_buffer_samples_timestamp_V_20_6" to="sample_sliding_window_buffer_samples_timestamp_V_20_6_addr" fromId="4413" toId="2758">
</dataflow>
<dataflow id="10768" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_6_addr" fromId="4988" toId="2758">
</dataflow>
<dataflow id="10769" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_6_addr" fromId="874" toId="2758">
</dataflow>
<dataflow id="10770" from="sample_sliding_window_buffer_samples_timestamp_V_20_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_6_load" fromId="2758" toId="2759">
</dataflow>
<dataflow id="10771" from="sample_sliding_window_buffer_samples_timestamp_V_20_5" to="sample_sliding_window_buffer_samples_timestamp_V_20_5_addr" fromId="4414" toId="2760">
</dataflow>
<dataflow id="10772" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_5_addr" fromId="4988" toId="2760">
</dataflow>
<dataflow id="10773" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_5_addr" fromId="874" toId="2760">
</dataflow>
<dataflow id="10774" from="sample_sliding_window_buffer_samples_timestamp_V_20_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_5_load" fromId="2760" toId="2761">
</dataflow>
<dataflow id="10775" from="sample_sliding_window_buffer_samples_timestamp_V_20_4" to="sample_sliding_window_buffer_samples_timestamp_V_20_4_addr" fromId="4415" toId="2762">
</dataflow>
<dataflow id="10776" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_4_addr" fromId="4988" toId="2762">
</dataflow>
<dataflow id="10777" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_4_addr" fromId="874" toId="2762">
</dataflow>
<dataflow id="10778" from="sample_sliding_window_buffer_samples_timestamp_V_20_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_4_load" fromId="2762" toId="2763">
</dataflow>
<dataflow id="10779" from="sample_sliding_window_buffer_samples_timestamp_V_20_3" to="sample_sliding_window_buffer_samples_timestamp_V_20_3_addr" fromId="4416" toId="2764">
</dataflow>
<dataflow id="10780" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_3_addr" fromId="4988" toId="2764">
</dataflow>
<dataflow id="10781" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_3_addr" fromId="874" toId="2764">
</dataflow>
<dataflow id="10782" from="sample_sliding_window_buffer_samples_timestamp_V_20_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_3_load" fromId="2764" toId="2765">
</dataflow>
<dataflow id="10783" from="sample_sliding_window_buffer_samples_timestamp_V_20_2" to="sample_sliding_window_buffer_samples_timestamp_V_20_2_addr" fromId="4417" toId="2766">
</dataflow>
<dataflow id="10784" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_2_addr" fromId="4988" toId="2766">
</dataflow>
<dataflow id="10785" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_2_addr" fromId="874" toId="2766">
</dataflow>
<dataflow id="10786" from="sample_sliding_window_buffer_samples_timestamp_V_20_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_2_load" fromId="2766" toId="2767">
</dataflow>
<dataflow id="10787" from="sample_sliding_window_buffer_samples_timestamp_V_20_1" to="sample_sliding_window_buffer_samples_timestamp_V_20_1_addr" fromId="4418" toId="2768">
</dataflow>
<dataflow id="10788" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_1_addr" fromId="4988" toId="2768">
</dataflow>
<dataflow id="10789" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_1_addr" fromId="874" toId="2768">
</dataflow>
<dataflow id="10790" from="sample_sliding_window_buffer_samples_timestamp_V_20_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_1_load" fromId="2768" toId="2769">
</dataflow>
<dataflow id="10791" from="sample_sliding_window_buffer_samples_timestamp_V_20_0" to="sample_sliding_window_buffer_samples_timestamp_V_20_0_addr" fromId="4419" toId="2770">
</dataflow>
<dataflow id="10792" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_20_0_addr" fromId="4988" toId="2770">
</dataflow>
<dataflow id="10793" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_20_0_addr" fromId="874" toId="2770">
</dataflow>
<dataflow id="10794" from="sample_sliding_window_buffer_samples_timestamp_V_20_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_0_load" fromId="2770" toId="2771">
</dataflow>
<dataflow id="10795" from="sample_sliding_window_buffer_samples_sample_V_20_11" to="sample_sliding_window_buffer_samples_sample_V_20_11_addr" fromId="4420" toId="2772">
</dataflow>
<dataflow id="10796" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_11_addr" fromId="4988" toId="2772">
</dataflow>
<dataflow id="10797" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_11_addr" fromId="874" toId="2772">
</dataflow>
<dataflow id="10798" from="sample_sliding_window_buffer_samples_sample_V_20_11_addr" to="sample_sliding_window_buffer_samples_sample_V_20_11_load" fromId="2772" toId="2773">
</dataflow>
<dataflow id="10799" from="sample_sliding_window_buffer_samples_sample_V_20_10" to="sample_sliding_window_buffer_samples_sample_V_20_10_addr" fromId="4421" toId="2774">
</dataflow>
<dataflow id="10800" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_10_addr" fromId="4988" toId="2774">
</dataflow>
<dataflow id="10801" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_10_addr" fromId="874" toId="2774">
</dataflow>
<dataflow id="10802" from="sample_sliding_window_buffer_samples_sample_V_20_10_addr" to="sample_sliding_window_buffer_samples_sample_V_20_10_load" fromId="2774" toId="2775">
</dataflow>
<dataflow id="10803" from="sample_sliding_window_buffer_samples_sample_V_20_9" to="sample_sliding_window_buffer_samples_sample_V_20_9_addr" fromId="4422" toId="2776">
</dataflow>
<dataflow id="10804" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_9_addr" fromId="4988" toId="2776">
</dataflow>
<dataflow id="10805" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_9_addr" fromId="874" toId="2776">
</dataflow>
<dataflow id="10806" from="sample_sliding_window_buffer_samples_sample_V_20_9_addr" to="sample_sliding_window_buffer_samples_sample_V_20_9_load" fromId="2776" toId="2777">
</dataflow>
<dataflow id="10807" from="sample_sliding_window_buffer_samples_sample_V_20_8" to="sample_sliding_window_buffer_samples_sample_V_20_8_addr" fromId="4423" toId="2778">
</dataflow>
<dataflow id="10808" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_8_addr" fromId="4988" toId="2778">
</dataflow>
<dataflow id="10809" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_8_addr" fromId="874" toId="2778">
</dataflow>
<dataflow id="10810" from="sample_sliding_window_buffer_samples_sample_V_20_8_addr" to="sample_sliding_window_buffer_samples_sample_V_20_8_load" fromId="2778" toId="2779">
</dataflow>
<dataflow id="10811" from="sample_sliding_window_buffer_samples_sample_V_20_7" to="sample_sliding_window_buffer_samples_sample_V_20_7_addr" fromId="4424" toId="2780">
</dataflow>
<dataflow id="10812" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_7_addr" fromId="4988" toId="2780">
</dataflow>
<dataflow id="10813" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_7_addr" fromId="874" toId="2780">
</dataflow>
<dataflow id="10814" from="sample_sliding_window_buffer_samples_sample_V_20_7_addr" to="sample_sliding_window_buffer_samples_sample_V_20_7_load" fromId="2780" toId="2781">
</dataflow>
<dataflow id="10815" from="sample_sliding_window_buffer_samples_sample_V_20_6" to="sample_sliding_window_buffer_samples_sample_V_20_6_addr" fromId="4425" toId="2782">
</dataflow>
<dataflow id="10816" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_6_addr" fromId="4988" toId="2782">
</dataflow>
<dataflow id="10817" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_6_addr" fromId="874" toId="2782">
</dataflow>
<dataflow id="10818" from="sample_sliding_window_buffer_samples_sample_V_20_6_addr" to="sample_sliding_window_buffer_samples_sample_V_20_6_load" fromId="2782" toId="2783">
</dataflow>
<dataflow id="10819" from="sample_sliding_window_buffer_samples_sample_V_20_5" to="sample_sliding_window_buffer_samples_sample_V_20_5_addr" fromId="4426" toId="2784">
</dataflow>
<dataflow id="10820" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_5_addr" fromId="4988" toId="2784">
</dataflow>
<dataflow id="10821" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_5_addr" fromId="874" toId="2784">
</dataflow>
<dataflow id="10822" from="sample_sliding_window_buffer_samples_sample_V_20_5_addr" to="sample_sliding_window_buffer_samples_sample_V_20_5_load" fromId="2784" toId="2785">
</dataflow>
<dataflow id="10823" from="sample_sliding_window_buffer_samples_sample_V_20_4" to="sample_sliding_window_buffer_samples_sample_V_20_4_addr" fromId="4427" toId="2786">
</dataflow>
<dataflow id="10824" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_4_addr" fromId="4988" toId="2786">
</dataflow>
<dataflow id="10825" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_4_addr" fromId="874" toId="2786">
</dataflow>
<dataflow id="10826" from="sample_sliding_window_buffer_samples_sample_V_20_4_addr" to="sample_sliding_window_buffer_samples_sample_V_20_4_load" fromId="2786" toId="2787">
</dataflow>
<dataflow id="10827" from="sample_sliding_window_buffer_samples_sample_V_20_3" to="sample_sliding_window_buffer_samples_sample_V_20_3_addr" fromId="4428" toId="2788">
</dataflow>
<dataflow id="10828" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_3_addr" fromId="4988" toId="2788">
</dataflow>
<dataflow id="10829" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_3_addr" fromId="874" toId="2788">
</dataflow>
<dataflow id="10830" from="sample_sliding_window_buffer_samples_sample_V_20_3_addr" to="sample_sliding_window_buffer_samples_sample_V_20_3_load" fromId="2788" toId="2789">
</dataflow>
<dataflow id="10831" from="sample_sliding_window_buffer_samples_sample_V_20_2" to="sample_sliding_window_buffer_samples_sample_V_20_2_addr" fromId="4429" toId="2790">
</dataflow>
<dataflow id="10832" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_2_addr" fromId="4988" toId="2790">
</dataflow>
<dataflow id="10833" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_2_addr" fromId="874" toId="2790">
</dataflow>
<dataflow id="10834" from="sample_sliding_window_buffer_samples_sample_V_20_2_addr" to="sample_sliding_window_buffer_samples_sample_V_20_2_load" fromId="2790" toId="2791">
</dataflow>
<dataflow id="10835" from="sample_sliding_window_buffer_samples_sample_V_20_1" to="sample_sliding_window_buffer_samples_sample_V_20_1_addr" fromId="4430" toId="2792">
</dataflow>
<dataflow id="10836" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_1_addr" fromId="4988" toId="2792">
</dataflow>
<dataflow id="10837" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_1_addr" fromId="874" toId="2792">
</dataflow>
<dataflow id="10838" from="sample_sliding_window_buffer_samples_sample_V_20_1_addr" to="sample_sliding_window_buffer_samples_sample_V_20_1_load" fromId="2792" toId="2793">
</dataflow>
<dataflow id="10839" from="sample_sliding_window_buffer_samples_sample_V_20_0" to="sample_sliding_window_buffer_samples_sample_V_20_0_addr" fromId="4431" toId="2794">
</dataflow>
<dataflow id="10840" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_20_0_addr" fromId="4988" toId="2794">
</dataflow>
<dataflow id="10841" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_20_0_addr" fromId="874" toId="2794">
</dataflow>
<dataflow id="10842" from="sample_sliding_window_buffer_samples_sample_V_20_0_addr" to="sample_sliding_window_buffer_samples_sample_V_20_0_load" fromId="2794" toId="2795">
</dataflow>
<dataflow id="10843" from="sample_sliding_window_buffer_samples_timestamp_V_19_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_11_load" fromId="2508" toId="2796">
</dataflow>
<dataflow id="10844" from="sample_sliding_window_buffer_samples_timestamp_V_19_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_10_load" fromId="2510" toId="2797">
</dataflow>
<dataflow id="10845" from="sample_sliding_window_buffer_samples_timestamp_V_19_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_9_load" fromId="2512" toId="2798">
</dataflow>
<dataflow id="10846" from="sample_sliding_window_buffer_samples_timestamp_V_19_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_8_load" fromId="2514" toId="2799">
</dataflow>
<dataflow id="10847" from="sample_sliding_window_buffer_samples_timestamp_V_19_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_7_load" fromId="2516" toId="2800">
</dataflow>
<dataflow id="10848" from="sample_sliding_window_buffer_samples_timestamp_V_19_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_6_load" fromId="2518" toId="2801">
</dataflow>
<dataflow id="10849" from="sample_sliding_window_buffer_samples_timestamp_V_19_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_5_load" fromId="2520" toId="2802">
</dataflow>
<dataflow id="10850" from="sample_sliding_window_buffer_samples_timestamp_V_19_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_4_load" fromId="2522" toId="2803">
</dataflow>
<dataflow id="10851" from="sample_sliding_window_buffer_samples_timestamp_V_19_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_3_load" fromId="2524" toId="2804">
</dataflow>
<dataflow id="10852" from="sample_sliding_window_buffer_samples_timestamp_V_19_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_2_load" fromId="2526" toId="2805">
</dataflow>
<dataflow id="10853" from="sample_sliding_window_buffer_samples_timestamp_V_19_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_1_load" fromId="2528" toId="2806">
</dataflow>
<dataflow id="10854" from="sample_sliding_window_buffer_samples_timestamp_V_19_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_19_0_load" fromId="2530" toId="2807">
</dataflow>
<dataflow id="10855" from="sample_sliding_window_buffer_samples_sample_V_19_11_addr" to="sample_sliding_window_buffer_samples_sample_V_19_11_load" fromId="2532" toId="2808">
</dataflow>
<dataflow id="10856" from="sample_sliding_window_buffer_samples_sample_V_19_10_addr" to="sample_sliding_window_buffer_samples_sample_V_19_10_load" fromId="2534" toId="2809">
</dataflow>
<dataflow id="10857" from="sample_sliding_window_buffer_samples_sample_V_19_9_addr" to="sample_sliding_window_buffer_samples_sample_V_19_9_load" fromId="2536" toId="2810">
</dataflow>
<dataflow id="10858" from="sample_sliding_window_buffer_samples_sample_V_19_8_addr" to="sample_sliding_window_buffer_samples_sample_V_19_8_load" fromId="2538" toId="2811">
</dataflow>
<dataflow id="10859" from="sample_sliding_window_buffer_samples_sample_V_19_7_addr" to="sample_sliding_window_buffer_samples_sample_V_19_7_load" fromId="2540" toId="2812">
</dataflow>
<dataflow id="10860" from="sample_sliding_window_buffer_samples_sample_V_19_6_addr" to="sample_sliding_window_buffer_samples_sample_V_19_6_load" fromId="2542" toId="2813">
</dataflow>
<dataflow id="10861" from="sample_sliding_window_buffer_samples_sample_V_19_5_addr" to="sample_sliding_window_buffer_samples_sample_V_19_5_load" fromId="2544" toId="2814">
</dataflow>
<dataflow id="10862" from="sample_sliding_window_buffer_samples_sample_V_19_4_addr" to="sample_sliding_window_buffer_samples_sample_V_19_4_load" fromId="2546" toId="2815">
</dataflow>
<dataflow id="10863" from="sample_sliding_window_buffer_samples_sample_V_19_3_addr" to="sample_sliding_window_buffer_samples_sample_V_19_3_load" fromId="2548" toId="2816">
</dataflow>
<dataflow id="10864" from="sample_sliding_window_buffer_samples_sample_V_19_2_addr" to="sample_sliding_window_buffer_samples_sample_V_19_2_load" fromId="2550" toId="2817">
</dataflow>
<dataflow id="10865" from="sample_sliding_window_buffer_samples_sample_V_19_1_addr" to="sample_sliding_window_buffer_samples_sample_V_19_1_load" fromId="2552" toId="2818">
</dataflow>
<dataflow id="10866" from="sample_sliding_window_buffer_samples_sample_V_19_0_addr" to="sample_sliding_window_buffer_samples_sample_V_19_0_load" fromId="2554" toId="2819">
</dataflow>
<dataflow id="10867" from="sample_sliding_window_buffer_samples_timestamp_V_18_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_11_load" fromId="2556" toId="2820">
</dataflow>
<dataflow id="10868" from="sample_sliding_window_buffer_samples_timestamp_V_18_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_10_load" fromId="2558" toId="2821">
</dataflow>
<dataflow id="10869" from="sample_sliding_window_buffer_samples_timestamp_V_18_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_9_load" fromId="2560" toId="2822">
</dataflow>
<dataflow id="10870" from="sample_sliding_window_buffer_samples_timestamp_V_18_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_8_load" fromId="2562" toId="2823">
</dataflow>
<dataflow id="10871" from="sample_sliding_window_buffer_samples_timestamp_V_18_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_7_load" fromId="2564" toId="2824">
</dataflow>
<dataflow id="10872" from="sample_sliding_window_buffer_samples_timestamp_V_18_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_6_load" fromId="2566" toId="2825">
</dataflow>
<dataflow id="10873" from="sample_sliding_window_buffer_samples_timestamp_V_18_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_5_load" fromId="2568" toId="2826">
</dataflow>
<dataflow id="10874" from="sample_sliding_window_buffer_samples_timestamp_V_18_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_4_load" fromId="2570" toId="2827">
</dataflow>
<dataflow id="10875" from="sample_sliding_window_buffer_samples_timestamp_V_18_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_3_load" fromId="2572" toId="2828">
</dataflow>
<dataflow id="10876" from="sample_sliding_window_buffer_samples_timestamp_V_18_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_2_load" fromId="2574" toId="2829">
</dataflow>
<dataflow id="10877" from="sample_sliding_window_buffer_samples_timestamp_V_18_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_1_load" fromId="2576" toId="2830">
</dataflow>
<dataflow id="10878" from="sample_sliding_window_buffer_samples_timestamp_V_18_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_18_0_load" fromId="2578" toId="2831">
</dataflow>
<dataflow id="10879" from="sample_sliding_window_buffer_samples_sample_V_18_11_addr" to="sample_sliding_window_buffer_samples_sample_V_18_11_load" fromId="2580" toId="2832">
</dataflow>
<dataflow id="10880" from="sample_sliding_window_buffer_samples_sample_V_18_10_addr" to="sample_sliding_window_buffer_samples_sample_V_18_10_load" fromId="2582" toId="2833">
</dataflow>
<dataflow id="10881" from="sample_sliding_window_buffer_samples_sample_V_18_9_addr" to="sample_sliding_window_buffer_samples_sample_V_18_9_load" fromId="2584" toId="2834">
</dataflow>
<dataflow id="10882" from="sample_sliding_window_buffer_samples_sample_V_18_8_addr" to="sample_sliding_window_buffer_samples_sample_V_18_8_load" fromId="2586" toId="2835">
</dataflow>
<dataflow id="10883" from="sample_sliding_window_buffer_samples_sample_V_18_7_addr" to="sample_sliding_window_buffer_samples_sample_V_18_7_load" fromId="2588" toId="2836">
</dataflow>
<dataflow id="10884" from="sample_sliding_window_buffer_samples_sample_V_18_6_addr" to="sample_sliding_window_buffer_samples_sample_V_18_6_load" fromId="2590" toId="2837">
</dataflow>
<dataflow id="10885" from="sample_sliding_window_buffer_samples_sample_V_18_5_addr" to="sample_sliding_window_buffer_samples_sample_V_18_5_load" fromId="2592" toId="2838">
</dataflow>
<dataflow id="10886" from="sample_sliding_window_buffer_samples_sample_V_18_4_addr" to="sample_sliding_window_buffer_samples_sample_V_18_4_load" fromId="2594" toId="2839">
</dataflow>
<dataflow id="10887" from="sample_sliding_window_buffer_samples_sample_V_18_3_addr" to="sample_sliding_window_buffer_samples_sample_V_18_3_load" fromId="2596" toId="2840">
</dataflow>
<dataflow id="10888" from="sample_sliding_window_buffer_samples_sample_V_18_2_addr" to="sample_sliding_window_buffer_samples_sample_V_18_2_load" fromId="2598" toId="2841">
</dataflow>
<dataflow id="10889" from="sample_sliding_window_buffer_samples_sample_V_18_1_addr" to="sample_sliding_window_buffer_samples_sample_V_18_1_load" fromId="2600" toId="2842">
</dataflow>
<dataflow id="10890" from="sample_sliding_window_buffer_samples_sample_V_18_0_addr" to="sample_sliding_window_buffer_samples_sample_V_18_0_load" fromId="2602" toId="2843">
</dataflow>
<dataflow id="10891" from="sample_sliding_window_buffer_samples_sample_V_18_0_load" to="store_ln225" fromId="2843" toId="2844">
</dataflow>
<dataflow id="10892" from="period_samples_0_sample_V_addr_19" to="store_ln225" fromId="496" toId="2844">
</dataflow>
<dataflow id="10893" from="sample_sliding_window_buffer_samples_sample_V_18_1_load" to="store_ln225" fromId="2842" toId="2845">
</dataflow>
<dataflow id="10894" from="period_samples_1_sample_V_addr_19" to="store_ln225" fromId="497" toId="2845">
</dataflow>
<dataflow id="10895" from="sample_sliding_window_buffer_samples_sample_V_18_2_load" to="store_ln225" fromId="2841" toId="2846">
</dataflow>
<dataflow id="10896" from="period_samples_2_sample_V_addr_19" to="store_ln225" fromId="498" toId="2846">
</dataflow>
<dataflow id="10897" from="sample_sliding_window_buffer_samples_sample_V_18_3_load" to="store_ln225" fromId="2840" toId="2847">
</dataflow>
<dataflow id="10898" from="period_samples_3_sample_V_addr_19" to="store_ln225" fromId="499" toId="2847">
</dataflow>
<dataflow id="10899" from="sample_sliding_window_buffer_samples_sample_V_18_4_load" to="store_ln225" fromId="2839" toId="2848">
</dataflow>
<dataflow id="10900" from="period_samples_4_sample_V_addr_19" to="store_ln225" fromId="500" toId="2848">
</dataflow>
<dataflow id="10901" from="sample_sliding_window_buffer_samples_sample_V_18_5_load" to="store_ln225" fromId="2838" toId="2849">
</dataflow>
<dataflow id="10902" from="period_samples_5_sample_V_addr_19" to="store_ln225" fromId="501" toId="2849">
</dataflow>
<dataflow id="10903" from="sample_sliding_window_buffer_samples_sample_V_18_6_load" to="store_ln225" fromId="2837" toId="2850">
</dataflow>
<dataflow id="10904" from="period_samples_6_sample_V_addr_19" to="store_ln225" fromId="502" toId="2850">
</dataflow>
<dataflow id="10905" from="sample_sliding_window_buffer_samples_sample_V_18_7_load" to="store_ln225" fromId="2836" toId="2851">
</dataflow>
<dataflow id="10906" from="period_samples_7_sample_V_addr_19" to="store_ln225" fromId="503" toId="2851">
</dataflow>
<dataflow id="10907" from="sample_sliding_window_buffer_samples_sample_V_18_8_load" to="store_ln225" fromId="2835" toId="2852">
</dataflow>
<dataflow id="10908" from="period_samples_8_sample_V_addr_19" to="store_ln225" fromId="504" toId="2852">
</dataflow>
<dataflow id="10909" from="sample_sliding_window_buffer_samples_sample_V_18_9_load" to="store_ln225" fromId="2834" toId="2853">
</dataflow>
<dataflow id="10910" from="period_samples_9_sample_V_addr_19" to="store_ln225" fromId="505" toId="2853">
</dataflow>
<dataflow id="10911" from="sample_sliding_window_buffer_samples_sample_V_18_10_load" to="store_ln225" fromId="2833" toId="2854">
</dataflow>
<dataflow id="10912" from="period_samples_10_sample_V_addr_19" to="store_ln225" fromId="506" toId="2854">
</dataflow>
<dataflow id="10913" from="sample_sliding_window_buffer_samples_sample_V_18_11_load" to="store_ln225" fromId="2832" toId="2855">
</dataflow>
<dataflow id="10914" from="period_samples_11_sample_V_addr_19" to="store_ln225" fromId="507" toId="2855">
</dataflow>
<dataflow id="10915" from="sample_sliding_window_buffer_samples_timestamp_V_18_0_load" to="store_ln225" fromId="2831" toId="2856">
</dataflow>
<dataflow id="10916" from="period_samples_0_timestamp_V_addr_19" to="store_ln225" fromId="508" toId="2856">
</dataflow>
<dataflow id="10917" from="sample_sliding_window_buffer_samples_timestamp_V_18_1_load" to="store_ln225" fromId="2830" toId="2857">
</dataflow>
<dataflow id="10918" from="period_samples_1_timestamp_V_addr_19" to="store_ln225" fromId="509" toId="2857">
</dataflow>
<dataflow id="10919" from="sample_sliding_window_buffer_samples_timestamp_V_18_2_load" to="store_ln225" fromId="2829" toId="2858">
</dataflow>
<dataflow id="10920" from="period_samples_2_timestamp_V_addr_19" to="store_ln225" fromId="510" toId="2858">
</dataflow>
<dataflow id="10921" from="sample_sliding_window_buffer_samples_timestamp_V_18_3_load" to="store_ln225" fromId="2828" toId="2859">
</dataflow>
<dataflow id="10922" from="period_samples_3_timestamp_V_addr_19" to="store_ln225" fromId="511" toId="2859">
</dataflow>
<dataflow id="10923" from="sample_sliding_window_buffer_samples_timestamp_V_18_4_load" to="store_ln225" fromId="2827" toId="2860">
</dataflow>
<dataflow id="10924" from="period_samples_4_timestamp_V_addr_19" to="store_ln225" fromId="512" toId="2860">
</dataflow>
<dataflow id="10925" from="sample_sliding_window_buffer_samples_timestamp_V_18_5_load" to="store_ln225" fromId="2826" toId="2861">
</dataflow>
<dataflow id="10926" from="period_samples_5_timestamp_V_addr_19" to="store_ln225" fromId="513" toId="2861">
</dataflow>
<dataflow id="10927" from="sample_sliding_window_buffer_samples_timestamp_V_18_6_load" to="store_ln225" fromId="2825" toId="2862">
</dataflow>
<dataflow id="10928" from="period_samples_6_timestamp_V_addr_19" to="store_ln225" fromId="514" toId="2862">
</dataflow>
<dataflow id="10929" from="sample_sliding_window_buffer_samples_timestamp_V_18_7_load" to="store_ln225" fromId="2824" toId="2863">
</dataflow>
<dataflow id="10930" from="period_samples_7_timestamp_V_addr_19" to="store_ln225" fromId="515" toId="2863">
</dataflow>
<dataflow id="10931" from="sample_sliding_window_buffer_samples_timestamp_V_18_8_load" to="store_ln225" fromId="2823" toId="2864">
</dataflow>
<dataflow id="10932" from="period_samples_8_timestamp_V_addr_19" to="store_ln225" fromId="516" toId="2864">
</dataflow>
<dataflow id="10933" from="sample_sliding_window_buffer_samples_timestamp_V_18_9_load" to="store_ln225" fromId="2822" toId="2865">
</dataflow>
<dataflow id="10934" from="period_samples_9_timestamp_V_addr_19" to="store_ln225" fromId="517" toId="2865">
</dataflow>
<dataflow id="10935" from="sample_sliding_window_buffer_samples_timestamp_V_18_10_load" to="store_ln225" fromId="2821" toId="2866">
</dataflow>
<dataflow id="10936" from="period_samples_10_timestamp_V_addr_19" to="store_ln225" fromId="518" toId="2866">
</dataflow>
<dataflow id="10937" from="sample_sliding_window_buffer_samples_timestamp_V_18_11_load" to="store_ln225" fromId="2820" toId="2867">
</dataflow>
<dataflow id="10938" from="period_samples_11_timestamp_V_addr_19" to="store_ln225" fromId="519" toId="2867">
</dataflow>
<dataflow id="10939" from="sample_sliding_window_buffer_samples_sample_V_19_0_load" to="store_ln225" fromId="2819" toId="2868">
</dataflow>
<dataflow id="10940" from="period_samples_0_sample_V_addr_20" to="store_ln225" fromId="520" toId="2868">
</dataflow>
<dataflow id="10941" from="sample_sliding_window_buffer_samples_sample_V_19_1_load" to="store_ln225" fromId="2818" toId="2869">
</dataflow>
<dataflow id="10942" from="period_samples_1_sample_V_addr_20" to="store_ln225" fromId="521" toId="2869">
</dataflow>
<dataflow id="10943" from="sample_sliding_window_buffer_samples_sample_V_19_2_load" to="store_ln225" fromId="2817" toId="2870">
</dataflow>
<dataflow id="10944" from="period_samples_2_sample_V_addr_20" to="store_ln225" fromId="522" toId="2870">
</dataflow>
<dataflow id="10945" from="sample_sliding_window_buffer_samples_sample_V_19_3_load" to="store_ln225" fromId="2816" toId="2871">
</dataflow>
<dataflow id="10946" from="period_samples_3_sample_V_addr_20" to="store_ln225" fromId="523" toId="2871">
</dataflow>
<dataflow id="10947" from="sample_sliding_window_buffer_samples_sample_V_19_4_load" to="store_ln225" fromId="2815" toId="2872">
</dataflow>
<dataflow id="10948" from="period_samples_4_sample_V_addr_20" to="store_ln225" fromId="524" toId="2872">
</dataflow>
<dataflow id="10949" from="sample_sliding_window_buffer_samples_sample_V_19_5_load" to="store_ln225" fromId="2814" toId="2873">
</dataflow>
<dataflow id="10950" from="period_samples_5_sample_V_addr_20" to="store_ln225" fromId="525" toId="2873">
</dataflow>
<dataflow id="10951" from="sample_sliding_window_buffer_samples_sample_V_19_6_load" to="store_ln225" fromId="2813" toId="2874">
</dataflow>
<dataflow id="10952" from="period_samples_6_sample_V_addr_20" to="store_ln225" fromId="526" toId="2874">
</dataflow>
<dataflow id="10953" from="sample_sliding_window_buffer_samples_sample_V_19_7_load" to="store_ln225" fromId="2812" toId="2875">
</dataflow>
<dataflow id="10954" from="period_samples_7_sample_V_addr_20" to="store_ln225" fromId="527" toId="2875">
</dataflow>
<dataflow id="10955" from="sample_sliding_window_buffer_samples_sample_V_19_8_load" to="store_ln225" fromId="2811" toId="2876">
</dataflow>
<dataflow id="10956" from="period_samples_8_sample_V_addr_20" to="store_ln225" fromId="528" toId="2876">
</dataflow>
<dataflow id="10957" from="sample_sliding_window_buffer_samples_sample_V_19_9_load" to="store_ln225" fromId="2810" toId="2877">
</dataflow>
<dataflow id="10958" from="period_samples_9_sample_V_addr_20" to="store_ln225" fromId="529" toId="2877">
</dataflow>
<dataflow id="10959" from="sample_sliding_window_buffer_samples_sample_V_19_10_load" to="store_ln225" fromId="2809" toId="2878">
</dataflow>
<dataflow id="10960" from="period_samples_10_sample_V_addr_20" to="store_ln225" fromId="530" toId="2878">
</dataflow>
<dataflow id="10961" from="sample_sliding_window_buffer_samples_sample_V_19_11_load" to="store_ln225" fromId="2808" toId="2879">
</dataflow>
<dataflow id="10962" from="period_samples_11_sample_V_addr_20" to="store_ln225" fromId="531" toId="2879">
</dataflow>
<dataflow id="10963" from="sample_sliding_window_buffer_samples_timestamp_V_19_0_load" to="store_ln225" fromId="2807" toId="2880">
</dataflow>
<dataflow id="10964" from="period_samples_0_timestamp_V_addr_20" to="store_ln225" fromId="532" toId="2880">
</dataflow>
<dataflow id="10965" from="sample_sliding_window_buffer_samples_timestamp_V_19_1_load" to="store_ln225" fromId="2806" toId="2881">
</dataflow>
<dataflow id="10966" from="period_samples_1_timestamp_V_addr_20" to="store_ln225" fromId="533" toId="2881">
</dataflow>
<dataflow id="10967" from="sample_sliding_window_buffer_samples_timestamp_V_19_2_load" to="store_ln225" fromId="2805" toId="2882">
</dataflow>
<dataflow id="10968" from="period_samples_2_timestamp_V_addr_20" to="store_ln225" fromId="534" toId="2882">
</dataflow>
<dataflow id="10969" from="sample_sliding_window_buffer_samples_timestamp_V_19_3_load" to="store_ln225" fromId="2804" toId="2883">
</dataflow>
<dataflow id="10970" from="period_samples_3_timestamp_V_addr_20" to="store_ln225" fromId="535" toId="2883">
</dataflow>
<dataflow id="10971" from="sample_sliding_window_buffer_samples_timestamp_V_19_4_load" to="store_ln225" fromId="2803" toId="2884">
</dataflow>
<dataflow id="10972" from="period_samples_4_timestamp_V_addr_20" to="store_ln225" fromId="536" toId="2884">
</dataflow>
<dataflow id="10973" from="sample_sliding_window_buffer_samples_timestamp_V_19_5_load" to="store_ln225" fromId="2802" toId="2885">
</dataflow>
<dataflow id="10974" from="period_samples_5_timestamp_V_addr_20" to="store_ln225" fromId="537" toId="2885">
</dataflow>
<dataflow id="10975" from="sample_sliding_window_buffer_samples_timestamp_V_19_6_load" to="store_ln225" fromId="2801" toId="2886">
</dataflow>
<dataflow id="10976" from="period_samples_6_timestamp_V_addr_20" to="store_ln225" fromId="538" toId="2886">
</dataflow>
<dataflow id="10977" from="sample_sliding_window_buffer_samples_timestamp_V_19_7_load" to="store_ln225" fromId="2800" toId="2887">
</dataflow>
<dataflow id="10978" from="period_samples_7_timestamp_V_addr_20" to="store_ln225" fromId="539" toId="2887">
</dataflow>
<dataflow id="10979" from="sample_sliding_window_buffer_samples_timestamp_V_19_8_load" to="store_ln225" fromId="2799" toId="2888">
</dataflow>
<dataflow id="10980" from="period_samples_8_timestamp_V_addr_20" to="store_ln225" fromId="540" toId="2888">
</dataflow>
<dataflow id="10981" from="sample_sliding_window_buffer_samples_timestamp_V_19_9_load" to="store_ln225" fromId="2798" toId="2889">
</dataflow>
<dataflow id="10982" from="period_samples_9_timestamp_V_addr_20" to="store_ln225" fromId="541" toId="2889">
</dataflow>
<dataflow id="10983" from="sample_sliding_window_buffer_samples_timestamp_V_19_10_load" to="store_ln225" fromId="2797" toId="2890">
</dataflow>
<dataflow id="10984" from="period_samples_10_timestamp_V_addr_20" to="store_ln225" fromId="542" toId="2890">
</dataflow>
<dataflow id="10985" from="sample_sliding_window_buffer_samples_timestamp_V_19_11_load" to="store_ln225" fromId="2796" toId="2891">
</dataflow>
<dataflow id="10986" from="period_samples_11_timestamp_V_addr_20" to="store_ln225" fromId="543" toId="2891">
</dataflow>
<dataflow id="10987" from="sample_sliding_window_buffer_samples_timestamp_V_23_11" to="sample_sliding_window_buffer_samples_timestamp_V_23_11_addr" fromId="4336" toId="2892">
</dataflow>
<dataflow id="10988" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_11_addr" fromId="4988" toId="2892">
</dataflow>
<dataflow id="10989" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_11_addr" fromId="874" toId="2892">
</dataflow>
<dataflow id="10990" from="sample_sliding_window_buffer_samples_timestamp_V_23_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_11_load" fromId="2892" toId="2893">
</dataflow>
<dataflow id="10991" from="sample_sliding_window_buffer_samples_timestamp_V_23_10" to="sample_sliding_window_buffer_samples_timestamp_V_23_10_addr" fromId="4337" toId="2894">
</dataflow>
<dataflow id="10992" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_10_addr" fromId="4988" toId="2894">
</dataflow>
<dataflow id="10993" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_10_addr" fromId="874" toId="2894">
</dataflow>
<dataflow id="10994" from="sample_sliding_window_buffer_samples_timestamp_V_23_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_10_load" fromId="2894" toId="2895">
</dataflow>
<dataflow id="10995" from="sample_sliding_window_buffer_samples_timestamp_V_23_9" to="sample_sliding_window_buffer_samples_timestamp_V_23_9_addr" fromId="4338" toId="2896">
</dataflow>
<dataflow id="10996" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_9_addr" fromId="4988" toId="2896">
</dataflow>
<dataflow id="10997" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_9_addr" fromId="874" toId="2896">
</dataflow>
<dataflow id="10998" from="sample_sliding_window_buffer_samples_timestamp_V_23_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_9_load" fromId="2896" toId="2897">
</dataflow>
<dataflow id="10999" from="sample_sliding_window_buffer_samples_timestamp_V_23_8" to="sample_sliding_window_buffer_samples_timestamp_V_23_8_addr" fromId="4339" toId="2898">
</dataflow>
<dataflow id="11000" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_8_addr" fromId="4988" toId="2898">
</dataflow>
<dataflow id="11001" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_8_addr" fromId="874" toId="2898">
</dataflow>
<dataflow id="11002" from="sample_sliding_window_buffer_samples_timestamp_V_23_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_8_load" fromId="2898" toId="2899">
</dataflow>
<dataflow id="11003" from="sample_sliding_window_buffer_samples_timestamp_V_23_7" to="sample_sliding_window_buffer_samples_timestamp_V_23_7_addr" fromId="4340" toId="2900">
</dataflow>
<dataflow id="11004" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_7_addr" fromId="4988" toId="2900">
</dataflow>
<dataflow id="11005" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_7_addr" fromId="874" toId="2900">
</dataflow>
<dataflow id="11006" from="sample_sliding_window_buffer_samples_timestamp_V_23_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_7_load" fromId="2900" toId="2901">
</dataflow>
<dataflow id="11007" from="sample_sliding_window_buffer_samples_timestamp_V_23_6" to="sample_sliding_window_buffer_samples_timestamp_V_23_6_addr" fromId="4341" toId="2902">
</dataflow>
<dataflow id="11008" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_6_addr" fromId="4988" toId="2902">
</dataflow>
<dataflow id="11009" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_6_addr" fromId="874" toId="2902">
</dataflow>
<dataflow id="11010" from="sample_sliding_window_buffer_samples_timestamp_V_23_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_6_load" fromId="2902" toId="2903">
</dataflow>
<dataflow id="11011" from="sample_sliding_window_buffer_samples_timestamp_V_23_5" to="sample_sliding_window_buffer_samples_timestamp_V_23_5_addr" fromId="4342" toId="2904">
</dataflow>
<dataflow id="11012" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_5_addr" fromId="4988" toId="2904">
</dataflow>
<dataflow id="11013" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_5_addr" fromId="874" toId="2904">
</dataflow>
<dataflow id="11014" from="sample_sliding_window_buffer_samples_timestamp_V_23_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_5_load" fromId="2904" toId="2905">
</dataflow>
<dataflow id="11015" from="sample_sliding_window_buffer_samples_timestamp_V_23_4" to="sample_sliding_window_buffer_samples_timestamp_V_23_4_addr" fromId="4343" toId="2906">
</dataflow>
<dataflow id="11016" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_4_addr" fromId="4988" toId="2906">
</dataflow>
<dataflow id="11017" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_4_addr" fromId="874" toId="2906">
</dataflow>
<dataflow id="11018" from="sample_sliding_window_buffer_samples_timestamp_V_23_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_4_load" fromId="2906" toId="2907">
</dataflow>
<dataflow id="11019" from="sample_sliding_window_buffer_samples_timestamp_V_23_3" to="sample_sliding_window_buffer_samples_timestamp_V_23_3_addr" fromId="4344" toId="2908">
</dataflow>
<dataflow id="11020" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_3_addr" fromId="4988" toId="2908">
</dataflow>
<dataflow id="11021" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_3_addr" fromId="874" toId="2908">
</dataflow>
<dataflow id="11022" from="sample_sliding_window_buffer_samples_timestamp_V_23_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_3_load" fromId="2908" toId="2909">
</dataflow>
<dataflow id="11023" from="sample_sliding_window_buffer_samples_timestamp_V_23_2" to="sample_sliding_window_buffer_samples_timestamp_V_23_2_addr" fromId="4345" toId="2910">
</dataflow>
<dataflow id="11024" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_2_addr" fromId="4988" toId="2910">
</dataflow>
<dataflow id="11025" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_2_addr" fromId="874" toId="2910">
</dataflow>
<dataflow id="11026" from="sample_sliding_window_buffer_samples_timestamp_V_23_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_2_load" fromId="2910" toId="2911">
</dataflow>
<dataflow id="11027" from="sample_sliding_window_buffer_samples_timestamp_V_23_1" to="sample_sliding_window_buffer_samples_timestamp_V_23_1_addr" fromId="4346" toId="2912">
</dataflow>
<dataflow id="11028" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_1_addr" fromId="4988" toId="2912">
</dataflow>
<dataflow id="11029" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_1_addr" fromId="874" toId="2912">
</dataflow>
<dataflow id="11030" from="sample_sliding_window_buffer_samples_timestamp_V_23_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_1_load" fromId="2912" toId="2913">
</dataflow>
<dataflow id="11031" from="sample_sliding_window_buffer_samples_timestamp_V_23_0" to="sample_sliding_window_buffer_samples_timestamp_V_23_0_addr" fromId="4347" toId="2914">
</dataflow>
<dataflow id="11032" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_23_0_addr" fromId="4988" toId="2914">
</dataflow>
<dataflow id="11033" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_23_0_addr" fromId="874" toId="2914">
</dataflow>
<dataflow id="11034" from="sample_sliding_window_buffer_samples_timestamp_V_23_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_0_load" fromId="2914" toId="2915">
</dataflow>
<dataflow id="11035" from="sample_sliding_window_buffer_samples_sample_V_23_11" to="sample_sliding_window_buffer_samples_sample_V_23_11_addr" fromId="4348" toId="2916">
</dataflow>
<dataflow id="11036" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_11_addr" fromId="4988" toId="2916">
</dataflow>
<dataflow id="11037" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_11_addr" fromId="874" toId="2916">
</dataflow>
<dataflow id="11038" from="sample_sliding_window_buffer_samples_sample_V_23_11_addr" to="sample_sliding_window_buffer_samples_sample_V_23_11_load" fromId="2916" toId="2917">
</dataflow>
<dataflow id="11039" from="sample_sliding_window_buffer_samples_sample_V_23_10" to="sample_sliding_window_buffer_samples_sample_V_23_10_addr" fromId="4349" toId="2918">
</dataflow>
<dataflow id="11040" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_10_addr" fromId="4988" toId="2918">
</dataflow>
<dataflow id="11041" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_10_addr" fromId="874" toId="2918">
</dataflow>
<dataflow id="11042" from="sample_sliding_window_buffer_samples_sample_V_23_10_addr" to="sample_sliding_window_buffer_samples_sample_V_23_10_load" fromId="2918" toId="2919">
</dataflow>
<dataflow id="11043" from="sample_sliding_window_buffer_samples_sample_V_23_9" to="sample_sliding_window_buffer_samples_sample_V_23_9_addr" fromId="4350" toId="2920">
</dataflow>
<dataflow id="11044" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_9_addr" fromId="4988" toId="2920">
</dataflow>
<dataflow id="11045" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_9_addr" fromId="874" toId="2920">
</dataflow>
<dataflow id="11046" from="sample_sliding_window_buffer_samples_sample_V_23_9_addr" to="sample_sliding_window_buffer_samples_sample_V_23_9_load" fromId="2920" toId="2921">
</dataflow>
<dataflow id="11047" from="sample_sliding_window_buffer_samples_sample_V_23_8" to="sample_sliding_window_buffer_samples_sample_V_23_8_addr" fromId="4351" toId="2922">
</dataflow>
<dataflow id="11048" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_8_addr" fromId="4988" toId="2922">
</dataflow>
<dataflow id="11049" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_8_addr" fromId="874" toId="2922">
</dataflow>
<dataflow id="11050" from="sample_sliding_window_buffer_samples_sample_V_23_8_addr" to="sample_sliding_window_buffer_samples_sample_V_23_8_load" fromId="2922" toId="2923">
</dataflow>
<dataflow id="11051" from="sample_sliding_window_buffer_samples_sample_V_23_7" to="sample_sliding_window_buffer_samples_sample_V_23_7_addr" fromId="4352" toId="2924">
</dataflow>
<dataflow id="11052" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_7_addr" fromId="4988" toId="2924">
</dataflow>
<dataflow id="11053" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_7_addr" fromId="874" toId="2924">
</dataflow>
<dataflow id="11054" from="sample_sliding_window_buffer_samples_sample_V_23_7_addr" to="sample_sliding_window_buffer_samples_sample_V_23_7_load" fromId="2924" toId="2925">
</dataflow>
<dataflow id="11055" from="sample_sliding_window_buffer_samples_sample_V_23_6" to="sample_sliding_window_buffer_samples_sample_V_23_6_addr" fromId="4353" toId="2926">
</dataflow>
<dataflow id="11056" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_6_addr" fromId="4988" toId="2926">
</dataflow>
<dataflow id="11057" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_6_addr" fromId="874" toId="2926">
</dataflow>
<dataflow id="11058" from="sample_sliding_window_buffer_samples_sample_V_23_6_addr" to="sample_sliding_window_buffer_samples_sample_V_23_6_load" fromId="2926" toId="2927">
</dataflow>
<dataflow id="11059" from="sample_sliding_window_buffer_samples_sample_V_23_5" to="sample_sliding_window_buffer_samples_sample_V_23_5_addr" fromId="4354" toId="2928">
</dataflow>
<dataflow id="11060" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_5_addr" fromId="4988" toId="2928">
</dataflow>
<dataflow id="11061" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_5_addr" fromId="874" toId="2928">
</dataflow>
<dataflow id="11062" from="sample_sliding_window_buffer_samples_sample_V_23_5_addr" to="sample_sliding_window_buffer_samples_sample_V_23_5_load" fromId="2928" toId="2929">
</dataflow>
<dataflow id="11063" from="sample_sliding_window_buffer_samples_sample_V_23_4" to="sample_sliding_window_buffer_samples_sample_V_23_4_addr" fromId="4355" toId="2930">
</dataflow>
<dataflow id="11064" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_4_addr" fromId="4988" toId="2930">
</dataflow>
<dataflow id="11065" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_4_addr" fromId="874" toId="2930">
</dataflow>
<dataflow id="11066" from="sample_sliding_window_buffer_samples_sample_V_23_4_addr" to="sample_sliding_window_buffer_samples_sample_V_23_4_load" fromId="2930" toId="2931">
</dataflow>
<dataflow id="11067" from="sample_sliding_window_buffer_samples_sample_V_23_3" to="sample_sliding_window_buffer_samples_sample_V_23_3_addr" fromId="4356" toId="2932">
</dataflow>
<dataflow id="11068" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_3_addr" fromId="4988" toId="2932">
</dataflow>
<dataflow id="11069" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_3_addr" fromId="874" toId="2932">
</dataflow>
<dataflow id="11070" from="sample_sliding_window_buffer_samples_sample_V_23_3_addr" to="sample_sliding_window_buffer_samples_sample_V_23_3_load" fromId="2932" toId="2933">
</dataflow>
<dataflow id="11071" from="sample_sliding_window_buffer_samples_sample_V_23_2" to="sample_sliding_window_buffer_samples_sample_V_23_2_addr" fromId="4357" toId="2934">
</dataflow>
<dataflow id="11072" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_2_addr" fromId="4988" toId="2934">
</dataflow>
<dataflow id="11073" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_2_addr" fromId="874" toId="2934">
</dataflow>
<dataflow id="11074" from="sample_sliding_window_buffer_samples_sample_V_23_2_addr" to="sample_sliding_window_buffer_samples_sample_V_23_2_load" fromId="2934" toId="2935">
</dataflow>
<dataflow id="11075" from="sample_sliding_window_buffer_samples_sample_V_23_1" to="sample_sliding_window_buffer_samples_sample_V_23_1_addr" fromId="4358" toId="2936">
</dataflow>
<dataflow id="11076" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_1_addr" fromId="4988" toId="2936">
</dataflow>
<dataflow id="11077" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_1_addr" fromId="874" toId="2936">
</dataflow>
<dataflow id="11078" from="sample_sliding_window_buffer_samples_sample_V_23_1_addr" to="sample_sliding_window_buffer_samples_sample_V_23_1_load" fromId="2936" toId="2937">
</dataflow>
<dataflow id="11079" from="sample_sliding_window_buffer_samples_sample_V_23_0" to="sample_sliding_window_buffer_samples_sample_V_23_0_addr" fromId="4359" toId="2938">
</dataflow>
<dataflow id="11080" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_23_0_addr" fromId="4988" toId="2938">
</dataflow>
<dataflow id="11081" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_23_0_addr" fromId="874" toId="2938">
</dataflow>
<dataflow id="11082" from="sample_sliding_window_buffer_samples_sample_V_23_0_addr" to="sample_sliding_window_buffer_samples_sample_V_23_0_load" fromId="2938" toId="2939">
</dataflow>
<dataflow id="11083" from="sample_sliding_window_buffer_samples_timestamp_V_22_11" to="sample_sliding_window_buffer_samples_timestamp_V_22_11_addr" fromId="4360" toId="2940">
</dataflow>
<dataflow id="11084" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_11_addr" fromId="4988" toId="2940">
</dataflow>
<dataflow id="11085" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_11_addr" fromId="874" toId="2940">
</dataflow>
<dataflow id="11086" from="sample_sliding_window_buffer_samples_timestamp_V_22_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_11_load" fromId="2940" toId="2941">
</dataflow>
<dataflow id="11087" from="sample_sliding_window_buffer_samples_timestamp_V_22_10" to="sample_sliding_window_buffer_samples_timestamp_V_22_10_addr" fromId="4361" toId="2942">
</dataflow>
<dataflow id="11088" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_10_addr" fromId="4988" toId="2942">
</dataflow>
<dataflow id="11089" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_10_addr" fromId="874" toId="2942">
</dataflow>
<dataflow id="11090" from="sample_sliding_window_buffer_samples_timestamp_V_22_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_10_load" fromId="2942" toId="2943">
</dataflow>
<dataflow id="11091" from="sample_sliding_window_buffer_samples_timestamp_V_22_9" to="sample_sliding_window_buffer_samples_timestamp_V_22_9_addr" fromId="4362" toId="2944">
</dataflow>
<dataflow id="11092" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_9_addr" fromId="4988" toId="2944">
</dataflow>
<dataflow id="11093" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_9_addr" fromId="874" toId="2944">
</dataflow>
<dataflow id="11094" from="sample_sliding_window_buffer_samples_timestamp_V_22_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_9_load" fromId="2944" toId="2945">
</dataflow>
<dataflow id="11095" from="sample_sliding_window_buffer_samples_timestamp_V_22_8" to="sample_sliding_window_buffer_samples_timestamp_V_22_8_addr" fromId="4363" toId="2946">
</dataflow>
<dataflow id="11096" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_8_addr" fromId="4988" toId="2946">
</dataflow>
<dataflow id="11097" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_8_addr" fromId="874" toId="2946">
</dataflow>
<dataflow id="11098" from="sample_sliding_window_buffer_samples_timestamp_V_22_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_8_load" fromId="2946" toId="2947">
</dataflow>
<dataflow id="11099" from="sample_sliding_window_buffer_samples_timestamp_V_22_7" to="sample_sliding_window_buffer_samples_timestamp_V_22_7_addr" fromId="4364" toId="2948">
</dataflow>
<dataflow id="11100" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_7_addr" fromId="4988" toId="2948">
</dataflow>
<dataflow id="11101" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_7_addr" fromId="874" toId="2948">
</dataflow>
<dataflow id="11102" from="sample_sliding_window_buffer_samples_timestamp_V_22_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_7_load" fromId="2948" toId="2949">
</dataflow>
<dataflow id="11103" from="sample_sliding_window_buffer_samples_timestamp_V_22_6" to="sample_sliding_window_buffer_samples_timestamp_V_22_6_addr" fromId="4365" toId="2950">
</dataflow>
<dataflow id="11104" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_6_addr" fromId="4988" toId="2950">
</dataflow>
<dataflow id="11105" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_6_addr" fromId="874" toId="2950">
</dataflow>
<dataflow id="11106" from="sample_sliding_window_buffer_samples_timestamp_V_22_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_6_load" fromId="2950" toId="2951">
</dataflow>
<dataflow id="11107" from="sample_sliding_window_buffer_samples_timestamp_V_22_5" to="sample_sliding_window_buffer_samples_timestamp_V_22_5_addr" fromId="4366" toId="2952">
</dataflow>
<dataflow id="11108" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_5_addr" fromId="4988" toId="2952">
</dataflow>
<dataflow id="11109" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_5_addr" fromId="874" toId="2952">
</dataflow>
<dataflow id="11110" from="sample_sliding_window_buffer_samples_timestamp_V_22_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_5_load" fromId="2952" toId="2953">
</dataflow>
<dataflow id="11111" from="sample_sliding_window_buffer_samples_timestamp_V_22_4" to="sample_sliding_window_buffer_samples_timestamp_V_22_4_addr" fromId="4367" toId="2954">
</dataflow>
<dataflow id="11112" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_4_addr" fromId="4988" toId="2954">
</dataflow>
<dataflow id="11113" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_4_addr" fromId="874" toId="2954">
</dataflow>
<dataflow id="11114" from="sample_sliding_window_buffer_samples_timestamp_V_22_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_4_load" fromId="2954" toId="2955">
</dataflow>
<dataflow id="11115" from="sample_sliding_window_buffer_samples_timestamp_V_22_3" to="sample_sliding_window_buffer_samples_timestamp_V_22_3_addr" fromId="4368" toId="2956">
</dataflow>
<dataflow id="11116" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_3_addr" fromId="4988" toId="2956">
</dataflow>
<dataflow id="11117" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_3_addr" fromId="874" toId="2956">
</dataflow>
<dataflow id="11118" from="sample_sliding_window_buffer_samples_timestamp_V_22_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_3_load" fromId="2956" toId="2957">
</dataflow>
<dataflow id="11119" from="sample_sliding_window_buffer_samples_timestamp_V_22_2" to="sample_sliding_window_buffer_samples_timestamp_V_22_2_addr" fromId="4369" toId="2958">
</dataflow>
<dataflow id="11120" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_2_addr" fromId="4988" toId="2958">
</dataflow>
<dataflow id="11121" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_2_addr" fromId="874" toId="2958">
</dataflow>
<dataflow id="11122" from="sample_sliding_window_buffer_samples_timestamp_V_22_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_2_load" fromId="2958" toId="2959">
</dataflow>
<dataflow id="11123" from="sample_sliding_window_buffer_samples_timestamp_V_22_1" to="sample_sliding_window_buffer_samples_timestamp_V_22_1_addr" fromId="4370" toId="2960">
</dataflow>
<dataflow id="11124" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_1_addr" fromId="4988" toId="2960">
</dataflow>
<dataflow id="11125" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_1_addr" fromId="874" toId="2960">
</dataflow>
<dataflow id="11126" from="sample_sliding_window_buffer_samples_timestamp_V_22_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_1_load" fromId="2960" toId="2961">
</dataflow>
<dataflow id="11127" from="sample_sliding_window_buffer_samples_timestamp_V_22_0" to="sample_sliding_window_buffer_samples_timestamp_V_22_0_addr" fromId="4371" toId="2962">
</dataflow>
<dataflow id="11128" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_22_0_addr" fromId="4988" toId="2962">
</dataflow>
<dataflow id="11129" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_22_0_addr" fromId="874" toId="2962">
</dataflow>
<dataflow id="11130" from="sample_sliding_window_buffer_samples_timestamp_V_22_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_0_load" fromId="2962" toId="2963">
</dataflow>
<dataflow id="11131" from="sample_sliding_window_buffer_samples_sample_V_22_11" to="sample_sliding_window_buffer_samples_sample_V_22_11_addr" fromId="4372" toId="2964">
</dataflow>
<dataflow id="11132" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_11_addr" fromId="4988" toId="2964">
</dataflow>
<dataflow id="11133" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_11_addr" fromId="874" toId="2964">
</dataflow>
<dataflow id="11134" from="sample_sliding_window_buffer_samples_sample_V_22_11_addr" to="sample_sliding_window_buffer_samples_sample_V_22_11_load" fromId="2964" toId="2965">
</dataflow>
<dataflow id="11135" from="sample_sliding_window_buffer_samples_sample_V_22_10" to="sample_sliding_window_buffer_samples_sample_V_22_10_addr" fromId="4373" toId="2966">
</dataflow>
<dataflow id="11136" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_10_addr" fromId="4988" toId="2966">
</dataflow>
<dataflow id="11137" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_10_addr" fromId="874" toId="2966">
</dataflow>
<dataflow id="11138" from="sample_sliding_window_buffer_samples_sample_V_22_10_addr" to="sample_sliding_window_buffer_samples_sample_V_22_10_load" fromId="2966" toId="2967">
</dataflow>
<dataflow id="11139" from="sample_sliding_window_buffer_samples_sample_V_22_9" to="sample_sliding_window_buffer_samples_sample_V_22_9_addr" fromId="4374" toId="2968">
</dataflow>
<dataflow id="11140" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_9_addr" fromId="4988" toId="2968">
</dataflow>
<dataflow id="11141" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_9_addr" fromId="874" toId="2968">
</dataflow>
<dataflow id="11142" from="sample_sliding_window_buffer_samples_sample_V_22_9_addr" to="sample_sliding_window_buffer_samples_sample_V_22_9_load" fromId="2968" toId="2969">
</dataflow>
<dataflow id="11143" from="sample_sliding_window_buffer_samples_sample_V_22_8" to="sample_sliding_window_buffer_samples_sample_V_22_8_addr" fromId="4375" toId="2970">
</dataflow>
<dataflow id="11144" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_8_addr" fromId="4988" toId="2970">
</dataflow>
<dataflow id="11145" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_8_addr" fromId="874" toId="2970">
</dataflow>
<dataflow id="11146" from="sample_sliding_window_buffer_samples_sample_V_22_8_addr" to="sample_sliding_window_buffer_samples_sample_V_22_8_load" fromId="2970" toId="2971">
</dataflow>
<dataflow id="11147" from="sample_sliding_window_buffer_samples_sample_V_22_7" to="sample_sliding_window_buffer_samples_sample_V_22_7_addr" fromId="4376" toId="2972">
</dataflow>
<dataflow id="11148" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_7_addr" fromId="4988" toId="2972">
</dataflow>
<dataflow id="11149" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_7_addr" fromId="874" toId="2972">
</dataflow>
<dataflow id="11150" from="sample_sliding_window_buffer_samples_sample_V_22_7_addr" to="sample_sliding_window_buffer_samples_sample_V_22_7_load" fromId="2972" toId="2973">
</dataflow>
<dataflow id="11151" from="sample_sliding_window_buffer_samples_sample_V_22_6" to="sample_sliding_window_buffer_samples_sample_V_22_6_addr" fromId="4377" toId="2974">
</dataflow>
<dataflow id="11152" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_6_addr" fromId="4988" toId="2974">
</dataflow>
<dataflow id="11153" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_6_addr" fromId="874" toId="2974">
</dataflow>
<dataflow id="11154" from="sample_sliding_window_buffer_samples_sample_V_22_6_addr" to="sample_sliding_window_buffer_samples_sample_V_22_6_load" fromId="2974" toId="2975">
</dataflow>
<dataflow id="11155" from="sample_sliding_window_buffer_samples_sample_V_22_5" to="sample_sliding_window_buffer_samples_sample_V_22_5_addr" fromId="4378" toId="2976">
</dataflow>
<dataflow id="11156" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_5_addr" fromId="4988" toId="2976">
</dataflow>
<dataflow id="11157" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_5_addr" fromId="874" toId="2976">
</dataflow>
<dataflow id="11158" from="sample_sliding_window_buffer_samples_sample_V_22_5_addr" to="sample_sliding_window_buffer_samples_sample_V_22_5_load" fromId="2976" toId="2977">
</dataflow>
<dataflow id="11159" from="sample_sliding_window_buffer_samples_sample_V_22_4" to="sample_sliding_window_buffer_samples_sample_V_22_4_addr" fromId="4379" toId="2978">
</dataflow>
<dataflow id="11160" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_4_addr" fromId="4988" toId="2978">
</dataflow>
<dataflow id="11161" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_4_addr" fromId="874" toId="2978">
</dataflow>
<dataflow id="11162" from="sample_sliding_window_buffer_samples_sample_V_22_4_addr" to="sample_sliding_window_buffer_samples_sample_V_22_4_load" fromId="2978" toId="2979">
</dataflow>
<dataflow id="11163" from="sample_sliding_window_buffer_samples_sample_V_22_3" to="sample_sliding_window_buffer_samples_sample_V_22_3_addr" fromId="4380" toId="2980">
</dataflow>
<dataflow id="11164" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_3_addr" fromId="4988" toId="2980">
</dataflow>
<dataflow id="11165" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_3_addr" fromId="874" toId="2980">
</dataflow>
<dataflow id="11166" from="sample_sliding_window_buffer_samples_sample_V_22_3_addr" to="sample_sliding_window_buffer_samples_sample_V_22_3_load" fromId="2980" toId="2981">
</dataflow>
<dataflow id="11167" from="sample_sliding_window_buffer_samples_sample_V_22_2" to="sample_sliding_window_buffer_samples_sample_V_22_2_addr" fromId="4381" toId="2982">
</dataflow>
<dataflow id="11168" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_2_addr" fromId="4988" toId="2982">
</dataflow>
<dataflow id="11169" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_2_addr" fromId="874" toId="2982">
</dataflow>
<dataflow id="11170" from="sample_sliding_window_buffer_samples_sample_V_22_2_addr" to="sample_sliding_window_buffer_samples_sample_V_22_2_load" fromId="2982" toId="2983">
</dataflow>
<dataflow id="11171" from="sample_sliding_window_buffer_samples_sample_V_22_1" to="sample_sliding_window_buffer_samples_sample_V_22_1_addr" fromId="4382" toId="2984">
</dataflow>
<dataflow id="11172" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_1_addr" fromId="4988" toId="2984">
</dataflow>
<dataflow id="11173" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_1_addr" fromId="874" toId="2984">
</dataflow>
<dataflow id="11174" from="sample_sliding_window_buffer_samples_sample_V_22_1_addr" to="sample_sliding_window_buffer_samples_sample_V_22_1_load" fromId="2984" toId="2985">
</dataflow>
<dataflow id="11175" from="sample_sliding_window_buffer_samples_sample_V_22_0" to="sample_sliding_window_buffer_samples_sample_V_22_0_addr" fromId="4383" toId="2986">
</dataflow>
<dataflow id="11176" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_22_0_addr" fromId="4988" toId="2986">
</dataflow>
<dataflow id="11177" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_22_0_addr" fromId="874" toId="2986">
</dataflow>
<dataflow id="11178" from="sample_sliding_window_buffer_samples_sample_V_22_0_addr" to="sample_sliding_window_buffer_samples_sample_V_22_0_load" fromId="2986" toId="2987">
</dataflow>
<dataflow id="11179" from="sample_sliding_window_buffer_samples_timestamp_V_21_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_11_load" fromId="2700" toId="2988">
</dataflow>
<dataflow id="11180" from="sample_sliding_window_buffer_samples_timestamp_V_21_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_10_load" fromId="2702" toId="2989">
</dataflow>
<dataflow id="11181" from="sample_sliding_window_buffer_samples_timestamp_V_21_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_9_load" fromId="2704" toId="2990">
</dataflow>
<dataflow id="11182" from="sample_sliding_window_buffer_samples_timestamp_V_21_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_8_load" fromId="2706" toId="2991">
</dataflow>
<dataflow id="11183" from="sample_sliding_window_buffer_samples_timestamp_V_21_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_7_load" fromId="2708" toId="2992">
</dataflow>
<dataflow id="11184" from="sample_sliding_window_buffer_samples_timestamp_V_21_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_6_load" fromId="2710" toId="2993">
</dataflow>
<dataflow id="11185" from="sample_sliding_window_buffer_samples_timestamp_V_21_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_5_load" fromId="2712" toId="2994">
</dataflow>
<dataflow id="11186" from="sample_sliding_window_buffer_samples_timestamp_V_21_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_4_load" fromId="2714" toId="2995">
</dataflow>
<dataflow id="11187" from="sample_sliding_window_buffer_samples_timestamp_V_21_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_3_load" fromId="2716" toId="2996">
</dataflow>
<dataflow id="11188" from="sample_sliding_window_buffer_samples_timestamp_V_21_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_2_load" fromId="2718" toId="2997">
</dataflow>
<dataflow id="11189" from="sample_sliding_window_buffer_samples_timestamp_V_21_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_1_load" fromId="2720" toId="2998">
</dataflow>
<dataflow id="11190" from="sample_sliding_window_buffer_samples_timestamp_V_21_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_21_0_load" fromId="2722" toId="2999">
</dataflow>
<dataflow id="11191" from="sample_sliding_window_buffer_samples_sample_V_21_11_addr" to="sample_sliding_window_buffer_samples_sample_V_21_11_load" fromId="2724" toId="3000">
</dataflow>
<dataflow id="11192" from="sample_sliding_window_buffer_samples_sample_V_21_10_addr" to="sample_sliding_window_buffer_samples_sample_V_21_10_load" fromId="2726" toId="3001">
</dataflow>
<dataflow id="11193" from="sample_sliding_window_buffer_samples_sample_V_21_9_addr" to="sample_sliding_window_buffer_samples_sample_V_21_9_load" fromId="2728" toId="3002">
</dataflow>
<dataflow id="11194" from="sample_sliding_window_buffer_samples_sample_V_21_8_addr" to="sample_sliding_window_buffer_samples_sample_V_21_8_load" fromId="2730" toId="3003">
</dataflow>
<dataflow id="11195" from="sample_sliding_window_buffer_samples_sample_V_21_7_addr" to="sample_sliding_window_buffer_samples_sample_V_21_7_load" fromId="2732" toId="3004">
</dataflow>
<dataflow id="11196" from="sample_sliding_window_buffer_samples_sample_V_21_6_addr" to="sample_sliding_window_buffer_samples_sample_V_21_6_load" fromId="2734" toId="3005">
</dataflow>
<dataflow id="11197" from="sample_sliding_window_buffer_samples_sample_V_21_5_addr" to="sample_sliding_window_buffer_samples_sample_V_21_5_load" fromId="2736" toId="3006">
</dataflow>
<dataflow id="11198" from="sample_sliding_window_buffer_samples_sample_V_21_4_addr" to="sample_sliding_window_buffer_samples_sample_V_21_4_load" fromId="2738" toId="3007">
</dataflow>
<dataflow id="11199" from="sample_sliding_window_buffer_samples_sample_V_21_3_addr" to="sample_sliding_window_buffer_samples_sample_V_21_3_load" fromId="2740" toId="3008">
</dataflow>
<dataflow id="11200" from="sample_sliding_window_buffer_samples_sample_V_21_2_addr" to="sample_sliding_window_buffer_samples_sample_V_21_2_load" fromId="2742" toId="3009">
</dataflow>
<dataflow id="11201" from="sample_sliding_window_buffer_samples_sample_V_21_1_addr" to="sample_sliding_window_buffer_samples_sample_V_21_1_load" fromId="2744" toId="3010">
</dataflow>
<dataflow id="11202" from="sample_sliding_window_buffer_samples_sample_V_21_0_addr" to="sample_sliding_window_buffer_samples_sample_V_21_0_load" fromId="2746" toId="3011">
</dataflow>
<dataflow id="11203" from="sample_sliding_window_buffer_samples_timestamp_V_20_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_11_load" fromId="2748" toId="3012">
</dataflow>
<dataflow id="11204" from="sample_sliding_window_buffer_samples_timestamp_V_20_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_10_load" fromId="2750" toId="3013">
</dataflow>
<dataflow id="11205" from="sample_sliding_window_buffer_samples_timestamp_V_20_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_9_load" fromId="2752" toId="3014">
</dataflow>
<dataflow id="11206" from="sample_sliding_window_buffer_samples_timestamp_V_20_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_8_load" fromId="2754" toId="3015">
</dataflow>
<dataflow id="11207" from="sample_sliding_window_buffer_samples_timestamp_V_20_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_7_load" fromId="2756" toId="3016">
</dataflow>
<dataflow id="11208" from="sample_sliding_window_buffer_samples_timestamp_V_20_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_6_load" fromId="2758" toId="3017">
</dataflow>
<dataflow id="11209" from="sample_sliding_window_buffer_samples_timestamp_V_20_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_5_load" fromId="2760" toId="3018">
</dataflow>
<dataflow id="11210" from="sample_sliding_window_buffer_samples_timestamp_V_20_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_4_load" fromId="2762" toId="3019">
</dataflow>
<dataflow id="11211" from="sample_sliding_window_buffer_samples_timestamp_V_20_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_3_load" fromId="2764" toId="3020">
</dataflow>
<dataflow id="11212" from="sample_sliding_window_buffer_samples_timestamp_V_20_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_2_load" fromId="2766" toId="3021">
</dataflow>
<dataflow id="11213" from="sample_sliding_window_buffer_samples_timestamp_V_20_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_1_load" fromId="2768" toId="3022">
</dataflow>
<dataflow id="11214" from="sample_sliding_window_buffer_samples_timestamp_V_20_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_20_0_load" fromId="2770" toId="3023">
</dataflow>
<dataflow id="11215" from="sample_sliding_window_buffer_samples_sample_V_20_11_addr" to="sample_sliding_window_buffer_samples_sample_V_20_11_load" fromId="2772" toId="3024">
</dataflow>
<dataflow id="11216" from="sample_sliding_window_buffer_samples_sample_V_20_10_addr" to="sample_sliding_window_buffer_samples_sample_V_20_10_load" fromId="2774" toId="3025">
</dataflow>
<dataflow id="11217" from="sample_sliding_window_buffer_samples_sample_V_20_9_addr" to="sample_sliding_window_buffer_samples_sample_V_20_9_load" fromId="2776" toId="3026">
</dataflow>
<dataflow id="11218" from="sample_sliding_window_buffer_samples_sample_V_20_8_addr" to="sample_sliding_window_buffer_samples_sample_V_20_8_load" fromId="2778" toId="3027">
</dataflow>
<dataflow id="11219" from="sample_sliding_window_buffer_samples_sample_V_20_7_addr" to="sample_sliding_window_buffer_samples_sample_V_20_7_load" fromId="2780" toId="3028">
</dataflow>
<dataflow id="11220" from="sample_sliding_window_buffer_samples_sample_V_20_6_addr" to="sample_sliding_window_buffer_samples_sample_V_20_6_load" fromId="2782" toId="3029">
</dataflow>
<dataflow id="11221" from="sample_sliding_window_buffer_samples_sample_V_20_5_addr" to="sample_sliding_window_buffer_samples_sample_V_20_5_load" fromId="2784" toId="3030">
</dataflow>
<dataflow id="11222" from="sample_sliding_window_buffer_samples_sample_V_20_4_addr" to="sample_sliding_window_buffer_samples_sample_V_20_4_load" fromId="2786" toId="3031">
</dataflow>
<dataflow id="11223" from="sample_sliding_window_buffer_samples_sample_V_20_3_addr" to="sample_sliding_window_buffer_samples_sample_V_20_3_load" fromId="2788" toId="3032">
</dataflow>
<dataflow id="11224" from="sample_sliding_window_buffer_samples_sample_V_20_2_addr" to="sample_sliding_window_buffer_samples_sample_V_20_2_load" fromId="2790" toId="3033">
</dataflow>
<dataflow id="11225" from="sample_sliding_window_buffer_samples_sample_V_20_1_addr" to="sample_sliding_window_buffer_samples_sample_V_20_1_load" fromId="2792" toId="3034">
</dataflow>
<dataflow id="11226" from="sample_sliding_window_buffer_samples_sample_V_20_0_addr" to="sample_sliding_window_buffer_samples_sample_V_20_0_load" fromId="2794" toId="3035">
</dataflow>
<dataflow id="11227" from="sample_sliding_window_buffer_samples_sample_V_20_0_load" to="store_ln225" fromId="3035" toId="3036">
</dataflow>
<dataflow id="11228" from="period_samples_0_sample_V_addr_21" to="store_ln225" fromId="544" toId="3036">
</dataflow>
<dataflow id="11229" from="sample_sliding_window_buffer_samples_sample_V_20_1_load" to="store_ln225" fromId="3034" toId="3037">
</dataflow>
<dataflow id="11230" from="period_samples_1_sample_V_addr_21" to="store_ln225" fromId="545" toId="3037">
</dataflow>
<dataflow id="11231" from="sample_sliding_window_buffer_samples_sample_V_20_2_load" to="store_ln225" fromId="3033" toId="3038">
</dataflow>
<dataflow id="11232" from="period_samples_2_sample_V_addr_21" to="store_ln225" fromId="546" toId="3038">
</dataflow>
<dataflow id="11233" from="sample_sliding_window_buffer_samples_sample_V_20_3_load" to="store_ln225" fromId="3032" toId="3039">
</dataflow>
<dataflow id="11234" from="period_samples_3_sample_V_addr_21" to="store_ln225" fromId="547" toId="3039">
</dataflow>
<dataflow id="11235" from="sample_sliding_window_buffer_samples_sample_V_20_4_load" to="store_ln225" fromId="3031" toId="3040">
</dataflow>
<dataflow id="11236" from="period_samples_4_sample_V_addr_21" to="store_ln225" fromId="548" toId="3040">
</dataflow>
<dataflow id="11237" from="sample_sliding_window_buffer_samples_sample_V_20_5_load" to="store_ln225" fromId="3030" toId="3041">
</dataflow>
<dataflow id="11238" from="period_samples_5_sample_V_addr_21" to="store_ln225" fromId="549" toId="3041">
</dataflow>
<dataflow id="11239" from="sample_sliding_window_buffer_samples_sample_V_20_6_load" to="store_ln225" fromId="3029" toId="3042">
</dataflow>
<dataflow id="11240" from="period_samples_6_sample_V_addr_21" to="store_ln225" fromId="550" toId="3042">
</dataflow>
<dataflow id="11241" from="sample_sliding_window_buffer_samples_sample_V_20_7_load" to="store_ln225" fromId="3028" toId="3043">
</dataflow>
<dataflow id="11242" from="period_samples_7_sample_V_addr_21" to="store_ln225" fromId="551" toId="3043">
</dataflow>
<dataflow id="11243" from="sample_sliding_window_buffer_samples_sample_V_20_8_load" to="store_ln225" fromId="3027" toId="3044">
</dataflow>
<dataflow id="11244" from="period_samples_8_sample_V_addr_21" to="store_ln225" fromId="552" toId="3044">
</dataflow>
<dataflow id="11245" from="sample_sliding_window_buffer_samples_sample_V_20_9_load" to="store_ln225" fromId="3026" toId="3045">
</dataflow>
<dataflow id="11246" from="period_samples_9_sample_V_addr_21" to="store_ln225" fromId="553" toId="3045">
</dataflow>
<dataflow id="11247" from="sample_sliding_window_buffer_samples_sample_V_20_10_load" to="store_ln225" fromId="3025" toId="3046">
</dataflow>
<dataflow id="11248" from="period_samples_10_sample_V_addr_21" to="store_ln225" fromId="554" toId="3046">
</dataflow>
<dataflow id="11249" from="sample_sliding_window_buffer_samples_sample_V_20_11_load" to="store_ln225" fromId="3024" toId="3047">
</dataflow>
<dataflow id="11250" from="period_samples_11_sample_V_addr_21" to="store_ln225" fromId="555" toId="3047">
</dataflow>
<dataflow id="11251" from="sample_sliding_window_buffer_samples_timestamp_V_20_0_load" to="store_ln225" fromId="3023" toId="3048">
</dataflow>
<dataflow id="11252" from="period_samples_0_timestamp_V_addr_21" to="store_ln225" fromId="556" toId="3048">
</dataflow>
<dataflow id="11253" from="sample_sliding_window_buffer_samples_timestamp_V_20_1_load" to="store_ln225" fromId="3022" toId="3049">
</dataflow>
<dataflow id="11254" from="period_samples_1_timestamp_V_addr_21" to="store_ln225" fromId="557" toId="3049">
</dataflow>
<dataflow id="11255" from="sample_sliding_window_buffer_samples_timestamp_V_20_2_load" to="store_ln225" fromId="3021" toId="3050">
</dataflow>
<dataflow id="11256" from="period_samples_2_timestamp_V_addr_21" to="store_ln225" fromId="558" toId="3050">
</dataflow>
<dataflow id="11257" from="sample_sliding_window_buffer_samples_timestamp_V_20_3_load" to="store_ln225" fromId="3020" toId="3051">
</dataflow>
<dataflow id="11258" from="period_samples_3_timestamp_V_addr_21" to="store_ln225" fromId="559" toId="3051">
</dataflow>
<dataflow id="11259" from="sample_sliding_window_buffer_samples_timestamp_V_20_4_load" to="store_ln225" fromId="3019" toId="3052">
</dataflow>
<dataflow id="11260" from="period_samples_4_timestamp_V_addr_21" to="store_ln225" fromId="560" toId="3052">
</dataflow>
<dataflow id="11261" from="sample_sliding_window_buffer_samples_timestamp_V_20_5_load" to="store_ln225" fromId="3018" toId="3053">
</dataflow>
<dataflow id="11262" from="period_samples_5_timestamp_V_addr_21" to="store_ln225" fromId="561" toId="3053">
</dataflow>
<dataflow id="11263" from="sample_sliding_window_buffer_samples_timestamp_V_20_6_load" to="store_ln225" fromId="3017" toId="3054">
</dataflow>
<dataflow id="11264" from="period_samples_6_timestamp_V_addr_21" to="store_ln225" fromId="562" toId="3054">
</dataflow>
<dataflow id="11265" from="sample_sliding_window_buffer_samples_timestamp_V_20_7_load" to="store_ln225" fromId="3016" toId="3055">
</dataflow>
<dataflow id="11266" from="period_samples_7_timestamp_V_addr_21" to="store_ln225" fromId="563" toId="3055">
</dataflow>
<dataflow id="11267" from="sample_sliding_window_buffer_samples_timestamp_V_20_8_load" to="store_ln225" fromId="3015" toId="3056">
</dataflow>
<dataflow id="11268" from="period_samples_8_timestamp_V_addr_21" to="store_ln225" fromId="564" toId="3056">
</dataflow>
<dataflow id="11269" from="sample_sliding_window_buffer_samples_timestamp_V_20_9_load" to="store_ln225" fromId="3014" toId="3057">
</dataflow>
<dataflow id="11270" from="period_samples_9_timestamp_V_addr_21" to="store_ln225" fromId="565" toId="3057">
</dataflow>
<dataflow id="11271" from="sample_sliding_window_buffer_samples_timestamp_V_20_10_load" to="store_ln225" fromId="3013" toId="3058">
</dataflow>
<dataflow id="11272" from="period_samples_10_timestamp_V_addr_21" to="store_ln225" fromId="566" toId="3058">
</dataflow>
<dataflow id="11273" from="sample_sliding_window_buffer_samples_timestamp_V_20_11_load" to="store_ln225" fromId="3012" toId="3059">
</dataflow>
<dataflow id="11274" from="period_samples_11_timestamp_V_addr_21" to="store_ln225" fromId="567" toId="3059">
</dataflow>
<dataflow id="11275" from="sample_sliding_window_buffer_samples_sample_V_21_0_load" to="store_ln225" fromId="3011" toId="3060">
</dataflow>
<dataflow id="11276" from="period_samples_0_sample_V_addr_22" to="store_ln225" fromId="568" toId="3060">
</dataflow>
<dataflow id="11277" from="sample_sliding_window_buffer_samples_sample_V_21_1_load" to="store_ln225" fromId="3010" toId="3061">
</dataflow>
<dataflow id="11278" from="period_samples_1_sample_V_addr_22" to="store_ln225" fromId="569" toId="3061">
</dataflow>
<dataflow id="11279" from="sample_sliding_window_buffer_samples_sample_V_21_2_load" to="store_ln225" fromId="3009" toId="3062">
</dataflow>
<dataflow id="11280" from="period_samples_2_sample_V_addr_22" to="store_ln225" fromId="570" toId="3062">
</dataflow>
<dataflow id="11281" from="sample_sliding_window_buffer_samples_sample_V_21_3_load" to="store_ln225" fromId="3008" toId="3063">
</dataflow>
<dataflow id="11282" from="period_samples_3_sample_V_addr_22" to="store_ln225" fromId="571" toId="3063">
</dataflow>
<dataflow id="11283" from="sample_sliding_window_buffer_samples_sample_V_21_4_load" to="store_ln225" fromId="3007" toId="3064">
</dataflow>
<dataflow id="11284" from="period_samples_4_sample_V_addr_22" to="store_ln225" fromId="572" toId="3064">
</dataflow>
<dataflow id="11285" from="sample_sliding_window_buffer_samples_sample_V_21_5_load" to="store_ln225" fromId="3006" toId="3065">
</dataflow>
<dataflow id="11286" from="period_samples_5_sample_V_addr_22" to="store_ln225" fromId="573" toId="3065">
</dataflow>
<dataflow id="11287" from="sample_sliding_window_buffer_samples_sample_V_21_6_load" to="store_ln225" fromId="3005" toId="3066">
</dataflow>
<dataflow id="11288" from="period_samples_6_sample_V_addr_22" to="store_ln225" fromId="574" toId="3066">
</dataflow>
<dataflow id="11289" from="sample_sliding_window_buffer_samples_sample_V_21_7_load" to="store_ln225" fromId="3004" toId="3067">
</dataflow>
<dataflow id="11290" from="period_samples_7_sample_V_addr_22" to="store_ln225" fromId="575" toId="3067">
</dataflow>
<dataflow id="11291" from="sample_sliding_window_buffer_samples_sample_V_21_8_load" to="store_ln225" fromId="3003" toId="3068">
</dataflow>
<dataflow id="11292" from="period_samples_8_sample_V_addr_22" to="store_ln225" fromId="576" toId="3068">
</dataflow>
<dataflow id="11293" from="sample_sliding_window_buffer_samples_sample_V_21_9_load" to="store_ln225" fromId="3002" toId="3069">
</dataflow>
<dataflow id="11294" from="period_samples_9_sample_V_addr_22" to="store_ln225" fromId="577" toId="3069">
</dataflow>
<dataflow id="11295" from="sample_sliding_window_buffer_samples_sample_V_21_10_load" to="store_ln225" fromId="3001" toId="3070">
</dataflow>
<dataflow id="11296" from="period_samples_10_sample_V_addr_22" to="store_ln225" fromId="578" toId="3070">
</dataflow>
<dataflow id="11297" from="sample_sliding_window_buffer_samples_sample_V_21_11_load" to="store_ln225" fromId="3000" toId="3071">
</dataflow>
<dataflow id="11298" from="period_samples_11_sample_V_addr_22" to="store_ln225" fromId="579" toId="3071">
</dataflow>
<dataflow id="11299" from="sample_sliding_window_buffer_samples_timestamp_V_21_0_load" to="store_ln225" fromId="2999" toId="3072">
</dataflow>
<dataflow id="11300" from="period_samples_0_timestamp_V_addr_22" to="store_ln225" fromId="580" toId="3072">
</dataflow>
<dataflow id="11301" from="sample_sliding_window_buffer_samples_timestamp_V_21_1_load" to="store_ln225" fromId="2998" toId="3073">
</dataflow>
<dataflow id="11302" from="period_samples_1_timestamp_V_addr_22" to="store_ln225" fromId="581" toId="3073">
</dataflow>
<dataflow id="11303" from="sample_sliding_window_buffer_samples_timestamp_V_21_2_load" to="store_ln225" fromId="2997" toId="3074">
</dataflow>
<dataflow id="11304" from="period_samples_2_timestamp_V_addr_22" to="store_ln225" fromId="582" toId="3074">
</dataflow>
<dataflow id="11305" from="sample_sliding_window_buffer_samples_timestamp_V_21_3_load" to="store_ln225" fromId="2996" toId="3075">
</dataflow>
<dataflow id="11306" from="period_samples_3_timestamp_V_addr_22" to="store_ln225" fromId="583" toId="3075">
</dataflow>
<dataflow id="11307" from="sample_sliding_window_buffer_samples_timestamp_V_21_4_load" to="store_ln225" fromId="2995" toId="3076">
</dataflow>
<dataflow id="11308" from="period_samples_4_timestamp_V_addr_22" to="store_ln225" fromId="584" toId="3076">
</dataflow>
<dataflow id="11309" from="sample_sliding_window_buffer_samples_timestamp_V_21_5_load" to="store_ln225" fromId="2994" toId="3077">
</dataflow>
<dataflow id="11310" from="period_samples_5_timestamp_V_addr_22" to="store_ln225" fromId="585" toId="3077">
</dataflow>
<dataflow id="11311" from="sample_sliding_window_buffer_samples_timestamp_V_21_6_load" to="store_ln225" fromId="2993" toId="3078">
</dataflow>
<dataflow id="11312" from="period_samples_6_timestamp_V_addr_22" to="store_ln225" fromId="586" toId="3078">
</dataflow>
<dataflow id="11313" from="sample_sliding_window_buffer_samples_timestamp_V_21_7_load" to="store_ln225" fromId="2992" toId="3079">
</dataflow>
<dataflow id="11314" from="period_samples_7_timestamp_V_addr_22" to="store_ln225" fromId="587" toId="3079">
</dataflow>
<dataflow id="11315" from="sample_sliding_window_buffer_samples_timestamp_V_21_8_load" to="store_ln225" fromId="2991" toId="3080">
</dataflow>
<dataflow id="11316" from="period_samples_8_timestamp_V_addr_22" to="store_ln225" fromId="588" toId="3080">
</dataflow>
<dataflow id="11317" from="sample_sliding_window_buffer_samples_timestamp_V_21_9_load" to="store_ln225" fromId="2990" toId="3081">
</dataflow>
<dataflow id="11318" from="period_samples_9_timestamp_V_addr_22" to="store_ln225" fromId="589" toId="3081">
</dataflow>
<dataflow id="11319" from="sample_sliding_window_buffer_samples_timestamp_V_21_10_load" to="store_ln225" fromId="2989" toId="3082">
</dataflow>
<dataflow id="11320" from="period_samples_10_timestamp_V_addr_22" to="store_ln225" fromId="590" toId="3082">
</dataflow>
<dataflow id="11321" from="sample_sliding_window_buffer_samples_timestamp_V_21_11_load" to="store_ln225" fromId="2988" toId="3083">
</dataflow>
<dataflow id="11322" from="period_samples_11_timestamp_V_addr_22" to="store_ln225" fromId="591" toId="3083">
</dataflow>
<dataflow id="11323" from="sample_sliding_window_buffer_samples_timestamp_V_25_11" to="sample_sliding_window_buffer_samples_timestamp_V_25_11_addr" fromId="4288" toId="3084">
</dataflow>
<dataflow id="11324" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_11_addr" fromId="4988" toId="3084">
</dataflow>
<dataflow id="11325" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_11_addr" fromId="874" toId="3084">
</dataflow>
<dataflow id="11326" from="sample_sliding_window_buffer_samples_timestamp_V_25_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_11_load" fromId="3084" toId="3085">
</dataflow>
<dataflow id="11327" from="sample_sliding_window_buffer_samples_timestamp_V_25_10" to="sample_sliding_window_buffer_samples_timestamp_V_25_10_addr" fromId="4289" toId="3086">
</dataflow>
<dataflow id="11328" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_10_addr" fromId="4988" toId="3086">
</dataflow>
<dataflow id="11329" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_10_addr" fromId="874" toId="3086">
</dataflow>
<dataflow id="11330" from="sample_sliding_window_buffer_samples_timestamp_V_25_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_10_load" fromId="3086" toId="3087">
</dataflow>
<dataflow id="11331" from="sample_sliding_window_buffer_samples_timestamp_V_25_9" to="sample_sliding_window_buffer_samples_timestamp_V_25_9_addr" fromId="4290" toId="3088">
</dataflow>
<dataflow id="11332" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_9_addr" fromId="4988" toId="3088">
</dataflow>
<dataflow id="11333" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_9_addr" fromId="874" toId="3088">
</dataflow>
<dataflow id="11334" from="sample_sliding_window_buffer_samples_timestamp_V_25_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_9_load" fromId="3088" toId="3089">
</dataflow>
<dataflow id="11335" from="sample_sliding_window_buffer_samples_timestamp_V_25_8" to="sample_sliding_window_buffer_samples_timestamp_V_25_8_addr" fromId="4291" toId="3090">
</dataflow>
<dataflow id="11336" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_8_addr" fromId="4988" toId="3090">
</dataflow>
<dataflow id="11337" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_8_addr" fromId="874" toId="3090">
</dataflow>
<dataflow id="11338" from="sample_sliding_window_buffer_samples_timestamp_V_25_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_8_load" fromId="3090" toId="3091">
</dataflow>
<dataflow id="11339" from="sample_sliding_window_buffer_samples_timestamp_V_25_7" to="sample_sliding_window_buffer_samples_timestamp_V_25_7_addr" fromId="4292" toId="3092">
</dataflow>
<dataflow id="11340" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_7_addr" fromId="4988" toId="3092">
</dataflow>
<dataflow id="11341" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_7_addr" fromId="874" toId="3092">
</dataflow>
<dataflow id="11342" from="sample_sliding_window_buffer_samples_timestamp_V_25_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_7_load" fromId="3092" toId="3093">
</dataflow>
<dataflow id="11343" from="sample_sliding_window_buffer_samples_timestamp_V_25_6" to="sample_sliding_window_buffer_samples_timestamp_V_25_6_addr" fromId="4293" toId="3094">
</dataflow>
<dataflow id="11344" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_6_addr" fromId="4988" toId="3094">
</dataflow>
<dataflow id="11345" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_6_addr" fromId="874" toId="3094">
</dataflow>
<dataflow id="11346" from="sample_sliding_window_buffer_samples_timestamp_V_25_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_6_load" fromId="3094" toId="3095">
</dataflow>
<dataflow id="11347" from="sample_sliding_window_buffer_samples_timestamp_V_25_5" to="sample_sliding_window_buffer_samples_timestamp_V_25_5_addr" fromId="4294" toId="3096">
</dataflow>
<dataflow id="11348" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_5_addr" fromId="4988" toId="3096">
</dataflow>
<dataflow id="11349" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_5_addr" fromId="874" toId="3096">
</dataflow>
<dataflow id="11350" from="sample_sliding_window_buffer_samples_timestamp_V_25_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_5_load" fromId="3096" toId="3097">
</dataflow>
<dataflow id="11351" from="sample_sliding_window_buffer_samples_timestamp_V_25_4" to="sample_sliding_window_buffer_samples_timestamp_V_25_4_addr" fromId="4295" toId="3098">
</dataflow>
<dataflow id="11352" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_4_addr" fromId="4988" toId="3098">
</dataflow>
<dataflow id="11353" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_4_addr" fromId="874" toId="3098">
</dataflow>
<dataflow id="11354" from="sample_sliding_window_buffer_samples_timestamp_V_25_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_4_load" fromId="3098" toId="3099">
</dataflow>
<dataflow id="11355" from="sample_sliding_window_buffer_samples_timestamp_V_25_3" to="sample_sliding_window_buffer_samples_timestamp_V_25_3_addr" fromId="4296" toId="3100">
</dataflow>
<dataflow id="11356" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_3_addr" fromId="4988" toId="3100">
</dataflow>
<dataflow id="11357" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_3_addr" fromId="874" toId="3100">
</dataflow>
<dataflow id="11358" from="sample_sliding_window_buffer_samples_timestamp_V_25_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_3_load" fromId="3100" toId="3101">
</dataflow>
<dataflow id="11359" from="sample_sliding_window_buffer_samples_timestamp_V_25_2" to="sample_sliding_window_buffer_samples_timestamp_V_25_2_addr" fromId="4297" toId="3102">
</dataflow>
<dataflow id="11360" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_2_addr" fromId="4988" toId="3102">
</dataflow>
<dataflow id="11361" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_2_addr" fromId="874" toId="3102">
</dataflow>
<dataflow id="11362" from="sample_sliding_window_buffer_samples_timestamp_V_25_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_2_load" fromId="3102" toId="3103">
</dataflow>
<dataflow id="11363" from="sample_sliding_window_buffer_samples_timestamp_V_25_1" to="sample_sliding_window_buffer_samples_timestamp_V_25_1_addr" fromId="4298" toId="3104">
</dataflow>
<dataflow id="11364" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_1_addr" fromId="4988" toId="3104">
</dataflow>
<dataflow id="11365" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_1_addr" fromId="874" toId="3104">
</dataflow>
<dataflow id="11366" from="sample_sliding_window_buffer_samples_timestamp_V_25_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_1_load" fromId="3104" toId="3105">
</dataflow>
<dataflow id="11367" from="sample_sliding_window_buffer_samples_timestamp_V_25_0" to="sample_sliding_window_buffer_samples_timestamp_V_25_0_addr" fromId="4299" toId="3106">
</dataflow>
<dataflow id="11368" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_25_0_addr" fromId="4988" toId="3106">
</dataflow>
<dataflow id="11369" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_25_0_addr" fromId="874" toId="3106">
</dataflow>
<dataflow id="11370" from="sample_sliding_window_buffer_samples_timestamp_V_25_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_0_load" fromId="3106" toId="3107">
</dataflow>
<dataflow id="11371" from="sample_sliding_window_buffer_samples_sample_V_25_11" to="sample_sliding_window_buffer_samples_sample_V_25_11_addr" fromId="4300" toId="3108">
</dataflow>
<dataflow id="11372" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_11_addr" fromId="4988" toId="3108">
</dataflow>
<dataflow id="11373" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_11_addr" fromId="874" toId="3108">
</dataflow>
<dataflow id="11374" from="sample_sliding_window_buffer_samples_sample_V_25_11_addr" to="sample_sliding_window_buffer_samples_sample_V_25_11_load" fromId="3108" toId="3109">
</dataflow>
<dataflow id="11375" from="sample_sliding_window_buffer_samples_sample_V_25_10" to="sample_sliding_window_buffer_samples_sample_V_25_10_addr" fromId="4301" toId="3110">
</dataflow>
<dataflow id="11376" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_10_addr" fromId="4988" toId="3110">
</dataflow>
<dataflow id="11377" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_10_addr" fromId="874" toId="3110">
</dataflow>
<dataflow id="11378" from="sample_sliding_window_buffer_samples_sample_V_25_10_addr" to="sample_sliding_window_buffer_samples_sample_V_25_10_load" fromId="3110" toId="3111">
</dataflow>
<dataflow id="11379" from="sample_sliding_window_buffer_samples_sample_V_25_9" to="sample_sliding_window_buffer_samples_sample_V_25_9_addr" fromId="4302" toId="3112">
</dataflow>
<dataflow id="11380" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_9_addr" fromId="4988" toId="3112">
</dataflow>
<dataflow id="11381" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_9_addr" fromId="874" toId="3112">
</dataflow>
<dataflow id="11382" from="sample_sliding_window_buffer_samples_sample_V_25_9_addr" to="sample_sliding_window_buffer_samples_sample_V_25_9_load" fromId="3112" toId="3113">
</dataflow>
<dataflow id="11383" from="sample_sliding_window_buffer_samples_sample_V_25_8" to="sample_sliding_window_buffer_samples_sample_V_25_8_addr" fromId="4303" toId="3114">
</dataflow>
<dataflow id="11384" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_8_addr" fromId="4988" toId="3114">
</dataflow>
<dataflow id="11385" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_8_addr" fromId="874" toId="3114">
</dataflow>
<dataflow id="11386" from="sample_sliding_window_buffer_samples_sample_V_25_8_addr" to="sample_sliding_window_buffer_samples_sample_V_25_8_load" fromId="3114" toId="3115">
</dataflow>
<dataflow id="11387" from="sample_sliding_window_buffer_samples_sample_V_25_7" to="sample_sliding_window_buffer_samples_sample_V_25_7_addr" fromId="4304" toId="3116">
</dataflow>
<dataflow id="11388" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_7_addr" fromId="4988" toId="3116">
</dataflow>
<dataflow id="11389" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_7_addr" fromId="874" toId="3116">
</dataflow>
<dataflow id="11390" from="sample_sliding_window_buffer_samples_sample_V_25_7_addr" to="sample_sliding_window_buffer_samples_sample_V_25_7_load" fromId="3116" toId="3117">
</dataflow>
<dataflow id="11391" from="sample_sliding_window_buffer_samples_sample_V_25_6" to="sample_sliding_window_buffer_samples_sample_V_25_6_addr" fromId="4305" toId="3118">
</dataflow>
<dataflow id="11392" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_6_addr" fromId="4988" toId="3118">
</dataflow>
<dataflow id="11393" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_6_addr" fromId="874" toId="3118">
</dataflow>
<dataflow id="11394" from="sample_sliding_window_buffer_samples_sample_V_25_6_addr" to="sample_sliding_window_buffer_samples_sample_V_25_6_load" fromId="3118" toId="3119">
</dataflow>
<dataflow id="11395" from="sample_sliding_window_buffer_samples_sample_V_25_5" to="sample_sliding_window_buffer_samples_sample_V_25_5_addr" fromId="4306" toId="3120">
</dataflow>
<dataflow id="11396" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_5_addr" fromId="4988" toId="3120">
</dataflow>
<dataflow id="11397" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_5_addr" fromId="874" toId="3120">
</dataflow>
<dataflow id="11398" from="sample_sliding_window_buffer_samples_sample_V_25_5_addr" to="sample_sliding_window_buffer_samples_sample_V_25_5_load" fromId="3120" toId="3121">
</dataflow>
<dataflow id="11399" from="sample_sliding_window_buffer_samples_sample_V_25_4" to="sample_sliding_window_buffer_samples_sample_V_25_4_addr" fromId="4307" toId="3122">
</dataflow>
<dataflow id="11400" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_4_addr" fromId="4988" toId="3122">
</dataflow>
<dataflow id="11401" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_4_addr" fromId="874" toId="3122">
</dataflow>
<dataflow id="11402" from="sample_sliding_window_buffer_samples_sample_V_25_4_addr" to="sample_sliding_window_buffer_samples_sample_V_25_4_load" fromId="3122" toId="3123">
</dataflow>
<dataflow id="11403" from="sample_sliding_window_buffer_samples_sample_V_25_3" to="sample_sliding_window_buffer_samples_sample_V_25_3_addr" fromId="4308" toId="3124">
</dataflow>
<dataflow id="11404" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_3_addr" fromId="4988" toId="3124">
</dataflow>
<dataflow id="11405" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_3_addr" fromId="874" toId="3124">
</dataflow>
<dataflow id="11406" from="sample_sliding_window_buffer_samples_sample_V_25_3_addr" to="sample_sliding_window_buffer_samples_sample_V_25_3_load" fromId="3124" toId="3125">
</dataflow>
<dataflow id="11407" from="sample_sliding_window_buffer_samples_sample_V_25_2" to="sample_sliding_window_buffer_samples_sample_V_25_2_addr" fromId="4309" toId="3126">
</dataflow>
<dataflow id="11408" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_2_addr" fromId="4988" toId="3126">
</dataflow>
<dataflow id="11409" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_2_addr" fromId="874" toId="3126">
</dataflow>
<dataflow id="11410" from="sample_sliding_window_buffer_samples_sample_V_25_2_addr" to="sample_sliding_window_buffer_samples_sample_V_25_2_load" fromId="3126" toId="3127">
</dataflow>
<dataflow id="11411" from="sample_sliding_window_buffer_samples_sample_V_25_1" to="sample_sliding_window_buffer_samples_sample_V_25_1_addr" fromId="4310" toId="3128">
</dataflow>
<dataflow id="11412" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_1_addr" fromId="4988" toId="3128">
</dataflow>
<dataflow id="11413" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_1_addr" fromId="874" toId="3128">
</dataflow>
<dataflow id="11414" from="sample_sliding_window_buffer_samples_sample_V_25_1_addr" to="sample_sliding_window_buffer_samples_sample_V_25_1_load" fromId="3128" toId="3129">
</dataflow>
<dataflow id="11415" from="sample_sliding_window_buffer_samples_sample_V_25_0" to="sample_sliding_window_buffer_samples_sample_V_25_0_addr" fromId="4311" toId="3130">
</dataflow>
<dataflow id="11416" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_25_0_addr" fromId="4988" toId="3130">
</dataflow>
<dataflow id="11417" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_25_0_addr" fromId="874" toId="3130">
</dataflow>
<dataflow id="11418" from="sample_sliding_window_buffer_samples_sample_V_25_0_addr" to="sample_sliding_window_buffer_samples_sample_V_25_0_load" fromId="3130" toId="3131">
</dataflow>
<dataflow id="11419" from="sample_sliding_window_buffer_samples_timestamp_V_24_11" to="sample_sliding_window_buffer_samples_timestamp_V_24_11_addr" fromId="4312" toId="3132">
</dataflow>
<dataflow id="11420" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_11_addr" fromId="4988" toId="3132">
</dataflow>
<dataflow id="11421" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_11_addr" fromId="874" toId="3132">
</dataflow>
<dataflow id="11422" from="sample_sliding_window_buffer_samples_timestamp_V_24_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_11_load" fromId="3132" toId="3133">
</dataflow>
<dataflow id="11423" from="sample_sliding_window_buffer_samples_timestamp_V_24_10" to="sample_sliding_window_buffer_samples_timestamp_V_24_10_addr" fromId="4313" toId="3134">
</dataflow>
<dataflow id="11424" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_10_addr" fromId="4988" toId="3134">
</dataflow>
<dataflow id="11425" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_10_addr" fromId="874" toId="3134">
</dataflow>
<dataflow id="11426" from="sample_sliding_window_buffer_samples_timestamp_V_24_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_10_load" fromId="3134" toId="3135">
</dataflow>
<dataflow id="11427" from="sample_sliding_window_buffer_samples_timestamp_V_24_9" to="sample_sliding_window_buffer_samples_timestamp_V_24_9_addr" fromId="4314" toId="3136">
</dataflow>
<dataflow id="11428" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_9_addr" fromId="4988" toId="3136">
</dataflow>
<dataflow id="11429" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_9_addr" fromId="874" toId="3136">
</dataflow>
<dataflow id="11430" from="sample_sliding_window_buffer_samples_timestamp_V_24_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_9_load" fromId="3136" toId="3137">
</dataflow>
<dataflow id="11431" from="sample_sliding_window_buffer_samples_timestamp_V_24_8" to="sample_sliding_window_buffer_samples_timestamp_V_24_8_addr" fromId="4315" toId="3138">
</dataflow>
<dataflow id="11432" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_8_addr" fromId="4988" toId="3138">
</dataflow>
<dataflow id="11433" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_8_addr" fromId="874" toId="3138">
</dataflow>
<dataflow id="11434" from="sample_sliding_window_buffer_samples_timestamp_V_24_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_8_load" fromId="3138" toId="3139">
</dataflow>
<dataflow id="11435" from="sample_sliding_window_buffer_samples_timestamp_V_24_7" to="sample_sliding_window_buffer_samples_timestamp_V_24_7_addr" fromId="4316" toId="3140">
</dataflow>
<dataflow id="11436" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_7_addr" fromId="4988" toId="3140">
</dataflow>
<dataflow id="11437" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_7_addr" fromId="874" toId="3140">
</dataflow>
<dataflow id="11438" from="sample_sliding_window_buffer_samples_timestamp_V_24_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_7_load" fromId="3140" toId="3141">
</dataflow>
<dataflow id="11439" from="sample_sliding_window_buffer_samples_timestamp_V_24_6" to="sample_sliding_window_buffer_samples_timestamp_V_24_6_addr" fromId="4317" toId="3142">
</dataflow>
<dataflow id="11440" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_6_addr" fromId="4988" toId="3142">
</dataflow>
<dataflow id="11441" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_6_addr" fromId="874" toId="3142">
</dataflow>
<dataflow id="11442" from="sample_sliding_window_buffer_samples_timestamp_V_24_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_6_load" fromId="3142" toId="3143">
</dataflow>
<dataflow id="11443" from="sample_sliding_window_buffer_samples_timestamp_V_24_5" to="sample_sliding_window_buffer_samples_timestamp_V_24_5_addr" fromId="4318" toId="3144">
</dataflow>
<dataflow id="11444" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_5_addr" fromId="4988" toId="3144">
</dataflow>
<dataflow id="11445" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_5_addr" fromId="874" toId="3144">
</dataflow>
<dataflow id="11446" from="sample_sliding_window_buffer_samples_timestamp_V_24_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_5_load" fromId="3144" toId="3145">
</dataflow>
<dataflow id="11447" from="sample_sliding_window_buffer_samples_timestamp_V_24_4" to="sample_sliding_window_buffer_samples_timestamp_V_24_4_addr" fromId="4319" toId="3146">
</dataflow>
<dataflow id="11448" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_4_addr" fromId="4988" toId="3146">
</dataflow>
<dataflow id="11449" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_4_addr" fromId="874" toId="3146">
</dataflow>
<dataflow id="11450" from="sample_sliding_window_buffer_samples_timestamp_V_24_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_4_load" fromId="3146" toId="3147">
</dataflow>
<dataflow id="11451" from="sample_sliding_window_buffer_samples_timestamp_V_24_3" to="sample_sliding_window_buffer_samples_timestamp_V_24_3_addr" fromId="4320" toId="3148">
</dataflow>
<dataflow id="11452" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_3_addr" fromId="4988" toId="3148">
</dataflow>
<dataflow id="11453" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_3_addr" fromId="874" toId="3148">
</dataflow>
<dataflow id="11454" from="sample_sliding_window_buffer_samples_timestamp_V_24_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_3_load" fromId="3148" toId="3149">
</dataflow>
<dataflow id="11455" from="sample_sliding_window_buffer_samples_timestamp_V_24_2" to="sample_sliding_window_buffer_samples_timestamp_V_24_2_addr" fromId="4321" toId="3150">
</dataflow>
<dataflow id="11456" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_2_addr" fromId="4988" toId="3150">
</dataflow>
<dataflow id="11457" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_2_addr" fromId="874" toId="3150">
</dataflow>
<dataflow id="11458" from="sample_sliding_window_buffer_samples_timestamp_V_24_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_2_load" fromId="3150" toId="3151">
</dataflow>
<dataflow id="11459" from="sample_sliding_window_buffer_samples_timestamp_V_24_1" to="sample_sliding_window_buffer_samples_timestamp_V_24_1_addr" fromId="4322" toId="3152">
</dataflow>
<dataflow id="11460" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_1_addr" fromId="4988" toId="3152">
</dataflow>
<dataflow id="11461" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_1_addr" fromId="874" toId="3152">
</dataflow>
<dataflow id="11462" from="sample_sliding_window_buffer_samples_timestamp_V_24_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_1_load" fromId="3152" toId="3153">
</dataflow>
<dataflow id="11463" from="sample_sliding_window_buffer_samples_timestamp_V_24_0" to="sample_sliding_window_buffer_samples_timestamp_V_24_0_addr" fromId="4323" toId="3154">
</dataflow>
<dataflow id="11464" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_24_0_addr" fromId="4988" toId="3154">
</dataflow>
<dataflow id="11465" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_24_0_addr" fromId="874" toId="3154">
</dataflow>
<dataflow id="11466" from="sample_sliding_window_buffer_samples_timestamp_V_24_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_0_load" fromId="3154" toId="3155">
</dataflow>
<dataflow id="11467" from="sample_sliding_window_buffer_samples_sample_V_24_11" to="sample_sliding_window_buffer_samples_sample_V_24_11_addr" fromId="4324" toId="3156">
</dataflow>
<dataflow id="11468" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_11_addr" fromId="4988" toId="3156">
</dataflow>
<dataflow id="11469" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_11_addr" fromId="874" toId="3156">
</dataflow>
<dataflow id="11470" from="sample_sliding_window_buffer_samples_sample_V_24_11_addr" to="sample_sliding_window_buffer_samples_sample_V_24_11_load" fromId="3156" toId="3157">
</dataflow>
<dataflow id="11471" from="sample_sliding_window_buffer_samples_sample_V_24_10" to="sample_sliding_window_buffer_samples_sample_V_24_10_addr" fromId="4325" toId="3158">
</dataflow>
<dataflow id="11472" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_10_addr" fromId="4988" toId="3158">
</dataflow>
<dataflow id="11473" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_10_addr" fromId="874" toId="3158">
</dataflow>
<dataflow id="11474" from="sample_sliding_window_buffer_samples_sample_V_24_10_addr" to="sample_sliding_window_buffer_samples_sample_V_24_10_load" fromId="3158" toId="3159">
</dataflow>
<dataflow id="11475" from="sample_sliding_window_buffer_samples_sample_V_24_9" to="sample_sliding_window_buffer_samples_sample_V_24_9_addr" fromId="4326" toId="3160">
</dataflow>
<dataflow id="11476" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_9_addr" fromId="4988" toId="3160">
</dataflow>
<dataflow id="11477" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_9_addr" fromId="874" toId="3160">
</dataflow>
<dataflow id="11478" from="sample_sliding_window_buffer_samples_sample_V_24_9_addr" to="sample_sliding_window_buffer_samples_sample_V_24_9_load" fromId="3160" toId="3161">
</dataflow>
<dataflow id="11479" from="sample_sliding_window_buffer_samples_sample_V_24_8" to="sample_sliding_window_buffer_samples_sample_V_24_8_addr" fromId="4327" toId="3162">
</dataflow>
<dataflow id="11480" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_8_addr" fromId="4988" toId="3162">
</dataflow>
<dataflow id="11481" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_8_addr" fromId="874" toId="3162">
</dataflow>
<dataflow id="11482" from="sample_sliding_window_buffer_samples_sample_V_24_8_addr" to="sample_sliding_window_buffer_samples_sample_V_24_8_load" fromId="3162" toId="3163">
</dataflow>
<dataflow id="11483" from="sample_sliding_window_buffer_samples_sample_V_24_7" to="sample_sliding_window_buffer_samples_sample_V_24_7_addr" fromId="4328" toId="3164">
</dataflow>
<dataflow id="11484" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_7_addr" fromId="4988" toId="3164">
</dataflow>
<dataflow id="11485" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_7_addr" fromId="874" toId="3164">
</dataflow>
<dataflow id="11486" from="sample_sliding_window_buffer_samples_sample_V_24_7_addr" to="sample_sliding_window_buffer_samples_sample_V_24_7_load" fromId="3164" toId="3165">
</dataflow>
<dataflow id="11487" from="sample_sliding_window_buffer_samples_sample_V_24_6" to="sample_sliding_window_buffer_samples_sample_V_24_6_addr" fromId="4329" toId="3166">
</dataflow>
<dataflow id="11488" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_6_addr" fromId="4988" toId="3166">
</dataflow>
<dataflow id="11489" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_6_addr" fromId="874" toId="3166">
</dataflow>
<dataflow id="11490" from="sample_sliding_window_buffer_samples_sample_V_24_6_addr" to="sample_sliding_window_buffer_samples_sample_V_24_6_load" fromId="3166" toId="3167">
</dataflow>
<dataflow id="11491" from="sample_sliding_window_buffer_samples_sample_V_24_5" to="sample_sliding_window_buffer_samples_sample_V_24_5_addr" fromId="4330" toId="3168">
</dataflow>
<dataflow id="11492" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_5_addr" fromId="4988" toId="3168">
</dataflow>
<dataflow id="11493" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_5_addr" fromId="874" toId="3168">
</dataflow>
<dataflow id="11494" from="sample_sliding_window_buffer_samples_sample_V_24_5_addr" to="sample_sliding_window_buffer_samples_sample_V_24_5_load" fromId="3168" toId="3169">
</dataflow>
<dataflow id="11495" from="sample_sliding_window_buffer_samples_sample_V_24_4" to="sample_sliding_window_buffer_samples_sample_V_24_4_addr" fromId="4331" toId="3170">
</dataflow>
<dataflow id="11496" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_4_addr" fromId="4988" toId="3170">
</dataflow>
<dataflow id="11497" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_4_addr" fromId="874" toId="3170">
</dataflow>
<dataflow id="11498" from="sample_sliding_window_buffer_samples_sample_V_24_4_addr" to="sample_sliding_window_buffer_samples_sample_V_24_4_load" fromId="3170" toId="3171">
</dataflow>
<dataflow id="11499" from="sample_sliding_window_buffer_samples_sample_V_24_3" to="sample_sliding_window_buffer_samples_sample_V_24_3_addr" fromId="4332" toId="3172">
</dataflow>
<dataflow id="11500" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_3_addr" fromId="4988" toId="3172">
</dataflow>
<dataflow id="11501" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_3_addr" fromId="874" toId="3172">
</dataflow>
<dataflow id="11502" from="sample_sliding_window_buffer_samples_sample_V_24_3_addr" to="sample_sliding_window_buffer_samples_sample_V_24_3_load" fromId="3172" toId="3173">
</dataflow>
<dataflow id="11503" from="sample_sliding_window_buffer_samples_sample_V_24_2" to="sample_sliding_window_buffer_samples_sample_V_24_2_addr" fromId="4333" toId="3174">
</dataflow>
<dataflow id="11504" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_2_addr" fromId="4988" toId="3174">
</dataflow>
<dataflow id="11505" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_2_addr" fromId="874" toId="3174">
</dataflow>
<dataflow id="11506" from="sample_sliding_window_buffer_samples_sample_V_24_2_addr" to="sample_sliding_window_buffer_samples_sample_V_24_2_load" fromId="3174" toId="3175">
</dataflow>
<dataflow id="11507" from="sample_sliding_window_buffer_samples_sample_V_24_1" to="sample_sliding_window_buffer_samples_sample_V_24_1_addr" fromId="4334" toId="3176">
</dataflow>
<dataflow id="11508" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_1_addr" fromId="4988" toId="3176">
</dataflow>
<dataflow id="11509" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_1_addr" fromId="874" toId="3176">
</dataflow>
<dataflow id="11510" from="sample_sliding_window_buffer_samples_sample_V_24_1_addr" to="sample_sliding_window_buffer_samples_sample_V_24_1_load" fromId="3176" toId="3177">
</dataflow>
<dataflow id="11511" from="sample_sliding_window_buffer_samples_sample_V_24_0" to="sample_sliding_window_buffer_samples_sample_V_24_0_addr" fromId="4335" toId="3178">
</dataflow>
<dataflow id="11512" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_24_0_addr" fromId="4988" toId="3178">
</dataflow>
<dataflow id="11513" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_24_0_addr" fromId="874" toId="3178">
</dataflow>
<dataflow id="11514" from="sample_sliding_window_buffer_samples_sample_V_24_0_addr" to="sample_sliding_window_buffer_samples_sample_V_24_0_load" fromId="3178" toId="3179">
</dataflow>
<dataflow id="11515" from="sample_sliding_window_buffer_samples_timestamp_V_23_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_11_load" fromId="2892" toId="3180">
</dataflow>
<dataflow id="11516" from="sample_sliding_window_buffer_samples_timestamp_V_23_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_10_load" fromId="2894" toId="3181">
</dataflow>
<dataflow id="11517" from="sample_sliding_window_buffer_samples_timestamp_V_23_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_9_load" fromId="2896" toId="3182">
</dataflow>
<dataflow id="11518" from="sample_sliding_window_buffer_samples_timestamp_V_23_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_8_load" fromId="2898" toId="3183">
</dataflow>
<dataflow id="11519" from="sample_sliding_window_buffer_samples_timestamp_V_23_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_7_load" fromId="2900" toId="3184">
</dataflow>
<dataflow id="11520" from="sample_sliding_window_buffer_samples_timestamp_V_23_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_6_load" fromId="2902" toId="3185">
</dataflow>
<dataflow id="11521" from="sample_sliding_window_buffer_samples_timestamp_V_23_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_5_load" fromId="2904" toId="3186">
</dataflow>
<dataflow id="11522" from="sample_sliding_window_buffer_samples_timestamp_V_23_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_4_load" fromId="2906" toId="3187">
</dataflow>
<dataflow id="11523" from="sample_sliding_window_buffer_samples_timestamp_V_23_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_3_load" fromId="2908" toId="3188">
</dataflow>
<dataflow id="11524" from="sample_sliding_window_buffer_samples_timestamp_V_23_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_2_load" fromId="2910" toId="3189">
</dataflow>
<dataflow id="11525" from="sample_sliding_window_buffer_samples_timestamp_V_23_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_1_load" fromId="2912" toId="3190">
</dataflow>
<dataflow id="11526" from="sample_sliding_window_buffer_samples_timestamp_V_23_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_23_0_load" fromId="2914" toId="3191">
</dataflow>
<dataflow id="11527" from="sample_sliding_window_buffer_samples_sample_V_23_11_addr" to="sample_sliding_window_buffer_samples_sample_V_23_11_load" fromId="2916" toId="3192">
</dataflow>
<dataflow id="11528" from="sample_sliding_window_buffer_samples_sample_V_23_10_addr" to="sample_sliding_window_buffer_samples_sample_V_23_10_load" fromId="2918" toId="3193">
</dataflow>
<dataflow id="11529" from="sample_sliding_window_buffer_samples_sample_V_23_9_addr" to="sample_sliding_window_buffer_samples_sample_V_23_9_load" fromId="2920" toId="3194">
</dataflow>
<dataflow id="11530" from="sample_sliding_window_buffer_samples_sample_V_23_8_addr" to="sample_sliding_window_buffer_samples_sample_V_23_8_load" fromId="2922" toId="3195">
</dataflow>
<dataflow id="11531" from="sample_sliding_window_buffer_samples_sample_V_23_7_addr" to="sample_sliding_window_buffer_samples_sample_V_23_7_load" fromId="2924" toId="3196">
</dataflow>
<dataflow id="11532" from="sample_sliding_window_buffer_samples_sample_V_23_6_addr" to="sample_sliding_window_buffer_samples_sample_V_23_6_load" fromId="2926" toId="3197">
</dataflow>
<dataflow id="11533" from="sample_sliding_window_buffer_samples_sample_V_23_5_addr" to="sample_sliding_window_buffer_samples_sample_V_23_5_load" fromId="2928" toId="3198">
</dataflow>
<dataflow id="11534" from="sample_sliding_window_buffer_samples_sample_V_23_4_addr" to="sample_sliding_window_buffer_samples_sample_V_23_4_load" fromId="2930" toId="3199">
</dataflow>
<dataflow id="11535" from="sample_sliding_window_buffer_samples_sample_V_23_3_addr" to="sample_sliding_window_buffer_samples_sample_V_23_3_load" fromId="2932" toId="3200">
</dataflow>
<dataflow id="11536" from="sample_sliding_window_buffer_samples_sample_V_23_2_addr" to="sample_sliding_window_buffer_samples_sample_V_23_2_load" fromId="2934" toId="3201">
</dataflow>
<dataflow id="11537" from="sample_sliding_window_buffer_samples_sample_V_23_1_addr" to="sample_sliding_window_buffer_samples_sample_V_23_1_load" fromId="2936" toId="3202">
</dataflow>
<dataflow id="11538" from="sample_sliding_window_buffer_samples_sample_V_23_0_addr" to="sample_sliding_window_buffer_samples_sample_V_23_0_load" fromId="2938" toId="3203">
</dataflow>
<dataflow id="11539" from="sample_sliding_window_buffer_samples_timestamp_V_22_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_11_load" fromId="2940" toId="3204">
</dataflow>
<dataflow id="11540" from="sample_sliding_window_buffer_samples_timestamp_V_22_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_10_load" fromId="2942" toId="3205">
</dataflow>
<dataflow id="11541" from="sample_sliding_window_buffer_samples_timestamp_V_22_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_9_load" fromId="2944" toId="3206">
</dataflow>
<dataflow id="11542" from="sample_sliding_window_buffer_samples_timestamp_V_22_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_8_load" fromId="2946" toId="3207">
</dataflow>
<dataflow id="11543" from="sample_sliding_window_buffer_samples_timestamp_V_22_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_7_load" fromId="2948" toId="3208">
</dataflow>
<dataflow id="11544" from="sample_sliding_window_buffer_samples_timestamp_V_22_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_6_load" fromId="2950" toId="3209">
</dataflow>
<dataflow id="11545" from="sample_sliding_window_buffer_samples_timestamp_V_22_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_5_load" fromId="2952" toId="3210">
</dataflow>
<dataflow id="11546" from="sample_sliding_window_buffer_samples_timestamp_V_22_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_4_load" fromId="2954" toId="3211">
</dataflow>
<dataflow id="11547" from="sample_sliding_window_buffer_samples_timestamp_V_22_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_3_load" fromId="2956" toId="3212">
</dataflow>
<dataflow id="11548" from="sample_sliding_window_buffer_samples_timestamp_V_22_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_2_load" fromId="2958" toId="3213">
</dataflow>
<dataflow id="11549" from="sample_sliding_window_buffer_samples_timestamp_V_22_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_1_load" fromId="2960" toId="3214">
</dataflow>
<dataflow id="11550" from="sample_sliding_window_buffer_samples_timestamp_V_22_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_22_0_load" fromId="2962" toId="3215">
</dataflow>
<dataflow id="11551" from="sample_sliding_window_buffer_samples_sample_V_22_11_addr" to="sample_sliding_window_buffer_samples_sample_V_22_11_load" fromId="2964" toId="3216">
</dataflow>
<dataflow id="11552" from="sample_sliding_window_buffer_samples_sample_V_22_10_addr" to="sample_sliding_window_buffer_samples_sample_V_22_10_load" fromId="2966" toId="3217">
</dataflow>
<dataflow id="11553" from="sample_sliding_window_buffer_samples_sample_V_22_9_addr" to="sample_sliding_window_buffer_samples_sample_V_22_9_load" fromId="2968" toId="3218">
</dataflow>
<dataflow id="11554" from="sample_sliding_window_buffer_samples_sample_V_22_8_addr" to="sample_sliding_window_buffer_samples_sample_V_22_8_load" fromId="2970" toId="3219">
</dataflow>
<dataflow id="11555" from="sample_sliding_window_buffer_samples_sample_V_22_7_addr" to="sample_sliding_window_buffer_samples_sample_V_22_7_load" fromId="2972" toId="3220">
</dataflow>
<dataflow id="11556" from="sample_sliding_window_buffer_samples_sample_V_22_6_addr" to="sample_sliding_window_buffer_samples_sample_V_22_6_load" fromId="2974" toId="3221">
</dataflow>
<dataflow id="11557" from="sample_sliding_window_buffer_samples_sample_V_22_5_addr" to="sample_sliding_window_buffer_samples_sample_V_22_5_load" fromId="2976" toId="3222">
</dataflow>
<dataflow id="11558" from="sample_sliding_window_buffer_samples_sample_V_22_4_addr" to="sample_sliding_window_buffer_samples_sample_V_22_4_load" fromId="2978" toId="3223">
</dataflow>
<dataflow id="11559" from="sample_sliding_window_buffer_samples_sample_V_22_3_addr" to="sample_sliding_window_buffer_samples_sample_V_22_3_load" fromId="2980" toId="3224">
</dataflow>
<dataflow id="11560" from="sample_sliding_window_buffer_samples_sample_V_22_2_addr" to="sample_sliding_window_buffer_samples_sample_V_22_2_load" fromId="2982" toId="3225">
</dataflow>
<dataflow id="11561" from="sample_sliding_window_buffer_samples_sample_V_22_1_addr" to="sample_sliding_window_buffer_samples_sample_V_22_1_load" fromId="2984" toId="3226">
</dataflow>
<dataflow id="11562" from="sample_sliding_window_buffer_samples_sample_V_22_0_addr" to="sample_sliding_window_buffer_samples_sample_V_22_0_load" fromId="2986" toId="3227">
</dataflow>
<dataflow id="11563" from="sample_sliding_window_buffer_samples_sample_V_22_0_load" to="store_ln225" fromId="3227" toId="3228">
</dataflow>
<dataflow id="11564" from="period_samples_0_sample_V_addr_23" to="store_ln225" fromId="592" toId="3228">
</dataflow>
<dataflow id="11565" from="sample_sliding_window_buffer_samples_sample_V_22_1_load" to="store_ln225" fromId="3226" toId="3229">
</dataflow>
<dataflow id="11566" from="period_samples_1_sample_V_addr_23" to="store_ln225" fromId="593" toId="3229">
</dataflow>
<dataflow id="11567" from="sample_sliding_window_buffer_samples_sample_V_22_2_load" to="store_ln225" fromId="3225" toId="3230">
</dataflow>
<dataflow id="11568" from="period_samples_2_sample_V_addr_23" to="store_ln225" fromId="594" toId="3230">
</dataflow>
<dataflow id="11569" from="sample_sliding_window_buffer_samples_sample_V_22_3_load" to="store_ln225" fromId="3224" toId="3231">
</dataflow>
<dataflow id="11570" from="period_samples_3_sample_V_addr_23" to="store_ln225" fromId="595" toId="3231">
</dataflow>
<dataflow id="11571" from="sample_sliding_window_buffer_samples_sample_V_22_4_load" to="store_ln225" fromId="3223" toId="3232">
</dataflow>
<dataflow id="11572" from="period_samples_4_sample_V_addr_23" to="store_ln225" fromId="596" toId="3232">
</dataflow>
<dataflow id="11573" from="sample_sliding_window_buffer_samples_sample_V_22_5_load" to="store_ln225" fromId="3222" toId="3233">
</dataflow>
<dataflow id="11574" from="period_samples_5_sample_V_addr_23" to="store_ln225" fromId="597" toId="3233">
</dataflow>
<dataflow id="11575" from="sample_sliding_window_buffer_samples_sample_V_22_6_load" to="store_ln225" fromId="3221" toId="3234">
</dataflow>
<dataflow id="11576" from="period_samples_6_sample_V_addr_23" to="store_ln225" fromId="598" toId="3234">
</dataflow>
<dataflow id="11577" from="sample_sliding_window_buffer_samples_sample_V_22_7_load" to="store_ln225" fromId="3220" toId="3235">
</dataflow>
<dataflow id="11578" from="period_samples_7_sample_V_addr_23" to="store_ln225" fromId="599" toId="3235">
</dataflow>
<dataflow id="11579" from="sample_sliding_window_buffer_samples_sample_V_22_8_load" to="store_ln225" fromId="3219" toId="3236">
</dataflow>
<dataflow id="11580" from="period_samples_8_sample_V_addr_23" to="store_ln225" fromId="600" toId="3236">
</dataflow>
<dataflow id="11581" from="sample_sliding_window_buffer_samples_sample_V_22_9_load" to="store_ln225" fromId="3218" toId="3237">
</dataflow>
<dataflow id="11582" from="period_samples_9_sample_V_addr_23" to="store_ln225" fromId="601" toId="3237">
</dataflow>
<dataflow id="11583" from="sample_sliding_window_buffer_samples_sample_V_22_10_load" to="store_ln225" fromId="3217" toId="3238">
</dataflow>
<dataflow id="11584" from="period_samples_10_sample_V_addr_23" to="store_ln225" fromId="602" toId="3238">
</dataflow>
<dataflow id="11585" from="sample_sliding_window_buffer_samples_sample_V_22_11_load" to="store_ln225" fromId="3216" toId="3239">
</dataflow>
<dataflow id="11586" from="period_samples_11_sample_V_addr_23" to="store_ln225" fromId="603" toId="3239">
</dataflow>
<dataflow id="11587" from="sample_sliding_window_buffer_samples_timestamp_V_22_0_load" to="store_ln225" fromId="3215" toId="3240">
</dataflow>
<dataflow id="11588" from="period_samples_0_timestamp_V_addr_23" to="store_ln225" fromId="604" toId="3240">
</dataflow>
<dataflow id="11589" from="sample_sliding_window_buffer_samples_timestamp_V_22_1_load" to="store_ln225" fromId="3214" toId="3241">
</dataflow>
<dataflow id="11590" from="period_samples_1_timestamp_V_addr_23" to="store_ln225" fromId="605" toId="3241">
</dataflow>
<dataflow id="11591" from="sample_sliding_window_buffer_samples_timestamp_V_22_2_load" to="store_ln225" fromId="3213" toId="3242">
</dataflow>
<dataflow id="11592" from="period_samples_2_timestamp_V_addr_23" to="store_ln225" fromId="606" toId="3242">
</dataflow>
<dataflow id="11593" from="sample_sliding_window_buffer_samples_timestamp_V_22_3_load" to="store_ln225" fromId="3212" toId="3243">
</dataflow>
<dataflow id="11594" from="period_samples_3_timestamp_V_addr_23" to="store_ln225" fromId="607" toId="3243">
</dataflow>
<dataflow id="11595" from="sample_sliding_window_buffer_samples_timestamp_V_22_4_load" to="store_ln225" fromId="3211" toId="3244">
</dataflow>
<dataflow id="11596" from="period_samples_4_timestamp_V_addr_23" to="store_ln225" fromId="608" toId="3244">
</dataflow>
<dataflow id="11597" from="sample_sliding_window_buffer_samples_timestamp_V_22_5_load" to="store_ln225" fromId="3210" toId="3245">
</dataflow>
<dataflow id="11598" from="period_samples_5_timestamp_V_addr_23" to="store_ln225" fromId="609" toId="3245">
</dataflow>
<dataflow id="11599" from="sample_sliding_window_buffer_samples_timestamp_V_22_6_load" to="store_ln225" fromId="3209" toId="3246">
</dataflow>
<dataflow id="11600" from="period_samples_6_timestamp_V_addr_23" to="store_ln225" fromId="610" toId="3246">
</dataflow>
<dataflow id="11601" from="sample_sliding_window_buffer_samples_timestamp_V_22_7_load" to="store_ln225" fromId="3208" toId="3247">
</dataflow>
<dataflow id="11602" from="period_samples_7_timestamp_V_addr_23" to="store_ln225" fromId="611" toId="3247">
</dataflow>
<dataflow id="11603" from="sample_sliding_window_buffer_samples_timestamp_V_22_8_load" to="store_ln225" fromId="3207" toId="3248">
</dataflow>
<dataflow id="11604" from="period_samples_8_timestamp_V_addr_23" to="store_ln225" fromId="612" toId="3248">
</dataflow>
<dataflow id="11605" from="sample_sliding_window_buffer_samples_timestamp_V_22_9_load" to="store_ln225" fromId="3206" toId="3249">
</dataflow>
<dataflow id="11606" from="period_samples_9_timestamp_V_addr_23" to="store_ln225" fromId="613" toId="3249">
</dataflow>
<dataflow id="11607" from="sample_sliding_window_buffer_samples_timestamp_V_22_10_load" to="store_ln225" fromId="3205" toId="3250">
</dataflow>
<dataflow id="11608" from="period_samples_10_timestamp_V_addr_23" to="store_ln225" fromId="614" toId="3250">
</dataflow>
<dataflow id="11609" from="sample_sliding_window_buffer_samples_timestamp_V_22_11_load" to="store_ln225" fromId="3204" toId="3251">
</dataflow>
<dataflow id="11610" from="period_samples_11_timestamp_V_addr_23" to="store_ln225" fromId="615" toId="3251">
</dataflow>
<dataflow id="11611" from="sample_sliding_window_buffer_samples_sample_V_23_0_load" to="store_ln225" fromId="3203" toId="3252">
</dataflow>
<dataflow id="11612" from="period_samples_0_sample_V_addr_24" to="store_ln225" fromId="616" toId="3252">
</dataflow>
<dataflow id="11613" from="sample_sliding_window_buffer_samples_sample_V_23_1_load" to="store_ln225" fromId="3202" toId="3253">
</dataflow>
<dataflow id="11614" from="period_samples_1_sample_V_addr_24" to="store_ln225" fromId="617" toId="3253">
</dataflow>
<dataflow id="11615" from="sample_sliding_window_buffer_samples_sample_V_23_2_load" to="store_ln225" fromId="3201" toId="3254">
</dataflow>
<dataflow id="11616" from="period_samples_2_sample_V_addr_24" to="store_ln225" fromId="618" toId="3254">
</dataflow>
<dataflow id="11617" from="sample_sliding_window_buffer_samples_sample_V_23_3_load" to="store_ln225" fromId="3200" toId="3255">
</dataflow>
<dataflow id="11618" from="period_samples_3_sample_V_addr_24" to="store_ln225" fromId="619" toId="3255">
</dataflow>
<dataflow id="11619" from="sample_sliding_window_buffer_samples_sample_V_23_4_load" to="store_ln225" fromId="3199" toId="3256">
</dataflow>
<dataflow id="11620" from="period_samples_4_sample_V_addr_24" to="store_ln225" fromId="620" toId="3256">
</dataflow>
<dataflow id="11621" from="sample_sliding_window_buffer_samples_sample_V_23_5_load" to="store_ln225" fromId="3198" toId="3257">
</dataflow>
<dataflow id="11622" from="period_samples_5_sample_V_addr_24" to="store_ln225" fromId="621" toId="3257">
</dataflow>
<dataflow id="11623" from="sample_sliding_window_buffer_samples_sample_V_23_6_load" to="store_ln225" fromId="3197" toId="3258">
</dataflow>
<dataflow id="11624" from="period_samples_6_sample_V_addr_24" to="store_ln225" fromId="622" toId="3258">
</dataflow>
<dataflow id="11625" from="sample_sliding_window_buffer_samples_sample_V_23_7_load" to="store_ln225" fromId="3196" toId="3259">
</dataflow>
<dataflow id="11626" from="period_samples_7_sample_V_addr_24" to="store_ln225" fromId="623" toId="3259">
</dataflow>
<dataflow id="11627" from="sample_sliding_window_buffer_samples_sample_V_23_8_load" to="store_ln225" fromId="3195" toId="3260">
</dataflow>
<dataflow id="11628" from="period_samples_8_sample_V_addr_24" to="store_ln225" fromId="624" toId="3260">
</dataflow>
<dataflow id="11629" from="sample_sliding_window_buffer_samples_sample_V_23_9_load" to="store_ln225" fromId="3194" toId="3261">
</dataflow>
<dataflow id="11630" from="period_samples_9_sample_V_addr_24" to="store_ln225" fromId="625" toId="3261">
</dataflow>
<dataflow id="11631" from="sample_sliding_window_buffer_samples_sample_V_23_10_load" to="store_ln225" fromId="3193" toId="3262">
</dataflow>
<dataflow id="11632" from="period_samples_10_sample_V_addr_24" to="store_ln225" fromId="626" toId="3262">
</dataflow>
<dataflow id="11633" from="sample_sliding_window_buffer_samples_sample_V_23_11_load" to="store_ln225" fromId="3192" toId="3263">
</dataflow>
<dataflow id="11634" from="period_samples_11_sample_V_addr_24" to="store_ln225" fromId="627" toId="3263">
</dataflow>
<dataflow id="11635" from="sample_sliding_window_buffer_samples_timestamp_V_23_0_load" to="store_ln225" fromId="3191" toId="3264">
</dataflow>
<dataflow id="11636" from="period_samples_0_timestamp_V_addr_24" to="store_ln225" fromId="628" toId="3264">
</dataflow>
<dataflow id="11637" from="sample_sliding_window_buffer_samples_timestamp_V_23_1_load" to="store_ln225" fromId="3190" toId="3265">
</dataflow>
<dataflow id="11638" from="period_samples_1_timestamp_V_addr_24" to="store_ln225" fromId="629" toId="3265">
</dataflow>
<dataflow id="11639" from="sample_sliding_window_buffer_samples_timestamp_V_23_2_load" to="store_ln225" fromId="3189" toId="3266">
</dataflow>
<dataflow id="11640" from="period_samples_2_timestamp_V_addr_24" to="store_ln225" fromId="630" toId="3266">
</dataflow>
<dataflow id="11641" from="sample_sliding_window_buffer_samples_timestamp_V_23_3_load" to="store_ln225" fromId="3188" toId="3267">
</dataflow>
<dataflow id="11642" from="period_samples_3_timestamp_V_addr_24" to="store_ln225" fromId="631" toId="3267">
</dataflow>
<dataflow id="11643" from="sample_sliding_window_buffer_samples_timestamp_V_23_4_load" to="store_ln225" fromId="3187" toId="3268">
</dataflow>
<dataflow id="11644" from="period_samples_4_timestamp_V_addr_24" to="store_ln225" fromId="632" toId="3268">
</dataflow>
<dataflow id="11645" from="sample_sliding_window_buffer_samples_timestamp_V_23_5_load" to="store_ln225" fromId="3186" toId="3269">
</dataflow>
<dataflow id="11646" from="period_samples_5_timestamp_V_addr_24" to="store_ln225" fromId="633" toId="3269">
</dataflow>
<dataflow id="11647" from="sample_sliding_window_buffer_samples_timestamp_V_23_6_load" to="store_ln225" fromId="3185" toId="3270">
</dataflow>
<dataflow id="11648" from="period_samples_6_timestamp_V_addr_24" to="store_ln225" fromId="634" toId="3270">
</dataflow>
<dataflow id="11649" from="sample_sliding_window_buffer_samples_timestamp_V_23_7_load" to="store_ln225" fromId="3184" toId="3271">
</dataflow>
<dataflow id="11650" from="period_samples_7_timestamp_V_addr_24" to="store_ln225" fromId="635" toId="3271">
</dataflow>
<dataflow id="11651" from="sample_sliding_window_buffer_samples_timestamp_V_23_8_load" to="store_ln225" fromId="3183" toId="3272">
</dataflow>
<dataflow id="11652" from="period_samples_8_timestamp_V_addr_24" to="store_ln225" fromId="636" toId="3272">
</dataflow>
<dataflow id="11653" from="sample_sliding_window_buffer_samples_timestamp_V_23_9_load" to="store_ln225" fromId="3182" toId="3273">
</dataflow>
<dataflow id="11654" from="period_samples_9_timestamp_V_addr_24" to="store_ln225" fromId="637" toId="3273">
</dataflow>
<dataflow id="11655" from="sample_sliding_window_buffer_samples_timestamp_V_23_10_load" to="store_ln225" fromId="3181" toId="3274">
</dataflow>
<dataflow id="11656" from="period_samples_10_timestamp_V_addr_24" to="store_ln225" fromId="638" toId="3274">
</dataflow>
<dataflow id="11657" from="sample_sliding_window_buffer_samples_timestamp_V_23_11_load" to="store_ln225" fromId="3180" toId="3275">
</dataflow>
<dataflow id="11658" from="period_samples_11_timestamp_V_addr_24" to="store_ln225" fromId="639" toId="3275">
</dataflow>
<dataflow id="11659" from="sample_sliding_window_buffer_samples_timestamp_V_27_11" to="sample_sliding_window_buffer_samples_timestamp_V_27_11_addr" fromId="4240" toId="3276">
</dataflow>
<dataflow id="11660" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_11_addr" fromId="4988" toId="3276">
</dataflow>
<dataflow id="11661" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_11_addr" fromId="874" toId="3276">
</dataflow>
<dataflow id="11662" from="sample_sliding_window_buffer_samples_timestamp_V_27_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_11_load" fromId="3276" toId="3277">
</dataflow>
<dataflow id="11663" from="sample_sliding_window_buffer_samples_timestamp_V_27_10" to="sample_sliding_window_buffer_samples_timestamp_V_27_10_addr" fromId="4241" toId="3278">
</dataflow>
<dataflow id="11664" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_10_addr" fromId="4988" toId="3278">
</dataflow>
<dataflow id="11665" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_10_addr" fromId="874" toId="3278">
</dataflow>
<dataflow id="11666" from="sample_sliding_window_buffer_samples_timestamp_V_27_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_10_load" fromId="3278" toId="3279">
</dataflow>
<dataflow id="11667" from="sample_sliding_window_buffer_samples_timestamp_V_27_9" to="sample_sliding_window_buffer_samples_timestamp_V_27_9_addr" fromId="4242" toId="3280">
</dataflow>
<dataflow id="11668" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_9_addr" fromId="4988" toId="3280">
</dataflow>
<dataflow id="11669" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_9_addr" fromId="874" toId="3280">
</dataflow>
<dataflow id="11670" from="sample_sliding_window_buffer_samples_timestamp_V_27_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_9_load" fromId="3280" toId="3281">
</dataflow>
<dataflow id="11671" from="sample_sliding_window_buffer_samples_timestamp_V_27_8" to="sample_sliding_window_buffer_samples_timestamp_V_27_8_addr" fromId="4243" toId="3282">
</dataflow>
<dataflow id="11672" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_8_addr" fromId="4988" toId="3282">
</dataflow>
<dataflow id="11673" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_8_addr" fromId="874" toId="3282">
</dataflow>
<dataflow id="11674" from="sample_sliding_window_buffer_samples_timestamp_V_27_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_8_load" fromId="3282" toId="3283">
</dataflow>
<dataflow id="11675" from="sample_sliding_window_buffer_samples_timestamp_V_27_7" to="sample_sliding_window_buffer_samples_timestamp_V_27_7_addr" fromId="4244" toId="3284">
</dataflow>
<dataflow id="11676" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_7_addr" fromId="4988" toId="3284">
</dataflow>
<dataflow id="11677" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_7_addr" fromId="874" toId="3284">
</dataflow>
<dataflow id="11678" from="sample_sliding_window_buffer_samples_timestamp_V_27_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_7_load" fromId="3284" toId="3285">
</dataflow>
<dataflow id="11679" from="sample_sliding_window_buffer_samples_timestamp_V_27_6" to="sample_sliding_window_buffer_samples_timestamp_V_27_6_addr" fromId="4245" toId="3286">
</dataflow>
<dataflow id="11680" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_6_addr" fromId="4988" toId="3286">
</dataflow>
<dataflow id="11681" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_6_addr" fromId="874" toId="3286">
</dataflow>
<dataflow id="11682" from="sample_sliding_window_buffer_samples_timestamp_V_27_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_6_load" fromId="3286" toId="3287">
</dataflow>
<dataflow id="11683" from="sample_sliding_window_buffer_samples_timestamp_V_27_5" to="sample_sliding_window_buffer_samples_timestamp_V_27_5_addr" fromId="4246" toId="3288">
</dataflow>
<dataflow id="11684" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_5_addr" fromId="4988" toId="3288">
</dataflow>
<dataflow id="11685" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_5_addr" fromId="874" toId="3288">
</dataflow>
<dataflow id="11686" from="sample_sliding_window_buffer_samples_timestamp_V_27_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_5_load" fromId="3288" toId="3289">
</dataflow>
<dataflow id="11687" from="sample_sliding_window_buffer_samples_timestamp_V_27_4" to="sample_sliding_window_buffer_samples_timestamp_V_27_4_addr" fromId="4247" toId="3290">
</dataflow>
<dataflow id="11688" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_4_addr" fromId="4988" toId="3290">
</dataflow>
<dataflow id="11689" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_4_addr" fromId="874" toId="3290">
</dataflow>
<dataflow id="11690" from="sample_sliding_window_buffer_samples_timestamp_V_27_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_4_load" fromId="3290" toId="3291">
</dataflow>
<dataflow id="11691" from="sample_sliding_window_buffer_samples_timestamp_V_27_3" to="sample_sliding_window_buffer_samples_timestamp_V_27_3_addr" fromId="4248" toId="3292">
</dataflow>
<dataflow id="11692" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_3_addr" fromId="4988" toId="3292">
</dataflow>
<dataflow id="11693" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_3_addr" fromId="874" toId="3292">
</dataflow>
<dataflow id="11694" from="sample_sliding_window_buffer_samples_timestamp_V_27_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_3_load" fromId="3292" toId="3293">
</dataflow>
<dataflow id="11695" from="sample_sliding_window_buffer_samples_timestamp_V_27_2" to="sample_sliding_window_buffer_samples_timestamp_V_27_2_addr" fromId="4249" toId="3294">
</dataflow>
<dataflow id="11696" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_2_addr" fromId="4988" toId="3294">
</dataflow>
<dataflow id="11697" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_2_addr" fromId="874" toId="3294">
</dataflow>
<dataflow id="11698" from="sample_sliding_window_buffer_samples_timestamp_V_27_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_2_load" fromId="3294" toId="3295">
</dataflow>
<dataflow id="11699" from="sample_sliding_window_buffer_samples_timestamp_V_27_1" to="sample_sliding_window_buffer_samples_timestamp_V_27_1_addr" fromId="4250" toId="3296">
</dataflow>
<dataflow id="11700" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_1_addr" fromId="4988" toId="3296">
</dataflow>
<dataflow id="11701" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_1_addr" fromId="874" toId="3296">
</dataflow>
<dataflow id="11702" from="sample_sliding_window_buffer_samples_timestamp_V_27_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_1_load" fromId="3296" toId="3297">
</dataflow>
<dataflow id="11703" from="sample_sliding_window_buffer_samples_timestamp_V_27_0" to="sample_sliding_window_buffer_samples_timestamp_V_27_0_addr" fromId="4251" toId="3298">
</dataflow>
<dataflow id="11704" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_27_0_addr" fromId="4988" toId="3298">
</dataflow>
<dataflow id="11705" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_27_0_addr" fromId="874" toId="3298">
</dataflow>
<dataflow id="11706" from="sample_sliding_window_buffer_samples_timestamp_V_27_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_0_load" fromId="3298" toId="3299">
</dataflow>
<dataflow id="11707" from="sample_sliding_window_buffer_samples_sample_V_27_11" to="sample_sliding_window_buffer_samples_sample_V_27_11_addr" fromId="4252" toId="3300">
</dataflow>
<dataflow id="11708" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_11_addr" fromId="4988" toId="3300">
</dataflow>
<dataflow id="11709" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_11_addr" fromId="874" toId="3300">
</dataflow>
<dataflow id="11710" from="sample_sliding_window_buffer_samples_sample_V_27_11_addr" to="sample_sliding_window_buffer_samples_sample_V_27_11_load" fromId="3300" toId="3301">
</dataflow>
<dataflow id="11711" from="sample_sliding_window_buffer_samples_sample_V_27_10" to="sample_sliding_window_buffer_samples_sample_V_27_10_addr" fromId="4253" toId="3302">
</dataflow>
<dataflow id="11712" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_10_addr" fromId="4988" toId="3302">
</dataflow>
<dataflow id="11713" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_10_addr" fromId="874" toId="3302">
</dataflow>
<dataflow id="11714" from="sample_sliding_window_buffer_samples_sample_V_27_10_addr" to="sample_sliding_window_buffer_samples_sample_V_27_10_load" fromId="3302" toId="3303">
</dataflow>
<dataflow id="11715" from="sample_sliding_window_buffer_samples_sample_V_27_9" to="sample_sliding_window_buffer_samples_sample_V_27_9_addr" fromId="4254" toId="3304">
</dataflow>
<dataflow id="11716" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_9_addr" fromId="4988" toId="3304">
</dataflow>
<dataflow id="11717" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_9_addr" fromId="874" toId="3304">
</dataflow>
<dataflow id="11718" from="sample_sliding_window_buffer_samples_sample_V_27_9_addr" to="sample_sliding_window_buffer_samples_sample_V_27_9_load" fromId="3304" toId="3305">
</dataflow>
<dataflow id="11719" from="sample_sliding_window_buffer_samples_sample_V_27_8" to="sample_sliding_window_buffer_samples_sample_V_27_8_addr" fromId="4255" toId="3306">
</dataflow>
<dataflow id="11720" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_8_addr" fromId="4988" toId="3306">
</dataflow>
<dataflow id="11721" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_8_addr" fromId="874" toId="3306">
</dataflow>
<dataflow id="11722" from="sample_sliding_window_buffer_samples_sample_V_27_8_addr" to="sample_sliding_window_buffer_samples_sample_V_27_8_load" fromId="3306" toId="3307">
</dataflow>
<dataflow id="11723" from="sample_sliding_window_buffer_samples_sample_V_27_7" to="sample_sliding_window_buffer_samples_sample_V_27_7_addr" fromId="4256" toId="3308">
</dataflow>
<dataflow id="11724" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_7_addr" fromId="4988" toId="3308">
</dataflow>
<dataflow id="11725" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_7_addr" fromId="874" toId="3308">
</dataflow>
<dataflow id="11726" from="sample_sliding_window_buffer_samples_sample_V_27_7_addr" to="sample_sliding_window_buffer_samples_sample_V_27_7_load" fromId="3308" toId="3309">
</dataflow>
<dataflow id="11727" from="sample_sliding_window_buffer_samples_sample_V_27_6" to="sample_sliding_window_buffer_samples_sample_V_27_6_addr" fromId="4257" toId="3310">
</dataflow>
<dataflow id="11728" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_6_addr" fromId="4988" toId="3310">
</dataflow>
<dataflow id="11729" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_6_addr" fromId="874" toId="3310">
</dataflow>
<dataflow id="11730" from="sample_sliding_window_buffer_samples_sample_V_27_6_addr" to="sample_sliding_window_buffer_samples_sample_V_27_6_load" fromId="3310" toId="3311">
</dataflow>
<dataflow id="11731" from="sample_sliding_window_buffer_samples_sample_V_27_5" to="sample_sliding_window_buffer_samples_sample_V_27_5_addr" fromId="4258" toId="3312">
</dataflow>
<dataflow id="11732" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_5_addr" fromId="4988" toId="3312">
</dataflow>
<dataflow id="11733" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_5_addr" fromId="874" toId="3312">
</dataflow>
<dataflow id="11734" from="sample_sliding_window_buffer_samples_sample_V_27_5_addr" to="sample_sliding_window_buffer_samples_sample_V_27_5_load" fromId="3312" toId="3313">
</dataflow>
<dataflow id="11735" from="sample_sliding_window_buffer_samples_sample_V_27_4" to="sample_sliding_window_buffer_samples_sample_V_27_4_addr" fromId="4259" toId="3314">
</dataflow>
<dataflow id="11736" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_4_addr" fromId="4988" toId="3314">
</dataflow>
<dataflow id="11737" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_4_addr" fromId="874" toId="3314">
</dataflow>
<dataflow id="11738" from="sample_sliding_window_buffer_samples_sample_V_27_4_addr" to="sample_sliding_window_buffer_samples_sample_V_27_4_load" fromId="3314" toId="3315">
</dataflow>
<dataflow id="11739" from="sample_sliding_window_buffer_samples_sample_V_27_3" to="sample_sliding_window_buffer_samples_sample_V_27_3_addr" fromId="4260" toId="3316">
</dataflow>
<dataflow id="11740" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_3_addr" fromId="4988" toId="3316">
</dataflow>
<dataflow id="11741" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_3_addr" fromId="874" toId="3316">
</dataflow>
<dataflow id="11742" from="sample_sliding_window_buffer_samples_sample_V_27_3_addr" to="sample_sliding_window_buffer_samples_sample_V_27_3_load" fromId="3316" toId="3317">
</dataflow>
<dataflow id="11743" from="sample_sliding_window_buffer_samples_sample_V_27_2" to="sample_sliding_window_buffer_samples_sample_V_27_2_addr" fromId="4261" toId="3318">
</dataflow>
<dataflow id="11744" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_2_addr" fromId="4988" toId="3318">
</dataflow>
<dataflow id="11745" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_2_addr" fromId="874" toId="3318">
</dataflow>
<dataflow id="11746" from="sample_sliding_window_buffer_samples_sample_V_27_2_addr" to="sample_sliding_window_buffer_samples_sample_V_27_2_load" fromId="3318" toId="3319">
</dataflow>
<dataflow id="11747" from="sample_sliding_window_buffer_samples_sample_V_27_1" to="sample_sliding_window_buffer_samples_sample_V_27_1_addr" fromId="4262" toId="3320">
</dataflow>
<dataflow id="11748" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_1_addr" fromId="4988" toId="3320">
</dataflow>
<dataflow id="11749" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_1_addr" fromId="874" toId="3320">
</dataflow>
<dataflow id="11750" from="sample_sliding_window_buffer_samples_sample_V_27_1_addr" to="sample_sliding_window_buffer_samples_sample_V_27_1_load" fromId="3320" toId="3321">
</dataflow>
<dataflow id="11751" from="sample_sliding_window_buffer_samples_sample_V_27_0" to="sample_sliding_window_buffer_samples_sample_V_27_0_addr" fromId="4263" toId="3322">
</dataflow>
<dataflow id="11752" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_27_0_addr" fromId="4988" toId="3322">
</dataflow>
<dataflow id="11753" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_27_0_addr" fromId="874" toId="3322">
</dataflow>
<dataflow id="11754" from="sample_sliding_window_buffer_samples_sample_V_27_0_addr" to="sample_sliding_window_buffer_samples_sample_V_27_0_load" fromId="3322" toId="3323">
</dataflow>
<dataflow id="11755" from="sample_sliding_window_buffer_samples_timestamp_V_26_11" to="sample_sliding_window_buffer_samples_timestamp_V_26_11_addr" fromId="4264" toId="3324">
</dataflow>
<dataflow id="11756" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_11_addr" fromId="4988" toId="3324">
</dataflow>
<dataflow id="11757" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_11_addr" fromId="874" toId="3324">
</dataflow>
<dataflow id="11758" from="sample_sliding_window_buffer_samples_timestamp_V_26_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_11_load" fromId="3324" toId="3325">
</dataflow>
<dataflow id="11759" from="sample_sliding_window_buffer_samples_timestamp_V_26_10" to="sample_sliding_window_buffer_samples_timestamp_V_26_10_addr" fromId="4265" toId="3326">
</dataflow>
<dataflow id="11760" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_10_addr" fromId="4988" toId="3326">
</dataflow>
<dataflow id="11761" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_10_addr" fromId="874" toId="3326">
</dataflow>
<dataflow id="11762" from="sample_sliding_window_buffer_samples_timestamp_V_26_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_10_load" fromId="3326" toId="3327">
</dataflow>
<dataflow id="11763" from="sample_sliding_window_buffer_samples_timestamp_V_26_9" to="sample_sliding_window_buffer_samples_timestamp_V_26_9_addr" fromId="4266" toId="3328">
</dataflow>
<dataflow id="11764" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_9_addr" fromId="4988" toId="3328">
</dataflow>
<dataflow id="11765" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_9_addr" fromId="874" toId="3328">
</dataflow>
<dataflow id="11766" from="sample_sliding_window_buffer_samples_timestamp_V_26_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_9_load" fromId="3328" toId="3329">
</dataflow>
<dataflow id="11767" from="sample_sliding_window_buffer_samples_timestamp_V_26_8" to="sample_sliding_window_buffer_samples_timestamp_V_26_8_addr" fromId="4267" toId="3330">
</dataflow>
<dataflow id="11768" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_8_addr" fromId="4988" toId="3330">
</dataflow>
<dataflow id="11769" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_8_addr" fromId="874" toId="3330">
</dataflow>
<dataflow id="11770" from="sample_sliding_window_buffer_samples_timestamp_V_26_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_8_load" fromId="3330" toId="3331">
</dataflow>
<dataflow id="11771" from="sample_sliding_window_buffer_samples_timestamp_V_26_7" to="sample_sliding_window_buffer_samples_timestamp_V_26_7_addr" fromId="4268" toId="3332">
</dataflow>
<dataflow id="11772" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_7_addr" fromId="4988" toId="3332">
</dataflow>
<dataflow id="11773" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_7_addr" fromId="874" toId="3332">
</dataflow>
<dataflow id="11774" from="sample_sliding_window_buffer_samples_timestamp_V_26_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_7_load" fromId="3332" toId="3333">
</dataflow>
<dataflow id="11775" from="sample_sliding_window_buffer_samples_timestamp_V_26_6" to="sample_sliding_window_buffer_samples_timestamp_V_26_6_addr" fromId="4269" toId="3334">
</dataflow>
<dataflow id="11776" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_6_addr" fromId="4988" toId="3334">
</dataflow>
<dataflow id="11777" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_6_addr" fromId="874" toId="3334">
</dataflow>
<dataflow id="11778" from="sample_sliding_window_buffer_samples_timestamp_V_26_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_6_load" fromId="3334" toId="3335">
</dataflow>
<dataflow id="11779" from="sample_sliding_window_buffer_samples_timestamp_V_26_5" to="sample_sliding_window_buffer_samples_timestamp_V_26_5_addr" fromId="4270" toId="3336">
</dataflow>
<dataflow id="11780" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_5_addr" fromId="4988" toId="3336">
</dataflow>
<dataflow id="11781" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_5_addr" fromId="874" toId="3336">
</dataflow>
<dataflow id="11782" from="sample_sliding_window_buffer_samples_timestamp_V_26_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_5_load" fromId="3336" toId="3337">
</dataflow>
<dataflow id="11783" from="sample_sliding_window_buffer_samples_timestamp_V_26_4" to="sample_sliding_window_buffer_samples_timestamp_V_26_4_addr" fromId="4271" toId="3338">
</dataflow>
<dataflow id="11784" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_4_addr" fromId="4988" toId="3338">
</dataflow>
<dataflow id="11785" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_4_addr" fromId="874" toId="3338">
</dataflow>
<dataflow id="11786" from="sample_sliding_window_buffer_samples_timestamp_V_26_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_4_load" fromId="3338" toId="3339">
</dataflow>
<dataflow id="11787" from="sample_sliding_window_buffer_samples_timestamp_V_26_3" to="sample_sliding_window_buffer_samples_timestamp_V_26_3_addr" fromId="4272" toId="3340">
</dataflow>
<dataflow id="11788" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_3_addr" fromId="4988" toId="3340">
</dataflow>
<dataflow id="11789" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_3_addr" fromId="874" toId="3340">
</dataflow>
<dataflow id="11790" from="sample_sliding_window_buffer_samples_timestamp_V_26_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_3_load" fromId="3340" toId="3341">
</dataflow>
<dataflow id="11791" from="sample_sliding_window_buffer_samples_timestamp_V_26_2" to="sample_sliding_window_buffer_samples_timestamp_V_26_2_addr" fromId="4273" toId="3342">
</dataflow>
<dataflow id="11792" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_2_addr" fromId="4988" toId="3342">
</dataflow>
<dataflow id="11793" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_2_addr" fromId="874" toId="3342">
</dataflow>
<dataflow id="11794" from="sample_sliding_window_buffer_samples_timestamp_V_26_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_2_load" fromId="3342" toId="3343">
</dataflow>
<dataflow id="11795" from="sample_sliding_window_buffer_samples_timestamp_V_26_1" to="sample_sliding_window_buffer_samples_timestamp_V_26_1_addr" fromId="4274" toId="3344">
</dataflow>
<dataflow id="11796" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_1_addr" fromId="4988" toId="3344">
</dataflow>
<dataflow id="11797" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_1_addr" fromId="874" toId="3344">
</dataflow>
<dataflow id="11798" from="sample_sliding_window_buffer_samples_timestamp_V_26_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_1_load" fromId="3344" toId="3345">
</dataflow>
<dataflow id="11799" from="sample_sliding_window_buffer_samples_timestamp_V_26_0" to="sample_sliding_window_buffer_samples_timestamp_V_26_0_addr" fromId="4275" toId="3346">
</dataflow>
<dataflow id="11800" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_26_0_addr" fromId="4988" toId="3346">
</dataflow>
<dataflow id="11801" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_26_0_addr" fromId="874" toId="3346">
</dataflow>
<dataflow id="11802" from="sample_sliding_window_buffer_samples_timestamp_V_26_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_0_load" fromId="3346" toId="3347">
</dataflow>
<dataflow id="11803" from="sample_sliding_window_buffer_samples_sample_V_26_11" to="sample_sliding_window_buffer_samples_sample_V_26_11_addr" fromId="4276" toId="3348">
</dataflow>
<dataflow id="11804" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_11_addr" fromId="4988" toId="3348">
</dataflow>
<dataflow id="11805" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_11_addr" fromId="874" toId="3348">
</dataflow>
<dataflow id="11806" from="sample_sliding_window_buffer_samples_sample_V_26_11_addr" to="sample_sliding_window_buffer_samples_sample_V_26_11_load" fromId="3348" toId="3349">
</dataflow>
<dataflow id="11807" from="sample_sliding_window_buffer_samples_sample_V_26_10" to="sample_sliding_window_buffer_samples_sample_V_26_10_addr" fromId="4277" toId="3350">
</dataflow>
<dataflow id="11808" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_10_addr" fromId="4988" toId="3350">
</dataflow>
<dataflow id="11809" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_10_addr" fromId="874" toId="3350">
</dataflow>
<dataflow id="11810" from="sample_sliding_window_buffer_samples_sample_V_26_10_addr" to="sample_sliding_window_buffer_samples_sample_V_26_10_load" fromId="3350" toId="3351">
</dataflow>
<dataflow id="11811" from="sample_sliding_window_buffer_samples_sample_V_26_9" to="sample_sliding_window_buffer_samples_sample_V_26_9_addr" fromId="4278" toId="3352">
</dataflow>
<dataflow id="11812" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_9_addr" fromId="4988" toId="3352">
</dataflow>
<dataflow id="11813" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_9_addr" fromId="874" toId="3352">
</dataflow>
<dataflow id="11814" from="sample_sliding_window_buffer_samples_sample_V_26_9_addr" to="sample_sliding_window_buffer_samples_sample_V_26_9_load" fromId="3352" toId="3353">
</dataflow>
<dataflow id="11815" from="sample_sliding_window_buffer_samples_sample_V_26_8" to="sample_sliding_window_buffer_samples_sample_V_26_8_addr" fromId="4279" toId="3354">
</dataflow>
<dataflow id="11816" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_8_addr" fromId="4988" toId="3354">
</dataflow>
<dataflow id="11817" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_8_addr" fromId="874" toId="3354">
</dataflow>
<dataflow id="11818" from="sample_sliding_window_buffer_samples_sample_V_26_8_addr" to="sample_sliding_window_buffer_samples_sample_V_26_8_load" fromId="3354" toId="3355">
</dataflow>
<dataflow id="11819" from="sample_sliding_window_buffer_samples_sample_V_26_7" to="sample_sliding_window_buffer_samples_sample_V_26_7_addr" fromId="4280" toId="3356">
</dataflow>
<dataflow id="11820" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_7_addr" fromId="4988" toId="3356">
</dataflow>
<dataflow id="11821" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_7_addr" fromId="874" toId="3356">
</dataflow>
<dataflow id="11822" from="sample_sliding_window_buffer_samples_sample_V_26_7_addr" to="sample_sliding_window_buffer_samples_sample_V_26_7_load" fromId="3356" toId="3357">
</dataflow>
<dataflow id="11823" from="sample_sliding_window_buffer_samples_sample_V_26_6" to="sample_sliding_window_buffer_samples_sample_V_26_6_addr" fromId="4281" toId="3358">
</dataflow>
<dataflow id="11824" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_6_addr" fromId="4988" toId="3358">
</dataflow>
<dataflow id="11825" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_6_addr" fromId="874" toId="3358">
</dataflow>
<dataflow id="11826" from="sample_sliding_window_buffer_samples_sample_V_26_6_addr" to="sample_sliding_window_buffer_samples_sample_V_26_6_load" fromId="3358" toId="3359">
</dataflow>
<dataflow id="11827" from="sample_sliding_window_buffer_samples_sample_V_26_5" to="sample_sliding_window_buffer_samples_sample_V_26_5_addr" fromId="4282" toId="3360">
</dataflow>
<dataflow id="11828" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_5_addr" fromId="4988" toId="3360">
</dataflow>
<dataflow id="11829" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_5_addr" fromId="874" toId="3360">
</dataflow>
<dataflow id="11830" from="sample_sliding_window_buffer_samples_sample_V_26_5_addr" to="sample_sliding_window_buffer_samples_sample_V_26_5_load" fromId="3360" toId="3361">
</dataflow>
<dataflow id="11831" from="sample_sliding_window_buffer_samples_sample_V_26_4" to="sample_sliding_window_buffer_samples_sample_V_26_4_addr" fromId="4283" toId="3362">
</dataflow>
<dataflow id="11832" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_4_addr" fromId="4988" toId="3362">
</dataflow>
<dataflow id="11833" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_4_addr" fromId="874" toId="3362">
</dataflow>
<dataflow id="11834" from="sample_sliding_window_buffer_samples_sample_V_26_4_addr" to="sample_sliding_window_buffer_samples_sample_V_26_4_load" fromId="3362" toId="3363">
</dataflow>
<dataflow id="11835" from="sample_sliding_window_buffer_samples_sample_V_26_3" to="sample_sliding_window_buffer_samples_sample_V_26_3_addr" fromId="4284" toId="3364">
</dataflow>
<dataflow id="11836" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_3_addr" fromId="4988" toId="3364">
</dataflow>
<dataflow id="11837" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_3_addr" fromId="874" toId="3364">
</dataflow>
<dataflow id="11838" from="sample_sliding_window_buffer_samples_sample_V_26_3_addr" to="sample_sliding_window_buffer_samples_sample_V_26_3_load" fromId="3364" toId="3365">
</dataflow>
<dataflow id="11839" from="sample_sliding_window_buffer_samples_sample_V_26_2" to="sample_sliding_window_buffer_samples_sample_V_26_2_addr" fromId="4285" toId="3366">
</dataflow>
<dataflow id="11840" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_2_addr" fromId="4988" toId="3366">
</dataflow>
<dataflow id="11841" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_2_addr" fromId="874" toId="3366">
</dataflow>
<dataflow id="11842" from="sample_sliding_window_buffer_samples_sample_V_26_2_addr" to="sample_sliding_window_buffer_samples_sample_V_26_2_load" fromId="3366" toId="3367">
</dataflow>
<dataflow id="11843" from="sample_sliding_window_buffer_samples_sample_V_26_1" to="sample_sliding_window_buffer_samples_sample_V_26_1_addr" fromId="4286" toId="3368">
</dataflow>
<dataflow id="11844" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_1_addr" fromId="4988" toId="3368">
</dataflow>
<dataflow id="11845" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_1_addr" fromId="874" toId="3368">
</dataflow>
<dataflow id="11846" from="sample_sliding_window_buffer_samples_sample_V_26_1_addr" to="sample_sliding_window_buffer_samples_sample_V_26_1_load" fromId="3368" toId="3369">
</dataflow>
<dataflow id="11847" from="sample_sliding_window_buffer_samples_sample_V_26_0" to="sample_sliding_window_buffer_samples_sample_V_26_0_addr" fromId="4287" toId="3370">
</dataflow>
<dataflow id="11848" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_26_0_addr" fromId="4988" toId="3370">
</dataflow>
<dataflow id="11849" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_26_0_addr" fromId="874" toId="3370">
</dataflow>
<dataflow id="11850" from="sample_sliding_window_buffer_samples_sample_V_26_0_addr" to="sample_sliding_window_buffer_samples_sample_V_26_0_load" fromId="3370" toId="3371">
</dataflow>
<dataflow id="11851" from="sample_sliding_window_buffer_samples_timestamp_V_25_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_11_load" fromId="3084" toId="3372">
</dataflow>
<dataflow id="11852" from="sample_sliding_window_buffer_samples_timestamp_V_25_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_10_load" fromId="3086" toId="3373">
</dataflow>
<dataflow id="11853" from="sample_sliding_window_buffer_samples_timestamp_V_25_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_9_load" fromId="3088" toId="3374">
</dataflow>
<dataflow id="11854" from="sample_sliding_window_buffer_samples_timestamp_V_25_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_8_load" fromId="3090" toId="3375">
</dataflow>
<dataflow id="11855" from="sample_sliding_window_buffer_samples_timestamp_V_25_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_7_load" fromId="3092" toId="3376">
</dataflow>
<dataflow id="11856" from="sample_sliding_window_buffer_samples_timestamp_V_25_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_6_load" fromId="3094" toId="3377">
</dataflow>
<dataflow id="11857" from="sample_sliding_window_buffer_samples_timestamp_V_25_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_5_load" fromId="3096" toId="3378">
</dataflow>
<dataflow id="11858" from="sample_sliding_window_buffer_samples_timestamp_V_25_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_4_load" fromId="3098" toId="3379">
</dataflow>
<dataflow id="11859" from="sample_sliding_window_buffer_samples_timestamp_V_25_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_3_load" fromId="3100" toId="3380">
</dataflow>
<dataflow id="11860" from="sample_sliding_window_buffer_samples_timestamp_V_25_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_2_load" fromId="3102" toId="3381">
</dataflow>
<dataflow id="11861" from="sample_sliding_window_buffer_samples_timestamp_V_25_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_1_load" fromId="3104" toId="3382">
</dataflow>
<dataflow id="11862" from="sample_sliding_window_buffer_samples_timestamp_V_25_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_25_0_load" fromId="3106" toId="3383">
</dataflow>
<dataflow id="11863" from="sample_sliding_window_buffer_samples_sample_V_25_11_addr" to="sample_sliding_window_buffer_samples_sample_V_25_11_load" fromId="3108" toId="3384">
</dataflow>
<dataflow id="11864" from="sample_sliding_window_buffer_samples_sample_V_25_10_addr" to="sample_sliding_window_buffer_samples_sample_V_25_10_load" fromId="3110" toId="3385">
</dataflow>
<dataflow id="11865" from="sample_sliding_window_buffer_samples_sample_V_25_9_addr" to="sample_sliding_window_buffer_samples_sample_V_25_9_load" fromId="3112" toId="3386">
</dataflow>
<dataflow id="11866" from="sample_sliding_window_buffer_samples_sample_V_25_8_addr" to="sample_sliding_window_buffer_samples_sample_V_25_8_load" fromId="3114" toId="3387">
</dataflow>
<dataflow id="11867" from="sample_sliding_window_buffer_samples_sample_V_25_7_addr" to="sample_sliding_window_buffer_samples_sample_V_25_7_load" fromId="3116" toId="3388">
</dataflow>
<dataflow id="11868" from="sample_sliding_window_buffer_samples_sample_V_25_6_addr" to="sample_sliding_window_buffer_samples_sample_V_25_6_load" fromId="3118" toId="3389">
</dataflow>
<dataflow id="11869" from="sample_sliding_window_buffer_samples_sample_V_25_5_addr" to="sample_sliding_window_buffer_samples_sample_V_25_5_load" fromId="3120" toId="3390">
</dataflow>
<dataflow id="11870" from="sample_sliding_window_buffer_samples_sample_V_25_4_addr" to="sample_sliding_window_buffer_samples_sample_V_25_4_load" fromId="3122" toId="3391">
</dataflow>
<dataflow id="11871" from="sample_sliding_window_buffer_samples_sample_V_25_3_addr" to="sample_sliding_window_buffer_samples_sample_V_25_3_load" fromId="3124" toId="3392">
</dataflow>
<dataflow id="11872" from="sample_sliding_window_buffer_samples_sample_V_25_2_addr" to="sample_sliding_window_buffer_samples_sample_V_25_2_load" fromId="3126" toId="3393">
</dataflow>
<dataflow id="11873" from="sample_sliding_window_buffer_samples_sample_V_25_1_addr" to="sample_sliding_window_buffer_samples_sample_V_25_1_load" fromId="3128" toId="3394">
</dataflow>
<dataflow id="11874" from="sample_sliding_window_buffer_samples_sample_V_25_0_addr" to="sample_sliding_window_buffer_samples_sample_V_25_0_load" fromId="3130" toId="3395">
</dataflow>
<dataflow id="11875" from="sample_sliding_window_buffer_samples_timestamp_V_24_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_11_load" fromId="3132" toId="3396">
</dataflow>
<dataflow id="11876" from="sample_sliding_window_buffer_samples_timestamp_V_24_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_10_load" fromId="3134" toId="3397">
</dataflow>
<dataflow id="11877" from="sample_sliding_window_buffer_samples_timestamp_V_24_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_9_load" fromId="3136" toId="3398">
</dataflow>
<dataflow id="11878" from="sample_sliding_window_buffer_samples_timestamp_V_24_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_8_load" fromId="3138" toId="3399">
</dataflow>
<dataflow id="11879" from="sample_sliding_window_buffer_samples_timestamp_V_24_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_7_load" fromId="3140" toId="3400">
</dataflow>
<dataflow id="11880" from="sample_sliding_window_buffer_samples_timestamp_V_24_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_6_load" fromId="3142" toId="3401">
</dataflow>
<dataflow id="11881" from="sample_sliding_window_buffer_samples_timestamp_V_24_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_5_load" fromId="3144" toId="3402">
</dataflow>
<dataflow id="11882" from="sample_sliding_window_buffer_samples_timestamp_V_24_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_4_load" fromId="3146" toId="3403">
</dataflow>
<dataflow id="11883" from="sample_sliding_window_buffer_samples_timestamp_V_24_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_3_load" fromId="3148" toId="3404">
</dataflow>
<dataflow id="11884" from="sample_sliding_window_buffer_samples_timestamp_V_24_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_2_load" fromId="3150" toId="3405">
</dataflow>
<dataflow id="11885" from="sample_sliding_window_buffer_samples_timestamp_V_24_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_1_load" fromId="3152" toId="3406">
</dataflow>
<dataflow id="11886" from="sample_sliding_window_buffer_samples_timestamp_V_24_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_24_0_load" fromId="3154" toId="3407">
</dataflow>
<dataflow id="11887" from="sample_sliding_window_buffer_samples_sample_V_24_11_addr" to="sample_sliding_window_buffer_samples_sample_V_24_11_load" fromId="3156" toId="3408">
</dataflow>
<dataflow id="11888" from="sample_sliding_window_buffer_samples_sample_V_24_10_addr" to="sample_sliding_window_buffer_samples_sample_V_24_10_load" fromId="3158" toId="3409">
</dataflow>
<dataflow id="11889" from="sample_sliding_window_buffer_samples_sample_V_24_9_addr" to="sample_sliding_window_buffer_samples_sample_V_24_9_load" fromId="3160" toId="3410">
</dataflow>
<dataflow id="11890" from="sample_sliding_window_buffer_samples_sample_V_24_8_addr" to="sample_sliding_window_buffer_samples_sample_V_24_8_load" fromId="3162" toId="3411">
</dataflow>
<dataflow id="11891" from="sample_sliding_window_buffer_samples_sample_V_24_7_addr" to="sample_sliding_window_buffer_samples_sample_V_24_7_load" fromId="3164" toId="3412">
</dataflow>
<dataflow id="11892" from="sample_sliding_window_buffer_samples_sample_V_24_6_addr" to="sample_sliding_window_buffer_samples_sample_V_24_6_load" fromId="3166" toId="3413">
</dataflow>
<dataflow id="11893" from="sample_sliding_window_buffer_samples_sample_V_24_5_addr" to="sample_sliding_window_buffer_samples_sample_V_24_5_load" fromId="3168" toId="3414">
</dataflow>
<dataflow id="11894" from="sample_sliding_window_buffer_samples_sample_V_24_4_addr" to="sample_sliding_window_buffer_samples_sample_V_24_4_load" fromId="3170" toId="3415">
</dataflow>
<dataflow id="11895" from="sample_sliding_window_buffer_samples_sample_V_24_3_addr" to="sample_sliding_window_buffer_samples_sample_V_24_3_load" fromId="3172" toId="3416">
</dataflow>
<dataflow id="11896" from="sample_sliding_window_buffer_samples_sample_V_24_2_addr" to="sample_sliding_window_buffer_samples_sample_V_24_2_load" fromId="3174" toId="3417">
</dataflow>
<dataflow id="11897" from="sample_sliding_window_buffer_samples_sample_V_24_1_addr" to="sample_sliding_window_buffer_samples_sample_V_24_1_load" fromId="3176" toId="3418">
</dataflow>
<dataflow id="11898" from="sample_sliding_window_buffer_samples_sample_V_24_0_addr" to="sample_sliding_window_buffer_samples_sample_V_24_0_load" fromId="3178" toId="3419">
</dataflow>
<dataflow id="11899" from="sample_sliding_window_buffer_samples_sample_V_24_0_load" to="store_ln225" fromId="3419" toId="3420">
</dataflow>
<dataflow id="11900" from="period_samples_0_sample_V_addr_25" to="store_ln225" fromId="640" toId="3420">
</dataflow>
<dataflow id="11901" from="sample_sliding_window_buffer_samples_sample_V_24_1_load" to="store_ln225" fromId="3418" toId="3421">
</dataflow>
<dataflow id="11902" from="period_samples_1_sample_V_addr_25" to="store_ln225" fromId="641" toId="3421">
</dataflow>
<dataflow id="11903" from="sample_sliding_window_buffer_samples_sample_V_24_2_load" to="store_ln225" fromId="3417" toId="3422">
</dataflow>
<dataflow id="11904" from="period_samples_2_sample_V_addr_25" to="store_ln225" fromId="642" toId="3422">
</dataflow>
<dataflow id="11905" from="sample_sliding_window_buffer_samples_sample_V_24_3_load" to="store_ln225" fromId="3416" toId="3423">
</dataflow>
<dataflow id="11906" from="period_samples_3_sample_V_addr_25" to="store_ln225" fromId="643" toId="3423">
</dataflow>
<dataflow id="11907" from="sample_sliding_window_buffer_samples_sample_V_24_4_load" to="store_ln225" fromId="3415" toId="3424">
</dataflow>
<dataflow id="11908" from="period_samples_4_sample_V_addr_25" to="store_ln225" fromId="644" toId="3424">
</dataflow>
<dataflow id="11909" from="sample_sliding_window_buffer_samples_sample_V_24_5_load" to="store_ln225" fromId="3414" toId="3425">
</dataflow>
<dataflow id="11910" from="period_samples_5_sample_V_addr_25" to="store_ln225" fromId="645" toId="3425">
</dataflow>
<dataflow id="11911" from="sample_sliding_window_buffer_samples_sample_V_24_6_load" to="store_ln225" fromId="3413" toId="3426">
</dataflow>
<dataflow id="11912" from="period_samples_6_sample_V_addr_25" to="store_ln225" fromId="646" toId="3426">
</dataflow>
<dataflow id="11913" from="sample_sliding_window_buffer_samples_sample_V_24_7_load" to="store_ln225" fromId="3412" toId="3427">
</dataflow>
<dataflow id="11914" from="period_samples_7_sample_V_addr_25" to="store_ln225" fromId="647" toId="3427">
</dataflow>
<dataflow id="11915" from="sample_sliding_window_buffer_samples_sample_V_24_8_load" to="store_ln225" fromId="3411" toId="3428">
</dataflow>
<dataflow id="11916" from="period_samples_8_sample_V_addr_25" to="store_ln225" fromId="648" toId="3428">
</dataflow>
<dataflow id="11917" from="sample_sliding_window_buffer_samples_sample_V_24_9_load" to="store_ln225" fromId="3410" toId="3429">
</dataflow>
<dataflow id="11918" from="period_samples_9_sample_V_addr_25" to="store_ln225" fromId="649" toId="3429">
</dataflow>
<dataflow id="11919" from="sample_sliding_window_buffer_samples_sample_V_24_10_load" to="store_ln225" fromId="3409" toId="3430">
</dataflow>
<dataflow id="11920" from="period_samples_10_sample_V_addr_25" to="store_ln225" fromId="650" toId="3430">
</dataflow>
<dataflow id="11921" from="sample_sliding_window_buffer_samples_sample_V_24_11_load" to="store_ln225" fromId="3408" toId="3431">
</dataflow>
<dataflow id="11922" from="period_samples_11_sample_V_addr_25" to="store_ln225" fromId="651" toId="3431">
</dataflow>
<dataflow id="11923" from="sample_sliding_window_buffer_samples_timestamp_V_24_0_load" to="store_ln225" fromId="3407" toId="3432">
</dataflow>
<dataflow id="11924" from="period_samples_0_timestamp_V_addr_25" to="store_ln225" fromId="652" toId="3432">
</dataflow>
<dataflow id="11925" from="sample_sliding_window_buffer_samples_timestamp_V_24_1_load" to="store_ln225" fromId="3406" toId="3433">
</dataflow>
<dataflow id="11926" from="period_samples_1_timestamp_V_addr_25" to="store_ln225" fromId="653" toId="3433">
</dataflow>
<dataflow id="11927" from="sample_sliding_window_buffer_samples_timestamp_V_24_2_load" to="store_ln225" fromId="3405" toId="3434">
</dataflow>
<dataflow id="11928" from="period_samples_2_timestamp_V_addr_25" to="store_ln225" fromId="654" toId="3434">
</dataflow>
<dataflow id="11929" from="sample_sliding_window_buffer_samples_timestamp_V_24_3_load" to="store_ln225" fromId="3404" toId="3435">
</dataflow>
<dataflow id="11930" from="period_samples_3_timestamp_V_addr_25" to="store_ln225" fromId="655" toId="3435">
</dataflow>
<dataflow id="11931" from="sample_sliding_window_buffer_samples_timestamp_V_24_4_load" to="store_ln225" fromId="3403" toId="3436">
</dataflow>
<dataflow id="11932" from="period_samples_4_timestamp_V_addr_25" to="store_ln225" fromId="656" toId="3436">
</dataflow>
<dataflow id="11933" from="sample_sliding_window_buffer_samples_timestamp_V_24_5_load" to="store_ln225" fromId="3402" toId="3437">
</dataflow>
<dataflow id="11934" from="period_samples_5_timestamp_V_addr_25" to="store_ln225" fromId="657" toId="3437">
</dataflow>
<dataflow id="11935" from="sample_sliding_window_buffer_samples_timestamp_V_24_6_load" to="store_ln225" fromId="3401" toId="3438">
</dataflow>
<dataflow id="11936" from="period_samples_6_timestamp_V_addr_25" to="store_ln225" fromId="658" toId="3438">
</dataflow>
<dataflow id="11937" from="sample_sliding_window_buffer_samples_timestamp_V_24_7_load" to="store_ln225" fromId="3400" toId="3439">
</dataflow>
<dataflow id="11938" from="period_samples_7_timestamp_V_addr_25" to="store_ln225" fromId="659" toId="3439">
</dataflow>
<dataflow id="11939" from="sample_sliding_window_buffer_samples_timestamp_V_24_8_load" to="store_ln225" fromId="3399" toId="3440">
</dataflow>
<dataflow id="11940" from="period_samples_8_timestamp_V_addr_25" to="store_ln225" fromId="660" toId="3440">
</dataflow>
<dataflow id="11941" from="sample_sliding_window_buffer_samples_timestamp_V_24_9_load" to="store_ln225" fromId="3398" toId="3441">
</dataflow>
<dataflow id="11942" from="period_samples_9_timestamp_V_addr_25" to="store_ln225" fromId="661" toId="3441">
</dataflow>
<dataflow id="11943" from="sample_sliding_window_buffer_samples_timestamp_V_24_10_load" to="store_ln225" fromId="3397" toId="3442">
</dataflow>
<dataflow id="11944" from="period_samples_10_timestamp_V_addr_25" to="store_ln225" fromId="662" toId="3442">
</dataflow>
<dataflow id="11945" from="sample_sliding_window_buffer_samples_timestamp_V_24_11_load" to="store_ln225" fromId="3396" toId="3443">
</dataflow>
<dataflow id="11946" from="period_samples_11_timestamp_V_addr_25" to="store_ln225" fromId="663" toId="3443">
</dataflow>
<dataflow id="11947" from="sample_sliding_window_buffer_samples_sample_V_25_0_load" to="store_ln225" fromId="3395" toId="3444">
</dataflow>
<dataflow id="11948" from="period_samples_0_sample_V_addr_26" to="store_ln225" fromId="664" toId="3444">
</dataflow>
<dataflow id="11949" from="sample_sliding_window_buffer_samples_sample_V_25_1_load" to="store_ln225" fromId="3394" toId="3445">
</dataflow>
<dataflow id="11950" from="period_samples_1_sample_V_addr_26" to="store_ln225" fromId="665" toId="3445">
</dataflow>
<dataflow id="11951" from="sample_sliding_window_buffer_samples_sample_V_25_2_load" to="store_ln225" fromId="3393" toId="3446">
</dataflow>
<dataflow id="11952" from="period_samples_2_sample_V_addr_26" to="store_ln225" fromId="666" toId="3446">
</dataflow>
<dataflow id="11953" from="sample_sliding_window_buffer_samples_sample_V_25_3_load" to="store_ln225" fromId="3392" toId="3447">
</dataflow>
<dataflow id="11954" from="period_samples_3_sample_V_addr_26" to="store_ln225" fromId="667" toId="3447">
</dataflow>
<dataflow id="11955" from="sample_sliding_window_buffer_samples_sample_V_25_4_load" to="store_ln225" fromId="3391" toId="3448">
</dataflow>
<dataflow id="11956" from="period_samples_4_sample_V_addr_26" to="store_ln225" fromId="668" toId="3448">
</dataflow>
<dataflow id="11957" from="sample_sliding_window_buffer_samples_sample_V_25_5_load" to="store_ln225" fromId="3390" toId="3449">
</dataflow>
<dataflow id="11958" from="period_samples_5_sample_V_addr_26" to="store_ln225" fromId="669" toId="3449">
</dataflow>
<dataflow id="11959" from="sample_sliding_window_buffer_samples_sample_V_25_6_load" to="store_ln225" fromId="3389" toId="3450">
</dataflow>
<dataflow id="11960" from="period_samples_6_sample_V_addr_26" to="store_ln225" fromId="670" toId="3450">
</dataflow>
<dataflow id="11961" from="sample_sliding_window_buffer_samples_sample_V_25_7_load" to="store_ln225" fromId="3388" toId="3451">
</dataflow>
<dataflow id="11962" from="period_samples_7_sample_V_addr_26" to="store_ln225" fromId="671" toId="3451">
</dataflow>
<dataflow id="11963" from="sample_sliding_window_buffer_samples_sample_V_25_8_load" to="store_ln225" fromId="3387" toId="3452">
</dataflow>
<dataflow id="11964" from="period_samples_8_sample_V_addr_26" to="store_ln225" fromId="672" toId="3452">
</dataflow>
<dataflow id="11965" from="sample_sliding_window_buffer_samples_sample_V_25_9_load" to="store_ln225" fromId="3386" toId="3453">
</dataflow>
<dataflow id="11966" from="period_samples_9_sample_V_addr_26" to="store_ln225" fromId="673" toId="3453">
</dataflow>
<dataflow id="11967" from="sample_sliding_window_buffer_samples_sample_V_25_10_load" to="store_ln225" fromId="3385" toId="3454">
</dataflow>
<dataflow id="11968" from="period_samples_10_sample_V_addr_26" to="store_ln225" fromId="674" toId="3454">
</dataflow>
<dataflow id="11969" from="sample_sliding_window_buffer_samples_sample_V_25_11_load" to="store_ln225" fromId="3384" toId="3455">
</dataflow>
<dataflow id="11970" from="period_samples_11_sample_V_addr_26" to="store_ln225" fromId="675" toId="3455">
</dataflow>
<dataflow id="11971" from="sample_sliding_window_buffer_samples_timestamp_V_25_0_load" to="store_ln225" fromId="3383" toId="3456">
</dataflow>
<dataflow id="11972" from="period_samples_0_timestamp_V_addr_26" to="store_ln225" fromId="676" toId="3456">
</dataflow>
<dataflow id="11973" from="sample_sliding_window_buffer_samples_timestamp_V_25_1_load" to="store_ln225" fromId="3382" toId="3457">
</dataflow>
<dataflow id="11974" from="period_samples_1_timestamp_V_addr_26" to="store_ln225" fromId="677" toId="3457">
</dataflow>
<dataflow id="11975" from="sample_sliding_window_buffer_samples_timestamp_V_25_2_load" to="store_ln225" fromId="3381" toId="3458">
</dataflow>
<dataflow id="11976" from="period_samples_2_timestamp_V_addr_26" to="store_ln225" fromId="678" toId="3458">
</dataflow>
<dataflow id="11977" from="sample_sliding_window_buffer_samples_timestamp_V_25_3_load" to="store_ln225" fromId="3380" toId="3459">
</dataflow>
<dataflow id="11978" from="period_samples_3_timestamp_V_addr_26" to="store_ln225" fromId="679" toId="3459">
</dataflow>
<dataflow id="11979" from="sample_sliding_window_buffer_samples_timestamp_V_25_4_load" to="store_ln225" fromId="3379" toId="3460">
</dataflow>
<dataflow id="11980" from="period_samples_4_timestamp_V_addr_26" to="store_ln225" fromId="680" toId="3460">
</dataflow>
<dataflow id="11981" from="sample_sliding_window_buffer_samples_timestamp_V_25_5_load" to="store_ln225" fromId="3378" toId="3461">
</dataflow>
<dataflow id="11982" from="period_samples_5_timestamp_V_addr_26" to="store_ln225" fromId="681" toId="3461">
</dataflow>
<dataflow id="11983" from="sample_sliding_window_buffer_samples_timestamp_V_25_6_load" to="store_ln225" fromId="3377" toId="3462">
</dataflow>
<dataflow id="11984" from="period_samples_6_timestamp_V_addr_26" to="store_ln225" fromId="682" toId="3462">
</dataflow>
<dataflow id="11985" from="sample_sliding_window_buffer_samples_timestamp_V_25_7_load" to="store_ln225" fromId="3376" toId="3463">
</dataflow>
<dataflow id="11986" from="period_samples_7_timestamp_V_addr_26" to="store_ln225" fromId="683" toId="3463">
</dataflow>
<dataflow id="11987" from="sample_sliding_window_buffer_samples_timestamp_V_25_8_load" to="store_ln225" fromId="3375" toId="3464">
</dataflow>
<dataflow id="11988" from="period_samples_8_timestamp_V_addr_26" to="store_ln225" fromId="684" toId="3464">
</dataflow>
<dataflow id="11989" from="sample_sliding_window_buffer_samples_timestamp_V_25_9_load" to="store_ln225" fromId="3374" toId="3465">
</dataflow>
<dataflow id="11990" from="period_samples_9_timestamp_V_addr_26" to="store_ln225" fromId="685" toId="3465">
</dataflow>
<dataflow id="11991" from="sample_sliding_window_buffer_samples_timestamp_V_25_10_load" to="store_ln225" fromId="3373" toId="3466">
</dataflow>
<dataflow id="11992" from="period_samples_10_timestamp_V_addr_26" to="store_ln225" fromId="686" toId="3466">
</dataflow>
<dataflow id="11993" from="sample_sliding_window_buffer_samples_timestamp_V_25_11_load" to="store_ln225" fromId="3372" toId="3467">
</dataflow>
<dataflow id="11994" from="period_samples_11_timestamp_V_addr_26" to="store_ln225" fromId="687" toId="3467">
</dataflow>
<dataflow id="11995" from="sample_sliding_window_buffer_samples_timestamp_V_29_11" to="sample_sliding_window_buffer_samples_timestamp_V_29_11_addr" fromId="4192" toId="3468">
</dataflow>
<dataflow id="11996" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_11_addr" fromId="4988" toId="3468">
</dataflow>
<dataflow id="11997" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_11_addr" fromId="874" toId="3468">
</dataflow>
<dataflow id="11998" from="sample_sliding_window_buffer_samples_timestamp_V_29_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_11_load" fromId="3468" toId="3469">
</dataflow>
<dataflow id="11999" from="sample_sliding_window_buffer_samples_timestamp_V_29_10" to="sample_sliding_window_buffer_samples_timestamp_V_29_10_addr" fromId="4193" toId="3470">
</dataflow>
<dataflow id="12000" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_10_addr" fromId="4988" toId="3470">
</dataflow>
<dataflow id="12001" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_10_addr" fromId="874" toId="3470">
</dataflow>
<dataflow id="12002" from="sample_sliding_window_buffer_samples_timestamp_V_29_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_10_load" fromId="3470" toId="3471">
</dataflow>
<dataflow id="12003" from="sample_sliding_window_buffer_samples_timestamp_V_29_9" to="sample_sliding_window_buffer_samples_timestamp_V_29_9_addr" fromId="4194" toId="3472">
</dataflow>
<dataflow id="12004" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_9_addr" fromId="4988" toId="3472">
</dataflow>
<dataflow id="12005" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_9_addr" fromId="874" toId="3472">
</dataflow>
<dataflow id="12006" from="sample_sliding_window_buffer_samples_timestamp_V_29_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_9_load" fromId="3472" toId="3473">
</dataflow>
<dataflow id="12007" from="sample_sliding_window_buffer_samples_timestamp_V_29_8" to="sample_sliding_window_buffer_samples_timestamp_V_29_8_addr" fromId="4195" toId="3474">
</dataflow>
<dataflow id="12008" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_8_addr" fromId="4988" toId="3474">
</dataflow>
<dataflow id="12009" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_8_addr" fromId="874" toId="3474">
</dataflow>
<dataflow id="12010" from="sample_sliding_window_buffer_samples_timestamp_V_29_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_8_load" fromId="3474" toId="3475">
</dataflow>
<dataflow id="12011" from="sample_sliding_window_buffer_samples_timestamp_V_29_7" to="sample_sliding_window_buffer_samples_timestamp_V_29_7_addr" fromId="4196" toId="3476">
</dataflow>
<dataflow id="12012" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_7_addr" fromId="4988" toId="3476">
</dataflow>
<dataflow id="12013" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_7_addr" fromId="874" toId="3476">
</dataflow>
<dataflow id="12014" from="sample_sliding_window_buffer_samples_timestamp_V_29_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_7_load" fromId="3476" toId="3477">
</dataflow>
<dataflow id="12015" from="sample_sliding_window_buffer_samples_timestamp_V_29_6" to="sample_sliding_window_buffer_samples_timestamp_V_29_6_addr" fromId="4197" toId="3478">
</dataflow>
<dataflow id="12016" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_6_addr" fromId="4988" toId="3478">
</dataflow>
<dataflow id="12017" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_6_addr" fromId="874" toId="3478">
</dataflow>
<dataflow id="12018" from="sample_sliding_window_buffer_samples_timestamp_V_29_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_6_load" fromId="3478" toId="3479">
</dataflow>
<dataflow id="12019" from="sample_sliding_window_buffer_samples_timestamp_V_29_5" to="sample_sliding_window_buffer_samples_timestamp_V_29_5_addr" fromId="4198" toId="3480">
</dataflow>
<dataflow id="12020" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_5_addr" fromId="4988" toId="3480">
</dataflow>
<dataflow id="12021" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_5_addr" fromId="874" toId="3480">
</dataflow>
<dataflow id="12022" from="sample_sliding_window_buffer_samples_timestamp_V_29_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_5_load" fromId="3480" toId="3481">
</dataflow>
<dataflow id="12023" from="sample_sliding_window_buffer_samples_timestamp_V_29_4" to="sample_sliding_window_buffer_samples_timestamp_V_29_4_addr" fromId="4199" toId="3482">
</dataflow>
<dataflow id="12024" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_4_addr" fromId="4988" toId="3482">
</dataflow>
<dataflow id="12025" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_4_addr" fromId="874" toId="3482">
</dataflow>
<dataflow id="12026" from="sample_sliding_window_buffer_samples_timestamp_V_29_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_4_load" fromId="3482" toId="3483">
</dataflow>
<dataflow id="12027" from="sample_sliding_window_buffer_samples_timestamp_V_29_3" to="sample_sliding_window_buffer_samples_timestamp_V_29_3_addr" fromId="4200" toId="3484">
</dataflow>
<dataflow id="12028" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_3_addr" fromId="4988" toId="3484">
</dataflow>
<dataflow id="12029" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_3_addr" fromId="874" toId="3484">
</dataflow>
<dataflow id="12030" from="sample_sliding_window_buffer_samples_timestamp_V_29_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_3_load" fromId="3484" toId="3485">
</dataflow>
<dataflow id="12031" from="sample_sliding_window_buffer_samples_timestamp_V_29_2" to="sample_sliding_window_buffer_samples_timestamp_V_29_2_addr" fromId="4201" toId="3486">
</dataflow>
<dataflow id="12032" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_2_addr" fromId="4988" toId="3486">
</dataflow>
<dataflow id="12033" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_2_addr" fromId="874" toId="3486">
</dataflow>
<dataflow id="12034" from="sample_sliding_window_buffer_samples_timestamp_V_29_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_2_load" fromId="3486" toId="3487">
</dataflow>
<dataflow id="12035" from="sample_sliding_window_buffer_samples_timestamp_V_29_1" to="sample_sliding_window_buffer_samples_timestamp_V_29_1_addr" fromId="4202" toId="3488">
</dataflow>
<dataflow id="12036" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_1_addr" fromId="4988" toId="3488">
</dataflow>
<dataflow id="12037" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_1_addr" fromId="874" toId="3488">
</dataflow>
<dataflow id="12038" from="sample_sliding_window_buffer_samples_timestamp_V_29_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_1_load" fromId="3488" toId="3489">
</dataflow>
<dataflow id="12039" from="sample_sliding_window_buffer_samples_timestamp_V_29_0" to="sample_sliding_window_buffer_samples_timestamp_V_29_0_addr" fromId="4203" toId="3490">
</dataflow>
<dataflow id="12040" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_29_0_addr" fromId="4988" toId="3490">
</dataflow>
<dataflow id="12041" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_29_0_addr" fromId="874" toId="3490">
</dataflow>
<dataflow id="12042" from="sample_sliding_window_buffer_samples_timestamp_V_29_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_0_load" fromId="3490" toId="3491">
</dataflow>
<dataflow id="12043" from="sample_sliding_window_buffer_samples_sample_V_29_11" to="sample_sliding_window_buffer_samples_sample_V_29_11_addr" fromId="4204" toId="3492">
</dataflow>
<dataflow id="12044" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_11_addr" fromId="4988" toId="3492">
</dataflow>
<dataflow id="12045" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_11_addr" fromId="874" toId="3492">
</dataflow>
<dataflow id="12046" from="sample_sliding_window_buffer_samples_sample_V_29_11_addr" to="sample_sliding_window_buffer_samples_sample_V_29_11_load" fromId="3492" toId="3493">
</dataflow>
<dataflow id="12047" from="sample_sliding_window_buffer_samples_sample_V_29_10" to="sample_sliding_window_buffer_samples_sample_V_29_10_addr" fromId="4205" toId="3494">
</dataflow>
<dataflow id="12048" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_10_addr" fromId="4988" toId="3494">
</dataflow>
<dataflow id="12049" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_10_addr" fromId="874" toId="3494">
</dataflow>
<dataflow id="12050" from="sample_sliding_window_buffer_samples_sample_V_29_10_addr" to="sample_sliding_window_buffer_samples_sample_V_29_10_load" fromId="3494" toId="3495">
</dataflow>
<dataflow id="12051" from="sample_sliding_window_buffer_samples_sample_V_29_9" to="sample_sliding_window_buffer_samples_sample_V_29_9_addr" fromId="4206" toId="3496">
</dataflow>
<dataflow id="12052" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_9_addr" fromId="4988" toId="3496">
</dataflow>
<dataflow id="12053" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_9_addr" fromId="874" toId="3496">
</dataflow>
<dataflow id="12054" from="sample_sliding_window_buffer_samples_sample_V_29_9_addr" to="sample_sliding_window_buffer_samples_sample_V_29_9_load" fromId="3496" toId="3497">
</dataflow>
<dataflow id="12055" from="sample_sliding_window_buffer_samples_sample_V_29_8" to="sample_sliding_window_buffer_samples_sample_V_29_8_addr" fromId="4207" toId="3498">
</dataflow>
<dataflow id="12056" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_8_addr" fromId="4988" toId="3498">
</dataflow>
<dataflow id="12057" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_8_addr" fromId="874" toId="3498">
</dataflow>
<dataflow id="12058" from="sample_sliding_window_buffer_samples_sample_V_29_8_addr" to="sample_sliding_window_buffer_samples_sample_V_29_8_load" fromId="3498" toId="3499">
</dataflow>
<dataflow id="12059" from="sample_sliding_window_buffer_samples_sample_V_29_7" to="sample_sliding_window_buffer_samples_sample_V_29_7_addr" fromId="4208" toId="3500">
</dataflow>
<dataflow id="12060" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_7_addr" fromId="4988" toId="3500">
</dataflow>
<dataflow id="12061" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_7_addr" fromId="874" toId="3500">
</dataflow>
<dataflow id="12062" from="sample_sliding_window_buffer_samples_sample_V_29_7_addr" to="sample_sliding_window_buffer_samples_sample_V_29_7_load" fromId="3500" toId="3501">
</dataflow>
<dataflow id="12063" from="sample_sliding_window_buffer_samples_sample_V_29_6" to="sample_sliding_window_buffer_samples_sample_V_29_6_addr" fromId="4209" toId="3502">
</dataflow>
<dataflow id="12064" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_6_addr" fromId="4988" toId="3502">
</dataflow>
<dataflow id="12065" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_6_addr" fromId="874" toId="3502">
</dataflow>
<dataflow id="12066" from="sample_sliding_window_buffer_samples_sample_V_29_6_addr" to="sample_sliding_window_buffer_samples_sample_V_29_6_load" fromId="3502" toId="3503">
</dataflow>
<dataflow id="12067" from="sample_sliding_window_buffer_samples_sample_V_29_5" to="sample_sliding_window_buffer_samples_sample_V_29_5_addr" fromId="4210" toId="3504">
</dataflow>
<dataflow id="12068" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_5_addr" fromId="4988" toId="3504">
</dataflow>
<dataflow id="12069" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_5_addr" fromId="874" toId="3504">
</dataflow>
<dataflow id="12070" from="sample_sliding_window_buffer_samples_sample_V_29_5_addr" to="sample_sliding_window_buffer_samples_sample_V_29_5_load" fromId="3504" toId="3505">
</dataflow>
<dataflow id="12071" from="sample_sliding_window_buffer_samples_sample_V_29_4" to="sample_sliding_window_buffer_samples_sample_V_29_4_addr" fromId="4211" toId="3506">
</dataflow>
<dataflow id="12072" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_4_addr" fromId="4988" toId="3506">
</dataflow>
<dataflow id="12073" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_4_addr" fromId="874" toId="3506">
</dataflow>
<dataflow id="12074" from="sample_sliding_window_buffer_samples_sample_V_29_4_addr" to="sample_sliding_window_buffer_samples_sample_V_29_4_load" fromId="3506" toId="3507">
</dataflow>
<dataflow id="12075" from="sample_sliding_window_buffer_samples_sample_V_29_3" to="sample_sliding_window_buffer_samples_sample_V_29_3_addr" fromId="4212" toId="3508">
</dataflow>
<dataflow id="12076" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_3_addr" fromId="4988" toId="3508">
</dataflow>
<dataflow id="12077" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_3_addr" fromId="874" toId="3508">
</dataflow>
<dataflow id="12078" from="sample_sliding_window_buffer_samples_sample_V_29_3_addr" to="sample_sliding_window_buffer_samples_sample_V_29_3_load" fromId="3508" toId="3509">
</dataflow>
<dataflow id="12079" from="sample_sliding_window_buffer_samples_sample_V_29_2" to="sample_sliding_window_buffer_samples_sample_V_29_2_addr" fromId="4213" toId="3510">
</dataflow>
<dataflow id="12080" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_2_addr" fromId="4988" toId="3510">
</dataflow>
<dataflow id="12081" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_2_addr" fromId="874" toId="3510">
</dataflow>
<dataflow id="12082" from="sample_sliding_window_buffer_samples_sample_V_29_2_addr" to="sample_sliding_window_buffer_samples_sample_V_29_2_load" fromId="3510" toId="3511">
</dataflow>
<dataflow id="12083" from="sample_sliding_window_buffer_samples_sample_V_29_1" to="sample_sliding_window_buffer_samples_sample_V_29_1_addr" fromId="4214" toId="3512">
</dataflow>
<dataflow id="12084" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_1_addr" fromId="4988" toId="3512">
</dataflow>
<dataflow id="12085" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_1_addr" fromId="874" toId="3512">
</dataflow>
<dataflow id="12086" from="sample_sliding_window_buffer_samples_sample_V_29_1_addr" to="sample_sliding_window_buffer_samples_sample_V_29_1_load" fromId="3512" toId="3513">
</dataflow>
<dataflow id="12087" from="sample_sliding_window_buffer_samples_sample_V_29_0" to="sample_sliding_window_buffer_samples_sample_V_29_0_addr" fromId="4215" toId="3514">
</dataflow>
<dataflow id="12088" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_29_0_addr" fromId="4988" toId="3514">
</dataflow>
<dataflow id="12089" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_29_0_addr" fromId="874" toId="3514">
</dataflow>
<dataflow id="12090" from="sample_sliding_window_buffer_samples_sample_V_29_0_addr" to="sample_sliding_window_buffer_samples_sample_V_29_0_load" fromId="3514" toId="3515">
</dataflow>
<dataflow id="12091" from="sample_sliding_window_buffer_samples_timestamp_V_28_11" to="sample_sliding_window_buffer_samples_timestamp_V_28_11_addr" fromId="4216" toId="3516">
</dataflow>
<dataflow id="12092" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_11_addr" fromId="4988" toId="3516">
</dataflow>
<dataflow id="12093" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_11_addr" fromId="874" toId="3516">
</dataflow>
<dataflow id="12094" from="sample_sliding_window_buffer_samples_timestamp_V_28_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_11_load" fromId="3516" toId="3517">
</dataflow>
<dataflow id="12095" from="sample_sliding_window_buffer_samples_timestamp_V_28_10" to="sample_sliding_window_buffer_samples_timestamp_V_28_10_addr" fromId="4217" toId="3518">
</dataflow>
<dataflow id="12096" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_10_addr" fromId="4988" toId="3518">
</dataflow>
<dataflow id="12097" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_10_addr" fromId="874" toId="3518">
</dataflow>
<dataflow id="12098" from="sample_sliding_window_buffer_samples_timestamp_V_28_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_10_load" fromId="3518" toId="3519">
</dataflow>
<dataflow id="12099" from="sample_sliding_window_buffer_samples_timestamp_V_28_9" to="sample_sliding_window_buffer_samples_timestamp_V_28_9_addr" fromId="4218" toId="3520">
</dataflow>
<dataflow id="12100" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_9_addr" fromId="4988" toId="3520">
</dataflow>
<dataflow id="12101" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_9_addr" fromId="874" toId="3520">
</dataflow>
<dataflow id="12102" from="sample_sliding_window_buffer_samples_timestamp_V_28_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_9_load" fromId="3520" toId="3521">
</dataflow>
<dataflow id="12103" from="sample_sliding_window_buffer_samples_timestamp_V_28_8" to="sample_sliding_window_buffer_samples_timestamp_V_28_8_addr" fromId="4219" toId="3522">
</dataflow>
<dataflow id="12104" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_8_addr" fromId="4988" toId="3522">
</dataflow>
<dataflow id="12105" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_8_addr" fromId="874" toId="3522">
</dataflow>
<dataflow id="12106" from="sample_sliding_window_buffer_samples_timestamp_V_28_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_8_load" fromId="3522" toId="3523">
</dataflow>
<dataflow id="12107" from="sample_sliding_window_buffer_samples_timestamp_V_28_7" to="sample_sliding_window_buffer_samples_timestamp_V_28_7_addr" fromId="4220" toId="3524">
</dataflow>
<dataflow id="12108" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_7_addr" fromId="4988" toId="3524">
</dataflow>
<dataflow id="12109" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_7_addr" fromId="874" toId="3524">
</dataflow>
<dataflow id="12110" from="sample_sliding_window_buffer_samples_timestamp_V_28_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_7_load" fromId="3524" toId="3525">
</dataflow>
<dataflow id="12111" from="sample_sliding_window_buffer_samples_timestamp_V_28_6" to="sample_sliding_window_buffer_samples_timestamp_V_28_6_addr" fromId="4221" toId="3526">
</dataflow>
<dataflow id="12112" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_6_addr" fromId="4988" toId="3526">
</dataflow>
<dataflow id="12113" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_6_addr" fromId="874" toId="3526">
</dataflow>
<dataflow id="12114" from="sample_sliding_window_buffer_samples_timestamp_V_28_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_6_load" fromId="3526" toId="3527">
</dataflow>
<dataflow id="12115" from="sample_sliding_window_buffer_samples_timestamp_V_28_5" to="sample_sliding_window_buffer_samples_timestamp_V_28_5_addr" fromId="4222" toId="3528">
</dataflow>
<dataflow id="12116" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_5_addr" fromId="4988" toId="3528">
</dataflow>
<dataflow id="12117" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_5_addr" fromId="874" toId="3528">
</dataflow>
<dataflow id="12118" from="sample_sliding_window_buffer_samples_timestamp_V_28_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_5_load" fromId="3528" toId="3529">
</dataflow>
<dataflow id="12119" from="sample_sliding_window_buffer_samples_timestamp_V_28_4" to="sample_sliding_window_buffer_samples_timestamp_V_28_4_addr" fromId="4223" toId="3530">
</dataflow>
<dataflow id="12120" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_4_addr" fromId="4988" toId="3530">
</dataflow>
<dataflow id="12121" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_4_addr" fromId="874" toId="3530">
</dataflow>
<dataflow id="12122" from="sample_sliding_window_buffer_samples_timestamp_V_28_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_4_load" fromId="3530" toId="3531">
</dataflow>
<dataflow id="12123" from="sample_sliding_window_buffer_samples_timestamp_V_28_3" to="sample_sliding_window_buffer_samples_timestamp_V_28_3_addr" fromId="4224" toId="3532">
</dataflow>
<dataflow id="12124" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_3_addr" fromId="4988" toId="3532">
</dataflow>
<dataflow id="12125" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_3_addr" fromId="874" toId="3532">
</dataflow>
<dataflow id="12126" from="sample_sliding_window_buffer_samples_timestamp_V_28_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_3_load" fromId="3532" toId="3533">
</dataflow>
<dataflow id="12127" from="sample_sliding_window_buffer_samples_timestamp_V_28_2" to="sample_sliding_window_buffer_samples_timestamp_V_28_2_addr" fromId="4225" toId="3534">
</dataflow>
<dataflow id="12128" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_2_addr" fromId="4988" toId="3534">
</dataflow>
<dataflow id="12129" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_2_addr" fromId="874" toId="3534">
</dataflow>
<dataflow id="12130" from="sample_sliding_window_buffer_samples_timestamp_V_28_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_2_load" fromId="3534" toId="3535">
</dataflow>
<dataflow id="12131" from="sample_sliding_window_buffer_samples_timestamp_V_28_1" to="sample_sliding_window_buffer_samples_timestamp_V_28_1_addr" fromId="4226" toId="3536">
</dataflow>
<dataflow id="12132" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_1_addr" fromId="4988" toId="3536">
</dataflow>
<dataflow id="12133" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_1_addr" fromId="874" toId="3536">
</dataflow>
<dataflow id="12134" from="sample_sliding_window_buffer_samples_timestamp_V_28_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_1_load" fromId="3536" toId="3537">
</dataflow>
<dataflow id="12135" from="sample_sliding_window_buffer_samples_timestamp_V_28_0" to="sample_sliding_window_buffer_samples_timestamp_V_28_0_addr" fromId="4227" toId="3538">
</dataflow>
<dataflow id="12136" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_28_0_addr" fromId="4988" toId="3538">
</dataflow>
<dataflow id="12137" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_28_0_addr" fromId="874" toId="3538">
</dataflow>
<dataflow id="12138" from="sample_sliding_window_buffer_samples_timestamp_V_28_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_0_load" fromId="3538" toId="3539">
</dataflow>
<dataflow id="12139" from="sample_sliding_window_buffer_samples_sample_V_28_11" to="sample_sliding_window_buffer_samples_sample_V_28_11_addr" fromId="4228" toId="3540">
</dataflow>
<dataflow id="12140" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_11_addr" fromId="4988" toId="3540">
</dataflow>
<dataflow id="12141" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_11_addr" fromId="874" toId="3540">
</dataflow>
<dataflow id="12142" from="sample_sliding_window_buffer_samples_sample_V_28_11_addr" to="sample_sliding_window_buffer_samples_sample_V_28_11_load" fromId="3540" toId="3541">
</dataflow>
<dataflow id="12143" from="sample_sliding_window_buffer_samples_sample_V_28_10" to="sample_sliding_window_buffer_samples_sample_V_28_10_addr" fromId="4229" toId="3542">
</dataflow>
<dataflow id="12144" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_10_addr" fromId="4988" toId="3542">
</dataflow>
<dataflow id="12145" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_10_addr" fromId="874" toId="3542">
</dataflow>
<dataflow id="12146" from="sample_sliding_window_buffer_samples_sample_V_28_10_addr" to="sample_sliding_window_buffer_samples_sample_V_28_10_load" fromId="3542" toId="3543">
</dataflow>
<dataflow id="12147" from="sample_sliding_window_buffer_samples_sample_V_28_9" to="sample_sliding_window_buffer_samples_sample_V_28_9_addr" fromId="4230" toId="3544">
</dataflow>
<dataflow id="12148" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_9_addr" fromId="4988" toId="3544">
</dataflow>
<dataflow id="12149" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_9_addr" fromId="874" toId="3544">
</dataflow>
<dataflow id="12150" from="sample_sliding_window_buffer_samples_sample_V_28_9_addr" to="sample_sliding_window_buffer_samples_sample_V_28_9_load" fromId="3544" toId="3545">
</dataflow>
<dataflow id="12151" from="sample_sliding_window_buffer_samples_sample_V_28_8" to="sample_sliding_window_buffer_samples_sample_V_28_8_addr" fromId="4231" toId="3546">
</dataflow>
<dataflow id="12152" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_8_addr" fromId="4988" toId="3546">
</dataflow>
<dataflow id="12153" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_8_addr" fromId="874" toId="3546">
</dataflow>
<dataflow id="12154" from="sample_sliding_window_buffer_samples_sample_V_28_8_addr" to="sample_sliding_window_buffer_samples_sample_V_28_8_load" fromId="3546" toId="3547">
</dataflow>
<dataflow id="12155" from="sample_sliding_window_buffer_samples_sample_V_28_7" to="sample_sliding_window_buffer_samples_sample_V_28_7_addr" fromId="4232" toId="3548">
</dataflow>
<dataflow id="12156" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_7_addr" fromId="4988" toId="3548">
</dataflow>
<dataflow id="12157" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_7_addr" fromId="874" toId="3548">
</dataflow>
<dataflow id="12158" from="sample_sliding_window_buffer_samples_sample_V_28_7_addr" to="sample_sliding_window_buffer_samples_sample_V_28_7_load" fromId="3548" toId="3549">
</dataflow>
<dataflow id="12159" from="sample_sliding_window_buffer_samples_sample_V_28_6" to="sample_sliding_window_buffer_samples_sample_V_28_6_addr" fromId="4233" toId="3550">
</dataflow>
<dataflow id="12160" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_6_addr" fromId="4988" toId="3550">
</dataflow>
<dataflow id="12161" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_6_addr" fromId="874" toId="3550">
</dataflow>
<dataflow id="12162" from="sample_sliding_window_buffer_samples_sample_V_28_6_addr" to="sample_sliding_window_buffer_samples_sample_V_28_6_load" fromId="3550" toId="3551">
</dataflow>
<dataflow id="12163" from="sample_sliding_window_buffer_samples_sample_V_28_5" to="sample_sliding_window_buffer_samples_sample_V_28_5_addr" fromId="4234" toId="3552">
</dataflow>
<dataflow id="12164" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_5_addr" fromId="4988" toId="3552">
</dataflow>
<dataflow id="12165" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_5_addr" fromId="874" toId="3552">
</dataflow>
<dataflow id="12166" from="sample_sliding_window_buffer_samples_sample_V_28_5_addr" to="sample_sliding_window_buffer_samples_sample_V_28_5_load" fromId="3552" toId="3553">
</dataflow>
<dataflow id="12167" from="sample_sliding_window_buffer_samples_sample_V_28_4" to="sample_sliding_window_buffer_samples_sample_V_28_4_addr" fromId="4235" toId="3554">
</dataflow>
<dataflow id="12168" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_4_addr" fromId="4988" toId="3554">
</dataflow>
<dataflow id="12169" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_4_addr" fromId="874" toId="3554">
</dataflow>
<dataflow id="12170" from="sample_sliding_window_buffer_samples_sample_V_28_4_addr" to="sample_sliding_window_buffer_samples_sample_V_28_4_load" fromId="3554" toId="3555">
</dataflow>
<dataflow id="12171" from="sample_sliding_window_buffer_samples_sample_V_28_3" to="sample_sliding_window_buffer_samples_sample_V_28_3_addr" fromId="4236" toId="3556">
</dataflow>
<dataflow id="12172" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_3_addr" fromId="4988" toId="3556">
</dataflow>
<dataflow id="12173" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_3_addr" fromId="874" toId="3556">
</dataflow>
<dataflow id="12174" from="sample_sliding_window_buffer_samples_sample_V_28_3_addr" to="sample_sliding_window_buffer_samples_sample_V_28_3_load" fromId="3556" toId="3557">
</dataflow>
<dataflow id="12175" from="sample_sliding_window_buffer_samples_sample_V_28_2" to="sample_sliding_window_buffer_samples_sample_V_28_2_addr" fromId="4237" toId="3558">
</dataflow>
<dataflow id="12176" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_2_addr" fromId="4988" toId="3558">
</dataflow>
<dataflow id="12177" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_2_addr" fromId="874" toId="3558">
</dataflow>
<dataflow id="12178" from="sample_sliding_window_buffer_samples_sample_V_28_2_addr" to="sample_sliding_window_buffer_samples_sample_V_28_2_load" fromId="3558" toId="3559">
</dataflow>
<dataflow id="12179" from="sample_sliding_window_buffer_samples_sample_V_28_1" to="sample_sliding_window_buffer_samples_sample_V_28_1_addr" fromId="4238" toId="3560">
</dataflow>
<dataflow id="12180" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_1_addr" fromId="4988" toId="3560">
</dataflow>
<dataflow id="12181" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_1_addr" fromId="874" toId="3560">
</dataflow>
<dataflow id="12182" from="sample_sliding_window_buffer_samples_sample_V_28_1_addr" to="sample_sliding_window_buffer_samples_sample_V_28_1_load" fromId="3560" toId="3561">
</dataflow>
<dataflow id="12183" from="sample_sliding_window_buffer_samples_sample_V_28_0" to="sample_sliding_window_buffer_samples_sample_V_28_0_addr" fromId="4239" toId="3562">
</dataflow>
<dataflow id="12184" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_28_0_addr" fromId="4988" toId="3562">
</dataflow>
<dataflow id="12185" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_28_0_addr" fromId="874" toId="3562">
</dataflow>
<dataflow id="12186" from="sample_sliding_window_buffer_samples_sample_V_28_0_addr" to="sample_sliding_window_buffer_samples_sample_V_28_0_load" fromId="3562" toId="3563">
</dataflow>
<dataflow id="12187" from="sample_sliding_window_buffer_samples_timestamp_V_27_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_11_load" fromId="3276" toId="3564">
</dataflow>
<dataflow id="12188" from="sample_sliding_window_buffer_samples_timestamp_V_27_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_10_load" fromId="3278" toId="3565">
</dataflow>
<dataflow id="12189" from="sample_sliding_window_buffer_samples_timestamp_V_27_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_9_load" fromId="3280" toId="3566">
</dataflow>
<dataflow id="12190" from="sample_sliding_window_buffer_samples_timestamp_V_27_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_8_load" fromId="3282" toId="3567">
</dataflow>
<dataflow id="12191" from="sample_sliding_window_buffer_samples_timestamp_V_27_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_7_load" fromId="3284" toId="3568">
</dataflow>
<dataflow id="12192" from="sample_sliding_window_buffer_samples_timestamp_V_27_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_6_load" fromId="3286" toId="3569">
</dataflow>
<dataflow id="12193" from="sample_sliding_window_buffer_samples_timestamp_V_27_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_5_load" fromId="3288" toId="3570">
</dataflow>
<dataflow id="12194" from="sample_sliding_window_buffer_samples_timestamp_V_27_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_4_load" fromId="3290" toId="3571">
</dataflow>
<dataflow id="12195" from="sample_sliding_window_buffer_samples_timestamp_V_27_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_3_load" fromId="3292" toId="3572">
</dataflow>
<dataflow id="12196" from="sample_sliding_window_buffer_samples_timestamp_V_27_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_2_load" fromId="3294" toId="3573">
</dataflow>
<dataflow id="12197" from="sample_sliding_window_buffer_samples_timestamp_V_27_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_1_load" fromId="3296" toId="3574">
</dataflow>
<dataflow id="12198" from="sample_sliding_window_buffer_samples_timestamp_V_27_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_27_0_load" fromId="3298" toId="3575">
</dataflow>
<dataflow id="12199" from="sample_sliding_window_buffer_samples_sample_V_27_11_addr" to="sample_sliding_window_buffer_samples_sample_V_27_11_load" fromId="3300" toId="3576">
</dataflow>
<dataflow id="12200" from="sample_sliding_window_buffer_samples_sample_V_27_10_addr" to="sample_sliding_window_buffer_samples_sample_V_27_10_load" fromId="3302" toId="3577">
</dataflow>
<dataflow id="12201" from="sample_sliding_window_buffer_samples_sample_V_27_9_addr" to="sample_sliding_window_buffer_samples_sample_V_27_9_load" fromId="3304" toId="3578">
</dataflow>
<dataflow id="12202" from="sample_sliding_window_buffer_samples_sample_V_27_8_addr" to="sample_sliding_window_buffer_samples_sample_V_27_8_load" fromId="3306" toId="3579">
</dataflow>
<dataflow id="12203" from="sample_sliding_window_buffer_samples_sample_V_27_7_addr" to="sample_sliding_window_buffer_samples_sample_V_27_7_load" fromId="3308" toId="3580">
</dataflow>
<dataflow id="12204" from="sample_sliding_window_buffer_samples_sample_V_27_6_addr" to="sample_sliding_window_buffer_samples_sample_V_27_6_load" fromId="3310" toId="3581">
</dataflow>
<dataflow id="12205" from="sample_sliding_window_buffer_samples_sample_V_27_5_addr" to="sample_sliding_window_buffer_samples_sample_V_27_5_load" fromId="3312" toId="3582">
</dataflow>
<dataflow id="12206" from="sample_sliding_window_buffer_samples_sample_V_27_4_addr" to="sample_sliding_window_buffer_samples_sample_V_27_4_load" fromId="3314" toId="3583">
</dataflow>
<dataflow id="12207" from="sample_sliding_window_buffer_samples_sample_V_27_3_addr" to="sample_sliding_window_buffer_samples_sample_V_27_3_load" fromId="3316" toId="3584">
</dataflow>
<dataflow id="12208" from="sample_sliding_window_buffer_samples_sample_V_27_2_addr" to="sample_sliding_window_buffer_samples_sample_V_27_2_load" fromId="3318" toId="3585">
</dataflow>
<dataflow id="12209" from="sample_sliding_window_buffer_samples_sample_V_27_1_addr" to="sample_sliding_window_buffer_samples_sample_V_27_1_load" fromId="3320" toId="3586">
</dataflow>
<dataflow id="12210" from="sample_sliding_window_buffer_samples_sample_V_27_0_addr" to="sample_sliding_window_buffer_samples_sample_V_27_0_load" fromId="3322" toId="3587">
</dataflow>
<dataflow id="12211" from="sample_sliding_window_buffer_samples_timestamp_V_26_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_11_load" fromId="3324" toId="3588">
</dataflow>
<dataflow id="12212" from="sample_sliding_window_buffer_samples_timestamp_V_26_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_10_load" fromId="3326" toId="3589">
</dataflow>
<dataflow id="12213" from="sample_sliding_window_buffer_samples_timestamp_V_26_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_9_load" fromId="3328" toId="3590">
</dataflow>
<dataflow id="12214" from="sample_sliding_window_buffer_samples_timestamp_V_26_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_8_load" fromId="3330" toId="3591">
</dataflow>
<dataflow id="12215" from="sample_sliding_window_buffer_samples_timestamp_V_26_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_7_load" fromId="3332" toId="3592">
</dataflow>
<dataflow id="12216" from="sample_sliding_window_buffer_samples_timestamp_V_26_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_6_load" fromId="3334" toId="3593">
</dataflow>
<dataflow id="12217" from="sample_sliding_window_buffer_samples_timestamp_V_26_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_5_load" fromId="3336" toId="3594">
</dataflow>
<dataflow id="12218" from="sample_sliding_window_buffer_samples_timestamp_V_26_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_4_load" fromId="3338" toId="3595">
</dataflow>
<dataflow id="12219" from="sample_sliding_window_buffer_samples_timestamp_V_26_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_3_load" fromId="3340" toId="3596">
</dataflow>
<dataflow id="12220" from="sample_sliding_window_buffer_samples_timestamp_V_26_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_2_load" fromId="3342" toId="3597">
</dataflow>
<dataflow id="12221" from="sample_sliding_window_buffer_samples_timestamp_V_26_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_1_load" fromId="3344" toId="3598">
</dataflow>
<dataflow id="12222" from="sample_sliding_window_buffer_samples_timestamp_V_26_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_26_0_load" fromId="3346" toId="3599">
</dataflow>
<dataflow id="12223" from="sample_sliding_window_buffer_samples_sample_V_26_11_addr" to="sample_sliding_window_buffer_samples_sample_V_26_11_load" fromId="3348" toId="3600">
</dataflow>
<dataflow id="12224" from="sample_sliding_window_buffer_samples_sample_V_26_10_addr" to="sample_sliding_window_buffer_samples_sample_V_26_10_load" fromId="3350" toId="3601">
</dataflow>
<dataflow id="12225" from="sample_sliding_window_buffer_samples_sample_V_26_9_addr" to="sample_sliding_window_buffer_samples_sample_V_26_9_load" fromId="3352" toId="3602">
</dataflow>
<dataflow id="12226" from="sample_sliding_window_buffer_samples_sample_V_26_8_addr" to="sample_sliding_window_buffer_samples_sample_V_26_8_load" fromId="3354" toId="3603">
</dataflow>
<dataflow id="12227" from="sample_sliding_window_buffer_samples_sample_V_26_7_addr" to="sample_sliding_window_buffer_samples_sample_V_26_7_load" fromId="3356" toId="3604">
</dataflow>
<dataflow id="12228" from="sample_sliding_window_buffer_samples_sample_V_26_6_addr" to="sample_sliding_window_buffer_samples_sample_V_26_6_load" fromId="3358" toId="3605">
</dataflow>
<dataflow id="12229" from="sample_sliding_window_buffer_samples_sample_V_26_5_addr" to="sample_sliding_window_buffer_samples_sample_V_26_5_load" fromId="3360" toId="3606">
</dataflow>
<dataflow id="12230" from="sample_sliding_window_buffer_samples_sample_V_26_4_addr" to="sample_sliding_window_buffer_samples_sample_V_26_4_load" fromId="3362" toId="3607">
</dataflow>
<dataflow id="12231" from="sample_sliding_window_buffer_samples_sample_V_26_3_addr" to="sample_sliding_window_buffer_samples_sample_V_26_3_load" fromId="3364" toId="3608">
</dataflow>
<dataflow id="12232" from="sample_sliding_window_buffer_samples_sample_V_26_2_addr" to="sample_sliding_window_buffer_samples_sample_V_26_2_load" fromId="3366" toId="3609">
</dataflow>
<dataflow id="12233" from="sample_sliding_window_buffer_samples_sample_V_26_1_addr" to="sample_sliding_window_buffer_samples_sample_V_26_1_load" fromId="3368" toId="3610">
</dataflow>
<dataflow id="12234" from="sample_sliding_window_buffer_samples_sample_V_26_0_addr" to="sample_sliding_window_buffer_samples_sample_V_26_0_load" fromId="3370" toId="3611">
</dataflow>
<dataflow id="12235" from="sample_sliding_window_buffer_samples_sample_V_26_0_load" to="store_ln225" fromId="3611" toId="3612">
</dataflow>
<dataflow id="12236" from="period_samples_0_sample_V_addr_27" to="store_ln225" fromId="688" toId="3612">
</dataflow>
<dataflow id="12237" from="sample_sliding_window_buffer_samples_sample_V_26_1_load" to="store_ln225" fromId="3610" toId="3613">
</dataflow>
<dataflow id="12238" from="period_samples_1_sample_V_addr_27" to="store_ln225" fromId="689" toId="3613">
</dataflow>
<dataflow id="12239" from="sample_sliding_window_buffer_samples_sample_V_26_2_load" to="store_ln225" fromId="3609" toId="3614">
</dataflow>
<dataflow id="12240" from="period_samples_2_sample_V_addr_27" to="store_ln225" fromId="690" toId="3614">
</dataflow>
<dataflow id="12241" from="sample_sliding_window_buffer_samples_sample_V_26_3_load" to="store_ln225" fromId="3608" toId="3615">
</dataflow>
<dataflow id="12242" from="period_samples_3_sample_V_addr_27" to="store_ln225" fromId="691" toId="3615">
</dataflow>
<dataflow id="12243" from="sample_sliding_window_buffer_samples_sample_V_26_4_load" to="store_ln225" fromId="3607" toId="3616">
</dataflow>
<dataflow id="12244" from="period_samples_4_sample_V_addr_27" to="store_ln225" fromId="692" toId="3616">
</dataflow>
<dataflow id="12245" from="sample_sliding_window_buffer_samples_sample_V_26_5_load" to="store_ln225" fromId="3606" toId="3617">
</dataflow>
<dataflow id="12246" from="period_samples_5_sample_V_addr_27" to="store_ln225" fromId="693" toId="3617">
</dataflow>
<dataflow id="12247" from="sample_sliding_window_buffer_samples_sample_V_26_6_load" to="store_ln225" fromId="3605" toId="3618">
</dataflow>
<dataflow id="12248" from="period_samples_6_sample_V_addr_27" to="store_ln225" fromId="694" toId="3618">
</dataflow>
<dataflow id="12249" from="sample_sliding_window_buffer_samples_sample_V_26_7_load" to="store_ln225" fromId="3604" toId="3619">
</dataflow>
<dataflow id="12250" from="period_samples_7_sample_V_addr_27" to="store_ln225" fromId="695" toId="3619">
</dataflow>
<dataflow id="12251" from="sample_sliding_window_buffer_samples_sample_V_26_8_load" to="store_ln225" fromId="3603" toId="3620">
</dataflow>
<dataflow id="12252" from="period_samples_8_sample_V_addr_27" to="store_ln225" fromId="696" toId="3620">
</dataflow>
<dataflow id="12253" from="sample_sliding_window_buffer_samples_sample_V_26_9_load" to="store_ln225" fromId="3602" toId="3621">
</dataflow>
<dataflow id="12254" from="period_samples_9_sample_V_addr_27" to="store_ln225" fromId="697" toId="3621">
</dataflow>
<dataflow id="12255" from="sample_sliding_window_buffer_samples_sample_V_26_10_load" to="store_ln225" fromId="3601" toId="3622">
</dataflow>
<dataflow id="12256" from="period_samples_10_sample_V_addr_27" to="store_ln225" fromId="698" toId="3622">
</dataflow>
<dataflow id="12257" from="sample_sliding_window_buffer_samples_sample_V_26_11_load" to="store_ln225" fromId="3600" toId="3623">
</dataflow>
<dataflow id="12258" from="period_samples_11_sample_V_addr_27" to="store_ln225" fromId="699" toId="3623">
</dataflow>
<dataflow id="12259" from="sample_sliding_window_buffer_samples_timestamp_V_26_0_load" to="store_ln225" fromId="3599" toId="3624">
</dataflow>
<dataflow id="12260" from="period_samples_0_timestamp_V_addr_27" to="store_ln225" fromId="700" toId="3624">
</dataflow>
<dataflow id="12261" from="sample_sliding_window_buffer_samples_timestamp_V_26_1_load" to="store_ln225" fromId="3598" toId="3625">
</dataflow>
<dataflow id="12262" from="period_samples_1_timestamp_V_addr_27" to="store_ln225" fromId="701" toId="3625">
</dataflow>
<dataflow id="12263" from="sample_sliding_window_buffer_samples_timestamp_V_26_2_load" to="store_ln225" fromId="3597" toId="3626">
</dataflow>
<dataflow id="12264" from="period_samples_2_timestamp_V_addr_27" to="store_ln225" fromId="702" toId="3626">
</dataflow>
<dataflow id="12265" from="sample_sliding_window_buffer_samples_timestamp_V_26_3_load" to="store_ln225" fromId="3596" toId="3627">
</dataflow>
<dataflow id="12266" from="period_samples_3_timestamp_V_addr_27" to="store_ln225" fromId="703" toId="3627">
</dataflow>
<dataflow id="12267" from="sample_sliding_window_buffer_samples_timestamp_V_26_4_load" to="store_ln225" fromId="3595" toId="3628">
</dataflow>
<dataflow id="12268" from="period_samples_4_timestamp_V_addr_27" to="store_ln225" fromId="704" toId="3628">
</dataflow>
<dataflow id="12269" from="sample_sliding_window_buffer_samples_timestamp_V_26_5_load" to="store_ln225" fromId="3594" toId="3629">
</dataflow>
<dataflow id="12270" from="period_samples_5_timestamp_V_addr_27" to="store_ln225" fromId="705" toId="3629">
</dataflow>
<dataflow id="12271" from="sample_sliding_window_buffer_samples_timestamp_V_26_6_load" to="store_ln225" fromId="3593" toId="3630">
</dataflow>
<dataflow id="12272" from="period_samples_6_timestamp_V_addr_27" to="store_ln225" fromId="706" toId="3630">
</dataflow>
<dataflow id="12273" from="sample_sliding_window_buffer_samples_timestamp_V_26_7_load" to="store_ln225" fromId="3592" toId="3631">
</dataflow>
<dataflow id="12274" from="period_samples_7_timestamp_V_addr_27" to="store_ln225" fromId="707" toId="3631">
</dataflow>
<dataflow id="12275" from="sample_sliding_window_buffer_samples_timestamp_V_26_8_load" to="store_ln225" fromId="3591" toId="3632">
</dataflow>
<dataflow id="12276" from="period_samples_8_timestamp_V_addr_27" to="store_ln225" fromId="708" toId="3632">
</dataflow>
<dataflow id="12277" from="sample_sliding_window_buffer_samples_timestamp_V_26_9_load" to="store_ln225" fromId="3590" toId="3633">
</dataflow>
<dataflow id="12278" from="period_samples_9_timestamp_V_addr_27" to="store_ln225" fromId="709" toId="3633">
</dataflow>
<dataflow id="12279" from="sample_sliding_window_buffer_samples_timestamp_V_26_10_load" to="store_ln225" fromId="3589" toId="3634">
</dataflow>
<dataflow id="12280" from="period_samples_10_timestamp_V_addr_27" to="store_ln225" fromId="710" toId="3634">
</dataflow>
<dataflow id="12281" from="sample_sliding_window_buffer_samples_timestamp_V_26_11_load" to="store_ln225" fromId="3588" toId="3635">
</dataflow>
<dataflow id="12282" from="period_samples_11_timestamp_V_addr_27" to="store_ln225" fromId="711" toId="3635">
</dataflow>
<dataflow id="12283" from="sample_sliding_window_buffer_samples_sample_V_27_0_load" to="store_ln225" fromId="3587" toId="3636">
</dataflow>
<dataflow id="12284" from="period_samples_0_sample_V_addr_28" to="store_ln225" fromId="712" toId="3636">
</dataflow>
<dataflow id="12285" from="sample_sliding_window_buffer_samples_sample_V_27_1_load" to="store_ln225" fromId="3586" toId="3637">
</dataflow>
<dataflow id="12286" from="period_samples_1_sample_V_addr_28" to="store_ln225" fromId="713" toId="3637">
</dataflow>
<dataflow id="12287" from="sample_sliding_window_buffer_samples_sample_V_27_2_load" to="store_ln225" fromId="3585" toId="3638">
</dataflow>
<dataflow id="12288" from="period_samples_2_sample_V_addr_28" to="store_ln225" fromId="714" toId="3638">
</dataflow>
<dataflow id="12289" from="sample_sliding_window_buffer_samples_sample_V_27_3_load" to="store_ln225" fromId="3584" toId="3639">
</dataflow>
<dataflow id="12290" from="period_samples_3_sample_V_addr_28" to="store_ln225" fromId="715" toId="3639">
</dataflow>
<dataflow id="12291" from="sample_sliding_window_buffer_samples_sample_V_27_4_load" to="store_ln225" fromId="3583" toId="3640">
</dataflow>
<dataflow id="12292" from="period_samples_4_sample_V_addr_28" to="store_ln225" fromId="716" toId="3640">
</dataflow>
<dataflow id="12293" from="sample_sliding_window_buffer_samples_sample_V_27_5_load" to="store_ln225" fromId="3582" toId="3641">
</dataflow>
<dataflow id="12294" from="period_samples_5_sample_V_addr_28" to="store_ln225" fromId="717" toId="3641">
</dataflow>
<dataflow id="12295" from="sample_sliding_window_buffer_samples_sample_V_27_6_load" to="store_ln225" fromId="3581" toId="3642">
</dataflow>
<dataflow id="12296" from="period_samples_6_sample_V_addr_28" to="store_ln225" fromId="718" toId="3642">
</dataflow>
<dataflow id="12297" from="sample_sliding_window_buffer_samples_sample_V_27_7_load" to="store_ln225" fromId="3580" toId="3643">
</dataflow>
<dataflow id="12298" from="period_samples_7_sample_V_addr_28" to="store_ln225" fromId="719" toId="3643">
</dataflow>
<dataflow id="12299" from="sample_sliding_window_buffer_samples_sample_V_27_8_load" to="store_ln225" fromId="3579" toId="3644">
</dataflow>
<dataflow id="12300" from="period_samples_8_sample_V_addr_28" to="store_ln225" fromId="720" toId="3644">
</dataflow>
<dataflow id="12301" from="sample_sliding_window_buffer_samples_sample_V_27_9_load" to="store_ln225" fromId="3578" toId="3645">
</dataflow>
<dataflow id="12302" from="period_samples_9_sample_V_addr_28" to="store_ln225" fromId="721" toId="3645">
</dataflow>
<dataflow id="12303" from="sample_sliding_window_buffer_samples_sample_V_27_10_load" to="store_ln225" fromId="3577" toId="3646">
</dataflow>
<dataflow id="12304" from="period_samples_10_sample_V_addr_28" to="store_ln225" fromId="722" toId="3646">
</dataflow>
<dataflow id="12305" from="sample_sliding_window_buffer_samples_sample_V_27_11_load" to="store_ln225" fromId="3576" toId="3647">
</dataflow>
<dataflow id="12306" from="period_samples_11_sample_V_addr_28" to="store_ln225" fromId="723" toId="3647">
</dataflow>
<dataflow id="12307" from="sample_sliding_window_buffer_samples_timestamp_V_27_0_load" to="store_ln225" fromId="3575" toId="3648">
</dataflow>
<dataflow id="12308" from="period_samples_0_timestamp_V_addr_28" to="store_ln225" fromId="724" toId="3648">
</dataflow>
<dataflow id="12309" from="sample_sliding_window_buffer_samples_timestamp_V_27_1_load" to="store_ln225" fromId="3574" toId="3649">
</dataflow>
<dataflow id="12310" from="period_samples_1_timestamp_V_addr_28" to="store_ln225" fromId="725" toId="3649">
</dataflow>
<dataflow id="12311" from="sample_sliding_window_buffer_samples_timestamp_V_27_2_load" to="store_ln225" fromId="3573" toId="3650">
</dataflow>
<dataflow id="12312" from="period_samples_2_timestamp_V_addr_28" to="store_ln225" fromId="726" toId="3650">
</dataflow>
<dataflow id="12313" from="sample_sliding_window_buffer_samples_timestamp_V_27_3_load" to="store_ln225" fromId="3572" toId="3651">
</dataflow>
<dataflow id="12314" from="period_samples_3_timestamp_V_addr_28" to="store_ln225" fromId="727" toId="3651">
</dataflow>
<dataflow id="12315" from="sample_sliding_window_buffer_samples_timestamp_V_27_4_load" to="store_ln225" fromId="3571" toId="3652">
</dataflow>
<dataflow id="12316" from="period_samples_4_timestamp_V_addr_28" to="store_ln225" fromId="728" toId="3652">
</dataflow>
<dataflow id="12317" from="sample_sliding_window_buffer_samples_timestamp_V_27_5_load" to="store_ln225" fromId="3570" toId="3653">
</dataflow>
<dataflow id="12318" from="period_samples_5_timestamp_V_addr_28" to="store_ln225" fromId="729" toId="3653">
</dataflow>
<dataflow id="12319" from="sample_sliding_window_buffer_samples_timestamp_V_27_6_load" to="store_ln225" fromId="3569" toId="3654">
</dataflow>
<dataflow id="12320" from="period_samples_6_timestamp_V_addr_28" to="store_ln225" fromId="730" toId="3654">
</dataflow>
<dataflow id="12321" from="sample_sliding_window_buffer_samples_timestamp_V_27_7_load" to="store_ln225" fromId="3568" toId="3655">
</dataflow>
<dataflow id="12322" from="period_samples_7_timestamp_V_addr_28" to="store_ln225" fromId="731" toId="3655">
</dataflow>
<dataflow id="12323" from="sample_sliding_window_buffer_samples_timestamp_V_27_8_load" to="store_ln225" fromId="3567" toId="3656">
</dataflow>
<dataflow id="12324" from="period_samples_8_timestamp_V_addr_28" to="store_ln225" fromId="732" toId="3656">
</dataflow>
<dataflow id="12325" from="sample_sliding_window_buffer_samples_timestamp_V_27_9_load" to="store_ln225" fromId="3566" toId="3657">
</dataflow>
<dataflow id="12326" from="period_samples_9_timestamp_V_addr_28" to="store_ln225" fromId="733" toId="3657">
</dataflow>
<dataflow id="12327" from="sample_sliding_window_buffer_samples_timestamp_V_27_10_load" to="store_ln225" fromId="3565" toId="3658">
</dataflow>
<dataflow id="12328" from="period_samples_10_timestamp_V_addr_28" to="store_ln225" fromId="734" toId="3658">
</dataflow>
<dataflow id="12329" from="sample_sliding_window_buffer_samples_timestamp_V_27_11_load" to="store_ln225" fromId="3564" toId="3659">
</dataflow>
<dataflow id="12330" from="period_samples_11_timestamp_V_addr_28" to="store_ln225" fromId="735" toId="3659">
</dataflow>
<dataflow id="12331" from="sample_sliding_window_buffer_count_s" to="sample_sliding_window_buffer_count_addr" fromId="4143" toId="3660">
</dataflow>
<dataflow id="12332" from="StgValue_4988" to="sample_sliding_window_buffer_count_addr" fromId="4988" toId="3660">
</dataflow>
<dataflow id="12333" from="zext_ln34" to="sample_sliding_window_buffer_count_addr" fromId="874" toId="3660">
</dataflow>
<dataflow id="12334" from="sample_sliding_window_buffer_count_addr" to="period_count_s" fromId="3660" toId="3661">
</dataflow>
<dataflow id="12335" from="sample_sliding_window_buffer_samples_timestamp_V_31_11" to="sample_sliding_window_buffer_samples_timestamp_V_31_11_addr" fromId="4144" toId="3662">
</dataflow>
<dataflow id="12336" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_11_addr" fromId="4988" toId="3662">
</dataflow>
<dataflow id="12337" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_11_addr" fromId="874" toId="3662">
</dataflow>
<dataflow id="12338" from="sample_sliding_window_buffer_samples_timestamp_V_31_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_11_load" fromId="3662" toId="3663">
</dataflow>
<dataflow id="12339" from="sample_sliding_window_buffer_samples_timestamp_V_31_10" to="sample_sliding_window_buffer_samples_timestamp_V_31_10_addr" fromId="4145" toId="3664">
</dataflow>
<dataflow id="12340" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_10_addr" fromId="4988" toId="3664">
</dataflow>
<dataflow id="12341" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_10_addr" fromId="874" toId="3664">
</dataflow>
<dataflow id="12342" from="sample_sliding_window_buffer_samples_timestamp_V_31_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_10_load" fromId="3664" toId="3665">
</dataflow>
<dataflow id="12343" from="sample_sliding_window_buffer_samples_timestamp_V_31_9" to="sample_sliding_window_buffer_samples_timestamp_V_31_9_addr" fromId="4146" toId="3666">
</dataflow>
<dataflow id="12344" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_9_addr" fromId="4988" toId="3666">
</dataflow>
<dataflow id="12345" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_9_addr" fromId="874" toId="3666">
</dataflow>
<dataflow id="12346" from="sample_sliding_window_buffer_samples_timestamp_V_31_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_9_load" fromId="3666" toId="3667">
</dataflow>
<dataflow id="12347" from="sample_sliding_window_buffer_samples_timestamp_V_31_8" to="sample_sliding_window_buffer_samples_timestamp_V_31_8_addr" fromId="4147" toId="3668">
</dataflow>
<dataflow id="12348" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_8_addr" fromId="4988" toId="3668">
</dataflow>
<dataflow id="12349" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_8_addr" fromId="874" toId="3668">
</dataflow>
<dataflow id="12350" from="sample_sliding_window_buffer_samples_timestamp_V_31_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_8_load" fromId="3668" toId="3669">
</dataflow>
<dataflow id="12351" from="sample_sliding_window_buffer_samples_timestamp_V_31_7" to="sample_sliding_window_buffer_samples_timestamp_V_31_7_addr" fromId="4148" toId="3670">
</dataflow>
<dataflow id="12352" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_7_addr" fromId="4988" toId="3670">
</dataflow>
<dataflow id="12353" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_7_addr" fromId="874" toId="3670">
</dataflow>
<dataflow id="12354" from="sample_sliding_window_buffer_samples_timestamp_V_31_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_7_load" fromId="3670" toId="3671">
</dataflow>
<dataflow id="12355" from="sample_sliding_window_buffer_samples_timestamp_V_31_6" to="sample_sliding_window_buffer_samples_timestamp_V_31_6_addr" fromId="4149" toId="3672">
</dataflow>
<dataflow id="12356" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_6_addr" fromId="4988" toId="3672">
</dataflow>
<dataflow id="12357" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_6_addr" fromId="874" toId="3672">
</dataflow>
<dataflow id="12358" from="sample_sliding_window_buffer_samples_timestamp_V_31_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_6_load" fromId="3672" toId="3673">
</dataflow>
<dataflow id="12359" from="sample_sliding_window_buffer_samples_timestamp_V_31_5" to="sample_sliding_window_buffer_samples_timestamp_V_31_5_addr" fromId="4150" toId="3674">
</dataflow>
<dataflow id="12360" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_5_addr" fromId="4988" toId="3674">
</dataflow>
<dataflow id="12361" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_5_addr" fromId="874" toId="3674">
</dataflow>
<dataflow id="12362" from="sample_sliding_window_buffer_samples_timestamp_V_31_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_5_load" fromId="3674" toId="3675">
</dataflow>
<dataflow id="12363" from="sample_sliding_window_buffer_samples_timestamp_V_31_4" to="sample_sliding_window_buffer_samples_timestamp_V_31_4_addr" fromId="4151" toId="3676">
</dataflow>
<dataflow id="12364" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_4_addr" fromId="4988" toId="3676">
</dataflow>
<dataflow id="12365" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_4_addr" fromId="874" toId="3676">
</dataflow>
<dataflow id="12366" from="sample_sliding_window_buffer_samples_timestamp_V_31_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_4_load" fromId="3676" toId="3677">
</dataflow>
<dataflow id="12367" from="sample_sliding_window_buffer_samples_timestamp_V_31_3" to="sample_sliding_window_buffer_samples_timestamp_V_31_3_addr" fromId="4152" toId="3678">
</dataflow>
<dataflow id="12368" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_3_addr" fromId="4988" toId="3678">
</dataflow>
<dataflow id="12369" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_3_addr" fromId="874" toId="3678">
</dataflow>
<dataflow id="12370" from="sample_sliding_window_buffer_samples_timestamp_V_31_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_3_load" fromId="3678" toId="3679">
</dataflow>
<dataflow id="12371" from="sample_sliding_window_buffer_samples_timestamp_V_31_2" to="sample_sliding_window_buffer_samples_timestamp_V_31_2_addr" fromId="4153" toId="3680">
</dataflow>
<dataflow id="12372" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_2_addr" fromId="4988" toId="3680">
</dataflow>
<dataflow id="12373" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_2_addr" fromId="874" toId="3680">
</dataflow>
<dataflow id="12374" from="sample_sliding_window_buffer_samples_timestamp_V_31_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_2_load" fromId="3680" toId="3681">
</dataflow>
<dataflow id="12375" from="sample_sliding_window_buffer_samples_timestamp_V_31_1" to="sample_sliding_window_buffer_samples_timestamp_V_31_1_addr" fromId="4154" toId="3682">
</dataflow>
<dataflow id="12376" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_1_addr" fromId="4988" toId="3682">
</dataflow>
<dataflow id="12377" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_1_addr" fromId="874" toId="3682">
</dataflow>
<dataflow id="12378" from="sample_sliding_window_buffer_samples_timestamp_V_31_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_1_load" fromId="3682" toId="3683">
</dataflow>
<dataflow id="12379" from="sample_sliding_window_buffer_samples_timestamp_V_31_0" to="sample_sliding_window_buffer_samples_timestamp_V_31_0_addr" fromId="4155" toId="3684">
</dataflow>
<dataflow id="12380" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_31_0_addr" fromId="4988" toId="3684">
</dataflow>
<dataflow id="12381" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_31_0_addr" fromId="874" toId="3684">
</dataflow>
<dataflow id="12382" from="sample_sliding_window_buffer_samples_timestamp_V_31_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_0_load" fromId="3684" toId="3685">
</dataflow>
<dataflow id="12383" from="sample_sliding_window_buffer_samples_sample_V_31_11" to="sample_sliding_window_buffer_samples_sample_V_31_11_addr" fromId="4156" toId="3686">
</dataflow>
<dataflow id="12384" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_11_addr" fromId="4988" toId="3686">
</dataflow>
<dataflow id="12385" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_11_addr" fromId="874" toId="3686">
</dataflow>
<dataflow id="12386" from="sample_sliding_window_buffer_samples_sample_V_31_11_addr" to="sample_sliding_window_buffer_samples_sample_V_31_11_load" fromId="3686" toId="3687">
</dataflow>
<dataflow id="12387" from="sample_sliding_window_buffer_samples_sample_V_31_10" to="sample_sliding_window_buffer_samples_sample_V_31_10_addr" fromId="4157" toId="3688">
</dataflow>
<dataflow id="12388" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_10_addr" fromId="4988" toId="3688">
</dataflow>
<dataflow id="12389" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_10_addr" fromId="874" toId="3688">
</dataflow>
<dataflow id="12390" from="sample_sliding_window_buffer_samples_sample_V_31_10_addr" to="sample_sliding_window_buffer_samples_sample_V_31_10_load" fromId="3688" toId="3689">
</dataflow>
<dataflow id="12391" from="sample_sliding_window_buffer_samples_sample_V_31_9" to="sample_sliding_window_buffer_samples_sample_V_31_9_addr" fromId="4158" toId="3690">
</dataflow>
<dataflow id="12392" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_9_addr" fromId="4988" toId="3690">
</dataflow>
<dataflow id="12393" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_9_addr" fromId="874" toId="3690">
</dataflow>
<dataflow id="12394" from="sample_sliding_window_buffer_samples_sample_V_31_9_addr" to="sample_sliding_window_buffer_samples_sample_V_31_9_load" fromId="3690" toId="3691">
</dataflow>
<dataflow id="12395" from="sample_sliding_window_buffer_samples_sample_V_31_8" to="sample_sliding_window_buffer_samples_sample_V_31_8_addr" fromId="4159" toId="3692">
</dataflow>
<dataflow id="12396" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_8_addr" fromId="4988" toId="3692">
</dataflow>
<dataflow id="12397" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_8_addr" fromId="874" toId="3692">
</dataflow>
<dataflow id="12398" from="sample_sliding_window_buffer_samples_sample_V_31_8_addr" to="sample_sliding_window_buffer_samples_sample_V_31_8_load" fromId="3692" toId="3693">
</dataflow>
<dataflow id="12399" from="sample_sliding_window_buffer_samples_sample_V_31_7" to="sample_sliding_window_buffer_samples_sample_V_31_7_addr" fromId="4160" toId="3694">
</dataflow>
<dataflow id="12400" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_7_addr" fromId="4988" toId="3694">
</dataflow>
<dataflow id="12401" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_7_addr" fromId="874" toId="3694">
</dataflow>
<dataflow id="12402" from="sample_sliding_window_buffer_samples_sample_V_31_7_addr" to="sample_sliding_window_buffer_samples_sample_V_31_7_load" fromId="3694" toId="3695">
</dataflow>
<dataflow id="12403" from="sample_sliding_window_buffer_samples_sample_V_31_6" to="sample_sliding_window_buffer_samples_sample_V_31_6_addr" fromId="4161" toId="3696">
</dataflow>
<dataflow id="12404" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_6_addr" fromId="4988" toId="3696">
</dataflow>
<dataflow id="12405" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_6_addr" fromId="874" toId="3696">
</dataflow>
<dataflow id="12406" from="sample_sliding_window_buffer_samples_sample_V_31_6_addr" to="sample_sliding_window_buffer_samples_sample_V_31_6_load" fromId="3696" toId="3697">
</dataflow>
<dataflow id="12407" from="sample_sliding_window_buffer_samples_sample_V_31_5" to="sample_sliding_window_buffer_samples_sample_V_31_5_addr" fromId="4162" toId="3698">
</dataflow>
<dataflow id="12408" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_5_addr" fromId="4988" toId="3698">
</dataflow>
<dataflow id="12409" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_5_addr" fromId="874" toId="3698">
</dataflow>
<dataflow id="12410" from="sample_sliding_window_buffer_samples_sample_V_31_5_addr" to="sample_sliding_window_buffer_samples_sample_V_31_5_load" fromId="3698" toId="3699">
</dataflow>
<dataflow id="12411" from="sample_sliding_window_buffer_samples_sample_V_31_4" to="sample_sliding_window_buffer_samples_sample_V_31_4_addr" fromId="4163" toId="3700">
</dataflow>
<dataflow id="12412" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_4_addr" fromId="4988" toId="3700">
</dataflow>
<dataflow id="12413" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_4_addr" fromId="874" toId="3700">
</dataflow>
<dataflow id="12414" from="sample_sliding_window_buffer_samples_sample_V_31_4_addr" to="sample_sliding_window_buffer_samples_sample_V_31_4_load" fromId="3700" toId="3701">
</dataflow>
<dataflow id="12415" from="sample_sliding_window_buffer_samples_sample_V_31_3" to="sample_sliding_window_buffer_samples_sample_V_31_3_addr" fromId="4164" toId="3702">
</dataflow>
<dataflow id="12416" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_3_addr" fromId="4988" toId="3702">
</dataflow>
<dataflow id="12417" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_3_addr" fromId="874" toId="3702">
</dataflow>
<dataflow id="12418" from="sample_sliding_window_buffer_samples_sample_V_31_3_addr" to="sample_sliding_window_buffer_samples_sample_V_31_3_load" fromId="3702" toId="3703">
</dataflow>
<dataflow id="12419" from="sample_sliding_window_buffer_samples_sample_V_31_2" to="sample_sliding_window_buffer_samples_sample_V_31_2_addr" fromId="4165" toId="3704">
</dataflow>
<dataflow id="12420" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_2_addr" fromId="4988" toId="3704">
</dataflow>
<dataflow id="12421" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_2_addr" fromId="874" toId="3704">
</dataflow>
<dataflow id="12422" from="sample_sliding_window_buffer_samples_sample_V_31_2_addr" to="sample_sliding_window_buffer_samples_sample_V_31_2_load" fromId="3704" toId="3705">
</dataflow>
<dataflow id="12423" from="sample_sliding_window_buffer_samples_sample_V_31_1" to="sample_sliding_window_buffer_samples_sample_V_31_1_addr" fromId="4166" toId="3706">
</dataflow>
<dataflow id="12424" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_1_addr" fromId="4988" toId="3706">
</dataflow>
<dataflow id="12425" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_1_addr" fromId="874" toId="3706">
</dataflow>
<dataflow id="12426" from="sample_sliding_window_buffer_samples_sample_V_31_1_addr" to="sample_sliding_window_buffer_samples_sample_V_31_1_load" fromId="3706" toId="3707">
</dataflow>
<dataflow id="12427" from="sample_sliding_window_buffer_samples_sample_V_31_0" to="sample_sliding_window_buffer_samples_sample_V_31_0_addr" fromId="4167" toId="3708">
</dataflow>
<dataflow id="12428" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_31_0_addr" fromId="4988" toId="3708">
</dataflow>
<dataflow id="12429" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_31_0_addr" fromId="874" toId="3708">
</dataflow>
<dataflow id="12430" from="sample_sliding_window_buffer_samples_sample_V_31_0_addr" to="sample_sliding_window_buffer_samples_sample_V_31_0_load" fromId="3708" toId="3709">
</dataflow>
<dataflow id="12431" from="sample_sliding_window_buffer_samples_timestamp_V_30_11" to="sample_sliding_window_buffer_samples_timestamp_V_30_11_addr" fromId="4168" toId="3710">
</dataflow>
<dataflow id="12432" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_11_addr" fromId="4988" toId="3710">
</dataflow>
<dataflow id="12433" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_11_addr" fromId="874" toId="3710">
</dataflow>
<dataflow id="12434" from="sample_sliding_window_buffer_samples_timestamp_V_30_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_11_load" fromId="3710" toId="3711">
</dataflow>
<dataflow id="12435" from="sample_sliding_window_buffer_samples_timestamp_V_30_10" to="sample_sliding_window_buffer_samples_timestamp_V_30_10_addr" fromId="4169" toId="3712">
</dataflow>
<dataflow id="12436" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_10_addr" fromId="4988" toId="3712">
</dataflow>
<dataflow id="12437" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_10_addr" fromId="874" toId="3712">
</dataflow>
<dataflow id="12438" from="sample_sliding_window_buffer_samples_timestamp_V_30_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_10_load" fromId="3712" toId="3713">
</dataflow>
<dataflow id="12439" from="sample_sliding_window_buffer_samples_timestamp_V_30_9" to="sample_sliding_window_buffer_samples_timestamp_V_30_9_addr" fromId="4170" toId="3714">
</dataflow>
<dataflow id="12440" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_9_addr" fromId="4988" toId="3714">
</dataflow>
<dataflow id="12441" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_9_addr" fromId="874" toId="3714">
</dataflow>
<dataflow id="12442" from="sample_sliding_window_buffer_samples_timestamp_V_30_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_9_load" fromId="3714" toId="3715">
</dataflow>
<dataflow id="12443" from="sample_sliding_window_buffer_samples_timestamp_V_30_8" to="sample_sliding_window_buffer_samples_timestamp_V_30_8_addr" fromId="4171" toId="3716">
</dataflow>
<dataflow id="12444" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_8_addr" fromId="4988" toId="3716">
</dataflow>
<dataflow id="12445" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_8_addr" fromId="874" toId="3716">
</dataflow>
<dataflow id="12446" from="sample_sliding_window_buffer_samples_timestamp_V_30_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_8_load" fromId="3716" toId="3717">
</dataflow>
<dataflow id="12447" from="sample_sliding_window_buffer_samples_timestamp_V_30_7" to="sample_sliding_window_buffer_samples_timestamp_V_30_7_addr" fromId="4172" toId="3718">
</dataflow>
<dataflow id="12448" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_7_addr" fromId="4988" toId="3718">
</dataflow>
<dataflow id="12449" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_7_addr" fromId="874" toId="3718">
</dataflow>
<dataflow id="12450" from="sample_sliding_window_buffer_samples_timestamp_V_30_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_7_load" fromId="3718" toId="3719">
</dataflow>
<dataflow id="12451" from="sample_sliding_window_buffer_samples_timestamp_V_30_6" to="sample_sliding_window_buffer_samples_timestamp_V_30_6_addr" fromId="4173" toId="3720">
</dataflow>
<dataflow id="12452" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_6_addr" fromId="4988" toId="3720">
</dataflow>
<dataflow id="12453" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_6_addr" fromId="874" toId="3720">
</dataflow>
<dataflow id="12454" from="sample_sliding_window_buffer_samples_timestamp_V_30_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_6_load" fromId="3720" toId="3721">
</dataflow>
<dataflow id="12455" from="sample_sliding_window_buffer_samples_timestamp_V_30_5" to="sample_sliding_window_buffer_samples_timestamp_V_30_5_addr" fromId="4174" toId="3722">
</dataflow>
<dataflow id="12456" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_5_addr" fromId="4988" toId="3722">
</dataflow>
<dataflow id="12457" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_5_addr" fromId="874" toId="3722">
</dataflow>
<dataflow id="12458" from="sample_sliding_window_buffer_samples_timestamp_V_30_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_5_load" fromId="3722" toId="3723">
</dataflow>
<dataflow id="12459" from="sample_sliding_window_buffer_samples_timestamp_V_30_4" to="sample_sliding_window_buffer_samples_timestamp_V_30_4_addr" fromId="4175" toId="3724">
</dataflow>
<dataflow id="12460" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_4_addr" fromId="4988" toId="3724">
</dataflow>
<dataflow id="12461" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_4_addr" fromId="874" toId="3724">
</dataflow>
<dataflow id="12462" from="sample_sliding_window_buffer_samples_timestamp_V_30_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_4_load" fromId="3724" toId="3725">
</dataflow>
<dataflow id="12463" from="sample_sliding_window_buffer_samples_timestamp_V_30_3" to="sample_sliding_window_buffer_samples_timestamp_V_30_3_addr" fromId="4176" toId="3726">
</dataflow>
<dataflow id="12464" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_3_addr" fromId="4988" toId="3726">
</dataflow>
<dataflow id="12465" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_3_addr" fromId="874" toId="3726">
</dataflow>
<dataflow id="12466" from="sample_sliding_window_buffer_samples_timestamp_V_30_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_3_load" fromId="3726" toId="3727">
</dataflow>
<dataflow id="12467" from="sample_sliding_window_buffer_samples_timestamp_V_30_2" to="sample_sliding_window_buffer_samples_timestamp_V_30_2_addr" fromId="4177" toId="3728">
</dataflow>
<dataflow id="12468" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_2_addr" fromId="4988" toId="3728">
</dataflow>
<dataflow id="12469" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_2_addr" fromId="874" toId="3728">
</dataflow>
<dataflow id="12470" from="sample_sliding_window_buffer_samples_timestamp_V_30_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_2_load" fromId="3728" toId="3729">
</dataflow>
<dataflow id="12471" from="sample_sliding_window_buffer_samples_timestamp_V_30_1" to="sample_sliding_window_buffer_samples_timestamp_V_30_1_addr" fromId="4178" toId="3730">
</dataflow>
<dataflow id="12472" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_1_addr" fromId="4988" toId="3730">
</dataflow>
<dataflow id="12473" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_1_addr" fromId="874" toId="3730">
</dataflow>
<dataflow id="12474" from="sample_sliding_window_buffer_samples_timestamp_V_30_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_1_load" fromId="3730" toId="3731">
</dataflow>
<dataflow id="12475" from="sample_sliding_window_buffer_samples_timestamp_V_30_0" to="sample_sliding_window_buffer_samples_timestamp_V_30_0_addr" fromId="4179" toId="3732">
</dataflow>
<dataflow id="12476" from="StgValue_4988" to="sample_sliding_window_buffer_samples_timestamp_V_30_0_addr" fromId="4988" toId="3732">
</dataflow>
<dataflow id="12477" from="zext_ln34" to="sample_sliding_window_buffer_samples_timestamp_V_30_0_addr" fromId="874" toId="3732">
</dataflow>
<dataflow id="12478" from="sample_sliding_window_buffer_samples_timestamp_V_30_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_0_load" fromId="3732" toId="3733">
</dataflow>
<dataflow id="12479" from="sample_sliding_window_buffer_samples_sample_V_30_11" to="sample_sliding_window_buffer_samples_sample_V_30_11_addr" fromId="4180" toId="3734">
</dataflow>
<dataflow id="12480" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_11_addr" fromId="4988" toId="3734">
</dataflow>
<dataflow id="12481" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_11_addr" fromId="874" toId="3734">
</dataflow>
<dataflow id="12482" from="sample_sliding_window_buffer_samples_sample_V_30_11_addr" to="sample_sliding_window_buffer_samples_sample_V_30_11_load" fromId="3734" toId="3735">
</dataflow>
<dataflow id="12483" from="sample_sliding_window_buffer_samples_sample_V_30_10" to="sample_sliding_window_buffer_samples_sample_V_30_10_addr" fromId="4181" toId="3736">
</dataflow>
<dataflow id="12484" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_10_addr" fromId="4988" toId="3736">
</dataflow>
<dataflow id="12485" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_10_addr" fromId="874" toId="3736">
</dataflow>
<dataflow id="12486" from="sample_sliding_window_buffer_samples_sample_V_30_10_addr" to="sample_sliding_window_buffer_samples_sample_V_30_10_load" fromId="3736" toId="3737">
</dataflow>
<dataflow id="12487" from="sample_sliding_window_buffer_samples_sample_V_30_9" to="sample_sliding_window_buffer_samples_sample_V_30_9_addr" fromId="4182" toId="3738">
</dataflow>
<dataflow id="12488" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_9_addr" fromId="4988" toId="3738">
</dataflow>
<dataflow id="12489" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_9_addr" fromId="874" toId="3738">
</dataflow>
<dataflow id="12490" from="sample_sliding_window_buffer_samples_sample_V_30_9_addr" to="sample_sliding_window_buffer_samples_sample_V_30_9_load" fromId="3738" toId="3739">
</dataflow>
<dataflow id="12491" from="sample_sliding_window_buffer_samples_sample_V_30_8" to="sample_sliding_window_buffer_samples_sample_V_30_8_addr" fromId="4183" toId="3740">
</dataflow>
<dataflow id="12492" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_8_addr" fromId="4988" toId="3740">
</dataflow>
<dataflow id="12493" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_8_addr" fromId="874" toId="3740">
</dataflow>
<dataflow id="12494" from="sample_sliding_window_buffer_samples_sample_V_30_8_addr" to="sample_sliding_window_buffer_samples_sample_V_30_8_load" fromId="3740" toId="3741">
</dataflow>
<dataflow id="12495" from="sample_sliding_window_buffer_samples_sample_V_30_7" to="sample_sliding_window_buffer_samples_sample_V_30_7_addr" fromId="4184" toId="3742">
</dataflow>
<dataflow id="12496" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_7_addr" fromId="4988" toId="3742">
</dataflow>
<dataflow id="12497" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_7_addr" fromId="874" toId="3742">
</dataflow>
<dataflow id="12498" from="sample_sliding_window_buffer_samples_sample_V_30_7_addr" to="sample_sliding_window_buffer_samples_sample_V_30_7_load" fromId="3742" toId="3743">
</dataflow>
<dataflow id="12499" from="sample_sliding_window_buffer_samples_sample_V_30_6" to="sample_sliding_window_buffer_samples_sample_V_30_6_addr" fromId="4185" toId="3744">
</dataflow>
<dataflow id="12500" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_6_addr" fromId="4988" toId="3744">
</dataflow>
<dataflow id="12501" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_6_addr" fromId="874" toId="3744">
</dataflow>
<dataflow id="12502" from="sample_sliding_window_buffer_samples_sample_V_30_6_addr" to="sample_sliding_window_buffer_samples_sample_V_30_6_load" fromId="3744" toId="3745">
</dataflow>
<dataflow id="12503" from="sample_sliding_window_buffer_samples_sample_V_30_5" to="sample_sliding_window_buffer_samples_sample_V_30_5_addr" fromId="4186" toId="3746">
</dataflow>
<dataflow id="12504" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_5_addr" fromId="4988" toId="3746">
</dataflow>
<dataflow id="12505" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_5_addr" fromId="874" toId="3746">
</dataflow>
<dataflow id="12506" from="sample_sliding_window_buffer_samples_sample_V_30_5_addr" to="sample_sliding_window_buffer_samples_sample_V_30_5_load" fromId="3746" toId="3747">
</dataflow>
<dataflow id="12507" from="sample_sliding_window_buffer_samples_sample_V_30_4" to="sample_sliding_window_buffer_samples_sample_V_30_4_addr" fromId="4187" toId="3748">
</dataflow>
<dataflow id="12508" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_4_addr" fromId="4988" toId="3748">
</dataflow>
<dataflow id="12509" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_4_addr" fromId="874" toId="3748">
</dataflow>
<dataflow id="12510" from="sample_sliding_window_buffer_samples_sample_V_30_4_addr" to="sample_sliding_window_buffer_samples_sample_V_30_4_load" fromId="3748" toId="3749">
</dataflow>
<dataflow id="12511" from="sample_sliding_window_buffer_samples_sample_V_30_3" to="sample_sliding_window_buffer_samples_sample_V_30_3_addr" fromId="4188" toId="3750">
</dataflow>
<dataflow id="12512" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_3_addr" fromId="4988" toId="3750">
</dataflow>
<dataflow id="12513" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_3_addr" fromId="874" toId="3750">
</dataflow>
<dataflow id="12514" from="sample_sliding_window_buffer_samples_sample_V_30_3_addr" to="sample_sliding_window_buffer_samples_sample_V_30_3_load" fromId="3750" toId="3751">
</dataflow>
<dataflow id="12515" from="sample_sliding_window_buffer_samples_sample_V_30_2" to="sample_sliding_window_buffer_samples_sample_V_30_2_addr" fromId="4189" toId="3752">
</dataflow>
<dataflow id="12516" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_2_addr" fromId="4988" toId="3752">
</dataflow>
<dataflow id="12517" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_2_addr" fromId="874" toId="3752">
</dataflow>
<dataflow id="12518" from="sample_sliding_window_buffer_samples_sample_V_30_2_addr" to="sample_sliding_window_buffer_samples_sample_V_30_2_load" fromId="3752" toId="3753">
</dataflow>
<dataflow id="12519" from="sample_sliding_window_buffer_samples_sample_V_30_1" to="sample_sliding_window_buffer_samples_sample_V_30_1_addr" fromId="4190" toId="3754">
</dataflow>
<dataflow id="12520" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_1_addr" fromId="4988" toId="3754">
</dataflow>
<dataflow id="12521" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_1_addr" fromId="874" toId="3754">
</dataflow>
<dataflow id="12522" from="sample_sliding_window_buffer_samples_sample_V_30_1_addr" to="sample_sliding_window_buffer_samples_sample_V_30_1_load" fromId="3754" toId="3755">
</dataflow>
<dataflow id="12523" from="sample_sliding_window_buffer_samples_sample_V_30_0" to="sample_sliding_window_buffer_samples_sample_V_30_0_addr" fromId="4191" toId="3756">
</dataflow>
<dataflow id="12524" from="StgValue_4988" to="sample_sliding_window_buffer_samples_sample_V_30_0_addr" fromId="4988" toId="3756">
</dataflow>
<dataflow id="12525" from="zext_ln34" to="sample_sliding_window_buffer_samples_sample_V_30_0_addr" fromId="874" toId="3756">
</dataflow>
<dataflow id="12526" from="sample_sliding_window_buffer_samples_sample_V_30_0_addr" to="sample_sliding_window_buffer_samples_sample_V_30_0_load" fromId="3756" toId="3757">
</dataflow>
<dataflow id="12527" from="sample_sliding_window_buffer_samples_timestamp_V_29_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_11_load" fromId="3468" toId="3758">
</dataflow>
<dataflow id="12528" from="sample_sliding_window_buffer_samples_timestamp_V_29_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_10_load" fromId="3470" toId="3759">
</dataflow>
<dataflow id="12529" from="sample_sliding_window_buffer_samples_timestamp_V_29_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_9_load" fromId="3472" toId="3760">
</dataflow>
<dataflow id="12530" from="sample_sliding_window_buffer_samples_timestamp_V_29_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_8_load" fromId="3474" toId="3761">
</dataflow>
<dataflow id="12531" from="sample_sliding_window_buffer_samples_timestamp_V_29_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_7_load" fromId="3476" toId="3762">
</dataflow>
<dataflow id="12532" from="sample_sliding_window_buffer_samples_timestamp_V_29_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_6_load" fromId="3478" toId="3763">
</dataflow>
<dataflow id="12533" from="sample_sliding_window_buffer_samples_timestamp_V_29_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_5_load" fromId="3480" toId="3764">
</dataflow>
<dataflow id="12534" from="sample_sliding_window_buffer_samples_timestamp_V_29_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_4_load" fromId="3482" toId="3765">
</dataflow>
<dataflow id="12535" from="sample_sliding_window_buffer_samples_timestamp_V_29_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_3_load" fromId="3484" toId="3766">
</dataflow>
<dataflow id="12536" from="sample_sliding_window_buffer_samples_timestamp_V_29_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_2_load" fromId="3486" toId="3767">
</dataflow>
<dataflow id="12537" from="sample_sliding_window_buffer_samples_timestamp_V_29_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_1_load" fromId="3488" toId="3768">
</dataflow>
<dataflow id="12538" from="sample_sliding_window_buffer_samples_timestamp_V_29_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_29_0_load" fromId="3490" toId="3769">
</dataflow>
<dataflow id="12539" from="sample_sliding_window_buffer_samples_sample_V_29_11_addr" to="sample_sliding_window_buffer_samples_sample_V_29_11_load" fromId="3492" toId="3770">
</dataflow>
<dataflow id="12540" from="sample_sliding_window_buffer_samples_sample_V_29_10_addr" to="sample_sliding_window_buffer_samples_sample_V_29_10_load" fromId="3494" toId="3771">
</dataflow>
<dataflow id="12541" from="sample_sliding_window_buffer_samples_sample_V_29_9_addr" to="sample_sliding_window_buffer_samples_sample_V_29_9_load" fromId="3496" toId="3772">
</dataflow>
<dataflow id="12542" from="sample_sliding_window_buffer_samples_sample_V_29_8_addr" to="sample_sliding_window_buffer_samples_sample_V_29_8_load" fromId="3498" toId="3773">
</dataflow>
<dataflow id="12543" from="sample_sliding_window_buffer_samples_sample_V_29_7_addr" to="sample_sliding_window_buffer_samples_sample_V_29_7_load" fromId="3500" toId="3774">
</dataflow>
<dataflow id="12544" from="sample_sliding_window_buffer_samples_sample_V_29_6_addr" to="sample_sliding_window_buffer_samples_sample_V_29_6_load" fromId="3502" toId="3775">
</dataflow>
<dataflow id="12545" from="sample_sliding_window_buffer_samples_sample_V_29_5_addr" to="sample_sliding_window_buffer_samples_sample_V_29_5_load" fromId="3504" toId="3776">
</dataflow>
<dataflow id="12546" from="sample_sliding_window_buffer_samples_sample_V_29_4_addr" to="sample_sliding_window_buffer_samples_sample_V_29_4_load" fromId="3506" toId="3777">
</dataflow>
<dataflow id="12547" from="sample_sliding_window_buffer_samples_sample_V_29_3_addr" to="sample_sliding_window_buffer_samples_sample_V_29_3_load" fromId="3508" toId="3778">
</dataflow>
<dataflow id="12548" from="sample_sliding_window_buffer_samples_sample_V_29_2_addr" to="sample_sliding_window_buffer_samples_sample_V_29_2_load" fromId="3510" toId="3779">
</dataflow>
<dataflow id="12549" from="sample_sliding_window_buffer_samples_sample_V_29_1_addr" to="sample_sliding_window_buffer_samples_sample_V_29_1_load" fromId="3512" toId="3780">
</dataflow>
<dataflow id="12550" from="sample_sliding_window_buffer_samples_sample_V_29_0_addr" to="sample_sliding_window_buffer_samples_sample_V_29_0_load" fromId="3514" toId="3781">
</dataflow>
<dataflow id="12551" from="sample_sliding_window_buffer_samples_timestamp_V_28_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_11_load" fromId="3516" toId="3782">
</dataflow>
<dataflow id="12552" from="sample_sliding_window_buffer_samples_timestamp_V_28_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_10_load" fromId="3518" toId="3783">
</dataflow>
<dataflow id="12553" from="sample_sliding_window_buffer_samples_timestamp_V_28_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_9_load" fromId="3520" toId="3784">
</dataflow>
<dataflow id="12554" from="sample_sliding_window_buffer_samples_timestamp_V_28_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_8_load" fromId="3522" toId="3785">
</dataflow>
<dataflow id="12555" from="sample_sliding_window_buffer_samples_timestamp_V_28_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_7_load" fromId="3524" toId="3786">
</dataflow>
<dataflow id="12556" from="sample_sliding_window_buffer_samples_timestamp_V_28_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_6_load" fromId="3526" toId="3787">
</dataflow>
<dataflow id="12557" from="sample_sliding_window_buffer_samples_timestamp_V_28_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_5_load" fromId="3528" toId="3788">
</dataflow>
<dataflow id="12558" from="sample_sliding_window_buffer_samples_timestamp_V_28_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_4_load" fromId="3530" toId="3789">
</dataflow>
<dataflow id="12559" from="sample_sliding_window_buffer_samples_timestamp_V_28_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_3_load" fromId="3532" toId="3790">
</dataflow>
<dataflow id="12560" from="sample_sliding_window_buffer_samples_timestamp_V_28_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_2_load" fromId="3534" toId="3791">
</dataflow>
<dataflow id="12561" from="sample_sliding_window_buffer_samples_timestamp_V_28_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_1_load" fromId="3536" toId="3792">
</dataflow>
<dataflow id="12562" from="sample_sliding_window_buffer_samples_timestamp_V_28_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_28_0_load" fromId="3538" toId="3793">
</dataflow>
<dataflow id="12563" from="sample_sliding_window_buffer_samples_sample_V_28_11_addr" to="sample_sliding_window_buffer_samples_sample_V_28_11_load" fromId="3540" toId="3794">
</dataflow>
<dataflow id="12564" from="sample_sliding_window_buffer_samples_sample_V_28_10_addr" to="sample_sliding_window_buffer_samples_sample_V_28_10_load" fromId="3542" toId="3795">
</dataflow>
<dataflow id="12565" from="sample_sliding_window_buffer_samples_sample_V_28_9_addr" to="sample_sliding_window_buffer_samples_sample_V_28_9_load" fromId="3544" toId="3796">
</dataflow>
<dataflow id="12566" from="sample_sliding_window_buffer_samples_sample_V_28_8_addr" to="sample_sliding_window_buffer_samples_sample_V_28_8_load" fromId="3546" toId="3797">
</dataflow>
<dataflow id="12567" from="sample_sliding_window_buffer_samples_sample_V_28_7_addr" to="sample_sliding_window_buffer_samples_sample_V_28_7_load" fromId="3548" toId="3798">
</dataflow>
<dataflow id="12568" from="sample_sliding_window_buffer_samples_sample_V_28_6_addr" to="sample_sliding_window_buffer_samples_sample_V_28_6_load" fromId="3550" toId="3799">
</dataflow>
<dataflow id="12569" from="sample_sliding_window_buffer_samples_sample_V_28_5_addr" to="sample_sliding_window_buffer_samples_sample_V_28_5_load" fromId="3552" toId="3800">
</dataflow>
<dataflow id="12570" from="sample_sliding_window_buffer_samples_sample_V_28_4_addr" to="sample_sliding_window_buffer_samples_sample_V_28_4_load" fromId="3554" toId="3801">
</dataflow>
<dataflow id="12571" from="sample_sliding_window_buffer_samples_sample_V_28_3_addr" to="sample_sliding_window_buffer_samples_sample_V_28_3_load" fromId="3556" toId="3802">
</dataflow>
<dataflow id="12572" from="sample_sliding_window_buffer_samples_sample_V_28_2_addr" to="sample_sliding_window_buffer_samples_sample_V_28_2_load" fromId="3558" toId="3803">
</dataflow>
<dataflow id="12573" from="sample_sliding_window_buffer_samples_sample_V_28_1_addr" to="sample_sliding_window_buffer_samples_sample_V_28_1_load" fromId="3560" toId="3804">
</dataflow>
<dataflow id="12574" from="sample_sliding_window_buffer_samples_sample_V_28_0_addr" to="sample_sliding_window_buffer_samples_sample_V_28_0_load" fromId="3562" toId="3805">
</dataflow>
<dataflow id="12575" from="sample_sliding_window_buffer_samples_sample_V_28_0_load" to="store_ln225" fromId="3805" toId="3806">
</dataflow>
<dataflow id="12576" from="period_samples_0_sample_V_addr_29" to="store_ln225" fromId="736" toId="3806">
</dataflow>
<dataflow id="12577" from="sample_sliding_window_buffer_samples_sample_V_28_1_load" to="store_ln225" fromId="3804" toId="3807">
</dataflow>
<dataflow id="12578" from="period_samples_1_sample_V_addr_29" to="store_ln225" fromId="737" toId="3807">
</dataflow>
<dataflow id="12579" from="sample_sliding_window_buffer_samples_sample_V_28_2_load" to="store_ln225" fromId="3803" toId="3808">
</dataflow>
<dataflow id="12580" from="period_samples_2_sample_V_addr_29" to="store_ln225" fromId="738" toId="3808">
</dataflow>
<dataflow id="12581" from="sample_sliding_window_buffer_samples_sample_V_28_3_load" to="store_ln225" fromId="3802" toId="3809">
</dataflow>
<dataflow id="12582" from="period_samples_3_sample_V_addr_29" to="store_ln225" fromId="739" toId="3809">
</dataflow>
<dataflow id="12583" from="sample_sliding_window_buffer_samples_sample_V_28_4_load" to="store_ln225" fromId="3801" toId="3810">
</dataflow>
<dataflow id="12584" from="period_samples_4_sample_V_addr_29" to="store_ln225" fromId="740" toId="3810">
</dataflow>
<dataflow id="12585" from="sample_sliding_window_buffer_samples_sample_V_28_5_load" to="store_ln225" fromId="3800" toId="3811">
</dataflow>
<dataflow id="12586" from="period_samples_5_sample_V_addr_29" to="store_ln225" fromId="741" toId="3811">
</dataflow>
<dataflow id="12587" from="sample_sliding_window_buffer_samples_sample_V_28_6_load" to="store_ln225" fromId="3799" toId="3812">
</dataflow>
<dataflow id="12588" from="period_samples_6_sample_V_addr_29" to="store_ln225" fromId="742" toId="3812">
</dataflow>
<dataflow id="12589" from="sample_sliding_window_buffer_samples_sample_V_28_7_load" to="store_ln225" fromId="3798" toId="3813">
</dataflow>
<dataflow id="12590" from="period_samples_7_sample_V_addr_29" to="store_ln225" fromId="743" toId="3813">
</dataflow>
<dataflow id="12591" from="sample_sliding_window_buffer_samples_sample_V_28_8_load" to="store_ln225" fromId="3797" toId="3814">
</dataflow>
<dataflow id="12592" from="period_samples_8_sample_V_addr_29" to="store_ln225" fromId="744" toId="3814">
</dataflow>
<dataflow id="12593" from="sample_sliding_window_buffer_samples_sample_V_28_9_load" to="store_ln225" fromId="3796" toId="3815">
</dataflow>
<dataflow id="12594" from="period_samples_9_sample_V_addr_29" to="store_ln225" fromId="745" toId="3815">
</dataflow>
<dataflow id="12595" from="sample_sliding_window_buffer_samples_sample_V_28_10_load" to="store_ln225" fromId="3795" toId="3816">
</dataflow>
<dataflow id="12596" from="period_samples_10_sample_V_addr_29" to="store_ln225" fromId="746" toId="3816">
</dataflow>
<dataflow id="12597" from="sample_sliding_window_buffer_samples_sample_V_28_11_load" to="store_ln225" fromId="3794" toId="3817">
</dataflow>
<dataflow id="12598" from="period_samples_11_sample_V_addr_29" to="store_ln225" fromId="747" toId="3817">
</dataflow>
<dataflow id="12599" from="sample_sliding_window_buffer_samples_timestamp_V_28_0_load" to="store_ln225" fromId="3793" toId="3818">
</dataflow>
<dataflow id="12600" from="period_samples_0_timestamp_V_addr_29" to="store_ln225" fromId="748" toId="3818">
</dataflow>
<dataflow id="12601" from="sample_sliding_window_buffer_samples_timestamp_V_28_1_load" to="store_ln225" fromId="3792" toId="3819">
</dataflow>
<dataflow id="12602" from="period_samples_1_timestamp_V_addr_29" to="store_ln225" fromId="749" toId="3819">
</dataflow>
<dataflow id="12603" from="sample_sliding_window_buffer_samples_timestamp_V_28_2_load" to="store_ln225" fromId="3791" toId="3820">
</dataflow>
<dataflow id="12604" from="period_samples_2_timestamp_V_addr_29" to="store_ln225" fromId="750" toId="3820">
</dataflow>
<dataflow id="12605" from="sample_sliding_window_buffer_samples_timestamp_V_28_3_load" to="store_ln225" fromId="3790" toId="3821">
</dataflow>
<dataflow id="12606" from="period_samples_3_timestamp_V_addr_29" to="store_ln225" fromId="751" toId="3821">
</dataflow>
<dataflow id="12607" from="sample_sliding_window_buffer_samples_timestamp_V_28_4_load" to="store_ln225" fromId="3789" toId="3822">
</dataflow>
<dataflow id="12608" from="period_samples_4_timestamp_V_addr_29" to="store_ln225" fromId="752" toId="3822">
</dataflow>
<dataflow id="12609" from="sample_sliding_window_buffer_samples_timestamp_V_28_5_load" to="store_ln225" fromId="3788" toId="3823">
</dataflow>
<dataflow id="12610" from="period_samples_5_timestamp_V_addr_29" to="store_ln225" fromId="753" toId="3823">
</dataflow>
<dataflow id="12611" from="sample_sliding_window_buffer_samples_timestamp_V_28_6_load" to="store_ln225" fromId="3787" toId="3824">
</dataflow>
<dataflow id="12612" from="period_samples_6_timestamp_V_addr_29" to="store_ln225" fromId="754" toId="3824">
</dataflow>
<dataflow id="12613" from="sample_sliding_window_buffer_samples_timestamp_V_28_7_load" to="store_ln225" fromId="3786" toId="3825">
</dataflow>
<dataflow id="12614" from="period_samples_7_timestamp_V_addr_29" to="store_ln225" fromId="755" toId="3825">
</dataflow>
<dataflow id="12615" from="sample_sliding_window_buffer_samples_timestamp_V_28_8_load" to="store_ln225" fromId="3785" toId="3826">
</dataflow>
<dataflow id="12616" from="period_samples_8_timestamp_V_addr_29" to="store_ln225" fromId="756" toId="3826">
</dataflow>
<dataflow id="12617" from="sample_sliding_window_buffer_samples_timestamp_V_28_9_load" to="store_ln225" fromId="3784" toId="3827">
</dataflow>
<dataflow id="12618" from="period_samples_9_timestamp_V_addr_29" to="store_ln225" fromId="757" toId="3827">
</dataflow>
<dataflow id="12619" from="sample_sliding_window_buffer_samples_timestamp_V_28_10_load" to="store_ln225" fromId="3783" toId="3828">
</dataflow>
<dataflow id="12620" from="period_samples_10_timestamp_V_addr_29" to="store_ln225" fromId="758" toId="3828">
</dataflow>
<dataflow id="12621" from="sample_sliding_window_buffer_samples_timestamp_V_28_11_load" to="store_ln225" fromId="3782" toId="3829">
</dataflow>
<dataflow id="12622" from="period_samples_11_timestamp_V_addr_29" to="store_ln225" fromId="759" toId="3829">
</dataflow>
<dataflow id="12623" from="sample_sliding_window_buffer_samples_sample_V_29_0_load" to="store_ln225" fromId="3781" toId="3830">
</dataflow>
<dataflow id="12624" from="period_samples_0_sample_V_addr_30" to="store_ln225" fromId="760" toId="3830">
</dataflow>
<dataflow id="12625" from="sample_sliding_window_buffer_samples_sample_V_29_1_load" to="store_ln225" fromId="3780" toId="3831">
</dataflow>
<dataflow id="12626" from="period_samples_1_sample_V_addr_30" to="store_ln225" fromId="761" toId="3831">
</dataflow>
<dataflow id="12627" from="sample_sliding_window_buffer_samples_sample_V_29_2_load" to="store_ln225" fromId="3779" toId="3832">
</dataflow>
<dataflow id="12628" from="period_samples_2_sample_V_addr_30" to="store_ln225" fromId="762" toId="3832">
</dataflow>
<dataflow id="12629" from="sample_sliding_window_buffer_samples_sample_V_29_3_load" to="store_ln225" fromId="3778" toId="3833">
</dataflow>
<dataflow id="12630" from="period_samples_3_sample_V_addr_30" to="store_ln225" fromId="763" toId="3833">
</dataflow>
<dataflow id="12631" from="sample_sliding_window_buffer_samples_sample_V_29_4_load" to="store_ln225" fromId="3777" toId="3834">
</dataflow>
<dataflow id="12632" from="period_samples_4_sample_V_addr_30" to="store_ln225" fromId="764" toId="3834">
</dataflow>
<dataflow id="12633" from="sample_sliding_window_buffer_samples_sample_V_29_5_load" to="store_ln225" fromId="3776" toId="3835">
</dataflow>
<dataflow id="12634" from="period_samples_5_sample_V_addr_30" to="store_ln225" fromId="765" toId="3835">
</dataflow>
<dataflow id="12635" from="sample_sliding_window_buffer_samples_sample_V_29_6_load" to="store_ln225" fromId="3775" toId="3836">
</dataflow>
<dataflow id="12636" from="period_samples_6_sample_V_addr_30" to="store_ln225" fromId="766" toId="3836">
</dataflow>
<dataflow id="12637" from="sample_sliding_window_buffer_samples_sample_V_29_7_load" to="store_ln225" fromId="3774" toId="3837">
</dataflow>
<dataflow id="12638" from="period_samples_7_sample_V_addr_30" to="store_ln225" fromId="767" toId="3837">
</dataflow>
<dataflow id="12639" from="sample_sliding_window_buffer_samples_sample_V_29_8_load" to="store_ln225" fromId="3773" toId="3838">
</dataflow>
<dataflow id="12640" from="period_samples_8_sample_V_addr_30" to="store_ln225" fromId="768" toId="3838">
</dataflow>
<dataflow id="12641" from="sample_sliding_window_buffer_samples_sample_V_29_9_load" to="store_ln225" fromId="3772" toId="3839">
</dataflow>
<dataflow id="12642" from="period_samples_9_sample_V_addr_30" to="store_ln225" fromId="769" toId="3839">
</dataflow>
<dataflow id="12643" from="sample_sliding_window_buffer_samples_sample_V_29_10_load" to="store_ln225" fromId="3771" toId="3840">
</dataflow>
<dataflow id="12644" from="period_samples_10_sample_V_addr_30" to="store_ln225" fromId="770" toId="3840">
</dataflow>
<dataflow id="12645" from="sample_sliding_window_buffer_samples_sample_V_29_11_load" to="store_ln225" fromId="3770" toId="3841">
</dataflow>
<dataflow id="12646" from="period_samples_11_sample_V_addr_30" to="store_ln225" fromId="771" toId="3841">
</dataflow>
<dataflow id="12647" from="sample_sliding_window_buffer_samples_timestamp_V_29_0_load" to="store_ln225" fromId="3769" toId="3842">
</dataflow>
<dataflow id="12648" from="period_samples_0_timestamp_V_addr_30" to="store_ln225" fromId="772" toId="3842">
</dataflow>
<dataflow id="12649" from="sample_sliding_window_buffer_samples_timestamp_V_29_1_load" to="store_ln225" fromId="3768" toId="3843">
</dataflow>
<dataflow id="12650" from="period_samples_1_timestamp_V_addr_30" to="store_ln225" fromId="773" toId="3843">
</dataflow>
<dataflow id="12651" from="sample_sliding_window_buffer_samples_timestamp_V_29_2_load" to="store_ln225" fromId="3767" toId="3844">
</dataflow>
<dataflow id="12652" from="period_samples_2_timestamp_V_addr_30" to="store_ln225" fromId="774" toId="3844">
</dataflow>
<dataflow id="12653" from="sample_sliding_window_buffer_samples_timestamp_V_29_3_load" to="store_ln225" fromId="3766" toId="3845">
</dataflow>
<dataflow id="12654" from="period_samples_3_timestamp_V_addr_30" to="store_ln225" fromId="775" toId="3845">
</dataflow>
<dataflow id="12655" from="sample_sliding_window_buffer_samples_timestamp_V_29_4_load" to="store_ln225" fromId="3765" toId="3846">
</dataflow>
<dataflow id="12656" from="period_samples_4_timestamp_V_addr_30" to="store_ln225" fromId="776" toId="3846">
</dataflow>
<dataflow id="12657" from="sample_sliding_window_buffer_samples_timestamp_V_29_5_load" to="store_ln225" fromId="3764" toId="3847">
</dataflow>
<dataflow id="12658" from="period_samples_5_timestamp_V_addr_30" to="store_ln225" fromId="777" toId="3847">
</dataflow>
<dataflow id="12659" from="sample_sliding_window_buffer_samples_timestamp_V_29_6_load" to="store_ln225" fromId="3763" toId="3848">
</dataflow>
<dataflow id="12660" from="period_samples_6_timestamp_V_addr_30" to="store_ln225" fromId="778" toId="3848">
</dataflow>
<dataflow id="12661" from="sample_sliding_window_buffer_samples_timestamp_V_29_7_load" to="store_ln225" fromId="3762" toId="3849">
</dataflow>
<dataflow id="12662" from="period_samples_7_timestamp_V_addr_30" to="store_ln225" fromId="779" toId="3849">
</dataflow>
<dataflow id="12663" from="sample_sliding_window_buffer_samples_timestamp_V_29_8_load" to="store_ln225" fromId="3761" toId="3850">
</dataflow>
<dataflow id="12664" from="period_samples_8_timestamp_V_addr_30" to="store_ln225" fromId="780" toId="3850">
</dataflow>
<dataflow id="12665" from="sample_sliding_window_buffer_samples_timestamp_V_29_9_load" to="store_ln225" fromId="3760" toId="3851">
</dataflow>
<dataflow id="12666" from="period_samples_9_timestamp_V_addr_30" to="store_ln225" fromId="781" toId="3851">
</dataflow>
<dataflow id="12667" from="sample_sliding_window_buffer_samples_timestamp_V_29_10_load" to="store_ln225" fromId="3759" toId="3852">
</dataflow>
<dataflow id="12668" from="period_samples_10_timestamp_V_addr_30" to="store_ln225" fromId="782" toId="3852">
</dataflow>
<dataflow id="12669" from="sample_sliding_window_buffer_samples_timestamp_V_29_11_load" to="store_ln225" fromId="3758" toId="3853">
</dataflow>
<dataflow id="12670" from="period_samples_11_timestamp_V_addr_30" to="store_ln225" fromId="783" toId="3853">
</dataflow>
<dataflow id="12672" from="_ssdm_op_SpecLoopName" to="specloopname_ln222" fromId="12671" toId="3854">
</dataflow>
<dataflow id="12674" from="empty_6" to="specloopname_ln222" fromId="12673" toId="3854">
</dataflow>
<dataflow id="12675" from="sample_sliding_window_buffer_count_addr" to="period_count_s" fromId="3660" toId="3855">
</dataflow>
<dataflow id="12676" from="period_count_s" to="zext_ln225" fromId="3855" toId="3856">
</dataflow>
<dataflow id="12677" from="sample_sliding_window_buffer_samples_timestamp_V_31_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_11_load" fromId="3662" toId="3857">
</dataflow>
<dataflow id="12678" from="sample_sliding_window_buffer_samples_timestamp_V_31_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_10_load" fromId="3664" toId="3858">
</dataflow>
<dataflow id="12679" from="sample_sliding_window_buffer_samples_timestamp_V_31_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_9_load" fromId="3666" toId="3859">
</dataflow>
<dataflow id="12680" from="sample_sliding_window_buffer_samples_timestamp_V_31_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_8_load" fromId="3668" toId="3860">
</dataflow>
<dataflow id="12681" from="sample_sliding_window_buffer_samples_timestamp_V_31_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_7_load" fromId="3670" toId="3861">
</dataflow>
<dataflow id="12682" from="sample_sliding_window_buffer_samples_timestamp_V_31_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_6_load" fromId="3672" toId="3862">
</dataflow>
<dataflow id="12683" from="sample_sliding_window_buffer_samples_timestamp_V_31_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_5_load" fromId="3674" toId="3863">
</dataflow>
<dataflow id="12684" from="sample_sliding_window_buffer_samples_timestamp_V_31_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_4_load" fromId="3676" toId="3864">
</dataflow>
<dataflow id="12685" from="sample_sliding_window_buffer_samples_timestamp_V_31_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_3_load" fromId="3678" toId="3865">
</dataflow>
<dataflow id="12686" from="sample_sliding_window_buffer_samples_timestamp_V_31_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_2_load" fromId="3680" toId="3866">
</dataflow>
<dataflow id="12687" from="sample_sliding_window_buffer_samples_timestamp_V_31_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_1_load" fromId="3682" toId="3867">
</dataflow>
<dataflow id="12688" from="sample_sliding_window_buffer_samples_timestamp_V_31_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_31_0_load" fromId="3684" toId="3868">
</dataflow>
<dataflow id="12689" from="sample_sliding_window_buffer_samples_sample_V_31_11_addr" to="sample_sliding_window_buffer_samples_sample_V_31_11_load" fromId="3686" toId="3869">
</dataflow>
<dataflow id="12690" from="sample_sliding_window_buffer_samples_sample_V_31_10_addr" to="sample_sliding_window_buffer_samples_sample_V_31_10_load" fromId="3688" toId="3870">
</dataflow>
<dataflow id="12691" from="sample_sliding_window_buffer_samples_sample_V_31_9_addr" to="sample_sliding_window_buffer_samples_sample_V_31_9_load" fromId="3690" toId="3871">
</dataflow>
<dataflow id="12692" from="sample_sliding_window_buffer_samples_sample_V_31_8_addr" to="sample_sliding_window_buffer_samples_sample_V_31_8_load" fromId="3692" toId="3872">
</dataflow>
<dataflow id="12693" from="sample_sliding_window_buffer_samples_sample_V_31_7_addr" to="sample_sliding_window_buffer_samples_sample_V_31_7_load" fromId="3694" toId="3873">
</dataflow>
<dataflow id="12694" from="sample_sliding_window_buffer_samples_sample_V_31_6_addr" to="sample_sliding_window_buffer_samples_sample_V_31_6_load" fromId="3696" toId="3874">
</dataflow>
<dataflow id="12695" from="sample_sliding_window_buffer_samples_sample_V_31_5_addr" to="sample_sliding_window_buffer_samples_sample_V_31_5_load" fromId="3698" toId="3875">
</dataflow>
<dataflow id="12696" from="sample_sliding_window_buffer_samples_sample_V_31_4_addr" to="sample_sliding_window_buffer_samples_sample_V_31_4_load" fromId="3700" toId="3876">
</dataflow>
<dataflow id="12697" from="sample_sliding_window_buffer_samples_sample_V_31_3_addr" to="sample_sliding_window_buffer_samples_sample_V_31_3_load" fromId="3702" toId="3877">
</dataflow>
<dataflow id="12698" from="sample_sliding_window_buffer_samples_sample_V_31_2_addr" to="sample_sliding_window_buffer_samples_sample_V_31_2_load" fromId="3704" toId="3878">
</dataflow>
<dataflow id="12699" from="sample_sliding_window_buffer_samples_sample_V_31_1_addr" to="sample_sliding_window_buffer_samples_sample_V_31_1_load" fromId="3706" toId="3879">
</dataflow>
<dataflow id="12700" from="sample_sliding_window_buffer_samples_sample_V_31_0_addr" to="sample_sliding_window_buffer_samples_sample_V_31_0_load" fromId="3708" toId="3880">
</dataflow>
<dataflow id="12701" from="sample_sliding_window_buffer_samples_timestamp_V_30_11_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_11_load" fromId="3710" toId="3881">
</dataflow>
<dataflow id="12702" from="sample_sliding_window_buffer_samples_timestamp_V_30_10_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_10_load" fromId="3712" toId="3882">
</dataflow>
<dataflow id="12703" from="sample_sliding_window_buffer_samples_timestamp_V_30_9_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_9_load" fromId="3714" toId="3883">
</dataflow>
<dataflow id="12704" from="sample_sliding_window_buffer_samples_timestamp_V_30_8_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_8_load" fromId="3716" toId="3884">
</dataflow>
<dataflow id="12705" from="sample_sliding_window_buffer_samples_timestamp_V_30_7_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_7_load" fromId="3718" toId="3885">
</dataflow>
<dataflow id="12706" from="sample_sliding_window_buffer_samples_timestamp_V_30_6_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_6_load" fromId="3720" toId="3886">
</dataflow>
<dataflow id="12707" from="sample_sliding_window_buffer_samples_timestamp_V_30_5_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_5_load" fromId="3722" toId="3887">
</dataflow>
<dataflow id="12708" from="sample_sliding_window_buffer_samples_timestamp_V_30_4_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_4_load" fromId="3724" toId="3888">
</dataflow>
<dataflow id="12709" from="sample_sliding_window_buffer_samples_timestamp_V_30_3_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_3_load" fromId="3726" toId="3889">
</dataflow>
<dataflow id="12710" from="sample_sliding_window_buffer_samples_timestamp_V_30_2_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_2_load" fromId="3728" toId="3890">
</dataflow>
<dataflow id="12711" from="sample_sliding_window_buffer_samples_timestamp_V_30_1_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_1_load" fromId="3730" toId="3891">
</dataflow>
<dataflow id="12712" from="sample_sliding_window_buffer_samples_timestamp_V_30_0_addr" to="sample_sliding_window_buffer_samples_timestamp_V_30_0_load" fromId="3732" toId="3892">
</dataflow>
<dataflow id="12713" from="sample_sliding_window_buffer_samples_sample_V_30_11_addr" to="sample_sliding_window_buffer_samples_sample_V_30_11_load" fromId="3734" toId="3893">
</dataflow>
<dataflow id="12714" from="sample_sliding_window_buffer_samples_sample_V_30_10_addr" to="sample_sliding_window_buffer_samples_sample_V_30_10_load" fromId="3736" toId="3894">
</dataflow>
<dataflow id="12715" from="sample_sliding_window_buffer_samples_sample_V_30_9_addr" to="sample_sliding_window_buffer_samples_sample_V_30_9_load" fromId="3738" toId="3895">
</dataflow>
<dataflow id="12716" from="sample_sliding_window_buffer_samples_sample_V_30_8_addr" to="sample_sliding_window_buffer_samples_sample_V_30_8_load" fromId="3740" toId="3896">
</dataflow>
<dataflow id="12717" from="sample_sliding_window_buffer_samples_sample_V_30_7_addr" to="sample_sliding_window_buffer_samples_sample_V_30_7_load" fromId="3742" toId="3897">
</dataflow>
<dataflow id="12718" from="sample_sliding_window_buffer_samples_sample_V_30_6_addr" to="sample_sliding_window_buffer_samples_sample_V_30_6_load" fromId="3744" toId="3898">
</dataflow>
<dataflow id="12719" from="sample_sliding_window_buffer_samples_sample_V_30_5_addr" to="sample_sliding_window_buffer_samples_sample_V_30_5_load" fromId="3746" toId="3899">
</dataflow>
<dataflow id="12720" from="sample_sliding_window_buffer_samples_sample_V_30_4_addr" to="sample_sliding_window_buffer_samples_sample_V_30_4_load" fromId="3748" toId="3900">
</dataflow>
<dataflow id="12721" from="sample_sliding_window_buffer_samples_sample_V_30_3_addr" to="sample_sliding_window_buffer_samples_sample_V_30_3_load" fromId="3750" toId="3901">
</dataflow>
<dataflow id="12722" from="sample_sliding_window_buffer_samples_sample_V_30_2_addr" to="sample_sliding_window_buffer_samples_sample_V_30_2_load" fromId="3752" toId="3902">
</dataflow>
<dataflow id="12723" from="sample_sliding_window_buffer_samples_sample_V_30_1_addr" to="sample_sliding_window_buffer_samples_sample_V_30_1_load" fromId="3754" toId="3903">
</dataflow>
<dataflow id="12724" from="sample_sliding_window_buffer_samples_sample_V_30_0_addr" to="sample_sliding_window_buffer_samples_sample_V_30_0_load" fromId="3756" toId="3904">
</dataflow>
<dataflow id="12725" from="sample_sliding_window_buffer_samples_sample_V_30_0_load" to="store_ln225" fromId="3904" toId="3905">
</dataflow>
<dataflow id="12726" from="period_samples_0_sample_V_addr_31" to="store_ln225" fromId="784" toId="3905">
</dataflow>
<dataflow id="12727" from="sample_sliding_window_buffer_samples_sample_V_30_1_load" to="store_ln225" fromId="3903" toId="3906">
</dataflow>
<dataflow id="12728" from="period_samples_1_sample_V_addr_31" to="store_ln225" fromId="785" toId="3906">
</dataflow>
<dataflow id="12729" from="sample_sliding_window_buffer_samples_sample_V_30_2_load" to="store_ln225" fromId="3902" toId="3907">
</dataflow>
<dataflow id="12730" from="period_samples_2_sample_V_addr_31" to="store_ln225" fromId="786" toId="3907">
</dataflow>
<dataflow id="12731" from="sample_sliding_window_buffer_samples_sample_V_30_3_load" to="store_ln225" fromId="3901" toId="3908">
</dataflow>
<dataflow id="12732" from="period_samples_3_sample_V_addr_31" to="store_ln225" fromId="787" toId="3908">
</dataflow>
<dataflow id="12733" from="sample_sliding_window_buffer_samples_sample_V_30_4_load" to="store_ln225" fromId="3900" toId="3909">
</dataflow>
<dataflow id="12734" from="period_samples_4_sample_V_addr_31" to="store_ln225" fromId="788" toId="3909">
</dataflow>
<dataflow id="12735" from="sample_sliding_window_buffer_samples_sample_V_30_5_load" to="store_ln225" fromId="3899" toId="3910">
</dataflow>
<dataflow id="12736" from="period_samples_5_sample_V_addr_31" to="store_ln225" fromId="789" toId="3910">
</dataflow>
<dataflow id="12737" from="sample_sliding_window_buffer_samples_sample_V_30_6_load" to="store_ln225" fromId="3898" toId="3911">
</dataflow>
<dataflow id="12738" from="period_samples_6_sample_V_addr_31" to="store_ln225" fromId="790" toId="3911">
</dataflow>
<dataflow id="12739" from="sample_sliding_window_buffer_samples_sample_V_30_7_load" to="store_ln225" fromId="3897" toId="3912">
</dataflow>
<dataflow id="12740" from="period_samples_7_sample_V_addr_31" to="store_ln225" fromId="791" toId="3912">
</dataflow>
<dataflow id="12741" from="sample_sliding_window_buffer_samples_sample_V_30_8_load" to="store_ln225" fromId="3896" toId="3913">
</dataflow>
<dataflow id="12742" from="period_samples_8_sample_V_addr_31" to="store_ln225" fromId="792" toId="3913">
</dataflow>
<dataflow id="12743" from="sample_sliding_window_buffer_samples_sample_V_30_9_load" to="store_ln225" fromId="3895" toId="3914">
</dataflow>
<dataflow id="12744" from="period_samples_9_sample_V_addr_31" to="store_ln225" fromId="793" toId="3914">
</dataflow>
<dataflow id="12745" from="sample_sliding_window_buffer_samples_sample_V_30_10_load" to="store_ln225" fromId="3894" toId="3915">
</dataflow>
<dataflow id="12746" from="period_samples_10_sample_V_addr_31" to="store_ln225" fromId="794" toId="3915">
</dataflow>
<dataflow id="12747" from="sample_sliding_window_buffer_samples_sample_V_30_11_load" to="store_ln225" fromId="3893" toId="3916">
</dataflow>
<dataflow id="12748" from="period_samples_11_sample_V_addr_31" to="store_ln225" fromId="795" toId="3916">
</dataflow>
<dataflow id="12749" from="sample_sliding_window_buffer_samples_timestamp_V_30_0_load" to="store_ln225" fromId="3892" toId="3917">
</dataflow>
<dataflow id="12750" from="period_samples_0_timestamp_V_addr_31" to="store_ln225" fromId="796" toId="3917">
</dataflow>
<dataflow id="12751" from="sample_sliding_window_buffer_samples_timestamp_V_30_1_load" to="store_ln225" fromId="3891" toId="3918">
</dataflow>
<dataflow id="12752" from="period_samples_1_timestamp_V_addr_31" to="store_ln225" fromId="797" toId="3918">
</dataflow>
<dataflow id="12753" from="sample_sliding_window_buffer_samples_timestamp_V_30_2_load" to="store_ln225" fromId="3890" toId="3919">
</dataflow>
<dataflow id="12754" from="period_samples_2_timestamp_V_addr_31" to="store_ln225" fromId="798" toId="3919">
</dataflow>
<dataflow id="12755" from="sample_sliding_window_buffer_samples_timestamp_V_30_3_load" to="store_ln225" fromId="3889" toId="3920">
</dataflow>
<dataflow id="12756" from="period_samples_3_timestamp_V_addr_31" to="store_ln225" fromId="799" toId="3920">
</dataflow>
<dataflow id="12757" from="sample_sliding_window_buffer_samples_timestamp_V_30_4_load" to="store_ln225" fromId="3888" toId="3921">
</dataflow>
<dataflow id="12758" from="period_samples_4_timestamp_V_addr_31" to="store_ln225" fromId="800" toId="3921">
</dataflow>
<dataflow id="12759" from="sample_sliding_window_buffer_samples_timestamp_V_30_5_load" to="store_ln225" fromId="3887" toId="3922">
</dataflow>
<dataflow id="12760" from="period_samples_5_timestamp_V_addr_31" to="store_ln225" fromId="801" toId="3922">
</dataflow>
<dataflow id="12761" from="sample_sliding_window_buffer_samples_timestamp_V_30_6_load" to="store_ln225" fromId="3886" toId="3923">
</dataflow>
<dataflow id="12762" from="period_samples_6_timestamp_V_addr_31" to="store_ln225" fromId="802" toId="3923">
</dataflow>
<dataflow id="12763" from="sample_sliding_window_buffer_samples_timestamp_V_30_7_load" to="store_ln225" fromId="3885" toId="3924">
</dataflow>
<dataflow id="12764" from="period_samples_7_timestamp_V_addr_31" to="store_ln225" fromId="803" toId="3924">
</dataflow>
<dataflow id="12765" from="sample_sliding_window_buffer_samples_timestamp_V_30_8_load" to="store_ln225" fromId="3884" toId="3925">
</dataflow>
<dataflow id="12766" from="period_samples_8_timestamp_V_addr_31" to="store_ln225" fromId="804" toId="3925">
</dataflow>
<dataflow id="12767" from="sample_sliding_window_buffer_samples_timestamp_V_30_9_load" to="store_ln225" fromId="3883" toId="3926">
</dataflow>
<dataflow id="12768" from="period_samples_9_timestamp_V_addr_31" to="store_ln225" fromId="805" toId="3926">
</dataflow>
<dataflow id="12769" from="sample_sliding_window_buffer_samples_timestamp_V_30_10_load" to="store_ln225" fromId="3882" toId="3927">
</dataflow>
<dataflow id="12770" from="period_samples_10_timestamp_V_addr_31" to="store_ln225" fromId="806" toId="3927">
</dataflow>
<dataflow id="12771" from="sample_sliding_window_buffer_samples_timestamp_V_30_11_load" to="store_ln225" fromId="3881" toId="3928">
</dataflow>
<dataflow id="12772" from="period_samples_11_timestamp_V_addr_31" to="store_ln225" fromId="807" toId="3928">
</dataflow>
<dataflow id="12773" from="sample_sliding_window_buffer_samples_sample_V_31_0_load" to="store_ln225" fromId="3880" toId="3929">
</dataflow>
<dataflow id="12774" from="period_samples_0_sample_V_addr_32" to="store_ln225" fromId="808" toId="3929">
</dataflow>
<dataflow id="12775" from="sample_sliding_window_buffer_samples_sample_V_31_1_load" to="store_ln225" fromId="3879" toId="3930">
</dataflow>
<dataflow id="12776" from="period_samples_1_sample_V_addr_32" to="store_ln225" fromId="809" toId="3930">
</dataflow>
<dataflow id="12777" from="sample_sliding_window_buffer_samples_sample_V_31_2_load" to="store_ln225" fromId="3878" toId="3931">
</dataflow>
<dataflow id="12778" from="period_samples_2_sample_V_addr_32" to="store_ln225" fromId="810" toId="3931">
</dataflow>
<dataflow id="12779" from="sample_sliding_window_buffer_samples_sample_V_31_3_load" to="store_ln225" fromId="3877" toId="3932">
</dataflow>
<dataflow id="12780" from="period_samples_3_sample_V_addr_32" to="store_ln225" fromId="811" toId="3932">
</dataflow>
<dataflow id="12781" from="sample_sliding_window_buffer_samples_sample_V_31_4_load" to="store_ln225" fromId="3876" toId="3933">
</dataflow>
<dataflow id="12782" from="period_samples_4_sample_V_addr_32" to="store_ln225" fromId="812" toId="3933">
</dataflow>
<dataflow id="12783" from="sample_sliding_window_buffer_samples_sample_V_31_5_load" to="store_ln225" fromId="3875" toId="3934">
</dataflow>
<dataflow id="12784" from="period_samples_5_sample_V_addr_32" to="store_ln225" fromId="813" toId="3934">
</dataflow>
<dataflow id="12785" from="sample_sliding_window_buffer_samples_sample_V_31_6_load" to="store_ln225" fromId="3874" toId="3935">
</dataflow>
<dataflow id="12786" from="period_samples_6_sample_V_addr_32" to="store_ln225" fromId="814" toId="3935">
</dataflow>
<dataflow id="12787" from="sample_sliding_window_buffer_samples_sample_V_31_7_load" to="store_ln225" fromId="3873" toId="3936">
</dataflow>
<dataflow id="12788" from="period_samples_7_sample_V_addr_32" to="store_ln225" fromId="815" toId="3936">
</dataflow>
<dataflow id="12789" from="sample_sliding_window_buffer_samples_sample_V_31_8_load" to="store_ln225" fromId="3872" toId="3937">
</dataflow>
<dataflow id="12790" from="period_samples_8_sample_V_addr_32" to="store_ln225" fromId="816" toId="3937">
</dataflow>
<dataflow id="12791" from="sample_sliding_window_buffer_samples_sample_V_31_9_load" to="store_ln225" fromId="3871" toId="3938">
</dataflow>
<dataflow id="12792" from="period_samples_9_sample_V_addr_32" to="store_ln225" fromId="817" toId="3938">
</dataflow>
<dataflow id="12793" from="sample_sliding_window_buffer_samples_sample_V_31_10_load" to="store_ln225" fromId="3870" toId="3939">
</dataflow>
<dataflow id="12794" from="period_samples_10_sample_V_addr_32" to="store_ln225" fromId="818" toId="3939">
</dataflow>
<dataflow id="12795" from="sample_sliding_window_buffer_samples_sample_V_31_11_load" to="store_ln225" fromId="3869" toId="3940">
</dataflow>
<dataflow id="12796" from="period_samples_11_sample_V_addr_32" to="store_ln225" fromId="819" toId="3940">
</dataflow>
<dataflow id="12797" from="sample_sliding_window_buffer_samples_timestamp_V_31_0_load" to="store_ln225" fromId="3868" toId="3941">
</dataflow>
<dataflow id="12798" from="period_samples_0_timestamp_V_addr_32" to="store_ln225" fromId="820" toId="3941">
</dataflow>
<dataflow id="12799" from="sample_sliding_window_buffer_samples_timestamp_V_31_1_load" to="store_ln225" fromId="3867" toId="3942">
</dataflow>
<dataflow id="12800" from="period_samples_1_timestamp_V_addr_32" to="store_ln225" fromId="821" toId="3942">
</dataflow>
<dataflow id="12801" from="sample_sliding_window_buffer_samples_timestamp_V_31_2_load" to="store_ln225" fromId="3866" toId="3943">
</dataflow>
<dataflow id="12802" from="period_samples_2_timestamp_V_addr_32" to="store_ln225" fromId="822" toId="3943">
</dataflow>
<dataflow id="12803" from="sample_sliding_window_buffer_samples_timestamp_V_31_3_load" to="store_ln225" fromId="3865" toId="3944">
</dataflow>
<dataflow id="12804" from="period_samples_3_timestamp_V_addr_32" to="store_ln225" fromId="823" toId="3944">
</dataflow>
<dataflow id="12805" from="sample_sliding_window_buffer_samples_timestamp_V_31_4_load" to="store_ln225" fromId="3864" toId="3945">
</dataflow>
<dataflow id="12806" from="period_samples_4_timestamp_V_addr_32" to="store_ln225" fromId="824" toId="3945">
</dataflow>
<dataflow id="12807" from="sample_sliding_window_buffer_samples_timestamp_V_31_5_load" to="store_ln225" fromId="3863" toId="3946">
</dataflow>
<dataflow id="12808" from="period_samples_5_timestamp_V_addr_32" to="store_ln225" fromId="825" toId="3946">
</dataflow>
<dataflow id="12809" from="sample_sliding_window_buffer_samples_timestamp_V_31_6_load" to="store_ln225" fromId="3862" toId="3947">
</dataflow>
<dataflow id="12810" from="period_samples_6_timestamp_V_addr_32" to="store_ln225" fromId="826" toId="3947">
</dataflow>
<dataflow id="12811" from="sample_sliding_window_buffer_samples_timestamp_V_31_7_load" to="store_ln225" fromId="3861" toId="3948">
</dataflow>
<dataflow id="12812" from="period_samples_7_timestamp_V_addr_32" to="store_ln225" fromId="827" toId="3948">
</dataflow>
<dataflow id="12813" from="sample_sliding_window_buffer_samples_timestamp_V_31_8_load" to="store_ln225" fromId="3860" toId="3949">
</dataflow>
<dataflow id="12814" from="period_samples_8_timestamp_V_addr_32" to="store_ln225" fromId="828" toId="3949">
</dataflow>
<dataflow id="12815" from="sample_sliding_window_buffer_samples_timestamp_V_31_9_load" to="store_ln225" fromId="3859" toId="3950">
</dataflow>
<dataflow id="12816" from="period_samples_9_timestamp_V_addr_32" to="store_ln225" fromId="829" toId="3950">
</dataflow>
<dataflow id="12817" from="sample_sliding_window_buffer_samples_timestamp_V_31_10_load" to="store_ln225" fromId="3858" toId="3951">
</dataflow>
<dataflow id="12818" from="period_samples_10_timestamp_V_addr_32" to="store_ln225" fromId="830" toId="3951">
</dataflow>
<dataflow id="12819" from="sample_sliding_window_buffer_samples_timestamp_V_31_11_load" to="store_ln225" fromId="3857" toId="3952">
</dataflow>
<dataflow id="12820" from="period_samples_11_timestamp_V_addr_32" to="store_ln225" fromId="831" toId="3952">
</dataflow>
<dataflow id="12821" from="period_count_s" to="icmp_ln229" fromId="3855" toId="3953">
</dataflow>
<dataflow id="12823" from="StgValue_12822" to="icmp_ln229" fromId="12822" toId="3953">
</dataflow>
<dataflow id="12824" from="icmp_ln229" to="br_ln229" fromId="3953" toId="3954">
</dataflow>
<dataflow id="12825" from="j_1" to="j" fromId="3958" toId="3956">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="12826" from="br_ln0" to="j" fromId="4100" toId="3956">
<BackEdge/>
</dataflow>
<dataflow id="12827" from="StgValue_12822" to="j" fromId="12822" toId="3956">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="12828" from="br_ln229" to="j" fromId="3955" toId="3956">
</dataflow>
<dataflow id="12829" from="add_ln236" to="idx_2" fromId="4099" toId="3957">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="12830" from="br_ln0" to="idx_2" fromId="4100" toId="3957">
<BackEdge/>
</dataflow>
<dataflow id="12831" from="idx_1" to="idx_2" fromId="864" toId="3957">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="12832" from="br_ln229" to="idx_2" fromId="3955" toId="3957">
</dataflow>
<dataflow id="12833" from="j" to="j_1" fromId="3956" toId="3958">
</dataflow>
<dataflow id="12835" from="StgValue_12834" to="j_1" fromId="12834" toId="3958">
</dataflow>
<dataflow id="12836" from="j" to="trunc_ln229" fromId="3956" toId="3959">
</dataflow>
<dataflow id="12837" from="j" to="icmp_ln229_1" fromId="3956" toId="3960">
</dataflow>
<dataflow id="12838" from="period_count_s" to="icmp_ln229_1" fromId="3855" toId="3960">
</dataflow>
<dataflow id="12840" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="12839" toId="3961">
</dataflow>
<dataflow id="12841" from="StgValue_4949" to="speclooptripcount_ln0" fromId="4949" toId="3961">
</dataflow>
<dataflow id="12843" from="StgValue_12842" to="speclooptripcount_ln0" fromId="12842" toId="3961">
</dataflow>
<dataflow id="12844" from="StgValue_6156" to="speclooptripcount_ln0" fromId="6156" toId="3961">
</dataflow>
<dataflow id="12845" from="icmp_ln229_1" to="br_ln229" fromId="3960" toId="3962">
</dataflow>
<dataflow id="12846" from="j" to="icmp_ln34" fromId="3956" toId="3963">
</dataflow>
<dataflow id="12848" from="StgValue_12847" to="icmp_ln34" fromId="12847" toId="3963">
</dataflow>
<dataflow id="12849" from="icmp_ln34" to="select_ln34" fromId="3963" toId="3964">
</dataflow>
<dataflow id="12851" from="StgValue_12850" to="select_ln34" fromId="12850" toId="3964">
</dataflow>
<dataflow id="12852" from="trunc_ln229" to="select_ln34" fromId="3959" toId="3964">
</dataflow>
<dataflow id="12853" from="select_ln34" to="zext_ln40" fromId="3964" toId="3965">
</dataflow>
<dataflow id="12854" from="period_samples_0_sample_V" to="period_samples_0_sample_V_addr" fromId="34" toId="3966">
</dataflow>
<dataflow id="12855" from="StgValue_4988" to="period_samples_0_sample_V_addr" fromId="4988" toId="3966">
</dataflow>
<dataflow id="12856" from="zext_ln40" to="period_samples_0_sample_V_addr" fromId="3965" toId="3966">
</dataflow>
<dataflow id="12857" from="period_samples_0_sample_V_addr" to="period_samples_0_sample_V_load" fromId="3966" toId="3967">
</dataflow>
<dataflow id="12858" from="period_samples_1_sample_V" to="period_samples_1_sample_V_addr" fromId="35" toId="3968">
</dataflow>
<dataflow id="12859" from="StgValue_4988" to="period_samples_1_sample_V_addr" fromId="4988" toId="3968">
</dataflow>
<dataflow id="12860" from="zext_ln40" to="period_samples_1_sample_V_addr" fromId="3965" toId="3968">
</dataflow>
<dataflow id="12861" from="period_samples_1_sample_V_addr" to="period_samples_1_sample_V_load" fromId="3968" toId="3969">
</dataflow>
<dataflow id="12862" from="period_samples_0_timestamp_V" to="period_samples_0_timestamp_V_addr" fromId="46" toId="3970">
</dataflow>
<dataflow id="12863" from="StgValue_4988" to="period_samples_0_timestamp_V_addr" fromId="4988" toId="3970">
</dataflow>
<dataflow id="12864" from="zext_ln40" to="period_samples_0_timestamp_V_addr" fromId="3965" toId="3970">
</dataflow>
<dataflow id="12865" from="period_samples_0_timestamp_V_addr" to="period_samples_0_timestamp_V_load" fromId="3970" toId="3971">
</dataflow>
<dataflow id="12866" from="period_samples_1_timestamp_V" to="period_samples_1_timestamp_V_addr" fromId="47" toId="3972">
</dataflow>
<dataflow id="12867" from="StgValue_4988" to="period_samples_1_timestamp_V_addr" fromId="4988" toId="3972">
</dataflow>
<dataflow id="12868" from="zext_ln40" to="period_samples_1_timestamp_V_addr" fromId="3965" toId="3972">
</dataflow>
<dataflow id="12869" from="period_samples_1_timestamp_V_addr" to="period_samples_1_timestamp_V_load" fromId="3972" toId="3973">
</dataflow>
<dataflow id="12871" from="_ssdm_op_BitConcatenate.i10.i6.i4" to="shl_ln" fromId="12870" toId="3974">
</dataflow>
<dataflow id="12872" from="period_count_s" to="shl_ln" fromId="3855" toId="3974">
</dataflow>
<dataflow id="12874" from="StgValue_12873" to="shl_ln" fromId="12873" toId="3974">
</dataflow>
<dataflow id="12875" from="shl_ln" to="zext_ln229" fromId="3974" toId="3975">
</dataflow>
<dataflow id="12877" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln229_1" fromId="12876" toId="3976">
</dataflow>
<dataflow id="12878" from="period_count_s" to="shl_ln229_1" fromId="3855" toId="3976">
</dataflow>
<dataflow id="12880" from="StgValue_12879" to="shl_ln229_1" fromId="12879" toId="3976">
</dataflow>
<dataflow id="12881" from="shl_ln229_1" to="zext_ln229_1" fromId="3976" toId="3977">
</dataflow>
<dataflow id="12882" from="zext_ln229" to="sub_ln229" fromId="3975" toId="3978">
</dataflow>
<dataflow id="12883" from="zext_ln229_1" to="sub_ln229" fromId="3977" toId="3978">
</dataflow>
<dataflow id="12884" from="sub_ln229" to="sext_ln229" fromId="3978" toId="3979">
</dataflow>
<dataflow id="12885" from="sext_ln229" to="add_ln229" fromId="3979" toId="3980">
</dataflow>
<dataflow id="12886" from="idx_1" to="add_ln229" fromId="864" toId="3980">
</dataflow>
<dataflow id="12887" from="add_ln229" to="store_ln249" fromId="3980" toId="3981">
</dataflow>
<dataflow id="12888" from="idx" to="store_ln249" fromId="29" toId="3981">
</dataflow>
<dataflow id="12889" from="zext_ln225" to="n_samples_counter_1" fromId="3856" toId="3983">
</dataflow>
<dataflow id="12890" from="n_samples_counter" to="n_samples_counter_1" fromId="862" toId="3983">
</dataflow>
<dataflow id="12891" from="i_3" to="i_2" fromId="863" toId="3984">
</dataflow>
<dataflow id="12892" from="StgValue_4937" to="i_2" fromId="4937" toId="3984">
</dataflow>
<dataflow id="12893" from="period_samples_0_sample_V_addr" to="period_samples_0_sample_V_load" fromId="3966" toId="3986">
</dataflow>
<dataflow id="12894" from="period_samples_1_sample_V_addr" to="period_samples_1_sample_V_load" fromId="3968" toId="3987">
</dataflow>
<dataflow id="12895" from="period_samples_2_sample_V" to="period_samples_2_sample_V_addr" fromId="36" toId="3988">
</dataflow>
<dataflow id="12896" from="StgValue_4988" to="period_samples_2_sample_V_addr" fromId="4988" toId="3988">
</dataflow>
<dataflow id="12897" from="zext_ln40" to="period_samples_2_sample_V_addr" fromId="3965" toId="3988">
</dataflow>
<dataflow id="12898" from="period_samples_2_sample_V_addr" to="period_samples_2_sample_V_load" fromId="3988" toId="3989">
</dataflow>
<dataflow id="12899" from="period_samples_3_sample_V" to="period_samples_3_sample_V_addr" fromId="37" toId="3990">
</dataflow>
<dataflow id="12900" from="StgValue_4988" to="period_samples_3_sample_V_addr" fromId="4988" toId="3990">
</dataflow>
<dataflow id="12901" from="zext_ln40" to="period_samples_3_sample_V_addr" fromId="3965" toId="3990">
</dataflow>
<dataflow id="12902" from="period_samples_3_sample_V_addr" to="period_samples_3_sample_V_load" fromId="3990" toId="3991">
</dataflow>
<dataflow id="12903" from="period_samples_0_timestamp_V_addr" to="period_samples_0_timestamp_V_load" fromId="3970" toId="3992">
</dataflow>
<dataflow id="12904" from="period_samples_1_timestamp_V_addr" to="period_samples_1_timestamp_V_load" fromId="3972" toId="3993">
</dataflow>
<dataflow id="12905" from="period_samples_2_timestamp_V" to="period_samples_2_timestamp_V_addr" fromId="48" toId="3994">
</dataflow>
<dataflow id="12906" from="StgValue_4988" to="period_samples_2_timestamp_V_addr" fromId="4988" toId="3994">
</dataflow>
<dataflow id="12907" from="zext_ln40" to="period_samples_2_timestamp_V_addr" fromId="3965" toId="3994">
</dataflow>
<dataflow id="12908" from="period_samples_2_timestamp_V_addr" to="period_samples_2_timestamp_V_load" fromId="3994" toId="3995">
</dataflow>
<dataflow id="12909" from="period_samples_3_timestamp_V" to="period_samples_3_timestamp_V_addr" fromId="49" toId="3996">
</dataflow>
<dataflow id="12910" from="StgValue_4988" to="period_samples_3_timestamp_V_addr" fromId="4988" toId="3996">
</dataflow>
<dataflow id="12911" from="zext_ln40" to="period_samples_3_timestamp_V_addr" fromId="3965" toId="3996">
</dataflow>
<dataflow id="12912" from="period_samples_3_timestamp_V_addr" to="period_samples_3_timestamp_V_load" fromId="3996" toId="3997">
</dataflow>
<dataflow id="12913" from="period_samples_0_sample_V_load" to="store_ln233" fromId="3986" toId="3998">
</dataflow>
<dataflow id="12914" from="sample_sample_V_addr_1" to="store_ln233" fromId="832" toId="3998">
</dataflow>
<dataflow id="12915" from="period_samples_1_sample_V_load" to="store_ln233" fromId="3987" toId="3999">
</dataflow>
<dataflow id="12916" from="sample_sample_V_addr_2" to="store_ln233" fromId="833" toId="3999">
</dataflow>
<dataflow id="12917" from="period_samples_0_timestamp_V_load" to="store_ln233" fromId="3992" toId="4000">
</dataflow>
<dataflow id="12918" from="sample_timestamp_V_addr_1" to="store_ln233" fromId="844" toId="4000">
</dataflow>
<dataflow id="12919" from="period_samples_1_timestamp_V_load" to="store_ln233" fromId="3993" toId="4001">
</dataflow>
<dataflow id="12920" from="sample_timestamp_V_addr_2" to="store_ln233" fromId="845" toId="4001">
</dataflow>
<dataflow id="12921" from="period_samples_2_sample_V_addr" to="period_samples_2_sample_V_load" fromId="3988" toId="4002">
</dataflow>
<dataflow id="12922" from="period_samples_3_sample_V_addr" to="period_samples_3_sample_V_load" fromId="3990" toId="4003">
</dataflow>
<dataflow id="12923" from="period_samples_4_sample_V" to="period_samples_4_sample_V_addr" fromId="38" toId="4004">
</dataflow>
<dataflow id="12924" from="StgValue_4988" to="period_samples_4_sample_V_addr" fromId="4988" toId="4004">
</dataflow>
<dataflow id="12925" from="zext_ln40" to="period_samples_4_sample_V_addr" fromId="3965" toId="4004">
</dataflow>
<dataflow id="12926" from="period_samples_4_sample_V_addr" to="period_samples_4_sample_V_load" fromId="4004" toId="4005">
</dataflow>
<dataflow id="12927" from="period_samples_5_sample_V" to="period_samples_5_sample_V_addr" fromId="39" toId="4006">
</dataflow>
<dataflow id="12928" from="StgValue_4988" to="period_samples_5_sample_V_addr" fromId="4988" toId="4006">
</dataflow>
<dataflow id="12929" from="zext_ln40" to="period_samples_5_sample_V_addr" fromId="3965" toId="4006">
</dataflow>
<dataflow id="12930" from="period_samples_5_sample_V_addr" to="period_samples_5_sample_V_load" fromId="4006" toId="4007">
</dataflow>
<dataflow id="12931" from="period_samples_2_timestamp_V_addr" to="period_samples_2_timestamp_V_load" fromId="3994" toId="4008">
</dataflow>
<dataflow id="12932" from="period_samples_3_timestamp_V_addr" to="period_samples_3_timestamp_V_load" fromId="3996" toId="4009">
</dataflow>
<dataflow id="12933" from="period_samples_4_timestamp_V" to="period_samples_4_timestamp_V_addr" fromId="50" toId="4010">
</dataflow>
<dataflow id="12934" from="StgValue_4988" to="period_samples_4_timestamp_V_addr" fromId="4988" toId="4010">
</dataflow>
<dataflow id="12935" from="zext_ln40" to="period_samples_4_timestamp_V_addr" fromId="3965" toId="4010">
</dataflow>
<dataflow id="12936" from="period_samples_4_timestamp_V_addr" to="period_samples_4_timestamp_V_load" fromId="4010" toId="4011">
</dataflow>
<dataflow id="12937" from="period_samples_5_timestamp_V" to="period_samples_5_timestamp_V_addr" fromId="51" toId="4012">
</dataflow>
<dataflow id="12938" from="StgValue_4988" to="period_samples_5_timestamp_V_addr" fromId="4988" toId="4012">
</dataflow>
<dataflow id="12939" from="zext_ln40" to="period_samples_5_timestamp_V_addr" fromId="3965" toId="4012">
</dataflow>
<dataflow id="12940" from="period_samples_5_timestamp_V_addr" to="period_samples_5_timestamp_V_load" fromId="4012" toId="4013">
</dataflow>
<dataflow id="12941" from="period_samples_2_sample_V_load" to="store_ln233" fromId="4002" toId="4014">
</dataflow>
<dataflow id="12942" from="sample_sample_V_addr_3" to="store_ln233" fromId="834" toId="4014">
</dataflow>
<dataflow id="12943" from="period_samples_3_sample_V_load" to="store_ln233" fromId="4003" toId="4015">
</dataflow>
<dataflow id="12944" from="sample_sample_V_addr_4" to="store_ln233" fromId="835" toId="4015">
</dataflow>
<dataflow id="12945" from="period_samples_2_timestamp_V_load" to="store_ln233" fromId="4008" toId="4016">
</dataflow>
<dataflow id="12946" from="sample_timestamp_V_addr_3" to="store_ln233" fromId="846" toId="4016">
</dataflow>
<dataflow id="12947" from="period_samples_3_timestamp_V_load" to="store_ln233" fromId="4009" toId="4017">
</dataflow>
<dataflow id="12948" from="sample_timestamp_V_addr_4" to="store_ln233" fromId="847" toId="4017">
</dataflow>
<dataflow id="12949" from="period_samples_4_sample_V_addr" to="period_samples_4_sample_V_load" fromId="4004" toId="4018">
</dataflow>
<dataflow id="12950" from="period_samples_5_sample_V_addr" to="period_samples_5_sample_V_load" fromId="4006" toId="4019">
</dataflow>
<dataflow id="12951" from="period_samples_6_sample_V" to="period_samples_6_sample_V_addr" fromId="40" toId="4020">
</dataflow>
<dataflow id="12952" from="StgValue_4988" to="period_samples_6_sample_V_addr" fromId="4988" toId="4020">
</dataflow>
<dataflow id="12953" from="zext_ln40" to="period_samples_6_sample_V_addr" fromId="3965" toId="4020">
</dataflow>
<dataflow id="12954" from="period_samples_6_sample_V_addr" to="period_samples_6_sample_V_load" fromId="4020" toId="4021">
</dataflow>
<dataflow id="12955" from="period_samples_7_sample_V" to="period_samples_7_sample_V_addr" fromId="41" toId="4022">
</dataflow>
<dataflow id="12956" from="StgValue_4988" to="period_samples_7_sample_V_addr" fromId="4988" toId="4022">
</dataflow>
<dataflow id="12957" from="zext_ln40" to="period_samples_7_sample_V_addr" fromId="3965" toId="4022">
</dataflow>
<dataflow id="12958" from="period_samples_7_sample_V_addr" to="period_samples_7_sample_V_load" fromId="4022" toId="4023">
</dataflow>
<dataflow id="12959" from="period_samples_4_timestamp_V_addr" to="period_samples_4_timestamp_V_load" fromId="4010" toId="4024">
</dataflow>
<dataflow id="12960" from="period_samples_5_timestamp_V_addr" to="period_samples_5_timestamp_V_load" fromId="4012" toId="4025">
</dataflow>
<dataflow id="12961" from="period_samples_6_timestamp_V" to="period_samples_6_timestamp_V_addr" fromId="52" toId="4026">
</dataflow>
<dataflow id="12962" from="StgValue_4988" to="period_samples_6_timestamp_V_addr" fromId="4988" toId="4026">
</dataflow>
<dataflow id="12963" from="zext_ln40" to="period_samples_6_timestamp_V_addr" fromId="3965" toId="4026">
</dataflow>
<dataflow id="12964" from="period_samples_6_timestamp_V_addr" to="period_samples_6_timestamp_V_load" fromId="4026" toId="4027">
</dataflow>
<dataflow id="12965" from="period_samples_7_timestamp_V" to="period_samples_7_timestamp_V_addr" fromId="53" toId="4028">
</dataflow>
<dataflow id="12966" from="StgValue_4988" to="period_samples_7_timestamp_V_addr" fromId="4988" toId="4028">
</dataflow>
<dataflow id="12967" from="zext_ln40" to="period_samples_7_timestamp_V_addr" fromId="3965" toId="4028">
</dataflow>
<dataflow id="12968" from="period_samples_7_timestamp_V_addr" to="period_samples_7_timestamp_V_load" fromId="4028" toId="4029">
</dataflow>
<dataflow id="12969" from="period_samples_4_sample_V_load" to="store_ln233" fromId="4018" toId="4030">
</dataflow>
<dataflow id="12970" from="sample_sample_V_addr_5" to="store_ln233" fromId="836" toId="4030">
</dataflow>
<dataflow id="12971" from="period_samples_5_sample_V_load" to="store_ln233" fromId="4019" toId="4031">
</dataflow>
<dataflow id="12972" from="sample_sample_V_addr_6" to="store_ln233" fromId="837" toId="4031">
</dataflow>
<dataflow id="12973" from="period_samples_4_timestamp_V_load" to="store_ln233" fromId="4024" toId="4032">
</dataflow>
<dataflow id="12974" from="sample_timestamp_V_addr_5" to="store_ln233" fromId="848" toId="4032">
</dataflow>
<dataflow id="12975" from="period_samples_5_timestamp_V_load" to="store_ln233" fromId="4025" toId="4033">
</dataflow>
<dataflow id="12976" from="sample_timestamp_V_addr_6" to="store_ln233" fromId="849" toId="4033">
</dataflow>
<dataflow id="12977" from="period_samples_6_sample_V_addr" to="period_samples_6_sample_V_load" fromId="4020" toId="4034">
</dataflow>
<dataflow id="12978" from="period_samples_7_sample_V_addr" to="period_samples_7_sample_V_load" fromId="4022" toId="4035">
</dataflow>
<dataflow id="12979" from="period_samples_8_sample_V" to="period_samples_8_sample_V_addr" fromId="42" toId="4036">
</dataflow>
<dataflow id="12980" from="StgValue_4988" to="period_samples_8_sample_V_addr" fromId="4988" toId="4036">
</dataflow>
<dataflow id="12981" from="zext_ln40" to="period_samples_8_sample_V_addr" fromId="3965" toId="4036">
</dataflow>
<dataflow id="12982" from="period_samples_8_sample_V_addr" to="period_samples_8_sample_V_load" fromId="4036" toId="4037">
</dataflow>
<dataflow id="12983" from="period_samples_9_sample_V" to="period_samples_9_sample_V_addr" fromId="43" toId="4038">
</dataflow>
<dataflow id="12984" from="StgValue_4988" to="period_samples_9_sample_V_addr" fromId="4988" toId="4038">
</dataflow>
<dataflow id="12985" from="zext_ln40" to="period_samples_9_sample_V_addr" fromId="3965" toId="4038">
</dataflow>
<dataflow id="12986" from="period_samples_9_sample_V_addr" to="period_samples_9_sample_V_load" fromId="4038" toId="4039">
</dataflow>
<dataflow id="12987" from="period_samples_6_timestamp_V_addr" to="period_samples_6_timestamp_V_load" fromId="4026" toId="4040">
</dataflow>
<dataflow id="12988" from="period_samples_7_timestamp_V_addr" to="period_samples_7_timestamp_V_load" fromId="4028" toId="4041">
</dataflow>
<dataflow id="12989" from="period_samples_8_timestamp_V" to="period_samples_8_timestamp_V_addr" fromId="54" toId="4042">
</dataflow>
<dataflow id="12990" from="StgValue_4988" to="period_samples_8_timestamp_V_addr" fromId="4988" toId="4042">
</dataflow>
<dataflow id="12991" from="zext_ln40" to="period_samples_8_timestamp_V_addr" fromId="3965" toId="4042">
</dataflow>
<dataflow id="12992" from="period_samples_8_timestamp_V_addr" to="period_samples_8_timestamp_V_load" fromId="4042" toId="4043">
</dataflow>
<dataflow id="12993" from="period_samples_9_timestamp_V" to="period_samples_9_timestamp_V_addr" fromId="55" toId="4044">
</dataflow>
<dataflow id="12994" from="StgValue_4988" to="period_samples_9_timestamp_V_addr" fromId="4988" toId="4044">
</dataflow>
<dataflow id="12995" from="zext_ln40" to="period_samples_9_timestamp_V_addr" fromId="3965" toId="4044">
</dataflow>
<dataflow id="12996" from="period_samples_9_timestamp_V_addr" to="period_samples_9_timestamp_V_load" fromId="4044" toId="4045">
</dataflow>
<dataflow id="12997" from="period_samples_6_sample_V_load" to="store_ln233" fromId="4034" toId="4046">
</dataflow>
<dataflow id="12998" from="sample_sample_V_addr_7" to="store_ln233" fromId="838" toId="4046">
</dataflow>
<dataflow id="12999" from="period_samples_7_sample_V_load" to="store_ln233" fromId="4035" toId="4047">
</dataflow>
<dataflow id="13000" from="sample_sample_V_addr_8" to="store_ln233" fromId="839" toId="4047">
</dataflow>
<dataflow id="13001" from="period_samples_6_timestamp_V_load" to="store_ln233" fromId="4040" toId="4048">
</dataflow>
<dataflow id="13002" from="sample_timestamp_V_addr_7" to="store_ln233" fromId="850" toId="4048">
</dataflow>
<dataflow id="13003" from="period_samples_7_timestamp_V_load" to="store_ln233" fromId="4041" toId="4049">
</dataflow>
<dataflow id="13004" from="sample_timestamp_V_addr_8" to="store_ln233" fromId="851" toId="4049">
</dataflow>
<dataflow id="13005" from="period_samples_8_sample_V_addr" to="period_samples_8_sample_V_load" fromId="4036" toId="4050">
</dataflow>
<dataflow id="13006" from="period_samples_9_sample_V_addr" to="period_samples_9_sample_V_load" fromId="4038" toId="4051">
</dataflow>
<dataflow id="13007" from="period_samples_10_sample_V" to="period_samples_10_sample_V_addr" fromId="44" toId="4052">
</dataflow>
<dataflow id="13008" from="StgValue_4988" to="period_samples_10_sample_V_addr" fromId="4988" toId="4052">
</dataflow>
<dataflow id="13009" from="zext_ln40" to="period_samples_10_sample_V_addr" fromId="3965" toId="4052">
</dataflow>
<dataflow id="13010" from="period_samples_10_sample_V_addr" to="period_samples_10_sample_V_load" fromId="4052" toId="4053">
</dataflow>
<dataflow id="13011" from="period_samples_11_sample_V" to="period_samples_11_sample_V_addr" fromId="45" toId="4054">
</dataflow>
<dataflow id="13012" from="StgValue_4988" to="period_samples_11_sample_V_addr" fromId="4988" toId="4054">
</dataflow>
<dataflow id="13013" from="zext_ln40" to="period_samples_11_sample_V_addr" fromId="3965" toId="4054">
</dataflow>
<dataflow id="13014" from="period_samples_11_sample_V_addr" to="period_samples_11_sample_V_load" fromId="4054" toId="4055">
</dataflow>
<dataflow id="13015" from="period_samples_8_timestamp_V_addr" to="period_samples_8_timestamp_V_load" fromId="4042" toId="4056">
</dataflow>
<dataflow id="13016" from="period_samples_9_timestamp_V_addr" to="period_samples_9_timestamp_V_load" fromId="4044" toId="4057">
</dataflow>
<dataflow id="13017" from="period_samples_10_timestamp_V" to="period_samples_10_timestamp_V_addr" fromId="56" toId="4058">
</dataflow>
<dataflow id="13018" from="StgValue_4988" to="period_samples_10_timestamp_V_addr" fromId="4988" toId="4058">
</dataflow>
<dataflow id="13019" from="zext_ln40" to="period_samples_10_timestamp_V_addr" fromId="3965" toId="4058">
</dataflow>
<dataflow id="13020" from="period_samples_10_timestamp_V_addr" to="period_samples_10_timestamp_V_load" fromId="4058" toId="4059">
</dataflow>
<dataflow id="13021" from="period_samples_11_timestamp_V" to="period_samples_11_timestamp_V_addr" fromId="57" toId="4060">
</dataflow>
<dataflow id="13022" from="StgValue_4988" to="period_samples_11_timestamp_V_addr" fromId="4988" toId="4060">
</dataflow>
<dataflow id="13023" from="zext_ln40" to="period_samples_11_timestamp_V_addr" fromId="3965" toId="4060">
</dataflow>
<dataflow id="13024" from="period_samples_11_timestamp_V_addr" to="period_samples_11_timestamp_V_load" fromId="4060" toId="4061">
</dataflow>
<dataflow id="13025" from="period_samples_8_sample_V_load" to="store_ln233" fromId="4050" toId="4062">
</dataflow>
<dataflow id="13026" from="sample_sample_V_addr_9" to="store_ln233" fromId="840" toId="4062">
</dataflow>
<dataflow id="13027" from="period_samples_9_sample_V_load" to="store_ln233" fromId="4051" toId="4063">
</dataflow>
<dataflow id="13028" from="sample_sample_V_addr_10" to="store_ln233" fromId="841" toId="4063">
</dataflow>
<dataflow id="13029" from="period_samples_8_timestamp_V_load" to="store_ln233" fromId="4056" toId="4064">
</dataflow>
<dataflow id="13030" from="sample_timestamp_V_addr_9" to="store_ln233" fromId="852" toId="4064">
</dataflow>
<dataflow id="13031" from="period_samples_9_timestamp_V_load" to="store_ln233" fromId="4057" toId="4065">
</dataflow>
<dataflow id="13032" from="sample_timestamp_V_addr_10" to="store_ln233" fromId="853" toId="4065">
</dataflow>
<dataflow id="13033" from="_ssdm_op_SpecLoopName" to="specloopname_ln218" fromId="12671" toId="4066">
</dataflow>
<dataflow id="13035" from="empty_11" to="specloopname_ln218" fromId="13034" toId="4066">
</dataflow>
<dataflow id="13036" from="period_samples_10_sample_V_addr" to="period_samples_10_sample_V_load" fromId="4052" toId="4067">
</dataflow>
<dataflow id="13037" from="period_samples_11_sample_V_addr" to="period_samples_11_sample_V_load" fromId="4054" toId="4068">
</dataflow>
<dataflow id="13038" from="period_samples_10_timestamp_V_addr" to="period_samples_10_timestamp_V_load" fromId="4058" toId="4069">
</dataflow>
<dataflow id="13039" from="period_samples_11_timestamp_V_addr" to="period_samples_11_timestamp_V_load" fromId="4060" toId="4070">
</dataflow>
<dataflow id="13040" from="period_samples_10_sample_V_load" to="store_ln233" fromId="4067" toId="4071">
</dataflow>
<dataflow id="13041" from="sample_sample_V_addr_11" to="store_ln233" fromId="842" toId="4071">
</dataflow>
<dataflow id="13042" from="period_samples_11_sample_V_load" to="store_ln233" fromId="4068" toId="4072">
</dataflow>
<dataflow id="13043" from="sample_sample_V_addr_12" to="store_ln233" fromId="843" toId="4072">
</dataflow>
<dataflow id="13044" from="period_samples_10_timestamp_V_load" to="store_ln233" fromId="4069" toId="4073">
</dataflow>
<dataflow id="13045" from="sample_timestamp_V_addr_11" to="store_ln233" fromId="854" toId="4073">
</dataflow>
<dataflow id="13046" from="period_samples_11_timestamp_V_load" to="store_ln233" fromId="4070" toId="4074">
</dataflow>
<dataflow id="13047" from="sample_timestamp_V_addr_12" to="store_ln233" fromId="855" toId="4074">
</dataflow>
<dataflow id="13048" from="add_ln236_1" to="k" fromId="4078" toId="4076">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="13049" from="br_ln0" to="k" fromId="4098" toId="4076">
<BackEdge/>
</dataflow>
<dataflow id="13050" from="StgValue_12873" to="k" fromId="12873" toId="4076">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="13051" from="br_ln236" to="k" fromId="4075" toId="4076">
</dataflow>
<dataflow id="13052" from="idx_6" to="idx_5" fromId="4088" toId="4077">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="13053" from="br_ln0" to="idx_5" fromId="4098" toId="4077">
<BackEdge/>
</dataflow>
<dataflow id="13054" from="idx_2" to="idx_5" fromId="3957" toId="4077">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="13055" from="br_ln236" to="idx_5" fromId="4075" toId="4077">
</dataflow>
<dataflow id="13056" from="k" to="add_ln236_1" fromId="4076" toId="4078">
</dataflow>
<dataflow id="13058" from="StgValue_13057" to="add_ln236_1" fromId="13057" toId="4078">
</dataflow>
<dataflow id="13059" from="k" to="k_cast" fromId="4076" toId="4079">
</dataflow>
<dataflow id="13061" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="13060" toId="4080">
</dataflow>
<dataflow id="13062" from="StgValue_4937" to="specpipeline_ln0" fromId="4937" toId="4080">
</dataflow>
<dataflow id="13063" from="StgValue_4932" to="specpipeline_ln0" fromId="4932" toId="4080">
</dataflow>
<dataflow id="13064" from="StgValue_4912" to="specpipeline_ln0" fromId="4912" toId="4080">
</dataflow>
<dataflow id="13065" from="StgValue_4932" to="specpipeline_ln0" fromId="4932" toId="4080">
</dataflow>
<dataflow id="13067" from="p_str" to="specpipeline_ln0" fromId="13066" toId="4080">
</dataflow>
<dataflow id="13068" from="k" to="icmp_ln236" fromId="4076" toId="4081">
</dataflow>
<dataflow id="13070" from="StgValue_13069" to="icmp_ln236" fromId="13069" toId="4081">
</dataflow>
<dataflow id="13071" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="12839" toId="4082">
</dataflow>
<dataflow id="13072" from="StgValue_5864" to="speclooptripcount_ln0" fromId="5864" toId="4082">
</dataflow>
<dataflow id="13073" from="StgValue_5864" to="speclooptripcount_ln0" fromId="5864" toId="4082">
</dataflow>
<dataflow id="13074" from="StgValue_5864" to="speclooptripcount_ln0" fromId="5864" toId="4082">
</dataflow>
<dataflow id="13075" from="icmp_ln236" to="br_ln236" fromId="4081" toId="4083">
</dataflow>
<dataflow id="13076" from="sample_timestamp_V" to="sample_timestamp_V_addr" fromId="59" toId="4084">
</dataflow>
<dataflow id="13077" from="StgValue_4988" to="sample_timestamp_V_addr" fromId="4988" toId="4084">
</dataflow>
<dataflow id="13078" from="k_cast" to="sample_timestamp_V_addr" fromId="4079" toId="4084">
</dataflow>
<dataflow id="13079" from="sample_timestamp_V_addr" to="timestamp_V" fromId="4084" toId="4085">
</dataflow>
<dataflow id="13080" from="sample_sample_V" to="sample_sample_V_addr" fromId="58" toId="4086">
</dataflow>
<dataflow id="13081" from="StgValue_4988" to="sample_sample_V_addr" fromId="4988" toId="4086">
</dataflow>
<dataflow id="13082" from="k_cast" to="sample_sample_V_addr" fromId="4079" toId="4086">
</dataflow>
<dataflow id="13083" from="sample_sample_V_addr" to="data_V" fromId="4086" toId="4087">
</dataflow>
<dataflow id="13084" from="idx_5" to="idx_6" fromId="4077" toId="4088">
</dataflow>
<dataflow id="13085" from="StgValue_4912" to="idx_6" fromId="4912" toId="4088">
</dataflow>
<dataflow id="13086" from="idx_5" to="empty_40" fromId="4077" toId="4089">
</dataflow>
<dataflow id="13087" from="_ssdm_op_SpecLoopName" to="specloopname_ln218" fromId="12671" toId="4090">
</dataflow>
<dataflow id="13089" from="empty_10" to="specloopname_ln218" fromId="13088" toId="4090">
</dataflow>
<dataflow id="13090" from="sample_timestamp_V_addr" to="timestamp_V" fromId="4084" toId="4091">
</dataflow>
<dataflow id="13091" from="sample_sample_V_addr" to="data_V" fromId="4086" toId="4092">
</dataflow>
<dataflow id="13093" from="_ssdm_op_BitConcatenate.i32.i20.i12" to="item" fromId="13092" toId="4093">
</dataflow>
<dataflow id="13094" from="timestamp_V" to="item" fromId="4091" toId="4093">
</dataflow>
<dataflow id="13095" from="data_V" to="item" fromId="4092" toId="4093">
</dataflow>
<dataflow id="13096" from="empty_40" to="add_ln244_1" fromId="4089" toId="4094">
</dataflow>
<dataflow id="13098" from="StgValue_13097" to="add_ln244_1" fromId="13097" toId="4094">
</dataflow>
<dataflow id="13099" from="add_ln244_1" to="zext_ln244" fromId="4094" toId="4095">
</dataflow>
<dataflow id="13100" from="samples_buffer_out" to="samples_buffer_out_addr" fromId="4139" toId="4096">
</dataflow>
<dataflow id="13101" from="StgValue_4988" to="samples_buffer_out_addr" fromId="4988" toId="4096">
</dataflow>
<dataflow id="13102" from="zext_ln244" to="samples_buffer_out_addr" fromId="4095" toId="4096">
</dataflow>
<dataflow id="13103" from="item" to="store_ln244" fromId="4093" toId="4097">
</dataflow>
<dataflow id="13104" from="samples_buffer_out_addr" to="store_ln244" fromId="4096" toId="4097">
</dataflow>
<dataflow id="13105" from="idx_2" to="add_ln236" fromId="3957" toId="4099">
</dataflow>
<dataflow id="13107" from="StgValue_13106" to="add_ln236" fromId="13106" toId="4099">
</dataflow>
<dataflow id="13108" from="tmp" to="StgValue_2" fromId="865" toId="2">
</dataflow>
<dataflow id="13109" from="icmp_ln229" to="StgValue_18" fromId="3953" toId="18">
</dataflow>
<dataflow id="13110" from="icmp_ln229" to="StgValue_19" fromId="3953" toId="19">
</dataflow>
<dataflow id="13111" from="icmp_ln229_1" to="StgValue_19" fromId="3960" toId="19">
</dataflow>
<dataflow id="13112" from="icmp_ln236" to="StgValue_26" fromId="4081" toId="26">
</dataflow>
<dataflow id="13113" from="icmp_ln236" to="StgValue_27" fromId="4081" toId="27">
</dataflow>
</dataflows>


</stg>
