CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1b1\ISE_DS\ISE\coregen\' []
INFO:sim - Generating component instance 'timer_preset' of
   'xilinx.com:ip:dist_mem_gen:6.1' from
   'C:\Xilinx\13.1b1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem
   _gen_v6_1\dist_mem_gen_v6_1.xcd'.
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 13.1 - Xilinx CORE Generator IP GUI Launcher O.40b (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Initializing IP model...
Finished initializing IP model.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <timer_preset> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Finished generating IP instantiation template.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Executing Tcl generator...
INFO:sim - Generating SYM schematic symbol for 'timer_preset'...
Finished executing Tcl generator.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching README viewer...
Launched README viewer.
Moving files to output directory...
Finished moving files to output directory
Wrote file for project
'C:\xilinx_tutorial\wtut_vhd\ipcore_dir\timer_preset.cgp'.
