{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609951348893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609951348903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 17:42:28 2021 " "Processing started: Wed Jan 06 17:42:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609951348903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609951348903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609951348903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609951349887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609951349887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609951370209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609951370212 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "forwarding_Unit_Calc.v(14) " "Verilog HDL information at forwarding_Unit_Calc.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "forwarding_Unit_Calc.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/forwarding_Unit_Calc.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609951370214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_Unit_Calc " "Found entity 1: forwarding_Unit_Calc" {  } { { "forwarding_Unit_Calc.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/forwarding_Unit_Calc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609951370215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609951370318 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Final_Project.v(33) " "Output port \"VGA_B\" at Final_Project.v(33) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609951370319 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G Final_Project.v(35) " "Output port \"VGA_G\" at Final_Project.v(35) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609951370320 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R Final_Project.v(37) " "Output port \"VGA_R\" at Final_Project.v(37) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609951370320 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N Final_Project.v(32) " "Output port \"VGA_BLANK_N\" at Final_Project.v(32) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609951370320 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK Final_Project.v(34) " "Output port \"VGA_CLK\" at Final_Project.v(34) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609951370320 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS Final_Project.v(36) " "Output port \"VGA_HS\" at Final_Project.v(36) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609951370320 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N Final_Project.v(38) " "Output port \"VGA_SYNC_N\" at Final_Project.v(38) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609951370320 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS Final_Project.v(40) " "Output port \"VGA_VS\" at Final_Project.v(40) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609951370320 "|Final_Project"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "riscv_cpu.v(226) " "Verilog HDL information at riscv_cpu.v(226): always construct contains both blocking and non-blocking assignments" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 226 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609951370351 ""}
{ "Warning" "WSGN_SEARCH_FILE" "riscv_cpu.v 1 1 " "Using design file riscv_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RiscV_cpu " "Found entity 1: RiscV_cpu" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370353 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset riscv_cpu.v(28) " "Verilog HDL Implicit Net warning at riscv_cpu.v(28): created implicit net for \"reset\"" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370353 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stepbtn riscv_cpu.v(29) " "Verilog HDL Implicit Net warning at riscv_cpu.v(29): created implicit net for \"stepbtn\"" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370353 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "showHexbtn riscv_cpu.v(30) " "Verilog HDL Implicit Net warning at riscv_cpu.v(30): created implicit net for \"showHexbtn\"" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370353 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "step riscv_cpu.v(31) " "Verilog HDL Implicit Net warning at riscv_cpu.v(31): created implicit net for \"step\"" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370353 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrc_nopMux riscv_cpu.v(64) " "Verilog HDL Implicit Net warning at riscv_cpu.v(64): created implicit net for \"ALUSrc_nopMux\"" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RiscV_cpu RiscV_cpu:riscv " "Elaborating entity \"RiscV_cpu\" for hierarchy \"RiscV_cpu:riscv\"" {  } { { "Final_Project.v" "riscv" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stepbtn riscv_cpu.v(29) " "Verilog HDL or VHDL warning at riscv_cpu.v(29): object \"stepbtn\" assigned a value but never read" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609951370366 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "showHexbtn riscv_cpu.v(30) " "Verilog HDL or VHDL warning at riscv_cpu.v(30): object \"showHexbtn\" assigned a value but never read" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609951370367 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Memory_select riscv_cpu.v(156) " "Verilog HDL or VHDL warning at riscv_cpu.v(156): object \"Memory_select\" assigned a value but never read" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609951370367 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW_select riscv_cpu.v(156) " "Verilog HDL or VHDL warning at riscv_cpu.v(156): object \"SW_select\" assigned a value but never read" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609951370367 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "KEY_select riscv_cpu.v(156) " "Verilog HDL or VHDL warning at riscv_cpu.v(156): object \"KEY_select\" assigned a value but never read" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609951370367 "|Final_Project|RiscV_cpu:riscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "riscv_cpu.v(163) " "Verilog HDL Case Statement information at riscv_cpu.v(163): all case item expressions in this case statement are onehot" {  } { { "riscv_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 163 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1609951370368 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/mux.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1609951370396 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.v 1 1 " "Using design file mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux RiscV_cpu:riscv\|mux:mux_jalr " "Elaborating entity \"mux\" for hierarchy \"RiscV_cpu:riscv\|mux:mux_jalr\"" {  } { { "riscv_cpu.v" "mux_jalr" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370397 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.v 1 1 " "Using design file programcounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programcounter.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/programcounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter RiscV_cpu:riscv\|programCounter:programCounter " "Elaborating entity \"programCounter\" for hierarchy \"RiscV_cpu:riscv\|programCounter:programCounter\"" {  } { { "riscv_cpu.v" "programCounter" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370435 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instructionmemory.v 1 1 " "Using design file instructionmemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionmemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/instructionmemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370463 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory RiscV_cpu:riscv\|instructionMemory:Instruction_memory " "Elaborating entity \"instructionMemory\" for hierarchy \"RiscV_cpu:riscv\|instructionMemory:Instruction_memory\"" {  } { { "riscv_cpu.v" "Instruction_memory" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370463 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 255 instructionmemory.v(21) " "Verilog HDL warning at instructionmemory.v(21): number of words (32) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instructionmemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/instructionmemory.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609951370467 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instructionmemory.v(17) " "Net \"memory.data_a\" at instructionmemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/instructionmemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609951370493 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instructionmemory.v(17) " "Net \"memory.waddr_a\" at instructionmemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/instructionmemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609951370494 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instructionmemory.v(17) " "Net \"memory.we_a\" at instructionmemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/instructionmemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609951370494 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WSGN_SEARCH_FILE" "add.v 1 1 " "Using design file add.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "add.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370559 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD RiscV_cpu:riscv\|ADD:Add_4 " "Elaborating entity \"ADD\" for hierarchy \"RiscV_cpu:riscv\|ADD:Add_4\"" {  } { { "riscv_cpu.v" "Add_4" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370560 ""}
{ "Warning" "WSGN_SEARCH_FILE" "if_id_register.v 1 1 " "Using design file if_id_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_register " "Found entity 1: if_id_register" {  } { { "if_id_register.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/if_id_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_register RiscV_cpu:riscv\|if_id_register:if_id_register " "Elaborating entity \"if_id_register\" for hierarchy \"RiscV_cpu:riscv\|if_id_register:if_id_register\"" {  } { { "riscv_cpu.v" "if_id_register" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control RiscV_cpu:riscv\|control:control " "Elaborating entity \"control\" for hierarchy \"RiscV_cpu:riscv\|control:control\"" {  } { { "riscv_cpu.v" "control" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fen_gr control.v(28) " "Verilog HDL or VHDL warning at control.v(28): object \"fen_gr\" assigned a value but never read" {  } { { "control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/control.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609951370632 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_gr control.v(29) " "Verilog HDL or VHDL warning at control.v(29): object \"csr_gr\" assigned a value but never read" {  } { { "control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/control.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609951370632 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jlr_inst control.v(45) " "Verilog HDL or VHDL warning at control.v(45): object \"jlr_inst\" assigned a value but never read" {  } { { "control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/control.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609951370632 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.v(52) " "Verilog HDL information at register.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "register.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/register.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609951370666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.v 1 1 " "Using design file register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370666 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register RiscV_cpu:riscv\|register:register " "Elaborating entity \"register\" for hierarchy \"RiscV_cpu:riscv\|register:register\"" {  } { { "riscv_cpu.v" "register" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370667 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux3input.v 1 1 " "Using design file mux3input.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux3input " "Found entity 1: mux3input" {  } { { "mux3input.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/mux3input.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3input RiscV_cpu:riscv\|mux3input:mux3ABranchCalc " "Elaborating entity \"mux3input\" for hierarchy \"RiscV_cpu:riscv\|mux3input:mux3ABranchCalc\"" {  } { { "riscv_cpu.v" "mux3ABranchCalc" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_Unit_Calc RiscV_cpu:riscv\|forwarding_Unit_Calc:forw_u_Calc " "Elaborating entity \"forwarding_Unit_Calc\" for hierarchy \"RiscV_cpu:riscv\|forwarding_Unit_Calc:forw_u_Calc\"" {  } { { "riscv_cpu.v" "forw_u_Calc" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370716 ""}
{ "Warning" "WSGN_SEARCH_FILE" "branch_calculator.v 1 1 " "Using design file branch_calculator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 branch_calculator " "Found entity 1: branch_calculator" {  } { { "branch_calculator.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/branch_calculator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_calculator RiscV_cpu:riscv\|branch_calculator:branch_Calc " "Elaborating entity \"branch_calculator\" for hierarchy \"RiscV_cpu:riscv\|branch_calculator:branch_Calc\"" {  } { { "riscv_cpu.v" "branch_Calc" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370754 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imm_gen.v 1 1 " "Using design file imm_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/imm_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen RiscV_cpu:riscv\|imm_gen:imm_gen " "Elaborating entity \"imm_gen\" for hierarchy \"RiscV_cpu:riscv\|imm_gen:imm_gen\"" {  } { { "riscv_cpu.v" "imm_gen" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 imm_gen.v(15) " "Verilog HDL assignment warning at imm_gen.v(15): truncated value with size 34 to match size of target (32)" {  } { { "imm_gen.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/imm_gen.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609951370787 "|Final_Project|RiscV_cpu:riscv|imm_gen:imm_gen"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "imm_gen.v(10) " "Verilog HDL Case Statement information at imm_gen.v(10): all case item expressions in this case statement are onehot" {  } { { "imm_gen.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/imm_gen.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1609951370787 "|Final_Project|RiscV_cpu:riscv|imm_gen:imm_gen"}
{ "Warning" "WSGN_SEARCH_FILE" "hazard_detection_unit.v 1 1 " "Using design file hazard_detection_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "hazard_detection_unit.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/hazard_detection_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370815 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit RiscV_cpu:riscv\|hazard_detection_unit:hazard_detection_unit " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"RiscV_cpu:riscv\|hazard_detection_unit:hazard_detection_unit\"" {  } { { "riscv_cpu.v" "hazard_detection_unit" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nopmux.v 1 1 " "Using design file nopmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nopMux " "Found entity 1: nopMux" {  } { { "nopmux.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/nopmux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nopMux RiscV_cpu:riscv\|nopMux:nopMux " "Elaborating entity \"nopMux\" for hierarchy \"RiscV_cpu:riscv\|nopMux:nopMux\"" {  } { { "riscv_cpu.v" "nopMux" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "id_ex_register.v 1 1 " "Using design file id_ex_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_register " "Found entity 1: id_ex_register" {  } { { "id_ex_register.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/id_ex_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_register RiscV_cpu:riscv\|id_ex_register:id_ex_register " "Elaborating entity \"id_ex_register\" for hierarchy \"RiscV_cpu:riscv\|id_ex_register:id_ex_register\"" {  } { { "riscv_cpu.v" "id_ex_register" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370884 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "forwarding_unit.v(14) " "Verilog HDL information at forwarding_unit.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "forwarding_unit.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/forwarding_unit.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609951370916 ""}
{ "Warning" "WSGN_SEARCH_FILE" "forwarding_unit.v 1 1 " "Using design file forwarding_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_Unit " "Found entity 1: forwarding_Unit" {  } { { "forwarding_unit.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/forwarding_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_Unit RiscV_cpu:riscv\|forwarding_Unit:forw_u " "Elaborating entity \"forwarding_Unit\" for hierarchy \"RiscV_cpu:riscv\|forwarding_Unit:forw_u\"" {  } { { "riscv_cpu.v" "forw_u" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370917 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370948 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RiscV_cpu:riscv\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"RiscV_cpu:riscv\|ALU:alu\"" {  } { { "riscv_cpu.v" "alu" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_temp alu.v(13) " "Verilog HDL or VHDL warning at alu.v(13): object \"out_temp\" assigned a value but never read" {  } { { "alu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/alu.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609951370954 "|Final_Project|RiscV_cpu:riscv|ALU:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(62) " "Verilog HDL warning at alu.v(62): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/alu.v" 62 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1609951370955 "|Final_Project|RiscV_cpu:riscv|ALU:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "ex_mem_register.v 1 1 " "Using design file ex_mem_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_register " "Found entity 1: ex_mem_register" {  } { { "ex_mem_register.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/ex_mem_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951370986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951370986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_register RiscV_cpu:riscv\|ex_mem_register:ex_mem_register " "Elaborating entity \"ex_mem_register\" for hierarchy \"RiscV_cpu:riscv\|ex_mem_register:ex_mem_register\"" {  } { { "riscv_cpu.v" "ex_mem_register" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951370987 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.v 1 1 " "Using design file data_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Data_memory " "Found entity 1: Data_memory" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951371017 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951371017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_memory RiscV_cpu:riscv\|Data_memory:Data_memory " "Elaborating entity \"Data_memory\" for hierarchy \"RiscV_cpu:riscv\|Data_memory:Data_memory\"" {  } { { "riscv_cpu.v" "Data_memory" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951371019 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 63 data_memory.v(39) " "Verilog HDL warning at data_memory.v(39): number of words (0) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609951371025 "|Final_Project|RiscV_cpu:riscv|Data_memory:Data_memory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory data_memory.v(39) " "Verilog HDL warning at data_memory.v(39): initial value for variable memory should be constant" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 39 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1609951371025 "|Final_Project|RiscV_cpu:riscv|Data_memory:Data_memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 63 data_memory.v(117) " "Verilog HDL warning at data_memory.v(117): number of words (0) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 117 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609951371041 "|Final_Project|RiscV_cpu:riscv|Data_memory:Data_memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 63 data_memory.v(118) " "Verilog HDL warning at data_memory.v(118): number of words (0) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "data_memory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/data_memory.v" 118 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609951371041 "|Final_Project|RiscV_cpu:riscv|Data_memory:Data_memory"}
{ "Warning" "WSGN_SEARCH_FILE" "mem_wb_register.v 1 1 " "Using design file mem_wb_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_register " "Found entity 1: mem_wb_register" {  } { { "mem_wb_register.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/mem_wb_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951375555 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951375555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_register RiscV_cpu:riscv\|mem_wb_register:mem_wb_register " "Elaborating entity \"mem_wb_register\" for hierarchy \"RiscV_cpu:riscv\|mem_wb_register:mem_wb_register\"" {  } { { "riscv_cpu.v" "mem_wb_register" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951375556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec7seg.v 1 1 " "Using design file dec7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "dec7seg.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/dec7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609951375586 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609951375586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg RiscV_cpu:riscv\|dec7seg:dc1 " "Elaborating entity \"dec7seg\" for hierarchy \"RiscV_cpu:riscv\|dec7seg:dc1\"" {  } { { "riscv_cpu.v" "dc1" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/riscv_cpu.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951375587 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/db/Final_Project.ram0_instructionMemory_929dabe3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/db/Final_Project.ram0_instructionMemory_929dabe3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1609951380503 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609951409652 "|Final_Project|VGA_R[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609951409652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609951410679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.map.smsg " "Generated suppressed messages file L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609951437861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609951438921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609951438921 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609951440495 "|Final_Project|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609951440495 "|Final_Project|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609951440495 "|Final_Project|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609951440495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10281 " "Implemented 10281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609951440550 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609951440550 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10182 " "Implemented 10182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609951440550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609951440550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609951440778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 17:44:00 2021 " "Processing ended: Wed Jan 06 17:44:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609951440778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609951440778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609951440778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609951440778 ""}
