
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -205.64

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.33

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.33

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3512.80    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.62    1.32    1.76 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.76   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.21    2.21   library removal time
                                  2.21   data required time
-----------------------------------------------------------------------------
                                  2.21   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.94    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.12    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3512.80    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.62    1.32    1.76 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.76   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.33    1.87   library recovery time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[189]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.79    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.81    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   59.01    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.09    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.66    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   34.66    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   56.95    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.31 ^ _18259_/A (BUF_X2)
    10   24.92    0.03    0.05    0.37 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   24.74    0.06    0.08    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   33.45    0.04    0.06    0.52 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.52 ^ _19495_/S (MUX2_X1)
     1    1.11    0.01    0.06    0.58 v _19495_/Z (MUX2_X1)
                                         _13550_ (net)
                  0.01    0.00    0.58 v _19497_/A (MUX2_X1)
     1    3.98    0.01    0.06    0.64 v _19497_/Z (MUX2_X1)
                                         _13552_ (net)
                  0.01    0.00    0.64 v _19498_/B1 (AOI21_X1)
     1    3.72    0.03    0.04    0.68 ^ _19498_/ZN (AOI21_X1)
                                         _13553_ (net)
                  0.03    0.00    0.68 ^ _19499_/B1 (AOI21_X1)
     1    2.75    0.02    0.02    0.70 v _19499_/ZN (AOI21_X1)
                                         _13554_ (net)
                  0.02    0.00    0.70 v _19500_/B1 (AOI21_X2)
     8   24.00    0.07    0.08    0.78 ^ _19500_/ZN (AOI21_X2)
                                         _13555_ (net)
                  0.07    0.01    0.79 ^ _20522_/B (MUX2_X1)
     1    1.16    0.01    0.05    0.83 ^ _20522_/Z (MUX2_X1)
                                         _03868_ (net)
                  0.01    0.00    0.83 ^ _20523_/A (BUF_X1)
     8   21.81    0.05    0.07    0.90 ^ _20523_/Z (BUF_X1)
                                         _03869_ (net)
                  0.05    0.00    0.91 ^ _20990_/A (BUF_X1)
    10   23.92    0.06    0.08    0.99 ^ _20990_/Z (BUF_X1)
                                         _04140_ (net)
                  0.06    0.00    0.99 ^ _20991_/A2 (NAND2_X1)
     1    3.75    0.02    0.03    1.02 v _20991_/ZN (NAND2_X1)
                                         _14725_ (net)
                  0.02    0.00    1.02 v _30129_/A (FA_X1)
     1    1.59    0.01    0.10    1.12 v _30129_/S (FA_X1)
                                         _14729_ (net)
                  0.01    0.00    1.12 v _21479_/A (INV_X1)
     1    3.23    0.01    0.02    1.14 ^ _21479_/ZN (INV_X1)
                                         _16093_ (net)
                  0.01    0.00    1.14 ^ _30520_/A (HA_X1)
     1    1.79    0.01    0.03    1.17 ^ _30520_/CO (HA_X1)
                                         _16095_ (net)
                  0.01    0.00    1.17 ^ _21750_/A (INV_X1)
     1    4.53    0.01    0.01    1.18 v _21750_/ZN (INV_X1)
                                         _14797_ (net)
                  0.01    0.00    1.18 v _30146_/A (FA_X1)
     1    1.91    0.01    0.11    1.29 ^ _30146_/S (FA_X1)
                                         _14799_ (net)
                  0.01    0.00    1.29 ^ _21483_/A (INV_X1)
     1    2.89    0.01    0.01    1.30 v _21483_/ZN (INV_X1)
                                         _14802_ (net)
                  0.01    0.00    1.30 v _30147_/CI (FA_X1)
     1    1.96    0.01    0.11    1.41 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.01    0.00    1.41 ^ _21162_/A (INV_X1)
     1    3.99    0.01    0.01    1.42 v _21162_/ZN (INV_X1)
                                         _14818_ (net)
                  0.01    0.00    1.42 v _30151_/A (FA_X1)
     1    2.94    0.01    0.11    1.54 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.54 ^ _30152_/CI (FA_X1)
     1    1.64    0.01    0.09    1.63 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.63 v _21682_/A (INV_X1)
     1    3.93    0.01    0.02    1.65 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.65 ^ _30526_/B (HA_X1)
     4    7.89    0.05    0.08    1.72 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.72 ^ _23473_/A3 (AND3_X1)
     2    3.74    0.01    0.06    1.78 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.78 ^ _23533_/A3 (NAND3_X1)
     2    3.75    0.02    0.03    1.81 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.81 v _23589_/A1 (AND3_X1)
     2    4.32    0.01    0.04    1.85 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.85 v _23633_/A2 (NOR3_X1)
     2    4.21    0.04    0.06    1.91 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.91 ^ _23682_/A2 (NOR2_X1)
     1    3.34    0.01    0.02    1.93 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.93 v _23683_/B2 (AOI21_X2)
     5   12.77    0.04    0.06    1.99 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.99 ^ _23908_/A3 (AND4_X1)
     2    3.89    0.02    0.07    2.06 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.06 ^ _23912_/A2 (NOR3_X1)
     1    2.47    0.01    0.01    2.08 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.08 v _23913_/B (XOR2_X1)
     1    4.04    0.03    0.04    2.12 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.12 ^ _23914_/B (MUX2_X1)
     2    5.32    0.02    0.05    2.17 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.17 ^ _23915_/A2 (NAND2_X1)
     1    6.57    0.02    0.03    2.20 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.20 v _23924_/B2 (AOI221_X1)
     1    6.72    0.08    0.12    2.32 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.32 ^ _23925_/B1 (AOI21_X1)
     4    7.01    0.03    0.04    2.36 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.37 v _23926_/A (BUF_X1)
    10   17.21    0.02    0.06    2.42 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.42 v _24216_/B (MUX2_X1)
     1    1.42    0.01    0.06    2.49 v _24216_/Z (MUX2_X1)
                                         _01378_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[189]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[189]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3512.80    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.62    1.32    1.76 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.76   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[758]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.33    1.87   library recovery time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[189]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.79    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.81    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   59.01    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.09    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   36.66    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   34.66    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   56.95    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.31 ^ _18259_/A (BUF_X2)
    10   24.92    0.03    0.05    0.37 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   24.74    0.06    0.08    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   33.45    0.04    0.06    0.52 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.52 ^ _19495_/S (MUX2_X1)
     1    1.11    0.01    0.06    0.58 v _19495_/Z (MUX2_X1)
                                         _13550_ (net)
                  0.01    0.00    0.58 v _19497_/A (MUX2_X1)
     1    3.98    0.01    0.06    0.64 v _19497_/Z (MUX2_X1)
                                         _13552_ (net)
                  0.01    0.00    0.64 v _19498_/B1 (AOI21_X1)
     1    3.72    0.03    0.04    0.68 ^ _19498_/ZN (AOI21_X1)
                                         _13553_ (net)
                  0.03    0.00    0.68 ^ _19499_/B1 (AOI21_X1)
     1    2.75    0.02    0.02    0.70 v _19499_/ZN (AOI21_X1)
                                         _13554_ (net)
                  0.02    0.00    0.70 v _19500_/B1 (AOI21_X2)
     8   24.00    0.07    0.08    0.78 ^ _19500_/ZN (AOI21_X2)
                                         _13555_ (net)
                  0.07    0.01    0.79 ^ _20522_/B (MUX2_X1)
     1    1.16    0.01    0.05    0.83 ^ _20522_/Z (MUX2_X1)
                                         _03868_ (net)
                  0.01    0.00    0.83 ^ _20523_/A (BUF_X1)
     8   21.81    0.05    0.07    0.90 ^ _20523_/Z (BUF_X1)
                                         _03869_ (net)
                  0.05    0.00    0.91 ^ _20990_/A (BUF_X1)
    10   23.92    0.06    0.08    0.99 ^ _20990_/Z (BUF_X1)
                                         _04140_ (net)
                  0.06    0.00    0.99 ^ _20991_/A2 (NAND2_X1)
     1    3.75    0.02    0.03    1.02 v _20991_/ZN (NAND2_X1)
                                         _14725_ (net)
                  0.02    0.00    1.02 v _30129_/A (FA_X1)
     1    1.59    0.01    0.10    1.12 v _30129_/S (FA_X1)
                                         _14729_ (net)
                  0.01    0.00    1.12 v _21479_/A (INV_X1)
     1    3.23    0.01    0.02    1.14 ^ _21479_/ZN (INV_X1)
                                         _16093_ (net)
                  0.01    0.00    1.14 ^ _30520_/A (HA_X1)
     1    1.79    0.01    0.03    1.17 ^ _30520_/CO (HA_X1)
                                         _16095_ (net)
                  0.01    0.00    1.17 ^ _21750_/A (INV_X1)
     1    4.53    0.01    0.01    1.18 v _21750_/ZN (INV_X1)
                                         _14797_ (net)
                  0.01    0.00    1.18 v _30146_/A (FA_X1)
     1    1.91    0.01    0.11    1.29 ^ _30146_/S (FA_X1)
                                         _14799_ (net)
                  0.01    0.00    1.29 ^ _21483_/A (INV_X1)
     1    2.89    0.01    0.01    1.30 v _21483_/ZN (INV_X1)
                                         _14802_ (net)
                  0.01    0.00    1.30 v _30147_/CI (FA_X1)
     1    1.96    0.01    0.11    1.41 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.01    0.00    1.41 ^ _21162_/A (INV_X1)
     1    3.99    0.01    0.01    1.42 v _21162_/ZN (INV_X1)
                                         _14818_ (net)
                  0.01    0.00    1.42 v _30151_/A (FA_X1)
     1    2.94    0.01    0.11    1.54 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.54 ^ _30152_/CI (FA_X1)
     1    1.64    0.01    0.09    1.63 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.63 v _21682_/A (INV_X1)
     1    3.93    0.01    0.02    1.65 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.65 ^ _30526_/B (HA_X1)
     4    7.89    0.05    0.08    1.72 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.72 ^ _23473_/A3 (AND3_X1)
     2    3.74    0.01    0.06    1.78 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.78 ^ _23533_/A3 (NAND3_X1)
     2    3.75    0.02    0.03    1.81 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.81 v _23589_/A1 (AND3_X1)
     2    4.32    0.01    0.04    1.85 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.85 v _23633_/A2 (NOR3_X1)
     2    4.21    0.04    0.06    1.91 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.91 ^ _23682_/A2 (NOR2_X1)
     1    3.34    0.01    0.02    1.93 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.93 v _23683_/B2 (AOI21_X2)
     5   12.77    0.04    0.06    1.99 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.99 ^ _23908_/A3 (AND4_X1)
     2    3.89    0.02    0.07    2.06 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.06 ^ _23912_/A2 (NOR3_X1)
     1    2.47    0.01    0.01    2.08 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.08 v _23913_/B (XOR2_X1)
     1    4.04    0.03    0.04    2.12 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.12 ^ _23914_/B (MUX2_X1)
     2    5.32    0.02    0.05    2.17 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.17 ^ _23915_/A2 (NAND2_X1)
     1    6.57    0.02    0.03    2.20 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.20 v _23924_/B2 (AOI221_X1)
     1    6.72    0.08    0.12    2.32 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.32 ^ _23925_/B1 (AOI21_X1)
     4    7.01    0.03    0.04    2.36 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.37 v _23926_/A (BUF_X1)
    10   17.21    0.02    0.06    2.42 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.42 v _24216_/B (MUX2_X1)
     1    1.42    0.01    0.06    2.49 v _24216_/Z (MUX2_X1)
                                         _01378_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[189]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[189]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.47e-03   1.56e-04   1.29e-02  16.5%
Combinational          2.99e-02   3.49e-02   4.29e-04   6.52e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.67e-02   5.85e-04   7.85e-02 100.0%
                          52.5%      46.8%       0.7%
