// Seed: 2353026459
module module_0;
  assign id_1 = id_1 - 1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri id_3,
    input uwire id_4,
    input wand id_5,
    input wire id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    inout wor id_10,
    output wand id_11
);
  always_comb id_7 = 'h0;
  assign id_11 = 1;
  logic [7:0] id_13;
  id_14(
      .id_0(1), .id_1(id_3 - 1), .id_2(id_6), .id_3(), .id_4(id_9 && 1'd0)
  ); module_0();
  tri0 id_15, id_16, id_17;
  wire id_18, id_19, id_20;
  for (id_21 = 1; id_15; id_3 = 1) wire id_22;
  wire id_23;
  id_24 :
  assert property (@(posedge 1) id_9) id_13[1] = "" - 1;
endmodule
