#!SPYGLASS_PROJECT_FILE
#!VERSION 3.0
#  -------------------------------------------------------------------
#  This is a software generated project file. Manual edits to this file could be lost during the next save operation
#  Copyright Synopsys Inc.
#  Last Updated By: SpyGlass SpyGlass_vL-2016.06
#  Last Updated On Sun Apr 16 15:48:11 2023
#
#  -------------------------------------------------------------------

##Data Import Section

read_file -type verilog src/ex_mem_stage.v
read_file -type verilog src/id_ex_stage.v
read_file -type verilog src/if_id_stage.v
read_file -type verilog src/mem_wb_stage.v
read_file -type verilog src/mhome_defines.v
read_file -type verilog src/mhome_soc_tb.v
read_file -type verilog src/mhome_soc_top.v
read_file -type verilog src/pc_gen.v
read_file -type verilog src/pc_if_stage.v
read_file -type verilog src/riscv_pipeline.v

##Common Options Section

set_option projectwdir .
set_option language_mode mixed
set_option designread_enable_synthesis yes
set_option designread_disable_flatten no
set_option report_incr_messages yes
set_option active_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff
set_option top mhome_soc_tb
set_option incdir { /home/macro/github/mhome/vsim/src }


##Goal Setup Section

current_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff

