$date
	Fri Sep  8 18:08:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module haha $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#5
1#
#10
0#
1%
#15
1#
#20
0#
0%
1$
#25
0!
1"
1#
#30
0#
1%
#35
1!
0"
1#
#40
0#
#45
0!
1"
1#
#50
0#
#55
1!
0"
1#
#60
0#
