Release 14.4 - xst P.49d (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top
Automatic Register Balancing       : yes
Signal Encoding Algorithm          : user

---- General Options
Optimization Goal                  : SPEED
Optimization Effort                : 2

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" into library work
Parsing verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" included at line 52.
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 5: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 6: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 7: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 8: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 9: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 10: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 11: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 12: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 15: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 16: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 17: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 18: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 19: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 20: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 21: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 22: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 35: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 36: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 37: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 38: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 39: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 40: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 41: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 42: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 45: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 46: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 47: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 48: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 49: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 50: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 51: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 52: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 55: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 56: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 57: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 58: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 59: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 60: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 61: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 62: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 65: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 66: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 67: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 68: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 69: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 70: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 71: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/setup.v" Line 72: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <top>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/timing.v" into library work
Parsing module <timing>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/dcmspi.v" into library work
Parsing module <dcmspi>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/debnce.v" into library work
Parsing module <debnce>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/hdclrbar.v" into library work
Parsing module <hdcolorbar>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" into library work
Parsing module <synchro>.
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 87: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 82: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 83: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 84: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 85: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 86: Attribute target identifier fda not found in this scope
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/vtc_demo.v" into library work
Parsing module <vtc_demo>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/serdes_n_to_1.v" into library work
Parsing module <serdes_n_to_1>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/encode.v" into library work
Parsing module <encode>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/dvi_encoder.v" into library work
Parsing module <dvi_encoder>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/dvi_encoder_top.v" into library work
Parsing module <dvi_encoder_top>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/convert_30to15_fifo.v" into library work
Parsing module <convert_30to15_fifo>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/coregen/fifo16_32768.v" into library work
Parsing module <fifo16_32768>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/coregen/fifo29_32768.v" into library work
Parsing module <fifo29_32768>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/coregen/fifo48_8k.v" into library work
Parsing module <fifo48_8k>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/coregen/ram_out.v" into library work
Parsing module <ram_out>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/coregen/clk_wiz_v3_6.v" into library work
Parsing module <clk_wiz_v3_6>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/uart/rtl/uart_tx.v" into library work
Parsing module <uart_tx>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <$unit_1>.

Elaborating module <IBUF>.

Elaborating module <BUFG>.

Elaborating module <SRL16E(INIT=16'b01)>.

Elaborating module <synchro(INITIALIZE="LOGIC0")>.

Elaborating module <FDC>.

Elaborating module <debnce>.

Elaborating module <SRL16E(INIT=16'b0)>.
WARNING:HDLCompiler:413 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/debnce.v" Line 114: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <dcmspi>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" Line 234: Assignment to busy ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFX_DIVIDE=21,CLKFX_MULTIPLY=31,CLKIN_PERIOD=20.0)>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=13,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <synchro(INITIALIZE="LOGIC1")>.

Elaborating module <FDP>.

Elaborating module <timing>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" Line 458: Assignment to bgnd_hcount ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" Line 465: Assignment to bgnd_vcount ignored, since the identifier is never used

Elaborating module <dvi_encoder>.

Elaborating module <encode>.

Elaborating module <convert_30to15_fifo>.

Elaborating module <DRAM16XN(data_width=30)>.

Elaborating module <RAM16X1D>.

Elaborating module <FD>.

Elaborating module <FDR>.

Elaborating module <FDRE>.

Elaborating module <FDE>.

Elaborating module <serdes_n_to_1(SF=5)>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="MASTER",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="SLAVE",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OBUFDS>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" Line 629: Assignment to red ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v".
        SW_VGA = 4'b0000
        SW_SVGA = 4'b0001
        SW_XGA = 4'b0011
        SW_HDTV720P = 4'b0010
        SW_SXGA = 4'b1000
        SW_FLHD = 4'b1100
        IDLE = 3'b000
        READY = 3'b001
        WAIT = 3'b010
        START = 3'b011
        STOP = 3'b100
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" line 226: Output port <BUSY> of the instance <dcmspi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" line 453: Output port <hcount> of the instance <timing_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" line 453: Output port <vcount> of the instance <timing_inst> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <sws_sync_q>.
    Found 1-bit register for signal <switch>.
    Found 8-bit register for signal <pclk_M>.
    Found 8-bit register for signal <pclk_D>.
    Found 29-bit register for signal <ledc>.
    Found 1-bit register for signal <led>.
    Found 4-bit register for signal <sws_clk_sync>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <VGA_HSYNC>.
    Found 1-bit register for signal <VGA_VSYNC>.
    Found 1-bit register for signal <active_q>.
    Found 1-bit register for signal <de>.
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <tmdsclkint>.
    Found 3-bit register for signal <state>.
    Found 28-bit register for signal <cnt>.
    Found 28-bit register for signal <dcnt>.
    Found 1-bit register for signal <flg>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <clk_buf>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | RSTBTN__INV_6_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 29-bit adder for signal <ledc[28]_GND_1_o_add_19_OUT> created at line 284.
    Found 28-bit adder for signal <cnt[27]_GND_1_o_add_60_OUT> created at line 657.
    Found 8-bit 4-to-1 multiplexer for signal <LED> created at line 693.
    Found 1-bit 4-to-1 multiplexer for signal <_n0180> created at line 668.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 127 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <synchro_1>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v".
        INITIALIZE = "LOGIC0"
    Summary:
	no macro.
Unit <synchro_1> synthesized.

Synthesizing Unit <debnce>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/debnce.v".
        SATISFY = 16'b1111111111111111
    Found 1-bit register for signal <transition>.
    Found 1-bit register for signal <cntr_en>.
    Found 16-bit register for signal <ctr>.
    Found 1-bit register for signal <debnced>.
    Found 1-bit register for signal <sync_q>.
    Found 16-bit adder for signal <ctr[15]_GND_8_o_add_4_OUT> created at line 114.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <debnce> synthesized.

Synthesizing Unit <dcmspi>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/dcmspi.v".
        TCQ = 1
    Found 1-bit register for signal <dfslckd_rising>.
    Found 1-bit register for signal <BUSY>.
    Found 1-bit register for signal <sndd>.
    Found 1-bit register for signal <sndm>.
    Found 10-bit register for signal <sndval>.
    Found 1-bit register for signal <PROGEN>.
    Found 1-bit register for signal <PROGDATA>.
    Found 1-bit register for signal <dfslckd_q>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dcmspi> synthesized.

Synthesizing Unit <synchro_2>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v".
        INITIALIZE = "LOGIC1"
    Summary:
	no macro.
Unit <synchro_2> synthesized.

Synthesizing Unit <timing>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/timing.v".
    Found 11-bit register for signal <vpos_cnt>.
    Found 12-bit register for signal <hpos_cnt>.
    Found 12-bit adder for signal <hpos_cnt[11]_hpos_cnt[11]_mux_2_OUT> created at line 87.
    Found 11-bit adder for signal <vpos_cnt[10]_GND_16_o_add_6_OUT> created at line 101.
    Found 12-bit comparator lessequal for signal <n0008> created at line 112
    Found 11-bit comparator lessequal for signal <n0013> created at line 115
    Found 12-bit comparator greater for signal <hblnk> created at line 137
    Found 12-bit comparator greater for signal <tc_hssync[11]_hcount[11]_LessThan_15_o> created at line 138
    Found 12-bit comparator lessequal for signal <n0020> created at line 138
    Found 11-bit comparator greater for signal <vblnk> created at line 160
    Found 11-bit comparator greater for signal <tc_vssync[10]_vcount[10]_LessThan_19_o> created at line 161
    Found 11-bit comparator lessequal for signal <n0026> created at line 161
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <timing> synthesized.

Synthesizing Unit <dvi_encoder>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/dvi_encoder.v".
    Summary:
	no macro.
Unit <dvi_encoder> synthesized.

Synthesizing Unit <encode>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/encode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 10-bit register for signal <dout>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <din_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <de_q>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit subtractor for signal <PWR_18_o_BUS_0017_sub_29_OUT> created at line 110.
    Found 5-bit subtractor for signal <n0233> created at line 169.
    Found 5-bit subtractor for signal <n0235> created at line 175.
    Found 5-bit subtractor for signal <n0236> created at line 175.
    Found 2-bit adder for signal <n0183[1:0]> created at line 66.
    Found 3-bit adder for signal <n0186[2:0]> created at line 66.
    Found 2-bit adder for signal <n0204[1:0]> created at line 109.
    Found 3-bit adder for signal <n0207[2:0]> created at line 109.
    Found 5-bit adder for signal <n0232> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_18_o_add_47_OUT> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_18_o_add_50_OUT> created at line 175.
    Found 4-bit adder for signal <_n0248> created at line 66.
    Found 4-bit adder for signal <_n0249> created at line 66.
    Found 4-bit adder for signal <_n0250> created at line 66.
    Found 4-bit adder for signal <_n0251> created at line 66.
    Found 4-bit adder for signal <BUS_0003_GND_18_o_add_7_OUT> created at line 66.
    Found 4-bit adder for signal <_n0253> created at line 109.
    Found 4-bit adder for signal <_n0254> created at line 109.
    Found 4-bit adder for signal <_n0255> created at line 109.
    Found 4-bit adder for signal <_n0256> created at line 109.
    Found 4-bit adder for signal <BUS_0010_GND_18_o_add_20_OUT> created at line 109.
    Found 5-bit adder for signal <cnt[4]_GND_18_o_sub_41_OUT> created at line 162.
    Found 5-bit adder for signal <cnt[4]_GND_18_o_sub_43_OUT> created at line 162.
    Found 4x10-bit Read Only RAM for signal <c1_reg_PWR_18_o_wide_mux_53_OUT>
    Found 4-bit comparator greater for signal <GND_18_o_n1d[3]_LessThan_11_o> created at line 77
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_33_o> created at line 121
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_34_o> created at line 125
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_35_o> created at line 125
    Summary:
	inferred   1 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <encode> synthesized.

Synthesizing Unit <convert_30to15_fifo>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/convert_30to15_fifo.v".
        ADDR0 = 4'b0000
        ADDR1 = 4'b0001
        ADDR2 = 4'b0010
        ADDR3 = 4'b0011
        ADDR4 = 4'b0100
        ADDR5 = 4'b0101
        ADDR6 = 4'b0110
        ADDR7 = 4'b0111
        ADDR8 = 4'b1000
        ADDR9 = 4'b1001
        ADDR10 = 4'b1010
        ADDR11 = 4'b1011
        ADDR12 = 4'b1100
        ADDR13 = 4'b1101
        ADDR14 = 4'b1110
        ADDR15 = 4'b1111
    Set property "ASYNC_REG = TRUE" for instance <fdp_rst>.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/convert_30to15_fifo.v" line 64: Output port <O_DATA_OUT> of the instance <fifo_u> is unconnected or connected to loadless signal.
    Found 16x4-bit Read Only RAM for signal <wa_d>
    Found 16x4-bit Read Only RAM for signal <ra_d>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplexer(s).
Unit <convert_30to15_fifo> synthesized.

Synthesizing Unit <DRAM16XN>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/DRAM16XN.v".
        data_width = 30
    Summary:
	no macro.
Unit <DRAM16XN> synthesized.

Synthesizing Unit <serdes_n_to_1>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/serdes_n_to_1.v".
        SF = 5
    Summary:
	no macro.
Unit <serdes_n_to_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x4-bit single-port Read Only RAM                    : 2
 4x10-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 77
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 16-bit adder                                          : 4
 2-bit adder                                           : 6
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 3-bit adder                                           : 6
 4-bit adder                                           : 30
 4-bit subtractor                                      : 3
 5-bit adder                                           : 15
 5-bit subtractor                                      : 9
# Registers                                            : 86
 1-bit register                                        : 46
 10-bit register                                       : 4
 11-bit register                                       : 1
 12-bit register                                       : 1
 16-bit register                                       : 4
 2-bit register                                        : 4
 28-bit register                                       : 2
 29-bit register                                       : 1
 4-bit register                                        : 11
 5-bit register                                        : 4
 8-bit register                                        : 5
 9-bit register                                        : 3
# Comparators                                          : 20
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
# Multiplexers                                         : 122
 1-bit 2-to-1 multiplexer                              : 98
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 5
 15-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <pclk_D<7:7>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <convert_30to15_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_wa_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wa_d>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ra_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ra>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ra_d>          |          |
    -----------------------------------------------------------------------
Unit <convert_30to15_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <debnce>.
The following registers are absorbed into counter <ctr>: 1 register on signal <ctr>.
Unit <debnce> synthesized (advanced).

Synthesizing (advanced) Unit <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0010_GND_18_o_add_20_OUT_Madd1> :
 	<Madd__n0253> in block <encode>, 	<Madd__n0254> in block <encode>, 	<Madd__n0256_Madd> in block <encode>, 	<Madd_n0204[1:0]> in block <encode>, 	<Madd_BUS_0010_GND_18_o_add_20_OUT_Madd> in block <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_18_o_add_7_OUT_Madd1> :
 	<Madd__n0248> in block <encode>, 	<Madd__n0249> in block <encode>, 	<Madd__n0251_Madd> in block <encode>, 	<Madd_n0183[1:0]> in block <encode>, 	<Madd_BUS_0003_GND_18_o_add_7_OUT_Madd> in block <encode>.
INFO:Xst:3231 - The small RAM <Mram_c1_reg_PWR_18_o_wide_mux_53_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <dout> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c1_reg_PWR_18_o_wide_mux_53_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
Unit <encode> synthesized (advanced).

Synthesizing (advanced) Unit <timing>.
The following registers are absorbed into counter <hpos_cnt>: 1 register on signal <hpos_cnt>.
The following registers are absorbed into counter <vpos_cnt>: 1 register on signal <vpos_cnt>.
Unit <timing> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <ledc>: 1 register on signal <ledc>.
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x4-bit single-port distributed Read Only RAM        : 2
 4x10-bit single-port distributed Read Only RAM        : 3
# Adders/Subtractors                                   : 28
 28-bit adder                                          : 1
 4-bit subtractor                                      : 3
 5-bit adder                                           : 15
 5-bit subtractor                                      : 9
# Adder Trees                                          : 6
 4-bit / 6-inputs adder tree                           : 6
# Counters                                             : 7
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 16-bit up counter                                     : 4
 29-bit up counter                                     : 1
# Registers                                            : 355
 Flip-Flops                                            : 355
# Comparators                                          : 20
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
# Multiplexers                                         : 129
 1-bit 2-to-1 multiplexer                              : 98
 1-bit 4-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 5
 15-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 1
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <pclk_D_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pclk_M_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <pclk_D_4> 
INFO:Xst:2261 - The FF/Latch <pclk_M_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <pclk_M_7> <pclk_D_6> 
INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
INFO:Xst:1901 - Instance PLL_OSERDES in unit PLL_OSERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <encode> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
WARNING:Xst:1989 - Unit <top>: instances <enc0/encr>, <enc0/encg> of unit <encode> are equivalent, second instance is removed
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <encode>.

Optimizing unit <DRAM16XN> ...

Optimizing unit <top> ...

Optimizing unit <debnce> ...

Optimizing unit <dcmspi> ...

Optimizing unit <encode> ...
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 0 in block <encode>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <convert_30to15_fifo> ...

Optimizing unit <timing> ...
WARNING:Xst:1710 - FF/Latch <enc0/encr/c1_q> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enc0/encr/c0_q> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc0/encr/c1_reg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc0/encr/c0_reg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dcmspi_0/dfslckd_rising> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dcmspi_0/BUSY> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dcmspi_0/dfslckd_q> of sequential type is unconnected in block <top>.
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[28].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U> are equivalent
WARNING:Xst:1710 - FF/Latch <enc0/encb/n1q_m_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enc0/encb/n1d_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enc0/encb/n1d_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enc0/encb/n1d_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enc0/encr/n1d_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <enc0/encb/de_reg> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/de_reg> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/cnt_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/cnt_1> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/cnt_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/cnt_2> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/cnt_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <enc0/encb/cnt_3> <enc0/encr/cnt_4> <enc0/encr/cnt_3> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/n0q_m_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <enc0/encb/n1q_m_1> <enc0/encr/n0q_m_1> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/n0q_m_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <enc0/encb/q_m_reg_2> <enc0/encr/n0q_m_2> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/n0q_m_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/n0q_m_3> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/din_q_3> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <enc0/encb/din_q_2> <enc0/encb/din_q_1> <enc0/encb/din_q_0> <enc0/encr/din_q_3> <enc0/encr/din_q_2> <enc0/encr/din_q_1> <enc0/encr/din_q_0> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/din_q_7> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <enc0/encb/din_q_6> <enc0/encb/din_q_5> <enc0/encb/din_q_4> <enc0/encr/din_q_7> <enc0/encr/din_q_6> <enc0/encr/din_q_5> <enc0/encr/din_q_4> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/de_q> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/de_q> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/n1q_m_2> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <enc0/encb/q_m_reg_7> <enc0/encb/q_m_reg_6> <enc0/encb/q_m_reg_5> <enc0/encb/q_m_reg_4> <enc0/encb/q_m_reg_3> <enc0/encb/q_m_reg_1> <enc0/encr/n1q_m_2> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/q_m_reg_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/q_m_reg_8> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/n1d_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/n1d_2> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <enc0/encb/dout_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encb/dout_4> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/dout_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <enc0/encb/dout_5> <enc0/encb/dout_3> <enc0/encb/dout_1> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/q_m_reg_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <enc0/encr/q_m_reg_2> <enc0/encr/q_m_reg_0> 
INFO:Xst:2261 - The FF/Latch <enc0/encr/q_m_reg_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/q_m_reg_4> 
INFO:Xst:2261 - The FF/Latch <enc0/encr/q_m_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/q_m_reg_1> 
INFO:Xst:2261 - The FF/Latch <enc0/encr/dout_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/dout_1> 
INFO:Xst:2261 - The FF/Latch <enc0/encr/dout_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/dout_4> 
INFO:Xst:2261 - The FF/Latch <enc0/encr/q_m_reg_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <enc0/encr/q_m_reg_5> <enc0/encr/q_m_reg_3> 
INFO:Xst:2261 - The FF/Latch <enc0/encr/dout_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <enc0/encr/dout_5> <enc0/encr/dout_3> 
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U> are equivalent
WARNING:Xst:2398 - RAMs <enc0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U>, <enc0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U> are equivalent
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 2.
INFO:Xst:2261 - The FF/Latch <debsw2/debnced> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <debsw2/cntr_en_BRB3> 
INFO:Xst:2261 - The FF/Latch <debsw3/debnced> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <debsw3/cntr_en_BRB3> 
INFO:Xst:2261 - The FF/Latch <debsw0/debnced> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <debsw0/cntr_en_BRB3> 
INFO:Xst:2261 - The FF/Latch <debsw1/debnced> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <debsw1/cntr_en_BRB3> 
INFO:Xst:2260 - The FF/Latch <enc0/encb/n0q_m_1> in Unit <top> is equivalent to the following FF/Latch : <enc0/encr/n1q_m_1> 
INFO:Xst:2260 - The FF/Latch <enc0/encb/q_m_reg_8> in Unit <top> is equivalent to the following FF/Latch : <enc0/encb/q_m_reg_0> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/n0q_m_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encr/n1q_m_1> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/q_m_reg_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <enc0/encb/q_m_reg_0> 
WARNING:Xst:2677 - Node <enc0/encb/n0q_m_1> of sequential type is unconnected in block <top>.

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) enc0/encb/cnt_1 enc0/encb/q_m_reg_8 has(ve) been forward balanced into : enc0/encb/Mmux_GND_18_o_cnt[4]_mux_55_OUT611_FRB.
	Register(s) enc0/encb/q_m_reg_8 enc0/encb/cnt_1 has(ve) been forward balanced into : enc0/encb/Madd_cnt[4]_GND_18_o_add_47_OUT11_FRB.
	Register(s) sws_clk_sync_0 sws_clk_sync_1 sws_clk_sync_2 sws_clk_sync_3 has(ve) been forward balanced into : tc_hesync<2>1_FRB.
	Register(s) sws_clk_sync_0 sws_clk_sync_1 sws_clk_sync_3 sws_clk_sync_2 has(ve) been forward balanced into : tc_heblnk<1>11_FRB.
	Register(s) sws_clk_sync_0 sws_clk_sync_3 sws_clk_sync_1 has(ve) been forward balanced into : tc_heblnk<7>11_FRB.
	Register(s) sws_clk_sync_0 sws_clk_sync_3 sws_clk_sync_2 sws_clk_sync_1 has(ve) been forward balanced into : tc_vesync<4>1_FRB.
	Register(s) sws_clk_sync_1 sws_clk_sync_0 sws_clk_sync_3 has(ve) been forward balanced into : tc_veblnk<9>11_FRB.
	Register(s) sws_clk_sync_1 sws_clk_sync_0 sws_clk_sync_3 sws_clk_sync_2 has(ve) been forward balanced into : tc_vesync<5>1_FRB.
	Register(s) sws_clk_sync_1 sws_clk_sync_2 sws_clk_sync_0 sws_clk_sync_3 has(ve) been forward balanced into : tc_hssync<9>1_FRB.
	Register(s) sws_clk_sync_1 sws_clk_sync_2 sws_clk_sync_3 sws_clk_sync_0 has(ve) been forward balanced into : tc_vesync<9>1_FRB.
	Register(s) sws_clk_sync_1 sws_clk_sync_3 sws_clk_sync_0 sws_clk_sync_2 has(ve) been forward balanced into : tc_hssync<6>1_FRB.
	Register(s) sws_clk_sync_1 sws_clk_sync_3 sws_clk_sync_2 sws_clk_sync_0 has(ve) been forward balanced into : tc_heblnk<10>1_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_0 sws_clk_sync_1 has(ve) been forward balanced into : tc_veblnk<3>11_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_0 sws_clk_sync_1 sws_clk_sync_3 has(ve) been forward balanced into : tc_hssync<4>2_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_0 sws_clk_sync_3 sws_clk_sync_1 has(ve) been forward balanced into : tc_hesync<3>1_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_1 sws_clk_sync_0 sws_clk_sync_3 has(ve) been forward balanced into : tc_hssync<4>11_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_3 sws_clk_sync_0 sws_clk_sync_1 has(ve) been forward balanced into : Mxor_VGA_HSYNC_INT_hvsync_polarity_XOR_74_o_xo<0>211_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_3 sws_clk_sync_1 has(ve) been forward balanced into : tc_hesync<6>11_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_3 sws_clk_sync_1 sws_clk_sync_0 has(ve) been forward balanced into : tc_heblnk<11>1_FRB.
	Register(s) sws_clk_sync_3 sws_clk_sync_0 sws_clk_sync_2 sws_clk_sync_1 has(ve) been forward balanced into : tc_hsblnk<7>1_FRB.
	Register(s) sws_clk_sync_3 sws_clk_sync_1 sws_clk_sync_2 sws_clk_sync_0 has(ve) been forward balanced into : tc_hesync<4>1_FRB.
	Register(s) sws_clk_sync_3 sws_clk_sync_2 sws_clk_sync_0 sws_clk_sync_1 has(ve) been forward balanced into : tc_veblnk<1>11_FRB.
	Register(s) sws_clk_sync_3 sws_clk_sync_2 sws_clk_sync_1 sws_clk_sync_0 has(ve) been forward balanced into : tc_heblnk<5>1_FRB.
	Register(s) dcnt_0 has(ve) been backward balanced into : dcnt_0_BRB0 dcnt_0_BRB1.
	Register(s) dcnt_1 has(ve) been backward balanced into : dcnt_1_BRB1.
	Register(s) dcnt_10 has(ve) been backward balanced into : dcnt_10_BRB1.
	Register(s) dcnt_11 has(ve) been backward balanced into : dcnt_11_BRB1.
	Register(s) dcnt_12 has(ve) been backward balanced into : dcnt_12_BRB1.
	Register(s) dcnt_13 has(ve) been backward balanced into : dcnt_13_BRB1.
	Register(s) dcnt_14 has(ve) been backward balanced into : dcnt_14_BRB1.
	Register(s) dcnt_15 has(ve) been backward balanced into : dcnt_15_BRB1.
	Register(s) dcnt_16 has(ve) been backward balanced into : dcnt_16_BRB1.
	Register(s) dcnt_17 has(ve) been backward balanced into : dcnt_17_BRB1.
	Register(s) dcnt_18 has(ve) been backward balanced into : dcnt_18_BRB1.
	Register(s) dcnt_19 has(ve) been backward balanced into : dcnt_19_BRB1.
	Register(s) dcnt_2 has(ve) been backward balanced into : dcnt_2_BRB1.
	Register(s) dcnt_20 has(ve) been backward balanced into : dcnt_20_BRB1.
	Register(s) dcnt_21 has(ve) been backward balanced into : dcnt_21_BRB1.
	Register(s) dcnt_22 has(ve) been backward balanced into : dcnt_22_BRB1.
	Register(s) dcnt_23 has(ve) been backward balanced into : dcnt_23_BRB1.
	Register(s) dcnt_24 has(ve) been backward balanced into : dcnt_24_BRB1.
	Register(s) dcnt_25 has(ve) been backward balanced into : dcnt_25_BRB1.
	Register(s) dcnt_26 has(ve) been backward balanced into : dcnt_26_BRB1.
	Register(s) dcnt_27 has(ve) been backward balanced into : dcnt_27_BRB1.
	Register(s) dcnt_3 has(ve) been backward balanced into : dcnt_3_BRB1.
	Register(s) dcnt_4 has(ve) been backward balanced into : dcnt_4_BRB1.
	Register(s) dcnt_5 has(ve) been backward balanced into : dcnt_5_BRB1.
	Register(s) dcnt_6 has(ve) been backward balanced into : dcnt_6_BRB1.
	Register(s) dcnt_7 has(ve) been backward balanced into : dcnt_7_BRB1.
	Register(s) dcnt_8 has(ve) been backward balanced into : dcnt_8_BRB1.
	Register(s) dcnt_9 has(ve) been backward balanced into : dcnt_9_BRB1.
	Register(s) debsw0/cntr_en has(ve) been backward balanced into : debsw0/cntr_en_BRB1 debsw0/cntr_en_BRB2 .
	Register(s) debsw1/cntr_en has(ve) been backward balanced into : debsw1/cntr_en_BRB1 debsw1/cntr_en_BRB2 .
	Register(s) debsw2/cntr_en has(ve) been backward balanced into : debsw2/cntr_en_BRB1 debsw2/cntr_en_BRB2 .
	Register(s) debsw3/cntr_en has(ve) been backward balanced into : debsw3/cntr_en_BRB1 debsw3/cntr_en_BRB2 .
	Register(s) flg has(ve) been backward balanced into : flg_BRB0 flg_BRB1 flg_BRB2.
	Register(s) hsync has(ve) been backward balanced into : hsync_BRB0 hsync_BRB1 hsync_BRB2 hsync_BRB3 hsync_BRB4 hsync_BRB5.
	Register(s) vsync has(ve) been backward balanced into : vsync_BRB0 vsync_BRB1 .
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 3-bit shift register for signal <enc0/encb/c1_reg>.
	Found 3-bit shift register for signal <enc0/encb/c0_reg>.
	Found 3-bit shift register for signal <enc0/encb/de_reg>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 382
 Flip-Flops                                            : 382
# Shift Registers                                      : 3
 3-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 820
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 136
#      LUT2                        : 11
#      LUT3                        : 100
#      LUT4                        : 147
#      LUT5                        : 36
#      LUT6                        : 49
#      MUXCY                       : 176
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 144
# FlipFlops/Latches                : 385
#      FD                          : 175
#      FDC                         : 21
#      FDE                         : 72
#      FDP                         : 1
#      FDR                         : 10
#      FDRE                        : 106
# RAMS                             : 30
#      RAM16X1D                    : 30
# Shift Registers                  : 13
#      SRL16E                      : 10
#      SRLC16E                     : 3
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 24
#      IBUF                        : 10
#      OBUF                        : 10
#      OBUFDS                      : 4
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 10
#      BUFPLL                      : 1
#      OSERDES2                    : 8
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             385  out of  54576     0%  
 Number of Slice LUTs:                  569  out of  27288     2%  
    Number used as Logic:               496  out of  27288     1%  
    Number used as Memory:               73  out of   6408     1%  
       Number used as RAM:               60
       Number used as SRL:               13

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    660
   Number with an unused Flip Flop:     275  out of    660    41%  
   Number with an unused LUT:            91  out of    660    13%  
   Number of fully used LUT-FF pairs:   294  out of    660    44%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    218    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYS_CLK                            | IBUF+BUFG              | 66    |
clk_buf                            | BUFG                   | 132   |
PLL_OSERDES/CLKOUT2                | BUFG                   | 55    |
PLL_OSERDES/CLKOUT1                | BUFG                   | 175   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.087ns (Maximum Frequency: 244.657MHz)
   Minimum input arrival time before clock: 4.497ns
   Maximum output required time after clock: 5.324ns
   Maximum combinational path delay: 6.595ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_CLK'
  Clock period: 4.021ns (frequency: 248.670MHz)
  Total number of paths / destination ports: 1509 / 122
-------------------------------------------------------------------------
Delay:               4.021ns (Levels of Logic = 3)
  Source:            cnt_7 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      SYS_CLK rising
  Destination Clock: SYS_CLK rising

  Data Path: cnt_7 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   1.015  cnt_7 (cnt_7)
     LUT6:I0->O            2   0.203   0.864  cnt[27]_GND_1_o_equal_60_o<27>4 (cnt[27]_GND_1_o_equal_60_o<27>3)
     LUT5:I1->O           15   0.203   0.982  cnt[27]_GND_1_o_equal_60_o<27>6 (cnt[27]_GND_1_o_equal_60_o)
     LUT5:I4->O            1   0.205   0.000  Mmux__n018011 (_n0180)
     FD:D                      0.102          flg_BRB1
    ----------------------------------------
    Total                      4.021ns (1.160ns logic, 2.861ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_buf'
  Clock period: 3.731ns (frequency: 267.996MHz)
  Total number of paths / destination ports: 1074 / 282
-------------------------------------------------------------------------
Delay:               3.731ns (Levels of Logic = 1)
  Source:            dcmspi_0/DMGAP (FF)
  Destination:       dcmspi_0/sndval_9 (FF)
  Source Clock:      clk_buf rising
  Destination Clock: clk_buf rising

  Data Path: dcmspi_0/DMGAP to dcmspi_0/sndval_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q        13   1.313   1.037  dcmspi_0/DMGAP (dcmspi_0/ldm)
     LUT4:I2->O           10   0.203   0.856  dcmspi_0/_n0046_inv1 (dcmspi_0/_n0046_inv)
     FDRE:CE                   0.322          dcmspi_0/sndval_0
    ----------------------------------------
    Total                      3.731ns (1.838ns logic, 1.893ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_OSERDES/CLKOUT2'
  Clock period: 2.881ns (frequency: 347.120MHz)
  Total number of paths / destination ports: 219 / 93
-------------------------------------------------------------------------
Delay:               2.881ns (Levels of Logic = 1)
  Source:            enc0/pixel2x/sync_gen (FF)
  Destination:       enc0/pixel2x/sync_gen (FF)
  Source Clock:      PLL_OSERDES/CLKOUT2 rising
  Destination Clock: PLL_OSERDES/CLKOUT2 rising

  Data Path: enc0/pixel2x/sync_gen to enc0/pixel2x/sync_gen
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             50   0.447   1.547  enc0/pixel2x/sync_gen (enc0/pixel2x/sync)
     INV:I->O              1   0.206   0.579  enc0/pixel2x/sync_INV_38_o1_INV_0 (enc0/pixel2x/sync_INV_38_o)
     FDR:D                     0.102          enc0/pixel2x/sync_gen
    ----------------------------------------
    Total                      2.881ns (0.755ns logic, 2.126ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_OSERDES/CLKOUT1'
  Clock period: 4.087ns (frequency: 244.657MHz)
  Total number of paths / destination ports: 3739 / 308
-------------------------------------------------------------------------
Delay:               4.087ns (Levels of Logic = 3)
  Source:            ledc_21 (FF)
  Destination:       led (FF)
  Source Clock:      PLL_OSERDES/CLKOUT1 rising
  Destination Clock: PLL_OSERDES/CLKOUT1 rising

  Data Path: ledc_21 to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  ledc_21 (ledc_21)
     LUT5:I0->O            2   0.203   0.961  Mcount_ledc_val2912_SW0 (N22)
     LUT6:I1->O           16   0.203   1.005  Mcount_ledc_val2916 (Mcount_ledc_val291)
     LUT3:I2->O            1   0.205   0.000  led_rstpot1 (led_rstpot1)
     FD:D                      0.102          led
    ----------------------------------------
    Total                      4.087ns (1.160ns logic, 2.927ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYS_CLK'
  Total number of paths / destination ports: 40 / 39
-------------------------------------------------------------------------
Offset:              4.497ns (Levels of Logic = 2)
  Source:            RSTBTN_ (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: SYS_CLK rising

  Data Path: RSTBTN_ to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.291  RSTBTN__IBUF (RSTBTN__IBUF)
     INV:I->O             36   0.206   1.348  RSTBTN__inv1_INV_0 (RSTBTN__inv)
     FDRE:R                    0.430          cnt_0
    ----------------------------------------
    Total                      4.497ns (1.858ns logic, 2.639ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_OSERDES/CLKOUT2'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.080ns (Levels of Logic = 2)
  Source:            RSTBTN_ (PAD)
  Destination:       toggle (FF)
  Destination Clock: PLL_OSERDES/CLKOUT2 rising

  Data Path: RSTBTN_ to toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.396  RSTBTN__IBUF (RSTBTN__IBUF)
     LUT2:I0->O            9   0.203   0.829  serdes_rst1 (serdes_rst)
     FDC:CLR                   0.430          toggle
    ----------------------------------------
    Total                      4.080ns (1.855ns logic, 2.225ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_buf'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 1)
  Source:            SW<0> (PAD)
  Destination:       synchro_sws_0/use_fdc.fda (FF)
  Destination Clock: clk_buf rising

  Data Path: SW<0> to synchro_sws_0/use_fdc.fda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  SW_0_IBUF (SW_0_IBUF)
     FD:D                      0.102          synchro_sws_0/use_fdc.fda
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_OSERDES/CLKOUT1'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              3.049ns (Levels of Logic = 2)
  Source:            RSTBTN_ (PAD)
  Destination:       led (FF)
  Destination Clock: PLL_OSERDES/CLKOUT1 rising

  Data Path: RSTBTN_ to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.520  RSTBTN__IBUF (RSTBTN__IBUF)
     LUT3:I0->O            1   0.205   0.000  led_rstpot1 (led_rstpot1)
     FD:D                      0.102          led
    ----------------------------------------
    Total                      3.049ns (1.529ns logic, 1.520ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_CLK'
  Total number of paths / destination ports: 40 / 9
-------------------------------------------------------------------------
Offset:              5.324ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       LED<6> (PAD)
  Source Clock:      SYS_CLK rising

  Data Path: state_FSM_FFd2 to LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.447   1.524  state_FSM_FFd2 (state_FSM_FFd2)
     LUT6:I4->O            1   0.203   0.579  mux611 (LED_6_OBUF)
     OBUF:I->O                 2.571          LED_6_OBUF (LED<6>)
    ----------------------------------------
    Total                      5.324ns (3.221ns logic, 2.103ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_OSERDES/CLKOUT1'
  Total number of paths / destination ports: 13 / 3
-------------------------------------------------------------------------
Offset:              4.781ns (Levels of Logic = 2)
  Source:            vsync_BRB0 (FF)
  Destination:       DB<1> (PAD)
  Source Clock:      PLL_OSERDES/CLKOUT1 rising

  Data Path: vsync_BRB0 to DB<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  vsync_BRB0 (vsync_BRB0)
     LUT6:I0->O            2   0.203   0.616  Mxor_VGA_VSYNC_INT_hvsync_polarity_XOR_75_o_xo<0>1 (vsync)
     OBUF:I->O                 2.571          DB_1_OBUF (DB<1>)
    ----------------------------------------
    Total                      4.781ns (3.221ns logic, 1.560ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_buf'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            dcmspi_0/PROGDATA (FF)
  Destination:       PCLK_GEN_INST:PROGDATA (PAD)
  Source Clock:      clk_buf rising

  Data Path: dcmspi_0/PROGDATA to PCLK_GEN_INST:PROGDATA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  dcmspi_0/PROGDATA (dcmspi_0/PROGDATA)
    DCM_CLKGEN:PROGDATA        0.000          PCLK_GEN_INST
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_OSERDES/CLKOUT2'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.161ns (Levels of Logic = 0)
  Source:            tmdsclkint_0 (FF)
  Destination:       clkout/oserdes_s:D2 (PAD)
  Source Clock:      PLL_OSERDES/CLKOUT2 rising

  Data Path: tmdsclkint_0 to clkout/oserdes_s:D2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  tmdsclkint_0 (tmdsclkint_0)
    OSERDES2:D1                0.000          clkout/oserdes_s
    ----------------------------------------
    Total                      1.161ns (0.447ns logic, 0.714ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 80 / 56
-------------------------------------------------------------------------
Delay:               6.595ns (Levels of Logic = 4)
  Source:            swled<0> (PAD)
  Destination:       LED<7> (PAD)

  Data Path: swled<0> to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.233  swled_0_IBUF (swled_0_IBUF)
     LUT3:I0->O            1   0.205   0.580  mux112_SW0 (N159)
     LUT6:I5->O            1   0.205   0.579  mux112 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      6.595ns (4.203ns logic, 2.392ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PLL_OSERDES/CLKOUT1
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT1|    4.087|         |         |         |
PLL_OSERDES/CLKOUT2|    1.767|         |         |         |
SYS_CLK            |    2.402|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PLL_OSERDES/CLKOUT2
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT1|    2.367|         |         |         |
PLL_OSERDES/CLKOUT2|    2.881|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYS_CLK
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT1|    4.048|         |         |         |
SYS_CLK            |    4.021|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_buf
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_buf        |    3.731|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.03 secs
 
--> 


Total memory usage is 127752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   95 (   0 filtered)
Number of infos    :   43 (   0 filtered)

