// Seed: 610536507
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri   id_3,
    output tri   id_4,
    input  tri0  id_5
);
  assign id_4 = 1 * id_1 - 1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    output tri id_6,
    input wand id_7,
    input wand id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    input wand id_13,
    input tri id_14,
    output uwire id_15,
    output uwire id_16,
    input supply1 id_17
);
  wand id_19;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_6,
      id_5,
      id_6,
      id_3
  );
  wire id_20;
  assign id_19 = id_13;
  assign id_6  = 1 ? 1 : 1;
endmodule
