
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.45
 Yosys 0.17+103 (git sha1 a1babadd5, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv sysrst_ctrl_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_filter_ctr.sv prim_flop_2sync.sv prim_generic_flop.sv prim_generic_flop_2sync.sv sysrst_ctrl_combo.sv sysrst_ctrl_comboact.sv sysrst_ctrl_detect.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv sysrst_ctrl_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_filter_ctr.sv prim_flop_2sync.sv prim_generic_flop.sv prim_generic_flop_2sync.sv sysrst_ctrl_combo.sv sysrst_ctrl_comboact.sv sysrst_ctrl_detect.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:44: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:52: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:83: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:110: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:127: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:143: parameter 'PWR_FLASH_REQ_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:147: parameter 'PWR_FLASH_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:158: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:163: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:164: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sysrst_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:10: parameter 'NumCombo' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:11: parameter 'TimerWidth' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:12: parameter 'DetTimerWidth' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:13: parameter 'NumAlerts' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:16: parameter 'BlockAw' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:470: parameter 'SYSRST_CTRL_INTR_STATE_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:471: parameter 'SYSRST_CTRL_INTR_ENABLE_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:472: parameter 'SYSRST_CTRL_INTR_TEST_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:473: parameter 'SYSRST_CTRL_ALERT_TEST_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:474: parameter 'SYSRST_CTRL_REGWEN_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:475: parameter 'SYSRST_CTRL_EC_RST_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:476: parameter 'SYSRST_CTRL_ULP_AC_DEBOUNCE_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:477: parameter 'SYSRST_CTRL_ULP_LID_DEBOUNCE_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:478: parameter 'SYSRST_CTRL_ULP_PWRB_DEBOUNCE_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:479: parameter 'SYSRST_CTRL_ULP_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:480: parameter 'SYSRST_CTRL_ULP_STATUS_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:481: parameter 'SYSRST_CTRL_WKUP_STATUS_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:482: parameter 'SYSRST_CTRL_KEY_INVERT_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:483: parameter 'SYSRST_CTRL_PIN_ALLOWED_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:484: parameter 'SYSRST_CTRL_PIN_OUT_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:485: parameter 'SYSRST_CTRL_PIN_OUT_VALUE_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:486: parameter 'SYSRST_CTRL_PIN_IN_VALUE_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:487: parameter 'SYSRST_CTRL_KEY_INTR_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:488: parameter 'SYSRST_CTRL_KEY_INTR_DEBOUNCE_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:489: parameter 'SYSRST_CTRL_AUTO_BLOCK_DEBOUNCE_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:490: parameter 'SYSRST_CTRL_AUTO_BLOCK_OUT_CTL_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:491: parameter 'SYSRST_CTRL_COM_SEL_CTL_0_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:492: parameter 'SYSRST_CTRL_COM_SEL_CTL_1_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:493: parameter 'SYSRST_CTRL_COM_SEL_CTL_2_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:494: parameter 'SYSRST_CTRL_COM_SEL_CTL_3_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:495: parameter 'SYSRST_CTRL_COM_DET_CTL_0_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:496: parameter 'SYSRST_CTRL_COM_DET_CTL_1_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:497: parameter 'SYSRST_CTRL_COM_DET_CTL_2_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:498: parameter 'SYSRST_CTRL_COM_DET_CTL_3_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:499: parameter 'SYSRST_CTRL_COM_OUT_CTL_0_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:500: parameter 'SYSRST_CTRL_COM_OUT_CTL_1_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:501: parameter 'SYSRST_CTRL_COM_OUT_CTL_2_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:502: parameter 'SYSRST_CTRL_COM_OUT_CTL_3_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:503: parameter 'SYSRST_CTRL_COMBO_INTR_STATUS_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:504: parameter 'SYSRST_CTRL_KEY_INTR_STATUS_OFFSET' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:507: parameter 'SYSRST_CTRL_INTR_TEST_RESVAL' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:508: parameter 'SYSRST_CTRL_INTR_TEST_SYSRST_CTRL_RESVAL' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:509: parameter 'SYSRST_CTRL_ALERT_TEST_RESVAL' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:510: parameter 'SYSRST_CTRL_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sysrst_ctrl_reg_pkg.sv:552: parameter 'SYSRST_CTRL_PERMIT' declared inside package 'sysrst_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_filter_ctr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sysrst_ctrl_combo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sysrst_ctrl_comboact.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sysrst_ctrl_detect.sv'

yosys> synth_rs -top sysrst_ctrl_combo -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.56

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top sysrst_ctrl_combo

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] sysrst_ctrl_combo.sv:7: compiling module 'sysrst_ctrl_combo'
VERIFIC-INFO [VERI-1018] prim_filter_ctr.sv:15: compiling module 'prim_filter_ctr(CntWidth=32'b010000)'
VERIFIC-INFO [VERI-1018] sysrst_ctrl_detect.sv:7: compiling module 'sysrst_ctrl_detect(TimerWidth=32'b0100000,EdgeDetect=1'b1)'
VERIFIC-INFO [VERI-1018] prim_filter_ctr.sv:15: compiling module 'prim_filter_ctr(CntWidth=32'b0100000)'
VERIFIC-INFO [VERI-1018] sysrst_ctrl_comboact.sv:7: compiling module 'sysrst_ctrl_comboact'
Importing module sysrst_ctrl_combo.
Importing module prim_filter_ctr(CntWidth=32'b010000).
Importing module sysrst_ctrl_comboact.
Importing module sysrst_ctrl_detect(TimerWidth=32'b0100000,EdgeDetect=1'b1).
Importing module prim_filter_ctr(CntWidth=32'b0100000).

3.3.1. Analyzing design hierarchy..
Top module:  \sysrst_ctrl_combo
Used module:     \sysrst_ctrl_comboact
Used module:     \sysrst_ctrl_detect(TimerWidth=32'b0100000,EdgeDetect=1'b1)
Used module:         \prim_filter_ctr(CntWidth=32'b0100000)
Used module:     \prim_filter_ctr(CntWidth=32'b010000)

3.3.2. Analyzing design hierarchy..
Top module:  \sysrst_ctrl_combo
Used module:     \sysrst_ctrl_comboact
Used module:     \sysrst_ctrl_detect(TimerWidth=32'b0100000,EdgeDetect=1'b1)
Used module:         \prim_filter_ctr(CntWidth=32'b0100000)
Used module:     \prim_filter_ctr(CntWidth=32'b010000)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_filter_ctr(CntWidth=32'b0100000).
<suppressed ~4 debug messages>
Optimizing module sysrst_ctrl_detect(TimerWidth=32'b0100000,EdgeDetect=1'b1).
<suppressed ~3 debug messages>
Optimizing module sysrst_ctrl_comboact.
<suppressed ~6 debug messages>
Optimizing module prim_filter_ctr(CntWidth=32'b010000).
<suppressed ~4 debug messages>
Optimizing module sysrst_ctrl_combo.
<suppressed ~4 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_filter_ctr(CntWidth=32'b0100000).
Deleting now unused module sysrst_ctrl_detect(TimerWidth=32'b0100000,EdgeDetect=1'b1).
Deleting now unused module sysrst_ctrl_comboact.
Deleting now unused module prim_filter_ctr(CntWidth=32'b010000).
<suppressed ~13 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.
<suppressed ~16 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 40 unused cells and 754 unused wires.
<suppressed ~259 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module sysrst_ctrl_combo...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$633 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$filter_q_reg$prim_filter_ctr.sv:54$631 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$636 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.$verific$l2h_detected_q_reg$sysrst_ctrl_detect.sv:84$600 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.$verific$gen_edge_detect.trigger_debounced_q_reg$sysrst_ctrl_detect.sv:53$589 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$430 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_prim_filter_ctr.$verific$filter_q_reg$prim_filter_ctr.sv:54$428 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_prim_filter_ctr.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$433 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_combo_act.$verific$timer_cnt_q_reg$sysrst_ctrl_comboact.sv:92$519 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_combo_act.$verific$rst_req_q_reg$sysrst_ctrl_comboact.sv:92$517 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_combo_act.$verific$ec_rst_l_q_reg$sysrst_ctrl_comboact.sv:92$518 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[3].u_combo_act.$verific$bat_disable_q_reg$sysrst_ctrl_comboact.sv:92$515 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$633 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$filter_q_reg$prim_filter_ctr.sv:54$631 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$636 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.$verific$l2h_detected_q_reg$sysrst_ctrl_detect.sv:84$600 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.$verific$gen_edge_detect.trigger_debounced_q_reg$sysrst_ctrl_detect.sv:53$589 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$430 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_prim_filter_ctr.$verific$filter_q_reg$prim_filter_ctr.sv:54$428 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_prim_filter_ctr.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$433 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_combo_act.$verific$timer_cnt_q_reg$sysrst_ctrl_comboact.sv:92$519 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_combo_act.$verific$rst_req_q_reg$sysrst_ctrl_comboact.sv:92$517 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_combo_act.$verific$ec_rst_l_q_reg$sysrst_ctrl_comboact.sv:92$518 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_combo_act.$verific$ec_rst_l_q_reg$sysrst_ctrl_comboact.sv:92$518 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[2].u_combo_act.$verific$bat_disable_q_reg$sysrst_ctrl_comboact.sv:92$515 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$633 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$filter_q_reg$prim_filter_ctr.sv:54$631 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$636 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.$verific$l2h_detected_q_reg$sysrst_ctrl_detect.sv:84$600 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.$verific$gen_edge_detect.trigger_debounced_q_reg$sysrst_ctrl_detect.sv:53$589 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$430 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_prim_filter_ctr.$verific$filter_q_reg$prim_filter_ctr.sv:54$428 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_prim_filter_ctr.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$433 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_combo_act.$verific$timer_cnt_q_reg$sysrst_ctrl_comboact.sv:92$519 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_combo_act.$verific$rst_req_q_reg$sysrst_ctrl_comboact.sv:92$517 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_combo_act.$verific$ec_rst_l_det_q_reg$sysrst_ctrl_comboact.sv:92$516 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_combo_act.$verific$bat_disable_q_reg$sysrst_ctrl_comboact.sv:92$515 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_combo_act.$verific$ec_rst_l_q_reg$sysrst_ctrl_comboact.sv:92$518 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[1].u_combo_act.$verific$bat_disable_q_reg$sysrst_ctrl_comboact.sv:92$515 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$633 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$filter_q_reg$prim_filter_ctr.sv:54$631 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$636 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.$verific$l2h_detected_q_reg$sysrst_ctrl_detect.sv:84$600 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.$verific$gen_edge_detect.trigger_debounced_q_reg$sysrst_ctrl_detect.sv:53$589 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$430 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_prim_filter_ctr.$verific$filter_q_reg$prim_filter_ctr.sv:54$428 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_prim_filter_ctr.$verific$diff_ctr_q_reg$prim_filter_ctr.sv:70$433 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_combo_act.$verific$timer_cnt_q_reg$sysrst_ctrl_comboact.sv:92$519 ($aldff) from module sysrst_ctrl_combo.
Changing const-value async load to async reset on $flatten\gen_combo_trigger[0].u_combo_act.$verific$rst_req_q_reg$sysrst_ctrl_comboact.sv:92$517 ($aldff) from module sysrst_ctrl_combo.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$633 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[3].u_prim_filter_ctr.stored_value_q, Q = \gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.u_prim_filter_ctr.stored_value_q).
Adding EN signal on $flatten\gen_combo_trigger[3].u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$430 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[3].u_prim_filter_ctr.filter_synced, Q = \gen_combo_trigger[3].u_prim_filter_ctr.stored_value_q).
Adding EN signal on $flatten\gen_combo_trigger[3].u_combo_act.$verific$timer_cnt_q_reg$sysrst_ctrl_comboact.sv:92$519 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[3].u_combo_act.timer_cnt_d, Q = \gen_combo_trigger[3].u_combo_act.timer_cnt_q).
Adding EN signal on $flatten\gen_combo_trigger[3].u_combo_act.$verific$ec_rst_l_q_reg$sysrst_ctrl_comboact.sv:92$518 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[3].u_combo_act.ec_rst_l_d, Q = \gen_combo_trigger[3].u_combo_act.ec_rst_l_q).
Adding EN signal on $flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$633 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[2].u_prim_filter_ctr.stored_value_q, Q = \gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.u_prim_filter_ctr.stored_value_q).
Adding EN signal on $flatten\gen_combo_trigger[2].u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$430 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[2].u_prim_filter_ctr.filter_synced, Q = \gen_combo_trigger[2].u_prim_filter_ctr.stored_value_q).
Adding EN signal on $flatten\gen_combo_trigger[2].u_combo_act.$verific$timer_cnt_q_reg$sysrst_ctrl_comboact.sv:92$519 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[2].u_combo_act.timer_cnt_d, Q = \gen_combo_trigger[2].u_combo_act.timer_cnt_q).
Adding EN signal on $flatten\gen_combo_trigger[2].u_combo_act.$verific$ec_rst_l_q_reg$sysrst_ctrl_comboact.sv:92$518 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[2].u_combo_act.ec_rst_l_d, Q = \gen_combo_trigger[2].u_combo_act.ec_rst_l_q).
Adding EN signal on $flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$633 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[1].u_prim_filter_ctr.stored_value_q, Q = \gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.u_prim_filter_ctr.stored_value_q).
Adding EN signal on $flatten\gen_combo_trigger[1].u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$430 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[1].u_prim_filter_ctr.filter_synced, Q = \gen_combo_trigger[1].u_prim_filter_ctr.stored_value_q).
Adding EN signal on $flatten\gen_combo_trigger[1].u_combo_act.$verific$timer_cnt_q_reg$sysrst_ctrl_comboact.sv:92$519 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[1].u_combo_act.timer_cnt_d, Q = \gen_combo_trigger[1].u_combo_act.timer_cnt_q).
Adding EN signal on $flatten\gen_combo_trigger[1].u_combo_act.$verific$ec_rst_l_q_reg$sysrst_ctrl_comboact.sv:92$518 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[1].u_combo_act.ec_rst_l_d, Q = \gen_combo_trigger[1].u_combo_act.ec_rst_l_q).
Adding EN signal on $flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$633 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[0].u_prim_filter_ctr.stored_value_q, Q = \gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.u_prim_filter_ctr.stored_value_q).
Adding EN signal on $flatten\gen_combo_trigger[0].u_prim_filter_ctr.$verific$stored_value_q_reg$prim_filter_ctr.sv:62$430 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[0].u_prim_filter_ctr.filter_synced, Q = \gen_combo_trigger[0].u_prim_filter_ctr.stored_value_q).
Adding EN signal on $flatten\gen_combo_trigger[0].u_combo_act.$verific$timer_cnt_q_reg$sysrst_ctrl_comboact.sv:92$519 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[0].u_combo_act.timer_cnt_d, Q = \gen_combo_trigger[0].u_combo_act.timer_cnt_q).
Adding EN signal on $flatten\gen_combo_trigger[0].u_combo_act.$verific$ec_rst_l_q_reg$sysrst_ctrl_comboact.sv:92$518 ($adff) from module sysrst_ctrl_combo (D = \gen_combo_trigger[0].u_combo_act.ec_rst_l_d, Q = \gen_combo_trigger[0].u_combo_act.ec_rst_l_q).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.
<suppressed ~4 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.13.16. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 15 bits (of 16) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[0].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438 ($add).
Removed top 31 bits (of 32) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641 ($add).
Removed top 15 bits (of 16) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[0].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502 ($add).
Removed top 15 bits (of 16) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[1].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438 ($add).
Removed top 31 bits (of 32) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641 ($add).
Removed top 15 bits (of 16) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[1].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502 ($add).
Removed top 1 bits (of 2) from port B of cell sysrst_ctrl_combo.$auto$opt_dff.cc:195:make_patterns_logic$667 ($ne).
Removed top 15 bits (of 16) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[2].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438 ($add).
Removed top 31 bits (of 32) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641 ($add).
Removed top 15 bits (of 16) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[2].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502 ($add).
Removed top 1 bits (of 2) from port B of cell sysrst_ctrl_combo.$auto$opt_dff.cc:195:make_patterns_logic$659 ($ne).
Removed top 15 bits (of 16) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[3].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438 ($add).
Removed top 31 bits (of 32) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641 ($add).
Removed top 1 bits (of 2) from port B of cell sysrst_ctrl_combo.$auto$opt_dff.cc:195:make_patterns_logic$651 ($ne).
Removed top 1 bits (of 2) from port B of cell sysrst_ctrl_combo.$auto$opt_dff.cc:195:make_patterns_logic$675 ($ne).
Removed top 15 bits (of 16) from port B of cell sysrst_ctrl_combo.$flatten\gen_combo_trigger[3].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502 ($add).

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sysrst_ctrl_combo:
  creating $macc model for $flatten\gen_combo_trigger[0].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502 ($add).
  creating $macc model for $flatten\gen_combo_trigger[0].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438 ($add).
  creating $macc model for $flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641 ($add).
  creating $macc model for $flatten\gen_combo_trigger[1].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502 ($add).
  creating $macc model for $flatten\gen_combo_trigger[1].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438 ($add).
  creating $macc model for $flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641 ($add).
  creating $macc model for $flatten\gen_combo_trigger[2].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502 ($add).
  creating $macc model for $flatten\gen_combo_trigger[2].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438 ($add).
  creating $macc model for $flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641 ($add).
  creating $macc model for $flatten\gen_combo_trigger[3].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502 ($add).
  creating $macc model for $flatten\gen_combo_trigger[3].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438 ($add).
  creating $macc model for $flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641 ($add).
  creating $alu model for $macc $flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641.
  creating $alu model for $macc $flatten\gen_combo_trigger[3].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438.
  creating $alu model for $macc $flatten\gen_combo_trigger[3].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502.
  creating $alu model for $macc $flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641.
  creating $alu model for $macc $flatten\gen_combo_trigger[2].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438.
  creating $alu model for $macc $flatten\gen_combo_trigger[2].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502.
  creating $alu model for $macc $flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641.
  creating $alu model for $macc $flatten\gen_combo_trigger[1].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438.
  creating $alu model for $macc $flatten\gen_combo_trigger[1].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502.
  creating $alu model for $macc $flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641.
  creating $alu model for $macc $flatten\gen_combo_trigger[0].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438.
  creating $alu model for $macc $flatten\gen_combo_trigger[0].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502.
  creating $alu model for $flatten\gen_combo_trigger[0].u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$437 ($le): new $alu
  creating $alu model for $flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$640 ($le): new $alu
  creating $alu model for $flatten\gen_combo_trigger[1].u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$437 ($le): new $alu
  creating $alu model for $flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$640 ($le): new $alu
  creating $alu model for $flatten\gen_combo_trigger[2].u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$437 ($le): new $alu
  creating $alu model for $flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$640 ($le): new $alu
  creating $alu model for $flatten\gen_combo_trigger[3].u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$437 ($le): new $alu
  creating $alu model for $flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$640 ($le): new $alu
  creating $alu cell for $flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$640: $auto$alumacc.cc:485:replace_alu$687
  creating $alu cell for $flatten\gen_combo_trigger[3].u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$437: $auto$alumacc.cc:485:replace_alu$696
  creating $alu cell for $flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$640: $auto$alumacc.cc:485:replace_alu$705
  creating $alu cell for $flatten\gen_combo_trigger[2].u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$437: $auto$alumacc.cc:485:replace_alu$714
  creating $alu cell for $flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$640: $auto$alumacc.cc:485:replace_alu$723
  creating $alu cell for $flatten\gen_combo_trigger[1].u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$437: $auto$alumacc.cc:485:replace_alu$736
  creating $alu cell for $flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$640: $auto$alumacc.cc:485:replace_alu$749
  creating $alu cell for $flatten\gen_combo_trigger[0].u_prim_filter_ctr.$verific$LessThan_26$prim_filter_ctr.sv:76$437: $auto$alumacc.cc:485:replace_alu$762
  creating $alu cell for $flatten\gen_combo_trigger[0].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502: $auto$alumacc.cc:485:replace_alu$775
  creating $alu cell for $flatten\gen_combo_trigger[0].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438: $auto$alumacc.cc:485:replace_alu$778
  creating $alu cell for $flatten\gen_combo_trigger[0].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641: $auto$alumacc.cc:485:replace_alu$781
  creating $alu cell for $flatten\gen_combo_trigger[1].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502: $auto$alumacc.cc:485:replace_alu$784
  creating $alu cell for $flatten\gen_combo_trigger[1].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438: $auto$alumacc.cc:485:replace_alu$787
  creating $alu cell for $flatten\gen_combo_trigger[1].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641: $auto$alumacc.cc:485:replace_alu$790
  creating $alu cell for $flatten\gen_combo_trigger[2].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502: $auto$alumacc.cc:485:replace_alu$793
  creating $alu cell for $flatten\gen_combo_trigger[2].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438: $auto$alumacc.cc:485:replace_alu$796
  creating $alu cell for $flatten\gen_combo_trigger[2].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641: $auto$alumacc.cc:485:replace_alu$799
  creating $alu cell for $flatten\gen_combo_trigger[3].u_combo_act.$verific$add_31$sysrst_ctrl_comboact.sv:73$502: $auto$alumacc.cc:485:replace_alu$802
  creating $alu cell for $flatten\gen_combo_trigger[3].u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$438: $auto$alumacc.cc:485:replace_alu$805
  creating $alu cell for $flatten\gen_combo_trigger[3].u_sysrst_ctrl_detect_debounce.\u_prim_filter_ctr.$verific$add_27$prim_filter_ctr.sv:77$641: $auto$alumacc.cc:485:replace_alu$808
  created 20 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== sysrst_ctrl_combo ===

   Number of wires:                512
   Number of wire bits:           3098
   Number of public wires:         351
   Number of public wire bits:    1393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                247
     $adff                          33
     $adffe                         16
     $alu                           20
     $and                           33
     $eq                            12
     $logic_not                      4
     $mux                           40
     $ne                             4
     $not                           25
     $or                            24
     $reduce_and                     9
     $reduce_bool                    4
     $reduce_or                     15
     $xor                            8


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.21.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.21.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> memory_share

3.21.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> memory_collect

3.21.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== sysrst_ctrl_combo ===

   Number of wires:                512
   Number of wire bits:           3098
   Number of public wires:         351
   Number of public wire bits:    1393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                247
     $adff                          33
     $adffe                         16
     $alu                           20
     $and                           33
     $eq                            12
     $logic_not                      4
     $mux                           40
     $ne                             4
     $not                           25
     $or                            24
     $reduce_and                     9
     $reduce_bool                    4
     $reduce_or                     15
     $xor                            8


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> stat

3.24. Printing statistics.

=== sysrst_ctrl_combo ===

   Number of wires:                512
   Number of wire bits:           3098
   Number of public wires:         351
   Number of public wire bits:    1393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                247
     $adff                          33
     $adffe                         16
     $alu                           20
     $and                           33
     $eq                            12
     $logic_not                      4
     $mux                           40
     $ne                             4
     $not                           25
     $or                            24
     $reduce_and                     9
     $reduce_bool                    4
     $reduce_or                     15
     $xor                            8


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using template $paramod$79fc87901d7fd8aaad689b5406671422f5fa25b9\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~2415 debug messages>

yosys> stat

3.26. Printing statistics.

=== sysrst_ctrl_combo ===

   Number of wires:               2192
   Number of wire bits:          30026
   Number of public wires:         351
   Number of public wire bits:    1393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5187
     $_AND_                       1348
     $_DFFE_PN0P_                   76
     $_DFF_PN0_                    216
     $_DFF_PN1_                      1
     $_MUX_                        984
     $_NOT_                        489
     $_OR_                         881
     $_XOR_                       1064
     adder_carry                   128


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.
<suppressed ~1664 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
<suppressed ~516 debug messages>
Removed a total of 172 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 372 unused cells and 1329 unused wires.
<suppressed ~381 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.27.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.
<suppressed ~76 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.30.10. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.32.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  9 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$653, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=!$auto$simplemap.cc:257:simplemap_eqne$2018, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=!$auto$simplemap.cc:257:simplemap_eqne$2281, arst=!\rst_ni, srst={ }
  104 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$650, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$661, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=!$auto$simplemap.cc:257:simplemap_eqne$1631, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=!$auto$simplemap.cc:257:simplemap_eqne$1893, arst=!\rst_ni, srst={ }
  104 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$658, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$669, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=!$auto$simplemap.cc:257:simplemap_eqne$1196, arst=!\rst_ni, srst={ }
  65 cells in clk=\clk_i, en=!$auto$simplemap.cc:257:simplemap_eqne$2596, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=!$auto$simplemap.cc:257:simplemap_eqne$1471, arst=!\rst_ni, srst={ }
  104 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$666, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$677, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=!$auto$simplemap.cc:257:simplemap_eqne$1070, arst=!\rst_ni, srst={ }
  104 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$674, arst=!\rst_ni, srst={ }
  2035 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.33.2. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$653, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 4 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$2018, asynchronously reset by !\rst_ni
Extracted 71 gates and 143 wires to a netlist network with 72 inputs and 4 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$2281, asynchronously reset by !\rst_ni
Extracted 43 gates and 86 wires to a netlist network with 43 inputs and 4 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$650, asynchronously reset by !\rst_ni
Extracted 104 gates and 122 wires to a netlist network with 17 inputs and 2 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$661, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$1631, asynchronously reset by !\rst_ni
Extracted 71 gates and 143 wires to a netlist network with 72 inputs and 4 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$1893, asynchronously reset by !\rst_ni
Extracted 43 gates and 86 wires to a netlist network with 43 inputs and 4 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$658, asynchronously reset by !\rst_ni
Extracted 104 gates and 122 wires to a netlist network with 17 inputs and 2 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$669, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$1196, asynchronously reset by !\rst_ni
Extracted 71 gates and 143 wires to a netlist network with 72 inputs and 4 outputs.

3.33.11.1. Executing ABC.

3.33.12. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$2596, asynchronously reset by !\rst_ni
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 3 outputs.

3.33.12.1. Executing ABC.

3.33.13. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$1471, asynchronously reset by !\rst_ni
Extracted 43 gates and 86 wires to a netlist network with 43 inputs and 4 outputs.

3.33.13.1. Executing ABC.

3.33.14. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$666, asynchronously reset by !\rst_ni
Extracted 104 gates and 122 wires to a netlist network with 17 inputs and 2 outputs.

3.33.14.1. Executing ABC.

3.33.15. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$677, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.33.15.1. Executing ABC.

3.33.16. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$1070, asynchronously reset by !\rst_ni
Extracted 43 gates and 86 wires to a netlist network with 43 inputs and 4 outputs.

3.33.16.1. Executing ABC.

3.33.17. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$674, asynchronously reset by !\rst_ni
Extracted 104 gates and 122 wires to a netlist network with 17 inputs and 2 outputs.

3.33.17.1. Executing ABC.

3.33.18. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 1907 gates and 2093 wires to a netlist network with 185 inputs and 394 outputs.

3.33.18.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  7 cells in clk=\clk_i, en=$abc$7173$auto$opt_dff.cc:194:make_patterns_logic$669, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=!$abc$6963$auto$simplemap.cc:257:simplemap_eqne$1893, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$7543$auto$opt_dff.cc:194:make_patterns_logic$677, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=!$abc$7333$auto$simplemap.cc:257:simplemap_eqne$1471, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$6577$auto$opt_dff.cc:194:make_patterns_logic$653, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=!$abc$7553$auto$simplemap.cc:257:simplemap_eqne$1070, arst=!\rst_ni, srst={ }
  102 cells in clk=\clk_i, en=!$abc$6885$auto$simplemap.cc:257:simplemap_eqne$1631, arst=!\rst_ni, srst={ }
  102 cells in clk=\clk_i, en=!$abc$7261$auto$simplemap.cc:257:simplemap_eqne$2596, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$6874$auto$opt_dff.cc:194:make_patterns_logic$661, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=!$abc$6664$auto$simplemap.cc:257:simplemap_eqne$2281, arst=!\rst_ni, srst={ }
  102 cells in clk=\clk_i, en=!$abc$6586$auto$simplemap.cc:257:simplemap_eqne$2018, arst=!\rst_ni, srst={ }
  102 cells in clk=\clk_i, en=!$abc$7183$auto$simplemap.cc:257:simplemap_eqne$1196, arst=!\rst_ni, srst={ }
  162 cells in clk=\clk_i, en=$abc$7543$auto$rtlil.cc:2539:NotGate$6499, arst=!\rst_ni, srst={ }
  162 cells in clk=\clk_i, en=$abc$7173$auto$rtlil.cc:2539:NotGate$6489, arst=!\rst_ni, srst={ }
  161 cells in clk=\clk_i, en=$abc$6577$auto$rtlil.cc:2539:NotGate$6497, arst=!\rst_ni, srst={ }
  162 cells in clk=\clk_i, en=$abc$6874$auto$rtlil.cc:2539:NotGate$6493, arst=!\rst_ni, srst={ }
  1986 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.34.2. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7173$auto$opt_dff.cc:194:make_patterns_logic$669, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$6963$auto$simplemap.cc:257:simplemap_eqne$1893, asynchronously reset by !\rst_ni
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 3 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7543$auto$opt_dff.cc:194:make_patterns_logic$677, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$7333$auto$simplemap.cc:257:simplemap_eqne$1471, asynchronously reset by !\rst_ni
Extracted 52 gates and 88 wires to a netlist network with 36 inputs and 3 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6577$auto$opt_dff.cc:194:make_patterns_logic$653, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 6 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$7553$auto$simplemap.cc:257:simplemap_eqne$1070, asynchronously reset by !\rst_ni
Extracted 52 gates and 88 wires to a netlist network with 36 inputs and 3 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$6885$auto$simplemap.cc:257:simplemap_eqne$1631, asynchronously reset by !\rst_ni
Extracted 102 gates and 193 wires to a netlist network with 91 inputs and 4 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$7261$auto$simplemap.cc:257:simplemap_eqne$2596, asynchronously reset by !\rst_ni
Extracted 102 gates and 192 wires to a netlist network with 90 inputs and 4 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6874$auto$opt_dff.cc:194:make_patterns_logic$661, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$6664$auto$simplemap.cc:257:simplemap_eqne$2281, asynchronously reset by !\rst_ni
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 3 outputs.

3.34.11.1. Executing ABC.

3.34.12. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$6586$auto$simplemap.cc:257:simplemap_eqne$2018, asynchronously reset by !\rst_ni
Extracted 102 gates and 192 wires to a netlist network with 90 inputs and 4 outputs.

3.34.12.1. Executing ABC.

3.34.13. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$7183$auto$simplemap.cc:257:simplemap_eqne$1196, asynchronously reset by !\rst_ni
Extracted 102 gates and 193 wires to a netlist network with 91 inputs and 4 outputs.

3.34.13.1. Executing ABC.

3.34.14. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7543$auto$rtlil.cc:2539:NotGate$6499, asynchronously reset by !\rst_ni
Extracted 162 gates and 179 wires to a netlist network with 17 inputs and 2 outputs.

3.34.14.1. Executing ABC.

3.34.15. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$7173$auto$rtlil.cc:2539:NotGate$6489, asynchronously reset by !\rst_ni
Extracted 162 gates and 179 wires to a netlist network with 17 inputs and 2 outputs.

3.34.15.1. Executing ABC.

3.34.16. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6577$auto$rtlil.cc:2539:NotGate$6497, asynchronously reset by !\rst_ni
Extracted 161 gates and 179 wires to a netlist network with 18 inputs and 2 outputs.

3.34.16.1. Executing ABC.

3.34.17. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$6874$auto$rtlil.cc:2539:NotGate$6493, asynchronously reset by !\rst_ni
Extracted 162 gates and 179 wires to a netlist network with 17 inputs and 2 outputs.

3.34.17.1. Executing ABC.

3.34.18. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 1858 gates and 2060 wires to a netlist network with 202 inputs and 511 outputs.

3.34.18.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  7 cells in clk=\clk_i, en=$abc$9843$abc$7173$auto$opt_dff.cc:194:make_patterns_logic$669, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=!$abc$9852$abc$6963$auto$simplemap.cc:257:simplemap_eqne$1893, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$9906$abc$7543$auto$opt_dff.cc:194:make_patterns_logic$677, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=!$abc$9916$abc$7333$auto$simplemap.cc:257:simplemap_eqne$1471, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$9970$abc$6577$auto$opt_dff.cc:194:make_patterns_logic$653, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=!$abc$9981$abc$7553$auto$simplemap.cc:257:simplemap_eqne$1070, arst=!\rst_ni, srst={ }
  104 cells in clk=\clk_i, en=!$abc$10035$abc$6885$auto$simplemap.cc:257:simplemap_eqne$1631, arst=!\rst_ni, srst={ }
  104 cells in clk=\clk_i, en=!$abc$10142$abc$7261$auto$simplemap.cc:257:simplemap_eqne$2596, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$10249$abc$6874$auto$opt_dff.cc:194:make_patterns_logic$661, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=!$abc$10258$abc$6664$auto$simplemap.cc:257:simplemap_eqne$2281, arst=!\rst_ni, srst={ }
  104 cells in clk=\clk_i, en=!$abc$10312$abc$6586$auto$simplemap.cc:257:simplemap_eqne$2018, arst=!\rst_ni, srst={ }
  104 cells in clk=\clk_i, en=!$abc$10419$abc$7183$auto$simplemap.cc:257:simplemap_eqne$1196, arst=!\rst_ni, srst={ }
  133 cells in clk=\clk_i, en=$abc$10526$abc$7543$auto$rtlil.cc:2539:NotGate$6499, arst=!\rst_ni, srst={ }
  127 cells in clk=\clk_i, en=$abc$10660$abc$7173$auto$rtlil.cc:2539:NotGate$6489, arst=!\rst_ni, srst={ }
  135 cells in clk=\clk_i, en=$abc$10788$abc$6577$auto$rtlil.cc:2539:NotGate$6497, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_i, en=$abc$10923$abc$6874$auto$rtlil.cc:2539:NotGate$6493, arst=!\rst_ni, srst={ }
  1980 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.35.2. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9843$abc$7173$auto$opt_dff.cc:194:make_patterns_logic$669, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$9852$abc$6963$auto$simplemap.cc:257:simplemap_eqne$1893, asynchronously reset by !\rst_ni
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 3 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9906$abc$7543$auto$opt_dff.cc:194:make_patterns_logic$677, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$9916$abc$7333$auto$simplemap.cc:257:simplemap_eqne$1471, asynchronously reset by !\rst_ni
Extracted 52 gates and 88 wires to a netlist network with 36 inputs and 3 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9970$abc$6577$auto$opt_dff.cc:194:make_patterns_logic$653, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$9981$abc$7553$auto$simplemap.cc:257:simplemap_eqne$1070, asynchronously reset by !\rst_ni
Extracted 52 gates and 88 wires to a netlist network with 36 inputs and 3 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$10035$abc$6885$auto$simplemap.cc:257:simplemap_eqne$1631, asynchronously reset by !\rst_ni
Extracted 104 gates and 195 wires to a netlist network with 91 inputs and 4 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$10142$abc$7261$auto$simplemap.cc:257:simplemap_eqne$2596, asynchronously reset by !\rst_ni
Extracted 104 gates and 194 wires to a netlist network with 90 inputs and 4 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10249$abc$6874$auto$opt_dff.cc:194:make_patterns_logic$661, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$10258$abc$6664$auto$simplemap.cc:257:simplemap_eqne$2281, asynchronously reset by !\rst_ni
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 3 outputs.

3.35.11.1. Executing ABC.

3.35.12. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$10312$abc$6586$auto$simplemap.cc:257:simplemap_eqne$2018, asynchronously reset by !\rst_ni
Extracted 104 gates and 194 wires to a netlist network with 90 inputs and 4 outputs.

3.35.12.1. Executing ABC.

3.35.13. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$10419$abc$7183$auto$simplemap.cc:257:simplemap_eqne$1196, asynchronously reset by !\rst_ni
Extracted 104 gates and 195 wires to a netlist network with 91 inputs and 4 outputs.

3.35.13.1. Executing ABC.

3.35.14. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10526$abc$7543$auto$rtlil.cc:2539:NotGate$6499, asynchronously reset by !\rst_ni
Extracted 133 gates and 150 wires to a netlist network with 17 inputs and 2 outputs.

3.35.14.1. Executing ABC.

3.35.15. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10660$abc$7173$auto$rtlil.cc:2539:NotGate$6489, asynchronously reset by !\rst_ni
Extracted 127 gates and 144 wires to a netlist network with 17 inputs and 2 outputs.

3.35.15.1. Executing ABC.

3.35.16. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10788$abc$6577$auto$rtlil.cc:2539:NotGate$6497, asynchronously reset by !\rst_ni
Extracted 135 gates and 152 wires to a netlist network with 17 inputs and 2 outputs.

3.35.16.1. Executing ABC.

3.35.17. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10923$abc$6874$auto$rtlil.cc:2539:NotGate$6493, asynchronously reset by !\rst_ni
Extracted 126 gates and 144 wires to a netlist network with 18 inputs and 2 outputs.

3.35.17.1. Executing ABC.

3.35.18. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 1852 gates and 2054 wires to a netlist network with 202 inputs and 511 outputs.

3.35.18.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  8 cells in clk=\clk_i, en=$abc$12976$abc$9843$abc$7173$auto$opt_dff.cc:194:make_patterns_logic$669, arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en=!$abc$12985$abc$9852$abc$6963$auto$simplemap.cc:257:simplemap_eqne$1893, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$13037$abc$9906$abc$7543$auto$opt_dff.cc:194:make_patterns_logic$677, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=!$abc$13047$abc$9916$abc$7333$auto$simplemap.cc:257:simplemap_eqne$1471, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$13101$abc$9970$abc$6577$auto$opt_dff.cc:194:make_patterns_logic$653, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=!$abc$13111$abc$9981$abc$7553$auto$simplemap.cc:257:simplemap_eqne$1070, arst=!\rst_ni, srst={ }
  106 cells in clk=\clk_i, en=!$abc$13165$abc$10035$abc$6885$auto$simplemap.cc:257:simplemap_eqne$1631, arst=!\rst_ni, srst={ }
  106 cells in clk=\clk_i, en=!$abc$13274$abc$10142$abc$7261$auto$simplemap.cc:257:simplemap_eqne$2596, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$13383$abc$10249$abc$6874$auto$opt_dff.cc:194:make_patterns_logic$661, arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en=!$abc$13393$abc$10258$abc$6664$auto$simplemap.cc:257:simplemap_eqne$2281, arst=!\rst_ni, srst={ }
  106 cells in clk=\clk_i, en=!$abc$13445$abc$10312$abc$6586$auto$simplemap.cc:257:simplemap_eqne$2018, arst=!\rst_ni, srst={ }
  106 cells in clk=\clk_i, en=!$abc$13554$abc$10419$abc$7183$auto$simplemap.cc:257:simplemap_eqne$1196, arst=!\rst_ni, srst={ }
  127 cells in clk=\clk_i, en=$abc$13663$abc$10526$abc$7543$auto$rtlil.cc:2539:NotGate$6499, arst=!\rst_ni, srst={ }
  122 cells in clk=\clk_i, en=$abc$13791$abc$10660$abc$7173$auto$rtlil.cc:2539:NotGate$6489, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en=$abc$14051$abc$10923$abc$6874$auto$rtlil.cc:2539:NotGate$6493, arst=!\rst_ni, srst={ }
  135 cells in clk=\clk_i, en=$abc$13915$abc$10788$abc$6577$auto$rtlil.cc:2539:NotGate$6497, arst=!\rst_ni, srst={ }
  1979 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.36.2. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12976$abc$9843$abc$7173$auto$opt_dff.cc:194:make_patterns_logic$669, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$12985$abc$9852$abc$6963$auto$simplemap.cc:257:simplemap_eqne$1893, asynchronously reset by !\rst_ni
Extracted 50 gates and 91 wires to a netlist network with 41 inputs and 3 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13037$abc$9906$abc$7543$auto$opt_dff.cc:194:make_patterns_logic$677, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$13047$abc$9916$abc$7333$auto$simplemap.cc:257:simplemap_eqne$1471, asynchronously reset by !\rst_ni
Extracted 52 gates and 88 wires to a netlist network with 36 inputs and 3 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13101$abc$9970$abc$6577$auto$opt_dff.cc:194:make_patterns_logic$653, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$13111$abc$9981$abc$7553$auto$simplemap.cc:257:simplemap_eqne$1070, asynchronously reset by !\rst_ni
Extracted 52 gates and 88 wires to a netlist network with 36 inputs and 3 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$13165$abc$10035$abc$6885$auto$simplemap.cc:257:simplemap_eqne$1631, asynchronously reset by !\rst_ni
Extracted 106 gates and 197 wires to a netlist network with 91 inputs and 4 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$13274$abc$10142$abc$7261$auto$simplemap.cc:257:simplemap_eqne$2596, asynchronously reset by !\rst_ni
Extracted 106 gates and 196 wires to a netlist network with 90 inputs and 4 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13383$abc$10249$abc$6874$auto$opt_dff.cc:194:make_patterns_logic$661, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$13393$abc$10258$abc$6664$auto$simplemap.cc:257:simplemap_eqne$2281, asynchronously reset by !\rst_ni
Extracted 50 gates and 91 wires to a netlist network with 41 inputs and 3 outputs.

3.36.11.1. Executing ABC.

3.36.12. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$13445$abc$10312$abc$6586$auto$simplemap.cc:257:simplemap_eqne$2018, asynchronously reset by !\rst_ni
Extracted 106 gates and 196 wires to a netlist network with 90 inputs and 4 outputs.

3.36.12.1. Executing ABC.

3.36.13. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$13554$abc$10419$abc$7183$auto$simplemap.cc:257:simplemap_eqne$1196, asynchronously reset by !\rst_ni
Extracted 106 gates and 197 wires to a netlist network with 91 inputs and 4 outputs.

3.36.13.1. Executing ABC.

3.36.14. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13663$abc$10526$abc$7543$auto$rtlil.cc:2539:NotGate$6499, asynchronously reset by !\rst_ni
Extracted 127 gates and 144 wires to a netlist network with 17 inputs and 2 outputs.

3.36.14.1. Executing ABC.

3.36.15. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16098$abc$13791$abc$10660$abc$7173$auto$rtlil.cc:2539:NotGate$6489, asynchronously reset by !\rst_ni
Extracted 122 gates and 139 wires to a netlist network with 17 inputs and 1 outputs.

3.36.15.1. Executing ABC.

3.36.16. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14051$abc$10923$abc$6874$auto$rtlil.cc:2539:NotGate$6493, asynchronously reset by !\rst_ni
Extracted 123 gates and 140 wires to a netlist network with 17 inputs and 2 outputs.

3.36.16.1. Executing ABC.

3.36.17. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13915$abc$10788$abc$6577$auto$rtlil.cc:2539:NotGate$6497, asynchronously reset by !\rst_ni
Extracted 135 gates and 152 wires to a netlist network with 17 inputs and 2 outputs.

3.36.17.1. Executing ABC.

3.36.18. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 1851 gates and 2053 wires to a netlist network with 202 inputs and 511 outputs.

3.36.18.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.
<suppressed ~64 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
<suppressed ~516 debug messages>
Removed a total of 172 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 0 unused cells and 13717 unused wires.
<suppressed ~69 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.38.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_xAtjzU/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Extracted 2589 gates and 3088 wires to a netlist network with 499 inputs and 417 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 499  #Luts =   837  Max Lvl =  18  Avg Lvl =   5.63  [   0.19 sec. at Pass 0]
DE:   #PIs = 499  #Luts =   817  Max Lvl =  22  Avg Lvl =   5.72  [   6.83 sec. at Pass 1]
DE:   #PIs = 499  #Luts =   776  Max Lvl =  18  Avg Lvl =   5.64  [   1.72 sec. at Pass 2]
DE:   #PIs = 499  #Luts =   764  Max Lvl =  16  Avg Lvl =   5.53  [   2.49 sec. at Pass 3]
DE:   #PIs = 499  #Luts =   758  Max Lvl =  18  Avg Lvl =   5.77  [   2.65 sec. at Pass 4]
DE:   #PIs = 499  #Luts =   750  Max Lvl =  16  Avg Lvl =   5.34  [   3.95 sec. at Pass 5]
DE:   #PIs = 499  #Luts =   748  Max Lvl =  17  Avg Lvl =   5.05  [   2.57 sec. at Pass 6]
DE:   #PIs = 499  #Luts =   744  Max Lvl =  20  Avg Lvl =   5.30  [   2.61 sec. at Pass 7]
DE:   #PIs = 499  #Luts =   744  Max Lvl =  20  Avg Lvl =   5.30  [   3.70 sec. at Pass 8]
DE:   #PIs = 499  #Luts =   740  Max Lvl =  15  Avg Lvl =   4.99  [   2.73 sec. at Pass 9]
DE:   #PIs = 499  #Luts =   740  Max Lvl =  15  Avg Lvl =   4.99  [   2.58 sec. at Pass 10]
DE:   #PIs = 499  #Luts =   740  Max Lvl =  15  Avg Lvl =   4.99  [   3.72 sec. at Pass 11]
DE:   #PIs = 499  #Luts =   740  Max Lvl =  15  Avg Lvl =   4.99  [   2.40 sec. at Pass 12]
DE:   #PIs = 499  #Luts =   740  Max Lvl =  15  Avg Lvl =   4.99  [   1.05 sec. at Pass 13]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 0 unused cells and 3087 unused wires.
<suppressed ~15 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.40.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.42. Printing statistics.

=== sysrst_ctrl_combo ===

   Number of wires:               1108
   Number of wire bits:           2100
   Number of public wires:         261
   Number of public wire bits:     877
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1161
     $_DFFE_PN0N_                   72
     $_DFFE_PN0P_                    4
     $_DFF_PN0_                    216
     $_DFF_PN1_                      1
     $lut                          740
     adder_carry                   128


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== sysrst_ctrl_combo ===

   Number of wires:               1108
   Number of wire bits:           2100
   Number of public wires:         261
   Number of public wire bits:     877
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1161
     $_DFFE_PN0N_                   72
     $_DFFE_PN0P_                    4
     $_DFF_PN0_                    216
     $_DFF_PN1_                      1
     $lut                          740
     adder_carry                   128


yosys> techmap -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.2. Continuing TECHMAP pass.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
No more expansions possible.
<suppressed ~360 debug messages>

yosys> techmap -map +/techmap.v

3.47. Executing TECHMAP pass (map to technology primitives).

3.47.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.47.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~883 debug messages>

yosys> opt_expr -mux_undef

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.
<suppressed ~18788 debug messages>

yosys> simplemap

3.49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
<suppressed ~3942 debug messages>
Removed a total of 1314 cells.

yosys> opt_dff -nodffe -nosdff

3.52. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 1 unused cells and 2646 unused wires.
<suppressed ~2 debug messages>

yosys> opt -nodffe -nosdff

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.
<suppressed ~56 debug messages>

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_xAtjzU/abc_tmp_2.scr

3.55. Executing ABC pass (technology mapping using ABC).

3.55.1. Extracting gate netlist of module `\sysrst_ctrl_combo' to `<abc-temp-dir>/input.blif'..
Extracted 3383 gates and 3884 wires to a netlist network with 499 inputs and 420 outputs.

3.55.1.1. Executing ABC.
DE:   #PIs = 499  #Luts =   756  Max Lvl =  16  Avg Lvl =   5.10  [   0.25 sec. at Pass 0]
DE:   #PIs = 499  #Luts =   756  Max Lvl =  16  Avg Lvl =   5.10  [   7.77 sec. at Pass 1]
DE:   #PIs = 499  #Luts =   753  Max Lvl =  15  Avg Lvl =   4.99  [   2.15 sec. at Pass 2]
DE:   #PIs = 499  #Luts =   747  Max Lvl =  16  Avg Lvl =   5.07  [   2.74 sec. at Pass 3]
DE:   #PIs = 499  #Luts =   744  Max Lvl =  17  Avg Lvl =   5.10  [   2.38 sec. at Pass 4]
DE:   #PIs = 499  #Luts =   738  Max Lvl =  17  Avg Lvl =   5.15  [   2.71 sec. at Pass 5]
DE:   #PIs = 499  #Luts =   738  Max Lvl =  17  Avg Lvl =   5.15  [   2.16 sec. at Pass 6]
DE:   #PIs = 499  #Luts =   732  Max Lvl =  16  Avg Lvl =   4.99  [   2.50 sec. at Pass 7]
DE:   #PIs = 499  #Luts =   732  Max Lvl =  16  Avg Lvl =   4.99  [   2.01 sec. at Pass 8]
DE:   #PIs = 499  #Luts =   732  Max Lvl =  16  Avg Lvl =   4.99  [   3.12 sec. at Pass 9]
DE:   #PIs = 499  #Luts =   732  Max Lvl =  16  Avg Lvl =   4.99  [   2.50 sec. at Pass 10]
DE:   #PIs = 499  #Luts =   732  Max Lvl =  16  Avg Lvl =   4.99  [   0.92 sec. at Pass 11]

yosys> opt

3.56. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.56.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

yosys> opt_merge -nomux

3.56.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.56.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.56.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.56.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff

3.56.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.56.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 0 unused cells and 3141 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.56.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.56.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.56.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sysrst_ctrl_combo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.56.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sysrst_ctrl_combo.
Performed a total of 0 changes.

yosys> opt_merge

3.56.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sysrst_ctrl_combo'.
Removed a total of 0 cells.

yosys> opt_dff

3.56.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.56.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..

yosys> opt_expr

3.56.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sysrst_ctrl_combo.

3.56.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.57. Executing HIERARCHY pass (managing design hierarchy).

3.57.1. Analyzing design hierarchy..
Top module:  \sysrst_ctrl_combo

3.57.2. Analyzing design hierarchy..
Top module:  \sysrst_ctrl_combo
Removed 0 unused modules.

yosys> stat

3.58. Printing statistics.

=== sysrst_ctrl_combo ===

   Number of wires:               1100
   Number of wire bits:           2092
   Number of public wires:         261
   Number of public wire bits:     877
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1153
     $lut                          732
     adder_carry                   128
     dffsre                        293


yosys> opt_clean -purge

3.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sysrst_ctrl_combo..
Removed 0 unused cells and 183 unused wires.
<suppressed ~183 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.60. Executing Verilog backend.
Dumping module `\sysrst_ctrl_combo'.

Warnings: 270 unique messages, 270 total
End of script. Logfile hash: 21cff30beb, CPU: user 15.11s system 0.61s, MEM: 66.72 MB peak
Yosys 0.17+103 (git sha1 a1babadd5, gcc 9.1.0 -fPIC -Os)
Time spent: 97% 6x abc (536 sec), 0% 37x opt_expr (4 sec), ...
real 104.08
user 506.10
sys 43.33
