Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:53:46 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : system
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ctrl_mul_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_mul_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.182ns (63.027%)  route 0.107ns (36.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  ctrl_mul_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ctrl_mul_op_reg[0]/Q
                         net (fo=2, unplaced)         0.107     0.810    pipereg11/I6
                                                                      r  pipereg11/ctrl_mul_op[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.874 r  pipereg11/ctrl_mul_op[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.874    n_9_pipereg11
                         FDRE                                         r  ctrl_mul_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  ctrl_mul_op_reg[0]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    ctrl_mul_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ctrl_mul_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_mul_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.182ns (63.027%)  route 0.107ns (36.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  ctrl_mul_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ctrl_mul_op_reg[2]/Q
                         net (fo=2, unplaced)         0.107     0.810    pipereg11/I5
                                                                      r  pipereg11/ctrl_mul_op[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.874 r  pipereg11/ctrl_mul_op[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.874    n_8_pipereg11
                         FDRE                                         r  ctrl_mul_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  ctrl_mul_op_reg[2]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    ctrl_mul_op_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pipereg1/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_mux6to1_ifetch_load_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.182ns (62.148%)  route 0.111ns (37.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.253     0.585    pipereg1/clk_IBUF_BUFG
                                                                      r  pipereg1/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 f  pipereg1/q_reg[16]/Q
                         net (fo=3, unplaced)         0.111     0.814    pipereg11/I8
                                                                      f  pipereg11/ctrl_mux6to1_ifetch_load_sel[1]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.064     0.878 r  pipereg11/ctrl_mux6to1_ifetch_load_sel[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.878    n_16_pipereg11
                         FDRE                                         r  ctrl_mux6to1_ifetch_load_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  ctrl_mux6to1_ifetch_load_sel_reg[1]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    ctrl_mux6to1_ifetch_load_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ctrl_addersub_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_addersub_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.182ns (61.414%)  route 0.114ns (38.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  ctrl_addersub_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ctrl_addersub_op_reg[0]/Q
                         net (fo=4, unplaced)         0.114     0.817    pipereg11/I23
                                                                      r  pipereg11/ctrl_addersub_op[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.881 r  pipereg11/ctrl_addersub_op[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.881    n_28_pipereg11
                         FDRE                                         r  ctrl_addersub_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  ctrl_addersub_op_reg[0]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    ctrl_addersub_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ctrl_branchresolve_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_branchresolve_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.182ns (61.414%)  route 0.114ns (38.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  ctrl_branchresolve_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ctrl_branchresolve_en_reg/Q
                         net (fo=4, unplaced)         0.114     0.817    pipereg5/I4
                                                                      r  pipereg5/ctrl_branchresolve_en_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.881 r  pipereg5/ctrl_branchresolve_en_i_1/O
                         net (fo=1, unplaced)         0.000     0.881    n_13_pipereg5
                         FDRE                                         r  ctrl_branchresolve_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  ctrl_branchresolve_en_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    ctrl_branchresolve_en_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 data_mem/staller/T_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_hi_reg_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.182ns (61.414%)  route 0.114ns (38.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.253     0.585    data_mem/staller/clk_IBUF_BUFG
                                                                      r  data_mem/staller/T_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  data_mem/staller/T_reg/Q
                         net (fo=4, unplaced)         0.114     0.817    pipereg5/T
                                                                      r  pipereg5/ctrl_hi_reg_en_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.064     0.881 r  pipereg5/ctrl_hi_reg_en_i_1/O
                         net (fo=1, unplaced)         0.000     0.881    n_14_pipereg5
                         FDRE                                         r  ctrl_hi_reg_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  ctrl_hi_reg_en_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    ctrl_hi_reg_en_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 data_mem/staller/T_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_ifetch_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.182ns (61.414%)  route 0.114ns (38.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.253     0.585    data_mem/staller/clk_IBUF_BUFG
                                                                      r  data_mem/staller/T_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  data_mem/staller/T_reg/Q
                         net (fo=4, unplaced)         0.114     0.817    pipereg5/T
                                                                      r  pipereg5/mem_reg_3_i_2__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.881 r  pipereg5/mem_reg_3_i_2__0/O
                         net (fo=102, unplaced)       0.000     0.881    n_12_pipereg5
                         FDRE                                         r  ctrl_ifetch_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  ctrl_ifetch_we_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    ctrl_ifetch_we_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ctrl_mux3to1_mul_sa_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_mux3to1_mul_sa_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.182ns (61.414%)  route 0.114ns (38.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.253     0.585    clk_IBUF_BUFG
                                                                      r  ctrl_mux3to1_mul_sa_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ctrl_mux3to1_mul_sa_sel_reg[0]/Q
                         net (fo=4, unplaced)         0.114     0.817    pipereg11/I2
                                                                      r  pipereg11/ctrl_mux3to1_mul_sa_sel[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.881 r  pipereg11/ctrl_mux3to1_mul_sa_sel[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.881    n_5_pipereg11
                         FDRE                                         r  ctrl_mux3to1_mul_sa_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  ctrl_mux3to1_mul_sa_sel_reg[0]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    ctrl_mux3to1_mul_sa_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 data_mem/staller/T_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_reg_file_b_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.182ns (61.414%)  route 0.114ns (38.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.253     0.585    data_mem/staller/clk_IBUF_BUFG
                                                                      r  data_mem/staller/T_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  data_mem/staller/T_reg/Q
                         net (fo=4, unplaced)         0.114     0.817    pipereg5/T
                                                                      r  pipereg5/mem_reg_3_i_2__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.881 r  pipereg5/mem_reg_3_i_2__0/O
                         net (fo=102, unplaced)       0.000     0.881    n_12_pipereg5
                         FDRE                                         r  ctrl_reg_file_b_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  ctrl_reg_file_b_en_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    ctrl_reg_file_b_en_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 data_mem/staller/T_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_reg_file_c_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.182ns (61.414%)  route 0.114ns (38.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.253     0.585    data_mem/staller/clk_IBUF_BUFG
                                                                      r  data_mem/staller/T_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  data_mem/staller/T_reg/Q
                         net (fo=4, unplaced)         0.114     0.817    pipereg5/T
                                                                      r  pipereg5/mem_reg_3_i_2__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.881 r  pipereg5/mem_reg_3_i_2__0/O
                         net (fo=102, unplaced)       0.000     0.881    n_12_pipereg5
                         FDRE                                         r  ctrl_reg_file_c_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, unplaced)       0.267     0.781    clk_IBUF_BUFG
                                                                      r  ctrl_reg_file_c_we_reg/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    ctrl_reg_file_c_we_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.196    




