[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54062DRBR production of TEXAS INSTRUMENTS from the text:0102030405060708090100\n0.001 0.01 0.05\nOutput Current (A)Efficiency (%)\nVO= 5 V, fsw = 100 kHz, EN Floating\nVO= 3.3 V, fsw = 400 kHzVIN= 10 V\nG000\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016\nTPS54062 4.7-Vto60-VInput, 50-mA Synchronous Step-Down Converter WithLowIQ\n11Features\n1•Integrated High-Side andLow-Side MOSFET\n•Peak Current Mode Control\n•Diode Emulation forImproved Light-Load\nEfficiency\n•89µA(typical) Operating Quiescent Current\n•100-kHz to400-kHz Adjustable Switching\nFrequency\n•Synchronizes toExternal Clock\n•Internal Slow-Start\n•0.8V±2%Voltage Reference\n•Stable with Ceramic Output Capacitors orLow-\nCost Aluminum Electrolytic\n•Cycle-by-Cycle Current Limit, Thermal and\nFrequency Foldback Protection\n•MSOP-8 and3mm ×3mm VSON-8 Packages\n2Applications\n•Low-Power Standby orBias Voltage Supplies\n•4-20 mACurrent-Loop Powered Sensors\n•Industrial Process Control, Metering, andSecurity\nSystems\n•High Voltage Linear Regulator Replacement3Description\nTheTPS54062 device isa60-V, 50-mA, synchronous\nstep-down converter with integrated high-side and\nlow-side MOSFETs. Current mode control provides\nsimple external compensation andflexible component\nselection. The non-switching supply current is89µA.\nUsing theenable pin, shutdown supply current is\nreduced to1.7µA.\nUndervoltage lockout isinternally setat4.5V,but\ncan beincreased using the accurate enable pin\nthreshold. The output voltage start-up ramp is\ncontrolled bytheinternal slow-start time.\nAdjustable switching frequency range allows\nefficiency and external component size tobe\noptimized. Frequency foldback andthermal shutdown\nprotects thepartduring anoverload condition.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS54062MSOP (8)\n3.00 mm×3.00 mm\nVSON (8)\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSPACER\nSPACER\nSimplified Schematic\nEfficiency\n2TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 6\n6.6 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagram ....................................... 12\n7.3 Feature Description ................................................. 127.4 Device Functional Modes ........................................ 16\n8Applications andImplementation ...................... 17\n8.1 Application Information ............................................ 17\n8.2 Typical Applications ................................................ 17\n9Power Supply Recommendations ...................... 31\n10Layout ................................................................... 31\n10.1 Layout Guidelines ................................................. 31\n10.2 Layout Example .................................................... 31\n11Device andDocumentation Support ................. 32\n11.1 Receiving Notification ofDocumentation Updates 32\n11.2 Community Resources .......................................... 32\n11.3 Trademarks ........................................................... 32\n11.4 Electrostatic Discharge Caution ............................ 32\n11.5 Glossary ................................................................ 32\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 32\n4Revision History\nChanges from Revision C(December 2014) toRevision D Page\n•Added texttotheLayout Guidelines section "Allsensitive analog traces andcomponents... "........................................... 31\nChanges from Revision B(August 2012) toRevision C Page\n•Added Handling Rating table, Feature Description section, Device Functional Modes ,Application and\nImplementation section, Power Supply Recommendations section, Layout section, Device andDocumentation\nSupport section, andMechanical, Packaging, andOrderable Information section. .............................................................. 1\nChanges from Revision A(October 2011) toRevision B Page\n•Added features Item: Diode Emulation forImproved Light-Load Efficiency ........................................................................... 1\n•Changed Features Item From: 100kHzto400kHzSwitching Frequency To:100kHzto400kHzAdjustable\nSwitching Frequency .............................................................................................................................................................. 1\n•Changed theEfficiency Graph ................................................................................................................................................ 1\n•Changed VSON-8 package graphic toclarify ThermalPAD area ........................................................................................... 4\n•Changed theENpinMAX value From: 5VTo:8V............................................................................................................... 5\n•Changed theEnable andAdjusting Undervoltage Lockout section ..................................................................................... 13\n•Changed Equation 22through Equation 25......................................................................................................................... 21\n3TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedChanges from Original (May 2011) toRevision A Page\n•Changed Features Item From: MSOP8 andWSON8 Packages To:MSOP-8 and3mmx3mmVSON-8 Packages ......... 1\n•Changed theEfficiency Graph ................................................................................................................................................ 1\n•Added theVSON (DRB-8 Pin) Package ................................................................................................................................ 4\n•Changed theRT/CLK pinDescription .................................................................................................................................... 4\n•Added VSON-8 Pins values totheThermal Information table ............................................................................................... 6\n•Changed thePLL lock intime Unit ofMeasure From: µATo:µs........................................................................................... 7\n•Changed Equation 22........................................................................................................................................................... 21\n•Changed theEfficiency vsOutput Current Graphs, Figure 21andFigure 22..................................................................... 22\n2Thermal\nPad (9)\nCOMP 3 61\n478\n5ENGNDPH\nVSENSEVINBOOT\nRT/CLKSee appended\nMechanical\nData for\nsize and shape\n1\n2\n3\n4 5678 BOOT\nVINPH\nGND\nCOMP\nVSENSEEN\nRT/CLK\n4TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nMSOP PACKAGE\n8PINS\nTOP VIEW\nVSON PACKAGE\n8PINS\nBOTTOM VIEW\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NUMBER\nBOOT 1O Abootstrap capacitor isrequired between BOOT andPH.Ifthevoltage onthiscapacitor is\nbelow theminimum required bytheoutput device, theoutput isforced toswitch offuntil the\ncapacitor isrefreshed.\nVIN 2 I Input supply voltage, 4.7Vto60V.\nEN 3I Enable pin,internal pull-up current source. Pullbelow 1.14 Vtodisable. Float toenable. Adjust\ntheinput undervoltage lockout with tworesistors, seetheEnable andAdjusting Undervoltage\nLockout section.\nRT/CLK 4I Resistor Timing andExternal Clock. Aninternal amplifier holds thispinatafixed voltage when\nusing anexternal resistor toground tosettheswitching frequency. Ifthepinispulled above the\nPLL upper threshold, amode change occurs andthepinbecomes asynchronization input. The\ninternal amplifier isdisabled andthepinisahigh impedance clock input totheinternal PLL. If\nclocking edges stop, theinternal amplifier isre-enabled andthemode returns toaresistor\nfrequency programming.\nVSENSE 5 I Inverting input ofthetransconductance (gm) error amplifier.\nCOMP 6O Error amplifier output, andinput totheoutput switch current comparator. Connect frequency\ncompensation components tothispin.\nGND 7 – Ground\nPH 8 O Thesource oftheinternal high-side power MOSFET anddrain oftheinternal lowside MOSFET\nThermal Pad 9– GND pinmust beelectrically connected totheexposed padontheprinted circuit board for\nproper operation. VSON-8 package only.\n5TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) TheAbsolute Maximum Ratings specified inthissection willapply toallspecifications ofthisdocument unless otherwise noted. These\nspecifications willbeinterpreted astheconditions which may damage thedevice with asingle occurrence.6Specifications\n6.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVoltageVIN –0.3 62 V\nEN –0.3 8 V\nBOOT-PH –0.3 8 V\nVSENSE –0.3 6 V\nCOMP –0.3 3 V\nPH –0.6 62 V\nPH,10ns Transient –2 62 V\nRT/CLK –0.3 6 V\nCurrentVIN Internally Limited A\nEN 100 µA\nBOOT 100 mA\nVSENSE 10 µA\nCOMP 100 µA\nPH Internally Limited A\nRT/CLK 200 µA\nOperating junction temperature –40 125 ºC\nStorage temperature, Tsg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nInput coltage 4.7 60 V\nOutput current 50 mA\nSwitching frequency setbyRT/CLK resistor 100 400 kHz\nSwitching frequency synchronized toexternal clock 300 400 kHz\n6TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TPS54062\nUNIT MSOP VSON\n8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 127.1 40.2\n°C/WRθJC(top) Junction-to-case (top) thermal resistance 33.4 49.7\nRθJB Junction-to-board thermal resistance 80 15.7\nψJT Junction-to-top characterization parameter 1 0.6\nψJB Junction-to-board characterization parameter 79 15.9\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A 4.1\n(1) TheElectrical Ratings specified inthissection willapply toallspecifications inthisdocument unless otherwise noted. These\nspecifications willbeinterpreted asconditions thatwillnotdegrade thedevice ’sparametric orfunctional specifications forthelifeofthe\nproduct containing it.6.5 Electrical Characteristics(1)\nTJ=–40°Cto125°C,VIN=4.7to60V(unless otherwise noted)\nPARAMETER CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN PIN)\nOperating input voltage VIN 4.7 60 V\nShutdown supply current EN=0V 1.7 µA\nIqOperating –Non-switching VSENSE =0.9V,VIN=12V 89 110 µA\nENABLE AND UVLO (ENPIN)\nEnable thresholdRising 1.24 1.4 V\nFalling 1 1.14 V\nInput currentEnable threshold +50mV –4.7 µA\nEnable threshold –50mV –1.2 µA\nHysteresis 3.5 µA\nEnable tostart switching time 450 µs\nVIN\nVINstart voltage VINrising 4.53 V\nVOLTAGE REFERENCE\nVoltage reference 1mA <IOUT<Minimum Current Limit 0.784 0.8 0.816 V\nHIGH-SIDE MOSFET\nSwitch resistance BOOT-PH =5.7V 1.5 2.8 Ω\nLOW-SIDE MOSFET\nSwitch resistance VIN=12V 0.8 1.5 Ω\nERROR AMPLIFIER\nInput Current VSENSE pin 20 nA\nError amp gm –2µA<I(COMP) <2µA,V(COMP) =1V 102 µS\nEAgmduring slow-start –2µA<I(COMP) <2µA,V(COMP) =1V,VSENSE =0.4V 26 µS\nError amp DCgain VSENSE =0.8V 1000 V/V\nMinunity gain bandwidth 0.5 MHz\nError amp source/sink V(COMP) =1V,100-mV Overdrive ±8 µA\nStart Switching Threshold 0.57 V\nCOMP toIswitch gm 0.65 A/V\nCURRENT LIMIT\nHigh-side sourcing current limit\nthresholdVIN=12V, BOOT-PH =5.7V 75 134 mA\nZero cross detect current –0.7 mA\n7TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedElectrical Characteristics(1)(continued)\nTJ=–40°Cto125°C,VIN=4.7to60V(unless otherwise noted)\nPARAMETER CONDITIONS MIN TYP MAX UNIT\nTHERMAL SHUTDOWN\nThermal shutdown 146 C\nRT/CLK\nOperating frequency using RTmode 100 400 kHz\nSwitching frequency R(RT/CLK) =510kΩ 192 240 288 kHz\nMinimum CLK pulse width 40 ns\nRT/CLK voltage R(RT/CLK) =510kΩ 0.53 V\nRT/CLK high threshold 1.3 V\nRT/CLK lowthreshold 0.5 V\nRT/CLK falling edge toPHrising\nedge delayMeasure at240kHzwith RTresistor inseries 100 200 ns\nPLL lock intime Measure at240kHz 100 µs\nPLL frequency range 300 400 kHz\nPH\nMinimum On-time Measured at50% to50% ofVINIOUT=50mA 120 ns\nDead time VIN=12V, IOUT=50mA, One transition 30 ns\nBOOT\nBOOT-PH regulation voltage VIN=12V 5.7 V\nBOOT-PH UVLO 2.9 V\nINTERNAL SLOW-START TIME\nSlow-start time fSW=240kHz, RT=510kΩ,10% to90% 4.1 ms\n200210220230240250260270280\n−50 −25 0 25 50 75 100 125\nTemperature (°C)Oscillator Frequency (kHz)VIN = 12V\nRT = 510kΩ\nG004\n050100150200250300350400\n300 425 550 675 800 925 1050 1175 1300\nTiming Resistance (k Ω)Oscillator Frequency (kHz)VIN = 12V\nG006\n0.012.525.037.550.062.575.087.5100.0\n0 100 200 300 400 500 600 700 800 900\nFeedback Voltage (mV)% of Normal FswVSENSE Rising\nVSENSE Falling\nVIN= 12V\nG005\n0.7920.7940.7960.7980.8000.8020.8040.8060.808\n−50 −25 0 25 50 75 100 125\nTemperature (°C)Voltage Reference (V)VIN = 12V\nG003\n0.51.01.52.02.53.0\n−50 −25 0 25 50 75 100 125\nTemperature (°C)Resistance ( Ω)VIN = 4.7V\nVIN = 12V\nVIN = 60V\nG001\n0.00.20.40.60.81.01.21.41.6\n−50 −25 0 25 50 75 100 125\nTemperature (°C)Resistance ( Ω)VIN = 4.7V\nVIN = 12V\nVIN = 60V\nG002\n8TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated6.6 Typical Characteristics\nFigure 1.High-Side RDS(on) vsTemperature Figure 2.Low-Side RDS(on) vsTemperature\nFigure 3.VREFVoltage vsTemperature Figure 4.Frequency vsVSENSE Voltage\nFigure 5.Frequency vsTemperature Figure 6.Frequency vsRT/CLK Resistance\n−2.0−1.8−1.6−1.4−1.2−1.0−0.8−0.6−0.4−0.20.0\n0 5 10 15 20 25 30 35 40 45 50 55 60\nInput Voltage (V)Enable Current (µA)\nG016\n0.00.51.01.52.02.53.0\n0 5 10 15 20 25 30 35 40 45 50 55 60\nInput Voltage (V)Shutdown Current (µA)TJ = 125°C\nTJ = 25°C\nTJ = −40°C\nG009\n−3.60−3.55−3.50−3.45−3.40−3.35−3.30−3.25−3.20\n−50 −25 0 25 50 75 100 125\nJunction Temperature (°C)Enable Hysteresis Current (µA)VIN = 12V\nG015\n4.054.104.154.204.254.304.354.404.454.50\n−50 −25 0 25 50 75 100 125\nJunction Temperature (°C)Input Voltage (V)UVLO Start\nUVLO Stop\nG012\n020406080100120140\n−50 −25 0 25 50 75 100 125\nTemperature (°C)Transconductance (µS)VIN= 12V\nG007\n1.121.141.161.181.201.221.241.26\n−50 −25 0 25 50 75 100 125\nJunction Temperature (°C)Enable Voltage (V)VENA Rising\nVENA FallingVIN = 12V\nG013\n9TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Error Amp Transconductance vsTemperature Figure 8.Enable PinVoltage vsTemperature\nFigure 9.Enable PinHysteresis Current\nvsTemperatureFigure 10.Input Voltage (UVLO) vsTemperature\nFigure 11.Enable PinPullup Current vsInput Voltage Figure 12.Shutdown Supply Current (VIN) vsInput Voltage\n100110120130140150160170\n0 5 10 15 20 25 30 35 40 45 50 55 60\nInput Voltage (V)Current Limit Threshold (mA)TJ = −40°C\nTJ = 25°C\nTJ = 125°C\nG018\n020406080100120140\n0 1 2 3 4 5\nInput Voltage (V)Supply Current (µA)TJ = 125°C\nTJ = 25°C\nTJ = −40°C\nG010\n4.124.134.144.154.164.174.184.194.204.21\n−50 −25 0 25 50 75 100 125\nJunction Temperature (°C)SS Time (ms)FSW = 240KHz\nG025\n8486889092949698\n0 5 10 15 20 25 30 35 40 45 50 55 60\nInput Voltage (V)Supply Current (µA)\nTJ = 125°C\nTJ = −40°C\nTJ = 25°CNon−Switching\nG008\n0.000.250.500.751.001.251.501.752.002.252.50\n0 1 2 3 4 5\nInput Voltage (V)Supply Current (µA)TJ = 125°C\nTJ = 25°C\nTJ = −40°C\nG011\n10TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.Supply Current (VIN pin)vsInput Voltage Figure 14.Supply Current (VIN pin)\nvsInput Voltage (0VtoVSTART) ENPinLow\nFigure 15.Supply Current (VIN pin)vs\nInput Voltage (0VtoVSTART )ENPinOpenFigure 16.Slow-Start Time vsTemperature\nFigure 17.Current Limit vs\nInput Voltage\n11TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTheTPS54062 device isa60-V, 50-mA, step-down (buck) regulator with anintegrated high-side andlow-side n-\nchannel MOSFET. Toimprove performance during lineand load transients thedevice implements aconstant-\nfrequency, current mode control, which reduces output capacitance and simplifies external frequency\ncompensation design.\nThe switching frequency of100 kHz to400 kHz allows forefficiency and size optimization when selecting the\noutput filter components. The switching frequency isadjusted using aresistor-to-ground ontheRT/CLK pin.The\ndevice hasaninternal phase lock loop (PLL) ontheRT/CLK pinthat isused tosynchronize thepower switch\nturnontoafalling edge ofanexternal system clock.\nThe TPS54062 hasadefault start-up voltage ofapproximately 4.5V.The ENpinhasaninternal pullup current\nsource that can beused toadjust theinput voltage undervoltage lockout (UVLO) threshold with twoexternal\nresistors. Inaddition, thepullup current provides adefault condition. When theENpinisfloating thedevice will\noperate. Theoperating current is89µAwhen notswitching andunder noload. When thedevice isdisabled, the\nsupply current is1.7µA.\nThe integrated 1.5-Ωhigh-side MOSFET and 0.8-Ωlow-side MOSFET allows forhigh efficiency power supply\ndesigns capable ofdelivering 50-mA ofcontinuous current toaload.\nThe TPS54062 reduces theexternal component count byintegrating theboot recharge diode. The bias voltage\nfortheintegrated high-side MOSFET issupplied byacapacitor ontheBOOT toPHpin. The boot capacitor\nvoltage ismonitored byanUVLO circuit and willturn thehigh-side MOSFET offwhen theboot voltage falls\nbelow apreset threshold. TheTPS54062 canoperate athigh duty cycles because oftheboot UVLO. Theoutput\nvoltage canbestepped down toaslowasthe0.8-V reference.\nThe TPS54062 hasaninternal output OVprotection thatdisables thehigh-side MOSFET iftheoutput voltage is\n109% ofthenominal output voltage.\nThe TPS54062 reduces external component count byintegrating theslow-start time using areference DAC\nsystem.\nThe TPS54062 resets theslow-start times during overload conditions with anoverload recovery circuit. The\noverload recovery circuit willslow start theoutput from thefault voltage tothenominal regulation voltage once a\nfault condition isremoved. Afrequency foldback circuit reduces theswitching frequency during start-up and\novercurrent fault conditions tohelp control theinductor current.\nERROR\nAMPLIFIERBoot\nCharge\nBoot\nUVLOUVLO\nCurrent\nSense\nOscillator\nwith PLLFrequency\nShiftDeadtime\nControl Logic\nSlope\nCompensationPWM\nComparatorMinimum\nClamp\nMaximum\nClampREFERENCE\nDACVSENSE\nCOMP\nRT/CLKPHBOOTVIN\nGNDThermal\nShutdownEN\nEnable\nComparator\nShutdown\nLogicShutdown\nEnable\nThreshold\nShutdownOV\nDRV\nREG\nZX\ndetect\nCopyright © 2016, Texas Instruments Incorporated\n12TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed-Frequency PWM Control\nThe TPS54062 uses anadjustable fixed-frequency, peak current mode control. The output voltage iscompared\nthrough external resistors ontheVSENSE pintoaninternal voltage reference byanerror amplifier which drives\ntheCOMP pin.Aninternal oscillator initiates theturnonofthehigh-side power switch. Theerror amplifier output\niscompared tothehigh-side power switch current. When thepower switch current reaches thelevel setbythe\nCOMP voltage, thepower switch isturned off.The COMP pinvoltage willincrease anddecrease astheoutput\ncurrent increases anddecreases. The device implements acurrent limit byclamping theCOMP pinvoltage toa\nmaximum level.\n7.3.2 Slope Compensation Output Current\nThe TPS54062 adds acompensating ramp totheswitch current signal. This slope compensation prevents sub-\nharmonic oscillations.\nTPS54062\niVIN\nR 1UVLO\nEN\nOptional\nVENihys1\nR 2UVLO\nCopyright © 2016, Texas Instruments Incorporated\nV 0.8 VOUTR = RHS LS0.8 V/c45 /c230 /c246\n/c180/c231 /c247/c231 /c247/c232 /c248\n13TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.3 Error Amplifier\nThe TPS54062 has atransconductance amplifier fortheerror amplifier. The error amplifier compares the\nVSENSE voltage tothelower oftheinternal slow-start voltage ortheinternal 0.8-V voltage reference. The\ntransconductance (gm) oftheerror amplifier is102µSduring normal operation. During theslow-start operation,\nthetransconductance isafraction ofthenormal operating gm. The frequency compensation components\n(capacitor, series resistor andcapacitor) areadded totheCOMP pin-to-ground.\n7.3.4 Voltage Reference\nThevoltage reference system produces aprecise ±2voltage reference over temperature byscaling theoutput of\natemperature stable band-gap circuit\n7.3.5 Adjusting theOutput Voltage\nThe output voltage issetwith aresistor divider from theoutput node totheVSENSE pin.TIrecommends using\n1%tolerance orbetter divider resistors. Start with a10-kΩfortheRLSresistor and use theEquation 1to\ncalculate RHS.\n(1)\n7.3.6 Enable andAdjusting Undervoltage Lockout\nThe TPS54062 isenabled when theVINpinvoltage rises above 4.53 VandtheENpinvoltage exceeds theEN\nrising threshold of1.24 V.The ENpinhas aninternal pullup current source, I1,of1.2µAthat provides the\ndefault enabled condition when theENpinfloats.\nIfanapplication requires ahigher input undervoltage lockout (UVLO) threshold, use thecircuit shown in\nFigure 18toadjust theinput voltage UVLO with twoexternal resistors. When theENpinvoltage exceeds 1.24 V,\nanadditional 3.5µAofhysteresis current, Ihys, issourced outoftheENpin.When theENpinispulled below\n1.14 V,the3.5-µAIhys current isremoved. This additional current facilitates adjustable input voltage hysteresis.\nUse Equation 2tocalculate RUVLO1 forthedesired input start and stop voltages .Use Equation 3tosimilarly\ncalculate RUVLO2 .\nInapplications designed tostart atrelatively lowinput voltages (forexample, from 4.7Vto10V)andwithstand\nhigh input voltages (forexample, from 40Vto60V),theENpinmay experience avoltage greater than the\nabsolute maximum voltage of8Vduring thehigh input voltage condition. TIrecommends using azener diode to\nclamp thepinvoltage below theabsolute maximum rating.\nFigure 18.Adjustable Undervoltage Lock Out\nOUTSC LS CL DC CL\nSW\nON IN CL HS CL LSV + R × I + R I div(shift) = ×t V I R + I Rff/c230 /c246 /c230 /c246 /c180\n/c231 /c247 /c231 /c247/c45 /c180 /c180 /c232 /c248 /c232 /c248\nOUT LS O DC O\nSW\nON IN O HS O LSV + R I + R I 1(maxskip) =t V I R + I Rf/c230 /c246 /c230 /c246 /c180 /c180/c180 /c231 /c247 /c231 /c247/c45 /c180 /c180 /c232 /c248 /c232 /c248\nT\nSW0.9967116720R (k ) =\n(kHz)f/c87\n/c40 /c41UVLO ENAFALLING\nUVLO\nSTOP ENAFALLING UVLO 1 HYSR 1 VR 2 =V V + R 1 I + I/c180\n/c45 /c180\nENAFALLING\nSTART STOP\nENARISING\nUVLO\nENAFALLING\nHYS\nENARISINGVV VVR 1 =\nVI1 × 1 + IV/c230 /c246/c45 /c231 /c247\n/c232 /c248\n/c230 /c246/c45/c231 /c247\n/c232 /c248\n14TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\n(2)\n(3)\n7.3.7 Constant Switching Frequency andTiming Resistor (RT/CLK Pin)\nThe switching frequency oftheTPS54062 isadjustable over awide range from approximately 100 kHz to400\nkHz byplacing aresistor ontheRT/CLK pin. The RT/CLK pinvoltage istypically 0.53 Vand must have a\nresistor-to-ground tosettheswitching frequency. Todetermine thetiming resistance foragiven switching\nfrequency, useEquation 4.Toreduce thesolution size, onewould typically settheswitching frequency ashigh\naspossible, buttradeoffs ofthesupply efficiency, maximum input voltage and minimum controllable ontime\nshould beconsidered. The minimum controllable ontime istypically 130 nsand limits themaximum operating\ninput voltage. Themaximum switching frequency isalso limited bythefrequency shift circuit. More discussion on\nthedetails ofthemaximum switching frequency islocated below.\n(4)\n7.3.8 Selecting theSwitching Frequency\nThe TPS54062 implements current mode control which uses theCOMP pinvoltage toturn offthehigh-side\nMOSFET onacycle-by-cycle basis. Each cycle theswitch current andCOMP pinvoltage arecompared, when\nthepeak switch current intersects theCOMP voltage, thehigh-side switch isturned off.During overcurrent\nconditions that pull theoutput voltage low, theerror amplifier willrespond bydriving theCOMP pinhigh,\nincreasing theswitch current. Theerror amplifier output isclamped internally, which functions asaswitch current\nlimit.\nToincrease themaximum operating switching frequency athigh input voltages theTPS54062 implements a\nfrequency shift. The switching frequency isdivided by8,4,2,and1asthevoltage ramps from 0to0.8volts on\nVSENSE pin.Thedevice implements adigital frequency shift toenable synchronizing toanexternal clock during\nnormal start-up and fault conditions. Since thedevice canonly divide theswitching frequency by8,there isa\nmaximum input voltage limit inwhich thedevice operates andstillhave frequency shift protection. During short-\ncircuit events (particularly with high input voltage applications), thecontrol loop hasafinite minimum controllable\nontime and theoutput has alowvoltage. During theswitch on-time, theinductor current ramps tothepeak\ncurrent limit because ofthehigh input voltage and minimum ontime. During theswitch off-time, theinductor\nwould normally nothave enough off-time and output voltage fortheinductor toramp down bytheramp up\namount. Thefrequency shift effectively increases theofftime allowing thecurrent toramp down.\n(5)\n(6)\nWhere:\nIO=Output current\nICL=Current Limit\nVIN=Input Voltage\nVOUT=Output Voltage\nVOUTSC Output Voltage during short\nRDC=Inductor resistance\nRHS=High-side MOSFET resistance\nRLS=Low-side MOSFET resistance\nRT/CLKTPS54062\nClock\nSourcePLL\nRTRT/CLKTPS54062\nHi-Z\nClock\nSourcePLL\nRT\nCopyright © 2016, Texas Instruments Incorporated\n15TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\nton=Controllable on-time\nfdiv=Frequency divide (equals 1,2,4,or8)\n7.3.9 How toInterface toRT/CLK Pin\nThe RT/CLK pincan beused tosynchronize theregulator toanexternal system clock. Toimplement the\nsynchronization feature connect asquare wave totheRT/CLK pinthrough oneofthecircuit networks shown in\nFigure 19.Thesquare wave amplitude must transition lower than 0.5Vandhigher than 1.3VontheRT/CLK pin\nandhave anon-time greater than 40nsandanoff-time greater than 40ns.Thesynchronization frequency range\nis300kHz to400kHz. The rising edge ofthePHwillbesynchronized tothefalling edge ofRT/CLK pinsignal.\nThe external synchronization circuit should bedesigned insuch away that thedevice willhave thedefault\nfrequency setresistor connected from theRT/CLK pin-to-ground should thesynchronization signal turn off.TI\nrecommends using afrequency setresistor connected asshown inFigure 19through another resistor-to-ground\n(forexample, 50Ω)forclock signal that arenotHi-Z or3-state during theoff-state. The sum oftheresistance\nshould settheswitching frequency close totheexternal CLK frequency. TIrecommends toACcouple the\nsynchronization signal through a10-pF ceramic capacitor toRT/CLK pin.The firsttime theCLK ispulled above\ntheCLK threshold, thedevice switches from theRTresistor frequency toPLL mode. The internal 0.5-V voltage\nsource isremoved andtheCLK pinbecomes high impedance asthePLL starts tolock onto theexternal signal.\nBecause there isaPLL ontheregulator, theswitching frequency canbehigher orlower than thefrequency set\nwith theexternal resistor. The device transitions from theresistor mode tothePLL mode andthen willincrease\nordecrease theswitching frequency until thePLL locks onto theCLK frequency within 100microseconds. When\nthedevice transitions from thePLL toresistor mode theswitching frequency willslow down from theCLK\nfrequency to150kHz, then reapply the0.5-V voltage andtheresistor willthen settheswitching frequency. The\nswitching frequency isdivided by8,4,2,and1asthevoltage ramps from 0to0.8volts onVSENSE pin.The\ndevice implements adigital frequency shift toenable synchronizing toanexternal clock during normal start-up\nandfault conditions.\nFigure 19.Synchronizing toaSystem Clock\n7.3.10 Overvoltage Transient Protection\nThe TPS54062 incorporates anovervoltage transient protection (OVTP) circuit tominimize voltage overshoot\nwhen recovering from output fault conditions orstrong unload transients onpower supply designs with low-value\noutput capacitance. Forexample, when thepower supply output isoverloaded theerror amplifier compares the\nactual output voltage totheinternal reference voltage. IftheVSENSE pinvoltage islower than theinternal\nreference voltage foraconsiderable time, theoutput oftheerror amplifier willrespond byclamping theerror\namplifier output toahigh voltage. Thus, requesting themaximum output current. Once thecondition isremoved,\ntheregulator output rises and theerror amplifier output transitions tothesteady-state duty cycle. Insome\napplications, thepower supply output voltage canrespond faster than theerror amplifier output canrespond, this\nactuality leads tothepossibility ofanoutput overshoot.\nThe OVTP feature minimizes theoutput overshoot, when using alow-value output capacitor, byimplementing a\ncircuit tocompare theVSENSE pinvoltage toOVTP threshold which is109% oftheinternal voltage reference. If\ntheVSENSE pinvoltage isgreater than theOVTP threshold, thehigh-side MOSFET isdisabled preventing\ncurrent from flowing totheoutput andminimizing output overshoot. When theVSENSE voltage drops lower than\ntheOVTP threshold, thehigh-side MOSFET isallowed toturnonatthenext clock cycle.\n16TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.11 Thermal Shutdown\nThe device implements aninternal thermal shutdown toprotect itself ifthejunction temperature exceeds 146°C.\nThe thermal shutdown forces thedevice tostop switching when thejunction temperature exceeds thethermal\ntripthreshold. Once thedietemperature decreases below 146°C,thedevice reinitiates thepower-up sequence\nbyrestarting theinternal slow-start.\n7.4 Device Functional Modes\n7.4.1 Operation Near Minimum Input Voltage\nThe TPS54062 isrecommended tooperate with input voltages above 4.7V.The typical VINUVLO threshold is\n4.53 Vand thedevice may operate atinput voltages down totheUVLO voltage. Atinput voltages below the\nactual UVLO voltage, thedevice willnotswitch. IfENisfloating orexternally pulled uptogreater upthan the\ntypical 1.24-V rising threshold, when V(VIN) passes theUVLO threshold theTPS54062 willbecome active.\nSwitching isenabled and theslow-start sequence isinitiated. The TPS54062 starts linearly ramping upthe\ninternal reference DAC from 0Vtothereference voltage over theinternal slow-start time period setbythe\nswitching frequency.\n7.4.2 Operation With Enable Control\nThe enable start threshold voltage is1.24 Vtypical. With ENheld below the1.24-V typical rising threshold\nvoltage theTPS54062 isdisabled and switching isinhibited even ifVIN isabove itsUVLO threshold. The\nquiescent current isreduced inthisstate. IftheENvoltage isincreased above therising threshold voltage while\nV(VIN) isabove theUVLO threshold, thedevice becomes active. Switching isenabled and theslow-start\nsequence isinitiated. The TPS54062 starts linearly ramping uptheinternal reference DAC from 0Vtothe\nreference voltage over theinternal slow-start time period setbytheswitching frequency. IfENispulled below the\n1.14-V typical falling threshold theTPS54062 willenter thereduced quiescent current state again.\n+\nCopyright © 2016, Texas Instruments Incorporated\n17TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated8Applications andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS54062 isa60-V, 50-mA step-down regulator with anintegrated high-side andlow-side MOSFET. This\ndevice istypically used toconvert ahigher DCvoltage toalower DCvoltage with amaximum available output\ncurrent of50mA. Example applications are: Low Power Standby orBias Voltage Supplies, 4-20 mACurrent-\nLoop Powered Sensors, Industrial Process Control, Metering, andSecurity Systems oranefficient high voltage\nlinear regulator replacement. Use thefollowing design procedure toselect component values fortheTPS54062.\nThis procedure illustrates thedesign ofahigh frequency switching regulator. These calculations canbedone\nwith theaidoftheexcel spreadsheet toolSLVC364 .Alternatively, usetheWEBENCH software togenerate a\ncomplete design. The WEBENCH software uses aniterative design procedure and accesses acomprehensive\ndatabase ofcomponents when generating adesign.\n8.2 Typical Applications\n8.2.1 Continuous Conduction Mode (CCM) Switching Regulator\nFigure 20.Application Schematic\n8.2.1.1 Design Requirements\nThis example details thedesign ofacontinuous conduction mode (CCM) switching regulator design using\nceramic output capacitors. Ifalow-output current design isneeded, seeDCM Application .Afewparameters\nmust beknown inorder tostart thedesign process. These parameters aretypically determined atthesystem\nlevel. Forthisexample, wewillstart with thefollowing known parameters:\nOutput Voltage 3.3V\nTransient Response 0to50-mA load step ΔVOUT=4%\nMaximum Output Current 50mA\nInput Voltage 24Vnom. 8Vto60V\nOutput Voltage Ripple 0.5% ofVOUT\nStart Input Voltage (rising VIN) 7.88 V\nStop Input Voltage (falling VIN) 6.66 V\n/c40 /c412\nOUT IN OUT 2\nL O\nIN O SWV V max V 1I rms = I +12 V max L f/c230 /c246 /c180 /c45/c180/c231 /c247/c231 /c247 /c180 /c180/c232 /c248\n/c40 /c41 OUT IN OUT\nRIPPLE\nIN O SWV V max VIV max L f/c180 /c45/c179/c180 /c180\nIN OUT OUT\nO\nO IN SWV max V VL minKind I V max f/c230 /c246 /c45/c179 /c180/c231 /c247/c180 /c180 /c232 /c248\n18TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Selecting theSwitching Frequency\nThe firststep istodecide onaswitching frequency fortheregulator. Typically, theuser willwant tochoose the\nhighest switching frequency possible since this willproduce thesmallest solution size. The high-switching\nfrequency allows forlower valued inductors and smaller output capacitors compared toapower supply that\nswitches atalower frequency. Theswitching frequency thatcanbeselected islimited bytheminimum on-time of\ntheinternal power switch, theinput voltage andtheoutput voltage andthefrequency shift limitation.\nEquation 5andEquation 6must beused tofindthemaximum switching frequency fortheregulator, choose the\nlower value ofthetwoequations. Switching frequencies higher than these values willresult inpulse-skipping or\nthelack ofovercurrent protection during ashort circuit. The typical minimum ontime, tonmin, is130 nsforthe\nTPS54062. Forthisexample, theoutput voltage is3.3Vandthemaximum input voltage is60V,which allows for\namaximum switch frequency upto400 kHz when including theinductor resistance, onresistance and diode\nvoltage inEquation 5orEquation 6.Toensure overcurrent runaway isnotaconcern during short circuits inyour\ndesign useEquation 6todetermine themaximum switching frequency. With amaximum input voltage of60V,\ninductor resistance of3.7Ω,high-side switch resistance of2.3Ω,low-side switch resistance of1.1Ω,acurrent\nlimit value of120mAandashort circuit output voltage of0.1V.\nThe maximum switching frequency is400kHz inboth cases andaswitching frequency of400kHz isused. To\ndetermine thetiming resistance foragiven switching frequency, useEquation 4.The switching frequency isset\nbyresistor R3shown inFigure 20.R3iscalculated tobe298kΩ.Astandard value of301kΩisused.\n8.2.1.2.2 Output Inductor Selection (LO)\nTocalculate theminimum value oftheoutput inductor, useEquation 7.KIND isacoefficient thatrepresents the\namount ofinductor ripple current relative tothemaximum output current. The inductor ripple current willbe\nfiltered bytheoutput capacitor. Therefore, choosing high inductor ripple currents willimpact theselection ofthe\noutput capacitor since theoutput capacitor must have aripple current rating equal toorgreater than theinductor\nripple current. Ingeneral, theinductor ripple value isatthediscretion ofthedesigner; however, thefollowing\nguidelines may beused. Typically, TIrecommends using KIND values intherange of0.2to0.4; however, for\ndesigns using low-ESR output capacitors such asceramics andlowoutput currents, avalue ashigh asKIND =1\nmay beused. Inawide-input voltage regulator, itisbest tochoose aninductor ripple current onthelarger side.\nThis allows theinductor tostillhave ameasurable ripple current with theinput voltage atitsminimum. Forthis\ndesign example, useKIND =0.8andtheminimum inductor value iscalculated tobe195µH.Forthisdesign, a\nnear standard value was chosen: 220µH.Fortheoutput filter inductor, itisimportant thattheRMS current and\nsaturation current ratings notbeexceeded. The RMS andpeak inductor current canbefound from Equation 9\nandEquation 10.\nForthisdesign, theRMS inductor current is50mAandthepeak inductor current is68mA. Thechosen inductor\nisaCoilcraft LPS4018-224ML. Ithasasaturation current rating of235mAandanRMS current rating of200mA.\nAstheequation setdemonstrates, lower ripple currents willreduce theoutput voltage ripple oftheregulator but\nwillrequire alarger value ofinductance. Selecting higher ripple currents willincrease theoutput voltage ripple of\ntheregulator butallow foralower inductance value. The current flowing through theinductor istheinductor\nripple current plus theoutput current. During power-up, faults ortransient load conditions, theinductor current\ncan increase above thecalculated peak inductor current level calculated above. Intransient conditions, the\ninductor current canincrease uptotheswitch current limit ofthedevice. Forthisreason, themost conservative\napproach istospecify aninductor with asaturation current rating equal toorgreater than theswitch current limit\nrather than thepeak inductor current.\n(7)\n(8)\n(9)\n/c40 /c41 OUT IN OUT\nO\nIN O SWV V max V 1IC rms =V max L 12 f/c230 /c246 /c180 /c45/c180/c231 /c247/c231 /c247 /c180 /c180/c232 /c248\nRIPPLE\nL OUTII peak = I +2\n19TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\n(10)\n8.2.1.2.3 Output Capacitor\nThere arethree primary considerations forselecting thevalue oftheoutput capacitor. The output capacitor will\ndetermine themodulator pole, theoutput voltage ripple, and how theregulator responds toalarge change in\nload current. The output capacitance needs tobeselected based onthemore stringent ofthese three criteria.\nThe desired response toalarge change intheload current isthefirstcriteria. The output capacitor needs to\nsupply theload with current when theregulator cannot.This situation would occur ifthere aredesired hold-up\ntimes fortheregulator where theoutput capacitor must hold theoutput voltage above acertain level fora\nspecified amount oftime after theinput power isremoved. The regulator also willtemporarily notbeable to\nsupply sufficient output current ifthere isalarge, fast increase inthecurrent needs oftheload such as\ntransitioning from noload toafullload. Theregulator usually needs twoormore clock cycles forthecontrol loop\ntoseethechange inload current andoutput voltage andadjust theduty cycle toreact tothechange. Theoutput\ncapacitor must besized tosupply theextra current totheload until thecontrol loop responds totheload change.\nThe output capacitance must belarge enough tosupply thedifference incurrent for2clock cycles while only\nallowing atolerable amount ofdroop intheoutput voltage. Equation 14shows theminimum output capacitance\nnecessary toaccomplish this. WhereΔIout isthechange inoutput current, ƒswistheregulators switching\nfrequency andΔVout istheallowable change intheoutput voltage.\nForthisexample, thetransient load response isspecified asa4%change inVout foraload step from 0A(no\nload) to50mA(fullload). Forthisexample, ΔIOUT=0.05-0 =0.05 andΔVOUT=0.04 ×3.3=0.132.\nUsing these numbers gives aminimum capacitance of1.89 µF.This value does nottake theESR oftheoutput\ncapacitor intoaccount intheoutput voltage change. Forceramic capacitors, theESR isusually small enough to\nignore inthiscalculation. Aluminum electrolytic and tantalum capacitors have higher ESR that should betaken\nintoaccount. Thelow-side FET oftheregulator emulates adiode soitcannotsink current soanystored energy\nintheinductor willproduce anoutput voltage overshoot when theload current rapidly decreases, seeFigure 26.\nThe output capacitor must also besized toabsorb energy stored intheinductor when transitioning from ahigh\nload current toalower load current. The excess energy thatgets stored intheoutput capacitor willincrease the\nvoltage onthecapacitor. The capacitor must besized tomaintain thedesired output voltage during these\ntransient periods. Equation 13isused tocalculate theminimum capacitance tokeep theoutput voltage\novershoot toadesired value. Where LOisthevalue oftheinductor, IOHistheoutput current under heavy load,\nIOListheoutput under light-load, VFisthefinal peak output voltage, andViistheinitial capacitor voltage. For\nthisexample, theworst case load step willbefrom 50mAto0A.Theoutput voltage willincrease during thisload\ntransition andthestated maximum inourspecification is4%oftheoutput voltage. This willmake VF=1.04 ×3.3\n=3.432 V.Viistheinitial capacitor voltage which isthenominal output voltage of3.3V.Using these numbers in\nEquation 14yields aminimum capacitance of0.619 µF.\nEquation 12calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nWhere fSWistheswitching frequency, VRIPPLE isthemaximum allowable output voltage ripple, andIRIPPLE isthe\ninductor ripple current. Equation 13yields 0.671 µF.Equation 15calculates themaximum ESR anoutput\ncapacitor canhave tomeet theoutput voltage ripple specification. Equation 15indicates theESR should beless\nthan 0.466Ω.\nThe most stringent criteria fortheoutput capacitor is1.89 µFofcapacitance tokeep theoutput voltage in\nregulation during anload transient.\nAdditional capacitance de-ratings foraging, temperature andDCbias should befactored inwhich willincrease\nthisminimum value. Forthisexample, 10-µF,10V X5R ceramic capacitor with 0.003ΩofESR willbeused.\nCapacitors generally have limits totheamount ofripple current they can handle without failing orproducing\nexcess heat. Anoutput capacitor thatcansupport theinductor ripple current must bespecified. Some capacitor\ndata sheets specify theRoot Mean Square (RMS) value ofthemaximum ripple current.\nEquation 11can beused tocalculate theRMS ripple current theoutput capacitor needs tosupport. Forthis\napplication, Equation 11yields 10.23 mA.\n(11)\nO\nIN\nIN SWI 0.25CV ripple f/c230 /c246/c179 /c180 /c231 /c247\n/c232 /c248\n/c40 /c41IN OUT OUT\nIN OUT\nIN INV min V VIC rms = IV min V Min/c45/c180 /c180\nRIPPLE\nC\nRIPPLEVRI/c163\nO\nO\nSWI 2C 3Vf/c179/c68\n/c40 /c412 2\nOH OL\nO O 2 2I I\nC 2 L\nVF Vi/c45\n/c179 /c180\n/c45\nRIPPLE\nO\nRIPPLE SWI 1C 1V 8 f/c230 /c246/c179 /c180 /c231 /c247/c180/c232 /c248\n20TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\n(12)\n(13)\n(14)\n(15)\n8.2.1.2.4 Input capacitor\nThe TPS54062 requires ahigh-quality ceramic, type X5R orX7R, input decoupling capacitor ofatleast 1µFof\neffective capacitance and insome applications abulk capacitance. The effective capacitance includes anyDC\nbias effects. The voltage rating oftheinput capacitor must begreater than themaximum input voltage. The\ncapacitor must also have aRMS current rating greater than themaximum RMS input current oftheTPS54062.\nTheinput RMS current canbecalculated using Equation 16.Thevalue ofaceramic capacitor varies significantly\nover temperature and theamount ofDCbias applied tothecapacitor. The capacitance variations due to\ntemperature canbeminimized byselecting adielectric material that isstable over temperature. X5R and X7R\nceramic dielectrics areusually selected forpower regulator capacitors because they have ahigh capacitance to\nvolume ratio andarefairly stable over temperature. Theoutput capacitor must also beselected with theDCbias\ntaken intoaccount. Thecapacitance value ofacapacitor decreases astheDCbias across acapacitor increases.\nForthisexample design, aceramic capacitor with atleast a100-V voltage rating isrequired tosupport the\nmaximum input voltage. The input capacitance value determines theinput ripple voltage oftheregulator. The\ninput voltage ripple canbecalculated using rearranging Equation 17.\nUsing thedesign example values, Ioutmax =50mA, CIN=2.2µF,ƒSW=400kHz, yields aninput voltage ripple\nof14.2 mVandaRMS input ripple current of24.6 mA.\n(16)\n(17)\n8.2.1.2.5 Bootstrap Capacitor Selection\nA0.01- µFceramic capacitor must beconnected between theBOOT and PHpins forproper operation. TI\nrecommends using aceramic capacitor with X5R orbetter grade dielectric. The capacitor should have a10-V or\nhigher voltage rating.\n8.2.1.2.6 Under Voltage Lock OutSetPoint\nThe Under Voltage Lock Out(UVLO) canbeadjusted using anexternal voltage divider ontheENpinofthe\nTPS54062. The UVLO hastwothresholds, oneforpower-up when theinput voltage isrising andoneforpower-\ndown orbrownouts when theinput voltage isfalling. Fortheexample design, thesupply should turnonandstart\nswitching once theinput voltage increases above 7.88 V(enabled). After theregulator starts switching, itshould\ncontinue todosountil theinput voltage falls below 6.66 V(UVLO stop). The programmable UVLO andenable\nvoltages aresetusing aresistor divider between Vinandground totheENpin.Equation 2through Equation 3\ncan beused tocalculate theresistance values necessary. Fortheexample application, a174-kΩresistor\nbetween VinandENanda31.6-kΩresistor between ENandground arerequired toproduce the7.88 and6.66\nvoltstart andstop voltages.\n8.2.1.2.7 Output Voltage andFeedback Resistors Selection\nFortheexample design, 10-kΩwas selected forRLS.Using Equation 1,RHSiscalculated as31.25 kΩ.The\nnearest standard 1%resistor is31.6 kΩ.\nSW1C6 =R4 f/c180 /c180 /c112\nC OR CC6 =R4/c180\nPOLE1C5 =2 R4 f /c180 /c180 /c180/c112\nCO O O\nREF2 C VR4 =gmps V gmeaf /c180 /c180 /c180/c180/c180/c112\nff f/c230 /c246/c180/c231 /c247/c232 /c2480.5swco2(Hz) = pole\n2\n/c40 /c41 f f f /c1800.5co1(Hz) = zero pole\nC O1zero(Hz) =R C 2f/c112 /c180 /c180 /c180\nO\nO\nO1pole(Hz) =VC 2If\n/c112 /c180 /c180 /c180\n21TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.2.8 Closing theLoop\nThere areseveral methods used tocompensate DC-DCregulators. The method presented here iseasy to\ncalculate and ignores theeffects oftheslope compensation that isinternal tothedevice. Since theslope\ncompensation isignored, theactual cross over frequency willusually belower than thecrossover frequency used\ninthecalculations. This method assume thecrossover frequency isbetween themodulator pole and theESR\nzero andtheESR zero isatleast 10times greater themodulator pole. Use SwitcherPro ™software foramore\naccurate design.\nTogetstarted, themodulator pole, fpole, and theESR zero, fzero must becalculated using Equation 18and\nEquation 19.ForCout, useaderated value of8.9µF.Use Equation 20andEquation 21,toestimate astarting\npoint forthecrossover frequency, fco,todesign thecompensation. Fortheexample design, fpole is271Hzand\nfzero is5960 kHz.\nEquation 20isthegeometric mean ofthemodulator pole and theESR zero and Equation 21isthemean of\nmodulator pole andtheswitching frequency. Equation 20yields 40.29 kHzandEquation 21gives 7.36 kHz. Use\nafrequency near thelower value ofEquation 20orEquation 21foraninitial crossover frequency.\nForthisexample, fcois7.8kHz. Next, thecompensation components arecalculated. Aresistor inseries with a\ncapacitor isused tocreate acompensating zero. Acapacitor inparallel tothese twocomponents forms the\ncompensating pole.\nTodetermine thecompensation resistor, R4, use Equation 22.Assume thepower stage transconductance,\ngmps, is0.65 A/V. The output voltage, Vo,reference voltage, VREF,andamplifier transconductance, gmea, are\n3.3V,0.8Vand102µS,respectively.\nR4iscalculated tobe27.1 kΩ,use thenearest standard value of27.4 kΩ.Use Equation 23tosetthe\ncompensation zero tothemodulator pole frequency. Equation 23yields 0.0214 µFforcompensating capacitor\nC5,a0.022 µFisused ontheboard. Use thelarger value ofEquation 24andEquation 25tocalculate theC6\nvalue, tosetthecompensation pole. Equation 25yields 29pFsothenearest standard of27pFisused.\n(18)\n(19)\n(20)\n(21)\n(22)\n(23)\n(24)\n(25)\n−0.20−0.15−0.10−0.050.000.050.100.150.20\n0 0.01 0.02 0.03 0.04 0.05\nOutput Current (A)Output Voltage Normalized (%)VIN = 24V\nG033\nI = 20 mA / divOUT\nTime = 1 msec / divV = 50 mV / div (ac coupled)OUT\n−0.10−0.08−0.06−0.04−0.020.000.020.040.060.080.10\n8 12 16 20 24 28 32 36 40 44 48 52 56 60\nInput Voltage (V)Output Voltage Normalized (%)IOUT = 25mA\nG035\n10 100 1000 10000 100000 1000000−60−50−40−30−20−100102030405060\n−180−150−120−90−60−300306090120150180\nFrequency (Hz)Gain (dB)\nPhase (°)\nGain\nPhase\nG031\n0102030405060708090100\n0 0.01 0.02 0.03 0.04 0.05\nOutput Current (A)Efficiency (%) VIN = 10V\nVIN = 24V\nVIN = 36V\nVIN = 48V\nVIN = 60VVOUT = 3.3V\nfSW = 400kHz\nG040 \n0102030405060708090100\n0.001 0.01 0.1\nOutput Current (A)Efficiency (%) VIN = 10V\nVIN = 24V\nVIN = 36V\nVIN = 48V\nVIN = 60VVOUT = 3.3V\nfSW = 400kHz\nG041 \n22TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.3 Application Curves\nFigure 21.Efficiency vsOutput Current Figure 22.Efficiency vsOutput Current\nFigure 23.Gain vsPhase Figure 24.Output Voltage vsInput Voltage\nFigure 25.Output Voltage vsOutput CurrentFigure 26.Load Transient\nV = 10 mV / div (ac coupled)IN\nPH = 20 V / div\nTime = 50 µsec / divInductor Current = 100 mA / div\nV = 10 mV / div (ac coupled)IN\nPH = 20 V / div\nTime = 2 µsec / divInductor Current = 100 mA / div\nV = 10 mV / div (ac coupled)IN\nPH = 20 V / div\nTime = 2 µsec / divInductor Current = 100 mA / div\nV = 10 V / divIN\nEN = 2 V / div\nTime = 2 msec / divV = 2 V / divOUT\nV = 10 V / divIN\nEN = 2 V / div\nTime = 2 msec / divV = 2 V / divOUT\nV = 100 mV / div (ac coupled)OUT\nV = 10 V / divIN\nTime = 20 msec / div\n23TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 27.Line Transient Figure 28.Start-Up With ENA\nFigure 29.Start-Up With VIN Figure 30.Input Ripple inDCM\nFigure 31.Input Ripple inCCM Figure 32.Input Ripple Skip\nV = 10 mV / div (ac coupled)OUT\nPH = 20 V / div\nTime = 50 µsec / divInductor Current = 100 mA / div\nV = 10 mV / div (ac coupled)OUT\nPH = 20 V / div\nTime = 2 µsec / divInductor Current = 100 mA / div\nV = 10 mV / div (ac coupled)OUT\nPH = 20 V / div\nTime = 2 µsec / divInductor Current = 100 mA / div\n24TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 33.Output Ripple inDCM Figure 34.Output Ripple inCCM\nFigure 35.Output Ripple Skip\nCopyright © 2016, Texas Instruments Incorporated\n25TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.2 DCM Application\nFigure 36.DCM Application Schematic\n8.2.2.1 Design Requirements\nThis example details thedesign ofalowoutput current, fixed switching regulator design using ceramic output\ncapacitors. Afewparameters must beknown inorder tostart thedesign process. These parameters aretypically\ndetermined atthesystem level. Forthisexample, wewillstart with thefollowing known parameters:\nOutput Voltage 3.3V\nTransient Response 0to15mAload-step ΔVOUT=4%\nMaximum Output Current 10mA\nMinimum Output Current 3mA\nInput Voltage 24Vnom. 10Vto40V\nOutput Voltage Ripple 0.5% ofVOUT\nSwitching Frequency 100kHz\nStart Input Voltage (rising VIN) 9V\nStop Input Voltage (falling VIN) 8V\n8.2.2.2 Detailed Design Procedure\nItismost desirable tohave apower supply that isefficient and hasafixed switching frequency atlowoutput\ncurrents. Afixed frequency power supply willhave apredictable output voltage ripple and noise. Using a\ntraditional continuous conduction mode (CCM) design method tocalculate theoutput inductor willyield alarge\ninductance foralowoutput current supply. Using aCCM inductor willresult inalarge sized supply orwillaffect\nefficiency from thelarge DCresistance analternative istooperate indiscontinuous conduction mode (DCM).\nUse theprocedure below tocalculate thecomponents values fordesigning apower supply operating in\ndiscontinuous conduction mode. Theadvantage ofoperating apower supply inDCM forlow-output current isthe\nfixed switching frequency, lower output inductance, andlower DCresistance ontheinductor. Use thefrequency\nshift andskip equations toestimate themaximum switching frequency.\nThe TPS54062 isdesigned forapplications which require afixed operating frequency and low-output voltage\nripple atlowoutput currents, thus, theTPS54062 does nothave apulse skip mode atlight loads. Since the\ndevice hasaminimum controllable on-time, there isanoutput current atwhich thepower supply willpulse skip.\nToensure thatthesupply does notpulse skip atoutput current oftheapplication, theinductor value willbeneed\ntobeselected greater than aminimum value. The minimum inductance needed tomaintain afixed switching\nRIPPLE\nC\nLVRI peak/c163\nO\nO\nCOI1C 3Vf/c179/c68\n/c40 /c41\n/c40 /c412 2\nO O 2 2O OIo 0\nC 2 L\nV + V V/c45\n/c179 /c180\n/c68 /c45\nL\nO\nRIPPLE SWI peak D1 + D2C 1V 8 f/c230 /c246/c163 /c180 /c231 /c247/c180/c232 /c248\n0.52\nCO LD1 + D2 D1 + D2I rms = I peak3 4/c230 /c246/c230 /c246 /c230 /c246/c231 /c247/c180 /c45/c231 /c247 /c231 /c247/c231 /c247/c232 /c248 /c232 /c248/c232 /c248\n0.5\nL LD1 + D2I rms = I peak3/c230 /c246/c180/c231 /c247/c232 /c248\nS O\nOV VD2 = D1V/c230 /c246 /c45/c180 /c231 /c247\n/c232 /c248\n/c40 /c410.5\nO O O SW\nS S O2 V I LD1 =V V Vf /c230 /c246/c180 /c180 /c180 /c180/c231 /c247/c231 /c247 /c180 /c45/c232 /c248\n/c40 /c410.5\nO O S O\nL\nS O SW2 V I max V max VI peak =V max L f/c230 /c246/c180 /c180 /c180 /c45\n/c231 /c247/c231 /c247 /c180 /c180/c232 /c248\nS O O\nO\nS SW OV min V V 1L max2 V min I f/c230 /c246 /c45 /c230 /c246/c163 /c180 /c180 /c231 /c247 /c231 /c247/c180 /c232 /c248 /c232 /c248\n2\nS O S O\nO SW\nO OV max V V max t nminL minV 2 I minx f/c230 /c246 /c45 /c230 /c246/c179 /c180 /c180/c231 /c247 /c231 /c247/c232 /c248 /c232 /c248\n26TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\nfrequency attheminimum load iscalculated tobe0.9mHusing Equation 26.Since theequation isideal and\nwas derived without losses, assume theminimum controllable light-load on-time, tonminll, is350ns.Tomaintain\nDCM operation theinductor value and output current need tostay below amaximum value. The maximum\ninductance iscalculated tobe1.42 mH using Equation 27.A744062102 inductor from Wurth Elektronik is\nselected. IfCCM operation isnecessary, usetheprevious design procedure.\nUse Equation 28,tomake sure theminimum current limit onthehigh-side power switch isnotexceeded atthe\nmaximum output current. The peak current iscalculated as23.9 mAandislower than the134mAcurrent limit.\nTodetermine theRMS current fortheinductor andoutput capacitor, itisnecessary tocalculate theduty cycle.\nThe duty cycle, D1,forastep-down regulator inDCM iscalculated inEquation 29.D1istheportion ofthe\nswitching cycle thehigh-side power switch ison,and iscalculated tobe0.1153. D2istheportion ofthe\nswitching cycle thelow-side power switch ison,andiscalculated tobe0.7253.\nUsing theEquation 31andEquation 32,theRMS current oftheinductor andoutput capacitor arecalculated, to\nbe12.8 mAand 7.6mArespectively. Select components that ratings exceed thecalculated RMS values.\nCalculate theoutput capacitance using theEquation 33toEquation 35andusethelargest value, VRIPPLE isthe\nsteady-state voltage ripple andΔVisvoltage change during atransient. Aminimum of1.5-µFcapacitance is\ncalculated. Additional capacitance de-ratings foraging, temperature and DCbias should befactored inwhich\nincreases thisminimum value. Forthisexample, a22-µF,6.3-V X7R ceramic capacitor with 5-mΩESR isused.\nTohave alowoutput ripple power supply usealow-ESR capacitor. Use Equation 36toestimate themaximum\nesrfortheoutput capacitor. Equation 37and Equation 38estimate theRMS current and capacitance forthe\ninput capacitor. AnRMS current of3.7mAandcapacitance of0.2µFiscalculated. A1-µF100V/X7R ceramic is\nused forthisexample.\n(26)\n(27)\n(28)\n(29)\n(30)\n(31)\n(32)\n(33)\n(34)\n(35)\n(36)\n/c40 /c410.5\nCO2 SW POLE(Hz) =f f f /c180\n/c40 /c410.5\nCO1 ZERO POLE(Hz) =f f f /c180\nZERO\nC O1(Hz) =R C 2f/c112 /c180 /c180 /c180\nO\nS\nPOLE\nO O\nO\nO SV2V 1(Hz) =V VC 2 1I Vf\n/c112/c230 /c246/c45/c231 /c247\n/c231 /c247/c180/c231 /c247/c180 /c180 /c180 /c45/c231 /c247/c232 /c248\nS O\nO SWgmpsFm =\nV V+ 0.277L f/c230 /c246 /c45\n/c231 /c247/c180 /c232 /c248\n/c40 /c41 O S O\nS O\nO\nOV V V 2Kdcm =D1\nRdcV 2 + VV\nI/c180 /c45/c180\n/c230 /c246\n/c231 /c247\n/c231 /c247/c180 /c45/c231 /c247\n/c231 /c247/c232 /c248\nZERO\nPOLEs1 +2Gdcm(s) Fm Kdcms1 +2f\nf/c112\n/c112/c180 /c180/c187 /c180 /c180\n/c180 /c180\nO\nIN\nIN SWI 0.25CV RIPPLE f/c230 /c246/c179 /c180 /c231 /c247\n/c232 /c248\n0.52\nCIN LD1 D1I rms = I peak3 4/c230 /c246/c230 /c246 /c230 /c246/c231 /c247/c180 /c45/c231 /c247 /c231 /c247/c231 /c247/c232 /c248 /c232 /c248/c232 /c248\n27TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\n(37)\n(38)\n8.2.2.2.1 Closing theFeedback Loop\nThemethod presented here iseasy tocalculate andincludes theeffect oftheslope compensation thatisinternal\ntothedevice. This method assumes thecrossover frequency isbetween themodulator pole andtheESR zero\nandtheESR zero isatleast 10times greater themodulator pole. Once theoutput components aredetermined,\nusetheequations below toclose thefeedback loop. Acurrent mode controlled power supply operating inDCM\nhasatransfer function which hasanESR zero andpole asshown inEquation 39.Tocalculate thecurrent mode\npower stage gain, firstcalculate, Kdcm, DCM gain, and Fm, modulator gain, inEquation 40and Equation 41.\nKdcm and Fmare26.3 and 1.34 respectively. The location ofthepole and ESR zero arecalculated using\nEquation 42and Equation 43.The pole and zero are67Hzand 2MHz, respectively. Use thelower value of\nEquation 44andEquation 45asastarting point forthecrossover frequency. Equation 44isthegeometric mean\nofthepower stage pole andtheESR zero andEquation 45isthemean ofpower stage pole andtheswitching\nfrequency. Thecrossover frequency ischosen as2.5kHzfrom Equation 45.\nTodetermine thecompensation resistor, RCOMP ,useEquation 46.Assume thepower stage transconductance,\ngmps, is0.65 A/V. The output voltage, VO,reference voltage, VREF,andamplifier transconductance, gmea, are\n3.3V,0.8Vand102µS,respectively. RCOMP iscalculated tobe32.7 kΩ,usethenearest standard value of32.4\nkΩ.Use Equation 47tosetthecompensation zero tothemodulator pole frequency. Equation 47yields 139nF\nforcompensating capacitor CCOMP ,a330 nFisused ontheboard. Use thelarger value ofEquation 48or\nEquation 49tocalculate theCPOLE,tosetthecompensation pole. Equation 49yields 98pFsothenearest\nstandard of100pFisused.\n(39)\n(40)\n(41)\n(42)\n(43)\n(44)\n(45)\n10 100 1000 10000 100000−40−30−20−10010203040\n−180−135−90−4504590135180\nFrequency (Hz)Gain (dB)\nPhase (°)\nGain\nPhaseVIN = 24V\nIOUT = 5ma\nG018\n−0.5−0.4−0.3−0.2−0.100.10.20.30.40.5\n0 0.01 0.02 0.03 0.04 0.05\nOutput Current (A)Output Voltage Normalized (%)VIN = 24V\nVOUT = 3.3V\nG022\n0102030405060708090100\n0 0.005 0.01 0.015 0.02 0.025 0.03 0.035 0.04 0.045 0.05\nOutput Current (A)Efficiency (%)\nVIN = 10V\nVIN = 24V\nVIN = 40VVOUT =3.3V\nG020\n0102030405060708090100\n0 0.005 0.01 0.015 0.02 0.025 0.03 0.035 0.04 0.045 0.05\nOutput Current (A)Efficiency (%)\nVIN = 10V\nVIN = 24V\nVIN = 40 VOUT = 5V\nG021\nPOLE2\nCOMP SW1C =R f /c112 /c180 /c180\nC O\nPOLE1\nCOMPR CC =R/c180\nCOMP\nCOMP1C =2 R Kdcm Fm /c112 /c180 /c180 /c180 /c180\nVCO O\nCOMP VREFPOLEgmeaR =Kdcm Fmxfxx x f\n28TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\n(46)\n(47)\n(48)\n(49)\n8.2.2.3 Application Curves\nFigure 37.Efficiency vsOutput Current Figure 38.Efficiency vsOutput Current\nFigure 39.Gain vsPhaseFigure 40.Output Voltage vsOutput Current\n−0.25−0.20−0.15−0.10−0.050.000.050.100.150.200.25\n0 10 20 30 40 50\nInput Voltage (V)Output Voltage Normalized (%)IOUT = 7.5mA\nG023\n29TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 41.Output Voltage vsInput Voltage Figure 42.Load Transient\nFigure 43.Unload Transient Figure 44.Start-Up With ENA\nFigure 45.Start-Up With VINFigure 46.Prebias Start-Up With ENA\n30TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 47.Prebias Start-Up With VIN Figure 48.Input andOutput Ripple inDCM\nFigure 49.Input andOutput Ripple inCCM\nVSENSECOMPGNDPH BOOT\nVIN\nEN\nRT/CLK\nFrequency Set\nResistorBoot\nCapacitorInput\nCapacitorOutput\nCapacitorVOUT\nOutput\nInductor\nCompensation\nNetwork\nFeedback\nResistors UVLO\nAdjust\nResistorVINGNDRoute Boot Capacitor\nTrace on another layer to\nprovide wide path for\ntopside ground\nSignal VIA\n31TPS54062\nwww.ti.com SLVSAV1D –MAY 2011 –REVISED JULY 2016\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated9Power Supply Recommendations\nThe TPS54062 isdesigned tooperate from aninput voltage supply range between 4.7Vand60V.This input\nsupply should remain within theinput voltage supply range. Iftheinput supply islocated more than afewinches\nfrom theTPS54062 converter bulk capacitance may berequired inaddition totheceramic bypass capacitors.\n10Layout\n10.1 Layout Guidelines\nLayout isacritical portion ofgood power supply design. There areseveral signals paths that conduct fast\nchanging currents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise\nordegrade thepower supplies performance. Tohelp eliminate these problems, theVINpinshould bebypassed\ntoground with alow-ESR ceramic bypass capacitor with X5R orX7R dielectric. Take care tominimize theloop\narea formed bythebypass capacitor connections, theVINpin,andtheGND pin.See Figure 50foraPCB layout\nexample. Since thePHconnection istheswitching node andoutput inductor should belocated close tothePH\npins, andthearea ofthePCB conductor minimized toprevent excessive capacitive coupling. The RT/CLK pinis\nsensitive tonoise. sotheRTresistor should belocated asclose aspossible totheICandrouted with minimal\nlengths oftrace. The additional external components canbeplaced approximately asshown. Itmay bepossible\ntoobtain acceptable performance with alternate PCB layouts; however; thislayout hasbeen shown toproduce\ngood results andismeant asaguideline.\nAllsensitive analog traces andcomponents such asVSENSE, RT/CLK andCOMP should beplaced away from\nhigh-voltage switching nodes such asPH, BOOT and inductor toavoid coupling. The topside resistor ofthe\nfeedback voltage divider should beconnected tothepositive node oftheVOUT capacitors orafter theVOUT\ncapacitors.\n10.2 Layout Example\nFigure 50.PCB Layout Example\n32TPS54062\nSLVSAV1D –MAY 2011 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: TPS54062Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nSwitcherPro, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54062DGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 54062\nTPS54062DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 062\nTPS54062DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 062\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54062DGKR VSSOP DGK 82500 330.0 12.4 5.33.31.38.012.0 Q1\nTPS54062DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS54062DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54062DGKR VSSOP DGK 82500 367.0 367.0 38.0\nTPS54062DRBR SON DRB 83000 346.0 346.0 33.0\nTPS54062DRBT SON DRB 8250 210.0 185.0 35.0\nPack Materials-Page 2\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.35\n0.252.4 0.052X\n1.951.65 0.05\n6X 0.651 MAX\n8X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYPVSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.3)\n(2.4)\n(2.8)6X (0.65)(1.65)\n(0.2) VIA\nTYP(0.575)(0.95)8X (0.6)\n(R0.05) TYPVSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017SYMM\n1\n4\n58\nLAND PATTERN EXAMPLE\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.3)8X (0.6)\n(1.47)(1.06)\n(2.8)(0.63)\n6X (0.65)VSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 81% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54062DRBR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 4.7V to 60V
  - Output Voltage Reference: 0.8V ±2%
  
- **Current Ratings:**
  - Output Current: 50 mA
  - High-Side MOSFET Switch Resistance: 1.5Ω (typical)
  - Low-Side MOSFET Switch Resistance: 0.8Ω (typical)

- **Power Consumption:**
  - Operating Quiescent Current: 89 µA (typical)
  - Shutdown Supply Current: 1.7 µA

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C

- **Package Type:**
  - Available in MSOP-8 and VSON-8 packages

- **Special Features:**
  - Integrated high-side and low-side MOSFETs
  - Peak current mode control
  - Diode emulation for improved light-load efficiency
  - Adjustable switching frequency (100 kHz to 400 kHz)
  - Internal slow-start feature
  - Cycle-by-cycle current limit, thermal shutdown, and frequency foldback protection

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 2 (JEDEC J-STD-020E)

#### Description:
The TPS54062 is a synchronous step-down (buck) converter designed to efficiently convert a higher DC voltage to a lower DC voltage. It integrates both high-side and low-side MOSFETs, allowing for a compact design and reduced external component count. The device operates with a peak current mode control scheme, which simplifies external compensation and enhances performance during load transients.

#### Typical Applications:
- **Low-Power Standby or Bias Voltage Supplies:** Ideal for applications requiring low quiescent current.
- **4-20 mA Current-Loop Powered Sensors:** Suitable for industrial sensor applications.
- **Industrial Process Control and Metering:** Used in systems that require reliable voltage regulation.
- **Security Systems:** Provides stable power for various security devices.
- **High Voltage Linear Regulator Replacement:** Can be used to replace linear regulators in high voltage applications, improving efficiency.

This component is particularly useful in applications where efficiency, compactness, and reliability are critical, making it a versatile choice for power management in various electronic systems.