<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `cranelift/codegen/src/isa/x64/inst/emit.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>emit.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../../../light.css" id="themeStyle"><script src="../../../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../../../cranelift_codegen/index.html'><div class='logo-container'><img src='../../../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../../../settings.html"><img src="../../../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
<span id="776">776</span>
<span id="777">777</span>
<span id="778">778</span>
<span id="779">779</span>
<span id="780">780</span>
<span id="781">781</span>
<span id="782">782</span>
<span id="783">783</span>
<span id="784">784</span>
<span id="785">785</span>
<span id="786">786</span>
<span id="787">787</span>
<span id="788">788</span>
<span id="789">789</span>
<span id="790">790</span>
<span id="791">791</span>
<span id="792">792</span>
<span id="793">793</span>
<span id="794">794</span>
<span id="795">795</span>
<span id="796">796</span>
<span id="797">797</span>
<span id="798">798</span>
<span id="799">799</span>
<span id="800">800</span>
<span id="801">801</span>
<span id="802">802</span>
<span id="803">803</span>
<span id="804">804</span>
<span id="805">805</span>
<span id="806">806</span>
<span id="807">807</span>
<span id="808">808</span>
<span id="809">809</span>
<span id="810">810</span>
<span id="811">811</span>
<span id="812">812</span>
<span id="813">813</span>
<span id="814">814</span>
<span id="815">815</span>
<span id="816">816</span>
<span id="817">817</span>
<span id="818">818</span>
<span id="819">819</span>
<span id="820">820</span>
<span id="821">821</span>
<span id="822">822</span>
<span id="823">823</span>
<span id="824">824</span>
<span id="825">825</span>
<span id="826">826</span>
<span id="827">827</span>
<span id="828">828</span>
<span id="829">829</span>
<span id="830">830</span>
<span id="831">831</span>
<span id="832">832</span>
<span id="833">833</span>
<span id="834">834</span>
<span id="835">835</span>
<span id="836">836</span>
<span id="837">837</span>
<span id="838">838</span>
<span id="839">839</span>
<span id="840">840</span>
<span id="841">841</span>
<span id="842">842</span>
<span id="843">843</span>
<span id="844">844</span>
<span id="845">845</span>
<span id="846">846</span>
<span id="847">847</span>
<span id="848">848</span>
<span id="849">849</span>
<span id="850">850</span>
<span id="851">851</span>
<span id="852">852</span>
<span id="853">853</span>
<span id="854">854</span>
<span id="855">855</span>
<span id="856">856</span>
<span id="857">857</span>
<span id="858">858</span>
<span id="859">859</span>
<span id="860">860</span>
<span id="861">861</span>
<span id="862">862</span>
<span id="863">863</span>
<span id="864">864</span>
<span id="865">865</span>
<span id="866">866</span>
<span id="867">867</span>
<span id="868">868</span>
<span id="869">869</span>
<span id="870">870</span>
<span id="871">871</span>
<span id="872">872</span>
<span id="873">873</span>
<span id="874">874</span>
<span id="875">875</span>
<span id="876">876</span>
<span id="877">877</span>
<span id="878">878</span>
<span id="879">879</span>
<span id="880">880</span>
<span id="881">881</span>
<span id="882">882</span>
<span id="883">883</span>
<span id="884">884</span>
<span id="885">885</span>
<span id="886">886</span>
<span id="887">887</span>
<span id="888">888</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="kw">use</span> <span class="ident">regalloc</span>::{<span class="ident">Reg</span>, <span class="ident">RegClass</span>};

<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">isa</span>::<span class="ident">x64</span>::<span class="ident">inst</span>::<span class="kw-2">*</span>;

<span class="kw">fn</span> <span class="ident">low8willSXto64</span>(<span class="ident">x</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
    <span class="kw">let</span> <span class="ident">xs</span> <span class="op">=</span> (<span class="ident">x</span> <span class="kw">as</span> <span class="ident">i32</span>) <span class="kw">as</span> <span class="ident">i64</span>;
    <span class="ident">xs</span> <span class="op">=</span><span class="op">=</span> ((<span class="ident">xs</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">56</span>) <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">56</span>)
}

<span class="kw">fn</span> <span class="ident">low8willSXto32</span>(<span class="ident">x</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
    <span class="kw">let</span> <span class="ident">xs</span> <span class="op">=</span> <span class="ident">x</span> <span class="kw">as</span> <span class="ident">i32</span>;
    <span class="ident">xs</span> <span class="op">=</span><span class="op">=</span> ((<span class="ident">xs</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">24</span>) <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">24</span>)
}

<span class="comment">//=============================================================================</span>
<span class="comment">// Instructions and subcomponents: emission</span>

<span class="comment">// For all of the routines that take both a memory-or-reg operand (sometimes</span>
<span class="comment">// called &quot;E&quot; in the Intel documentation) and a reg-only operand (&quot;G&quot; in</span>
<span class="comment">// Intelese), the order is always G first, then E.</span>
<span class="comment">//</span>
<span class="comment">// &quot;enc&quot; in the following means &quot;hardware register encoding number&quot;.</span>

<span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
<span class="kw">fn</span> <span class="ident">mkModRegRM</span>(<span class="ident">m0d</span>: <span class="ident">u8</span>, <span class="ident">encRegG</span>: <span class="ident">u8</span>, <span class="ident">rmE</span>: <span class="ident">u8</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">m0d</span> <span class="op">&lt;</span> <span class="number">4</span>);
    <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">encRegG</span> <span class="op">&lt;</span> <span class="number">8</span>);
    <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">rmE</span> <span class="op">&lt;</span> <span class="number">8</span>);
    ((<span class="ident">m0d</span> <span class="op">&amp;</span> <span class="number">3</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>) <span class="op">|</span> ((<span class="ident">encRegG</span> <span class="op">&amp;</span> <span class="number">7</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>) <span class="op">|</span> (<span class="ident">rmE</span> <span class="op">&amp;</span> <span class="number">7</span>)
}

<span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
<span class="kw">fn</span> <span class="ident">mkSIB</span>(<span class="ident">shift</span>: <span class="ident">u8</span>, <span class="ident">encIndex</span>: <span class="ident">u8</span>, <span class="ident">encBase</span>: <span class="ident">u8</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">shift</span> <span class="op">&lt;</span> <span class="number">4</span>);
    <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">encIndex</span> <span class="op">&lt;</span> <span class="number">8</span>);
    <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">encBase</span> <span class="op">&lt;</span> <span class="number">8</span>);
    ((<span class="ident">shift</span> <span class="op">&amp;</span> <span class="number">3</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>) <span class="op">|</span> ((<span class="ident">encIndex</span> <span class="op">&amp;</span> <span class="number">7</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>) <span class="op">|</span> (<span class="ident">encBase</span> <span class="op">&amp;</span> <span class="number">7</span>)
}

<span class="doccomment">/// Get the encoding number from something which we sincerely hope is a real</span>
<span class="doccomment">/// register of class I64.</span>
<span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
<span class="kw">fn</span> <span class="ident">iregEnc</span>(<span class="ident">reg</span>: <span class="ident">Reg</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">reg</span>.<span class="ident">is_real</span>());
    <span class="macro">debug_assert</span><span class="macro">!</span>(<span class="ident">reg</span>.<span class="ident">get_class</span>() <span class="op">=</span><span class="op">=</span> <span class="ident">RegClass</span>::<span class="ident">I64</span>);
    <span class="ident">reg</span>.<span class="ident">get_hw_encoding</span>()
}

<span class="comment">// F_*: these flags describe special handling of the insn to be generated.  Be</span>
<span class="comment">// careful with these.  It is easy to create nonsensical combinations.</span>
<span class="kw">const</span> <span class="ident">F_NONE</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span>;

<span class="doccomment">/// Emit the REX prefix byte even if it appears to be redundant (== 0x40).</span>
<span class="kw">const</span> <span class="ident">F_RETAIN_REDUNDANT_REX</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span>;

<span class="doccomment">/// Set the W bit in the REX prefix to zero.  By default it will be set to 1,</span>
<span class="doccomment">/// indicating a 64-bit operation.</span>
<span class="kw">const</span> <span class="ident">F_CLEAR_REX_W</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">2</span>;

<span class="doccomment">/// Add an 0x66 (operand-size override) prefix.  This is necessary to indicate</span>
<span class="doccomment">/// a 16-bit operation.  Normally this will be used together with F_CLEAR_REX_W.</span>
<span class="kw">const</span> <span class="ident">F_PREFIX_66</span>: <span class="ident">u32</span> <span class="op">=</span> <span class="number">4</span>;

<span class="doccomment">/// This is the core &#39;emit&#39; function for instructions that reference memory.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// For an instruction that has as operands a register `encG` and a memory</span>
<span class="doccomment">/// address `memE`, create and emit, first the REX prefix, then caller-supplied</span>
<span class="doccomment">/// opcode byte(s) (`opcodes` and `numOpcodes`), then the MOD/RM byte, then</span>
<span class="doccomment">/// optionally, a SIB byte, and finally optionally an immediate that will be</span>
<span class="doccomment">/// derived from the `memE` operand.  For most instructions up to and including</span>
<span class="doccomment">/// SSE4.2, that will be the whole instruction.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The opcodes are written bigendianly for the convenience of callers.  For</span>
<span class="doccomment">/// example, if the opcode bytes to be emitted are, in this order, F3 0F 27,</span>
<span class="doccomment">/// then the caller should pass `opcodes` == 0xF3_0F_27 and `numOpcodes` == 3.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The register operand is represented here not as a `Reg` but as its hardware</span>
<span class="doccomment">/// encoding, `encG`.  `flags` can specify special handling for the REX prefix.</span>
<span class="doccomment">/// By default, the REX prefix will indicate a 64-bit operation and will be</span>
<span class="doccomment">/// deleted if it is redundant (0x40).  Note that for a 64-bit operation, the</span>
<span class="doccomment">/// REX prefix will normally never be redundant, since REX.W must be 1 to</span>
<span class="doccomment">/// indicate a 64-bit operation.</span>
<span class="kw">fn</span> <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_encG_memE</span><span class="op">&lt;</span><span class="ident">O</span>: <span class="ident">MachSectionOutput</span><span class="op">&gt;</span>(
    <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">O</span>,
    <span class="ident">opcodes</span>: <span class="ident">u32</span>,
    <span class="kw-2">mut</span> <span class="ident">numOpcodes</span>: <span class="ident">usize</span>,
    <span class="ident">encG</span>: <span class="ident">u8</span>,
    <span class="ident">memE</span>: <span class="kw-2">&amp;</span><span class="ident">Addr</span>,
    <span class="ident">flags</span>: <span class="ident">u32</span>,
) {
    <span class="comment">// General comment for this function: the registers in `memE` must be</span>
    <span class="comment">// 64-bit integer registers, because they are part of an address</span>
    <span class="comment">// expression.  But `encG` can be derived from a register of any class.</span>
    <span class="kw">let</span> <span class="ident">prefix66</span> <span class="op">=</span> (<span class="ident">flags</span> <span class="op">&amp;</span> <span class="ident">F_PREFIX_66</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>;
    <span class="kw">let</span> <span class="ident">clearRexW</span> <span class="op">=</span> (<span class="ident">flags</span> <span class="op">&amp;</span> <span class="ident">F_CLEAR_REX_W</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>;
    <span class="kw">let</span> <span class="ident">retainRedundant</span> <span class="op">=</span> (<span class="ident">flags</span> <span class="op">&amp;</span> <span class="ident">F_RETAIN_REDUNDANT_REX</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>;
    <span class="comment">// The operand-size override, if requested.  This indicates a 16-bit</span>
    <span class="comment">// operation.</span>
    <span class="kw">if</span> <span class="ident">prefix66</span> {
        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x66</span>);
    }
    <span class="kw">match</span> <span class="ident">memE</span> {
        <span class="ident">Addr</span>::<span class="ident">IR</span> { <span class="ident">simm32</span>, <span class="ident">base</span>: <span class="ident">regE</span> } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="comment">// First, cook up the REX byte.  This is easy.</span>
            <span class="kw">let</span> <span class="ident">encE</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="kw-2">*</span><span class="ident">regE</span>);
            <span class="kw">let</span> <span class="ident">w</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">clearRexW</span> { <span class="number">0</span> } <span class="kw">else</span> { <span class="number">1</span> };
            <span class="kw">let</span> <span class="ident">r</span> <span class="op">=</span> (<span class="ident">encG</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>;
            <span class="kw">let</span> <span class="ident">x</span> <span class="op">=</span> <span class="number">0</span>;
            <span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> (<span class="ident">encE</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>;
            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="number">0x40</span> <span class="op">|</span> (<span class="ident">w</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>) <span class="op">|</span> (<span class="ident">r</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>) <span class="op">|</span> (<span class="ident">x</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>) <span class="op">|</span> <span class="ident">b</span>;
            <span class="kw">if</span> <span class="ident">rex</span> <span class="op">!</span><span class="op">=</span> <span class="number">0x40</span> <span class="op">|</span><span class="op">|</span> <span class="ident">retainRedundant</span> {
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">rex</span>);
            }
            <span class="comment">// Now the opcode(s).  These include any other prefixes the caller</span>
            <span class="comment">// hands to us.</span>
            <span class="kw">while</span> <span class="ident">numOpcodes</span> <span class="op">&gt;</span> <span class="number">0</span> {
                <span class="ident">numOpcodes</span> <span class="op">-</span><span class="op">=</span> <span class="number">1</span>;
                <span class="ident">sink</span>.<span class="ident">put1</span>(((<span class="ident">opcodes</span> <span class="op">&gt;</span><span class="op">&gt;</span> (<span class="ident">numOpcodes</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>)) <span class="op">&amp;</span> <span class="number">0xFF</span>) <span class="kw">as</span> <span class="ident">u8</span>);
            }
            <span class="comment">// Now the mod/rm and associated immediates.  This is</span>
            <span class="comment">// significantly complicated due to the multiple special cases.</span>
            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">simm32</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span>
                <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">encE</span> <span class="op">!</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_RSP</span>
                <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">encE</span> <span class="op">!</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_RBP</span>
                <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">encE</span> <span class="op">!</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_R12</span>
                <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">encE</span> <span class="op">!</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_R13</span>
            {
                <span class="comment">// FIXME JRS 2020Feb11: those four tests can surely be</span>
                <span class="comment">// replaced by a single mask-and-compare check.  We should do</span>
                <span class="comment">// that because this routine is likely to be hot.</span>
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">mkModRegRM</span>(<span class="number">0</span>, <span class="ident">encG</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="ident">encE</span> <span class="op">&amp;</span> <span class="number">7</span>));
            } <span class="kw">else</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">simm32</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span> <span class="kw-2">&amp;</span><span class="op">&amp;</span> (<span class="ident">encE</span> <span class="op">=</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_RSP</span> <span class="op">|</span><span class="op">|</span> <span class="ident">encE</span> <span class="op">=</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_R12</span>) {
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">mkModRegRM</span>(<span class="number">0</span>, <span class="ident">encG</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="number">4</span>));
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x24</span>);
            } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">low8willSXto32</span>(<span class="kw-2">*</span><span class="ident">simm32</span>) <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">encE</span> <span class="op">!</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_RSP</span> <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">encE</span> <span class="op">!</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_R12</span> {
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">mkModRegRM</span>(<span class="number">1</span>, <span class="ident">encG</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="ident">encE</span> <span class="op">&amp;</span> <span class="number">7</span>));
                <span class="ident">sink</span>.<span class="ident">put1</span>((<span class="ident">simm32</span> <span class="op">&amp;</span> <span class="number">0xFF</span>) <span class="kw">as</span> <span class="ident">u8</span>);
            } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">encE</span> <span class="op">!</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_RSP</span> <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">encE</span> <span class="op">!</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_R12</span> {
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">mkModRegRM</span>(<span class="number">2</span>, <span class="ident">encG</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="ident">encE</span> <span class="op">&amp;</span> <span class="number">7</span>));
                <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="kw-2">*</span><span class="ident">simm32</span>);
            } <span class="kw">else</span> <span class="kw">if</span> (<span class="ident">encE</span> <span class="op">=</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_RSP</span> <span class="op">|</span><span class="op">|</span> <span class="ident">encE</span> <span class="op">=</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_R12</span>) <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">low8willSXto32</span>(<span class="kw-2">*</span><span class="ident">simm32</span>) {
                <span class="comment">// REX.B distinguishes RSP from R12</span>
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">mkModRegRM</span>(<span class="number">1</span>, <span class="ident">encG</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="number">4</span>));
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x24</span>);
                <span class="ident">sink</span>.<span class="ident">put1</span>((<span class="ident">simm32</span> <span class="op">&amp;</span> <span class="number">0xFF</span>) <span class="kw">as</span> <span class="ident">u8</span>);
            } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">encE</span> <span class="op">=</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_R12</span> <span class="op">|</span><span class="op">|</span> <span class="ident">encE</span> <span class="op">=</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_RSP</span> {
                <span class="comment">//.. wait for test case for RSP case</span>
                <span class="comment">// REX.B distinguishes RSP from R12</span>
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">mkModRegRM</span>(<span class="number">2</span>, <span class="ident">encG</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="number">4</span>));
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x24</span>);
                <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="kw-2">*</span><span class="ident">simm32</span>);
            } <span class="kw">else</span> {
                <span class="macro">unreachable</span><span class="macro">!</span>(<span class="string">&quot;emit_REX_OPCODES_MODRM_SIB_IMM_encG_memE: IR&quot;</span>);
            }
        }
        <span class="comment">// Bizarrely, the IRRS case is much simpler.</span>
        <span class="ident">Addr</span>::<span class="ident">IRRS</span> {
            <span class="ident">simm32</span>,
            <span class="ident">base</span>: <span class="ident">regBase</span>,
            <span class="ident">index</span>: <span class="ident">regIndex</span>,
            <span class="ident">shift</span>,
        } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">let</span> <span class="ident">encBase</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="kw-2">*</span><span class="ident">regBase</span>);
            <span class="kw">let</span> <span class="ident">encIndex</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="kw-2">*</span><span class="ident">regIndex</span>);
            <span class="comment">// The rex byte</span>
            <span class="kw">let</span> <span class="ident">w</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">clearRexW</span> { <span class="number">0</span> } <span class="kw">else</span> { <span class="number">1</span> };
            <span class="kw">let</span> <span class="ident">r</span> <span class="op">=</span> (<span class="ident">encG</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>;
            <span class="kw">let</span> <span class="ident">x</span> <span class="op">=</span> (<span class="ident">encIndex</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>;
            <span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> (<span class="ident">encBase</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>;
            <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="number">0x40</span> <span class="op">|</span> (<span class="ident">w</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>) <span class="op">|</span> (<span class="ident">r</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>) <span class="op">|</span> (<span class="ident">x</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>) <span class="op">|</span> <span class="ident">b</span>;
            <span class="kw">if</span> <span class="ident">rex</span> <span class="op">!</span><span class="op">=</span> <span class="number">0x40</span> <span class="op">|</span><span class="op">|</span> <span class="ident">retainRedundant</span> {
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">rex</span>);
            }
            <span class="comment">// All other prefixes and opcodes</span>
            <span class="kw">while</span> <span class="ident">numOpcodes</span> <span class="op">&gt;</span> <span class="number">0</span> {
                <span class="ident">numOpcodes</span> <span class="op">-</span><span class="op">=</span> <span class="number">1</span>;
                <span class="ident">sink</span>.<span class="ident">put1</span>(((<span class="ident">opcodes</span> <span class="op">&gt;</span><span class="op">&gt;</span> (<span class="ident">numOpcodes</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>)) <span class="op">&amp;</span> <span class="number">0xFF</span>) <span class="kw">as</span> <span class="ident">u8</span>);
            }
            <span class="comment">// modrm, SIB, immediates</span>
            <span class="kw">if</span> <span class="ident">low8willSXto32</span>(<span class="kw-2">*</span><span class="ident">simm32</span>) <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">encIndex</span> <span class="op">!</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_RSP</span> {
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">mkModRegRM</span>(<span class="number">1</span>, <span class="ident">encG</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="number">4</span>));
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">mkSIB</span>(<span class="kw-2">*</span><span class="ident">shift</span>, <span class="ident">encIndex</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="ident">encBase</span> <span class="op">&amp;</span> <span class="number">7</span>));
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="kw-2">*</span><span class="ident">simm32</span> <span class="kw">as</span> <span class="ident">u8</span>);
            } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">encIndex</span> <span class="op">!</span><span class="op">=</span> <span class="ident">regs</span>::<span class="ident">ENC_RSP</span> {
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">mkModRegRM</span>(<span class="number">2</span>, <span class="ident">encG</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="number">4</span>));
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">mkSIB</span>(<span class="kw-2">*</span><span class="ident">shift</span>, <span class="ident">encIndex</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="ident">encBase</span> <span class="op">&amp;</span> <span class="number">7</span>));
                <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="kw-2">*</span><span class="ident">simm32</span>);
            } <span class="kw">else</span> {
                <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;emit_REX_OPCODES_MODRM_SIB_IMM_encG_memE: IRRS&quot;</span>);
            }
        }
    }
}

<span class="doccomment">/// This is the core &#39;emit&#39; function for instructions that do not reference</span>
<span class="doccomment">/// memory.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This is conceptually the same as</span>
<span class="doccomment">/// emit_REX_OPCODES_MODRM_SIB_IMM_encG_memE, except it is for the case</span>
<span class="doccomment">/// where the E operand is a register rather than memory.  Hence it is much</span>
<span class="doccomment">/// simpler.</span>
<span class="kw">fn</span> <span class="ident">emit_REX_OPCODES_MODRM_encG_encE</span><span class="op">&lt;</span><span class="ident">O</span>: <span class="ident">MachSectionOutput</span><span class="op">&gt;</span>(
    <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">O</span>,
    <span class="ident">opcodes</span>: <span class="ident">u32</span>,
    <span class="kw-2">mut</span> <span class="ident">numOpcodes</span>: <span class="ident">usize</span>,
    <span class="ident">encG</span>: <span class="ident">u8</span>,
    <span class="ident">encE</span>: <span class="ident">u8</span>,
    <span class="ident">flags</span>: <span class="ident">u32</span>,
) {
    <span class="comment">// EncG and EncE can be derived from registers of any class, and they</span>
    <span class="comment">// don&#39;t even have to be from the same class.  For example, for an</span>
    <span class="comment">// integer-to-FP conversion insn, one might be RegClass::I64 and the other</span>
    <span class="comment">// RegClass::V128.</span>
    <span class="kw">let</span> <span class="ident">prefix66</span> <span class="op">=</span> (<span class="ident">flags</span> <span class="op">&amp;</span> <span class="ident">F_PREFIX_66</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>;
    <span class="kw">let</span> <span class="ident">clearRexW</span> <span class="op">=</span> (<span class="ident">flags</span> <span class="op">&amp;</span> <span class="ident">F_CLEAR_REX_W</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>;
    <span class="kw">let</span> <span class="ident">retainRedundant</span> <span class="op">=</span> (<span class="ident">flags</span> <span class="op">&amp;</span> <span class="ident">F_RETAIN_REDUNDANT_REX</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>;
    <span class="comment">// The operand-size override</span>
    <span class="kw">if</span> <span class="ident">prefix66</span> {
        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x66</span>);
    }
    <span class="comment">// The rex byte</span>
    <span class="kw">let</span> <span class="ident">w</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">clearRexW</span> { <span class="number">0</span> } <span class="kw">else</span> { <span class="number">1</span> };
    <span class="kw">let</span> <span class="ident">r</span> <span class="op">=</span> (<span class="ident">encG</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>;
    <span class="kw">let</span> <span class="ident">x</span> <span class="op">=</span> <span class="number">0</span>;
    <span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> (<span class="ident">encE</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>;
    <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="number">0x40</span> <span class="op">|</span> (<span class="ident">w</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>) <span class="op">|</span> (<span class="ident">r</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>) <span class="op">|</span> (<span class="ident">x</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>) <span class="op">|</span> <span class="ident">b</span>;
    <span class="kw">if</span> <span class="ident">rex</span> <span class="op">!</span><span class="op">=</span> <span class="number">0x40</span> <span class="op">|</span><span class="op">|</span> <span class="ident">retainRedundant</span> {
        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">rex</span>);
    }
    <span class="comment">// All other prefixes and opcodes</span>
    <span class="kw">while</span> <span class="ident">numOpcodes</span> <span class="op">&gt;</span> <span class="number">0</span> {
        <span class="ident">numOpcodes</span> <span class="op">-</span><span class="op">=</span> <span class="number">1</span>;
        <span class="ident">sink</span>.<span class="ident">put1</span>(((<span class="ident">opcodes</span> <span class="op">&gt;</span><span class="op">&gt;</span> (<span class="ident">numOpcodes</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>)) <span class="op">&amp;</span> <span class="number">0xFF</span>) <span class="kw">as</span> <span class="ident">u8</span>);
    }
    <span class="comment">// Now the mod/rm byte.  The instruction we&#39;re generating doesn&#39;t access</span>
    <span class="comment">// memory, so there is no SIB byte or immediate -- we&#39;re done.</span>
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">mkModRegRM</span>(<span class="number">3</span>, <span class="ident">encG</span> <span class="op">&amp;</span> <span class="number">7</span>, <span class="ident">encE</span> <span class="op">&amp;</span> <span class="number">7</span>));
}

<span class="comment">// These are merely wrappers for the above two functions that facilitate passing</span>
<span class="comment">// actual `Reg`s rather than their encodings.</span>

<span class="kw">fn</span> <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span><span class="op">&lt;</span><span class="ident">O</span>: <span class="ident">MachSectionOutput</span><span class="op">&gt;</span>(
    <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">O</span>,
    <span class="ident">opcodes</span>: <span class="ident">u32</span>,
    <span class="ident">numOpcodes</span>: <span class="ident">usize</span>,
    <span class="ident">regG</span>: <span class="ident">Reg</span>,
    <span class="ident">memE</span>: <span class="kw-2">&amp;</span><span class="ident">Addr</span>,
    <span class="ident">flags</span>: <span class="ident">u32</span>,
) {
    <span class="comment">// JRS FIXME 2020Feb07: this should really just be `regEnc` not `iregEnc`</span>
    <span class="kw">let</span> <span class="ident">encG</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="ident">regG</span>);
    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_encG_memE</span>(<span class="ident">sink</span>, <span class="ident">opcodes</span>, <span class="ident">numOpcodes</span>, <span class="ident">encG</span>, <span class="ident">memE</span>, <span class="ident">flags</span>);
}

<span class="kw">fn</span> <span class="ident">emit_REX_OPCODES_MODRM_regG_regE</span><span class="op">&lt;</span><span class="ident">O</span>: <span class="ident">MachSectionOutput</span><span class="op">&gt;</span>(
    <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">O</span>,
    <span class="ident">opcodes</span>: <span class="ident">u32</span>,
    <span class="ident">numOpcodes</span>: <span class="ident">usize</span>,
    <span class="ident">regG</span>: <span class="ident">Reg</span>,
    <span class="ident">regE</span>: <span class="ident">Reg</span>,
    <span class="ident">flags</span>: <span class="ident">u32</span>,
) {
    <span class="comment">// JRS FIXME 2020Feb07: these should really just be `regEnc` not `iregEnc`</span>
    <span class="kw">let</span> <span class="ident">encG</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="ident">regG</span>);
    <span class="kw">let</span> <span class="ident">encE</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="ident">regE</span>);
    <span class="ident">emit_REX_OPCODES_MODRM_encG_encE</span>(<span class="ident">sink</span>, <span class="ident">opcodes</span>, <span class="ident">numOpcodes</span>, <span class="ident">encG</span>, <span class="ident">encE</span>, <span class="ident">flags</span>);
}

<span class="doccomment">/// Write a suitable number of bits from an imm64 to the sink.</span>
<span class="kw">fn</span> <span class="ident">emit_simm</span><span class="op">&lt;</span><span class="ident">O</span>: <span class="ident">MachSectionOutput</span><span class="op">&gt;</span>(<span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">O</span>, <span class="ident">size</span>: <span class="ident">u8</span>, <span class="ident">simm32</span>: <span class="ident">u32</span>) {
    <span class="kw">match</span> <span class="ident">size</span> {
        <span class="number">8</span> <span class="op">|</span> <span class="number">4</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="ident">simm32</span>),
        <span class="number">2</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">sink</span>.<span class="ident">put2</span>(<span class="ident">simm32</span> <span class="kw">as</span> <span class="ident">u16</span>),
        <span class="number">1</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">simm32</span> <span class="kw">as</span> <span class="ident">u8</span>),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;x64::Inst::emit_simm: unreachable&quot;</span>),
    }
}

<span class="doccomment">/// The top-level emit function.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Important!  Do not add improved (shortened) encoding cases to existing</span>
<span class="doccomment">/// instructions without also adding tests for those improved encodings.  That</span>
<span class="doccomment">/// is a dangerous game that leads to hard-to-track-down errors in the emitted</span>
<span class="doccomment">/// code.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// For all instructions, make sure to have test coverage for all of the</span>
<span class="doccomment">/// following situations.  Do this by creating the cross product resulting from</span>
<span class="doccomment">/// applying the following rules to each operand:</span>
<span class="doccomment">///</span>
<span class="doccomment">/// (1) for any insn that mentions a register: one test using a register from</span>
<span class="doccomment">///     the group [rax, rcx, rdx, rbx, rsp, rbp, rsi, rdi] and a second one</span>
<span class="doccomment">///     using a register from the group [r8, r9, r10, r11, r12, r13, r14, r15].</span>
<span class="doccomment">///     This helps detect incorrect REX prefix construction.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// (2) for any insn that mentions a byte register: one test for each of the</span>
<span class="doccomment">///     four encoding groups [al, cl, dl, bl], [spl, bpl, sil, dil],</span>
<span class="doccomment">///     [r8b .. r11b] and [r12b .. r15b].  This checks that</span>
<span class="doccomment">///     apparently-redundant REX prefixes are retained when required.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// (3) for any insn that contains an immediate field, check the following</span>
<span class="doccomment">///     cases: field is zero, field is in simm8 range (-128 .. 127), field is</span>
<span class="doccomment">///     in simm32 range (-0x8000_0000 .. 0x7FFF_FFFF).  This is because some</span>
<span class="doccomment">///     instructions that require a 32-bit immediate have a short-form encoding</span>
<span class="doccomment">///     when the imm is in simm8 range.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Rules (1), (2) and (3) don&#39;t apply for registers within address expressions</span>
<span class="doccomment">/// (`Addr`s).  Those are already pretty well tested, and the registers in them</span>
<span class="doccomment">/// don&#39;t have any effect on the containing instruction (apart from possibly</span>
<span class="doccomment">/// require REX prefix bits).</span>
<span class="doccomment">///</span>
<span class="doccomment">/// When choosing registers for a test, avoid using registers with the same</span>
<span class="doccomment">/// offset within a given group.  For example, don&#39;t use rax and r8, since they</span>
<span class="doccomment">/// both have the lowest 3 bits as 000, and so the test won&#39;t detect errors</span>
<span class="doccomment">/// where those 3-bit register sub-fields are confused by the emitter.  Instead</span>
<span class="doccomment">/// use (eg) rax (lo3 = 000) and r9 (lo3 = 001).  Similarly, don&#39;t use (eg) cl</span>
<span class="doccomment">/// and bpl since they have the same offset in their group; use instead (eg) cl</span>
<span class="doccomment">/// and sil.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// For all instructions, also add a test that uses only low-half registers</span>
<span class="doccomment">/// (rax .. rdi, xmm0 .. xmm7) etc, so as to check that any redundant REX</span>
<span class="doccomment">/// prefixes are correctly omitted.  This low-half restriction must apply to</span>
<span class="doccomment">/// _all_ registers in the insn, even those in address expressions.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Following these rules creates large numbers of test cases, but it&#39;s the</span>
<span class="doccomment">/// only way to make the emitter reliable.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Known possible improvements:</span>
<span class="doccomment">///</span>
<span class="doccomment">/// * there&#39;s a shorter encoding for shl/shr/sar by a 1-bit immediate.  (Do we</span>
<span class="doccomment">///   care?)</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">emit</span><span class="op">&lt;</span><span class="ident">O</span>: <span class="ident">MachSectionOutput</span><span class="op">&gt;</span>(<span class="ident">inst</span>: <span class="kw-2">&amp;</span><span class="ident">Inst</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">O</span>) {
    <span class="kw">match</span> <span class="ident">inst</span> {
        <span class="ident">Inst</span>::<span class="ident">Nop</span> { <span class="ident">len</span>: <span class="number">0</span> } <span class="op">=</span><span class="op">&gt;</span> {}
        <span class="ident">Inst</span>::<span class="ident">Alu_RMI_R</span> {
            <span class="ident">is_64</span>,
            <span class="ident">op</span>,
            <span class="ident">src</span>: <span class="ident">srcE</span>,
            <span class="ident">dst</span>: <span class="ident">regG</span>,
        } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">let</span> <span class="ident">flags</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">is_64</span> { <span class="ident">F_NONE</span> } <span class="kw">else</span> { <span class="ident">F_CLEAR_REX_W</span> };
            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">op</span> <span class="op">=</span><span class="op">=</span> <span class="ident">RMI_R_Op</span>::<span class="ident">Mul</span> {
                <span class="comment">// We kinda freeloaded Mul into RMI_R_Op, but it doesn&#39;t fit the usual pattern, so</span>
                <span class="comment">// we have to special-case it.</span>
                <span class="kw">match</span> <span class="ident">srcE</span> {
                    <span class="ident">RMI</span>::<span class="ident">R</span> { <span class="ident">reg</span>: <span class="ident">regE</span> } <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="ident">emit_REX_OPCODES_MODRM_regG_regE</span>(
                            <span class="ident">sink</span>,
                            <span class="number">0x0FAF</span>,
                            <span class="number">2</span>,
                            <span class="ident">regG</span>.<span class="ident">to_reg</span>(),
                            <span class="kw-2">*</span><span class="ident">regE</span>,
                            <span class="ident">flags</span>,
                        );
                    }
                    <span class="ident">RMI</span>::<span class="ident">M</span> { <span class="ident">addr</span> } <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                            <span class="ident">sink</span>,
                            <span class="number">0x0FAF</span>,
                            <span class="number">2</span>,
                            <span class="ident">regG</span>.<span class="ident">to_reg</span>(),
                            <span class="ident">addr</span>,
                            <span class="ident">flags</span>,
                        );
                    }
                    <span class="ident">RMI</span>::<span class="ident">I</span> { <span class="ident">simm32</span> } <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="kw">let</span> <span class="ident">useImm8</span> <span class="op">=</span> <span class="ident">low8willSXto32</span>(<span class="kw-2">*</span><span class="ident">simm32</span>);
                        <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">useImm8</span> { <span class="number">0x6B</span> } <span class="kw">else</span> { <span class="number">0x69</span> };
                        <span class="comment">// Yes, really, regG twice.</span>
                        <span class="ident">emit_REX_OPCODES_MODRM_regG_regE</span>(
                            <span class="ident">sink</span>,
                            <span class="ident">opcode</span>,
                            <span class="number">1</span>,
                            <span class="ident">regG</span>.<span class="ident">to_reg</span>(),
                            <span class="ident">regG</span>.<span class="ident">to_reg</span>(),
                            <span class="ident">flags</span>,
                        );
                        <span class="ident">emit_simm</span>(<span class="ident">sink</span>, <span class="kw">if</span> <span class="ident">useImm8</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">4</span> }, <span class="kw-2">*</span><span class="ident">simm32</span>);
                    }
                }
            } <span class="kw">else</span> {
                <span class="kw">let</span> (<span class="ident">opcode_R</span>, <span class="ident">opcode_M</span>, <span class="ident">subopcode_I</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">op</span> {
                    <span class="ident">RMI_R_Op</span>::<span class="ident">Add</span> <span class="op">=</span><span class="op">&gt;</span> (<span class="number">0x01</span>, <span class="number">0x03</span>, <span class="number">0</span>),
                    <span class="ident">RMI_R_Op</span>::<span class="ident">Sub</span> <span class="op">=</span><span class="op">&gt;</span> (<span class="number">0x29</span>, <span class="number">0x2B</span>, <span class="number">5</span>),
                    <span class="ident">RMI_R_Op</span>::<span class="ident">And</span> <span class="op">=</span><span class="op">&gt;</span> (<span class="number">0x21</span>, <span class="number">0x23</span>, <span class="number">4</span>),
                    <span class="ident">RMI_R_Op</span>::<span class="ident">Or</span> <span class="op">=</span><span class="op">&gt;</span> (<span class="number">0x09</span>, <span class="number">0x0B</span>, <span class="number">1</span>),
                    <span class="ident">RMI_R_Op</span>::<span class="ident">Xor</span> <span class="op">=</span><span class="op">&gt;</span> (<span class="number">0x31</span>, <span class="number">0x33</span>, <span class="number">6</span>),
                    <span class="ident">RMI_R_Op</span>::<span class="ident">Mul</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;unreachable&quot;</span>),
                };
                <span class="kw">match</span> <span class="ident">srcE</span> {
                    <span class="ident">RMI</span>::<span class="ident">R</span> { <span class="ident">reg</span>: <span class="ident">regE</span> } <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="comment">// Note.  The arguments .. regE .. regG .. sequence</span>
                        <span class="comment">// here is the opposite of what is expected.  I&#39;m not</span>
                        <span class="comment">// sure why this is.  But I am fairly sure that the</span>
                        <span class="comment">// arg order could be switched back to the expected</span>
                        <span class="comment">// .. regG .. regE .. if opcode_rr is also switched</span>
                        <span class="comment">// over to the &quot;other&quot; basic integer opcode (viz, the</span>
                        <span class="comment">// R/RM vs RM/R duality).  However, that would mean</span>
                        <span class="comment">// that the test results won&#39;t be in accordance with</span>
                        <span class="comment">// the GNU as reference output.  In other words, the</span>
                        <span class="comment">// inversion exists as a result of using GNU as as a</span>
                        <span class="comment">// gold standard.</span>
                        <span class="ident">emit_REX_OPCODES_MODRM_regG_regE</span>(
                            <span class="ident">sink</span>,
                            <span class="ident">opcode_R</span>,
                            <span class="number">1</span>,
                            <span class="kw-2">*</span><span class="ident">regE</span>,
                            <span class="ident">regG</span>.<span class="ident">to_reg</span>(),
                            <span class="ident">flags</span>,
                        );
                        <span class="comment">// NB: if this is ever extended to handle byte size</span>
                        <span class="comment">// ops, be sure to retain redundant REX prefixes.</span>
                    }
                    <span class="ident">RMI</span>::<span class="ident">M</span> { <span class="ident">addr</span> } <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="comment">// Whereas here we revert to the &quot;normal&quot; G-E ordering.</span>
                        <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                            <span class="ident">sink</span>,
                            <span class="ident">opcode_M</span>,
                            <span class="number">1</span>,
                            <span class="ident">regG</span>.<span class="ident">to_reg</span>(),
                            <span class="ident">addr</span>,
                            <span class="ident">flags</span>,
                        );
                    }
                    <span class="ident">RMI</span>::<span class="ident">I</span> { <span class="ident">simm32</span> } <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="kw">let</span> <span class="ident">useImm8</span> <span class="op">=</span> <span class="ident">low8willSXto32</span>(<span class="kw-2">*</span><span class="ident">simm32</span>);
                        <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">useImm8</span> { <span class="number">0x83</span> } <span class="kw">else</span> { <span class="number">0x81</span> };
                        <span class="comment">// And also here we use the &quot;normal&quot; G-E ordering.</span>
                        <span class="kw">let</span> <span class="ident">encG</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="ident">regG</span>.<span class="ident">to_reg</span>());
                        <span class="ident">emit_REX_OPCODES_MODRM_encG_encE</span>(<span class="ident">sink</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="ident">subopcode_I</span>, <span class="ident">encG</span>, <span class="ident">flags</span>);
                        <span class="ident">emit_simm</span>(<span class="ident">sink</span>, <span class="kw">if</span> <span class="ident">useImm8</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">4</span> }, <span class="kw-2">*</span><span class="ident">simm32</span>);
                    }
                }
            }
        }
        <span class="ident">Inst</span>::<span class="ident">Imm_R</span> {
            <span class="ident">dst_is_64</span>,
            <span class="ident">simm64</span>,
            <span class="ident">dst</span>,
        } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">let</span> <span class="ident">encDst</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>());
            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">dst_is_64</span> {
                <span class="comment">// FIXME JRS 2020Feb10: also use the 32-bit case here when</span>
                <span class="comment">// possible</span>
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x48</span> <span class="op">|</span> ((<span class="ident">encDst</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>));
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xB8</span> <span class="op">|</span> (<span class="ident">encDst</span> <span class="op">&amp;</span> <span class="number">7</span>));
                <span class="ident">sink</span>.<span class="ident">put8</span>(<span class="kw-2">*</span><span class="ident">simm64</span>);
            } <span class="kw">else</span> {
                <span class="kw">if</span> ((<span class="ident">encDst</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="op">=</span><span class="op">=</span> <span class="number">1</span> {
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x41</span>);
                }
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xB8</span> <span class="op">|</span> (<span class="ident">encDst</span> <span class="op">&amp;</span> <span class="number">7</span>));
                <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="kw-2">*</span><span class="ident">simm64</span> <span class="kw">as</span> <span class="ident">u32</span>);
            }
        }
        <span class="ident">Inst</span>::<span class="ident">Mov_R_R</span> { <span class="ident">is_64</span>, <span class="ident">src</span>, <span class="ident">dst</span> } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">let</span> <span class="ident">flags</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">is_64</span> { <span class="ident">F_NONE</span> } <span class="kw">else</span> { <span class="ident">F_CLEAR_REX_W</span> };
            <span class="ident">emit_REX_OPCODES_MODRM_regG_regE</span>(<span class="ident">sink</span>, <span class="number">0x89</span>, <span class="number">1</span>, <span class="kw-2">*</span><span class="ident">src</span>, <span class="ident">dst</span>.<span class="ident">to_reg</span>(), <span class="ident">flags</span>);
        }
        <span class="ident">Inst</span>::<span class="ident">MovZX_M_R</span> { <span class="ident">extMode</span>, <span class="ident">addr</span>, <span class="ident">dst</span> } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">match</span> <span class="ident">extMode</span> {
                <span class="ident">ExtMode</span>::<span class="ident">BL</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOVZBL is (REX.W==0) 0F B6 /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x0FB6</span>,
                        <span class="number">2</span>,
                        <span class="ident">dst</span>.<span class="ident">to_reg</span>(),
                        <span class="ident">addr</span>,
                        <span class="ident">F_CLEAR_REX_W</span>,
                    )
                }
                <span class="ident">ExtMode</span>::<span class="ident">BQ</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOVZBQ is (REX.W==1) 0F B6 /r</span>
                    <span class="comment">// I&#39;m not sure why the Intel manual offers different</span>
                    <span class="comment">// encodings for MOVZBQ than for MOVZBL.  AIUI they should</span>
                    <span class="comment">// achieve the same, since MOVZBL is just going to zero out</span>
                    <span class="comment">// the upper half of the destination anyway.</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x0FB6</span>,
                        <span class="number">2</span>,
                        <span class="ident">dst</span>.<span class="ident">to_reg</span>(),
                        <span class="ident">addr</span>,
                        <span class="ident">F_NONE</span>,
                    )
                }
                <span class="ident">ExtMode</span>::<span class="ident">WL</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOVZWL is (REX.W==0) 0F B7 /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x0FB7</span>,
                        <span class="number">2</span>,
                        <span class="ident">dst</span>.<span class="ident">to_reg</span>(),
                        <span class="ident">addr</span>,
                        <span class="ident">F_CLEAR_REX_W</span>,
                    )
                }
                <span class="ident">ExtMode</span>::<span class="ident">WQ</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOVZWQ is (REX.W==1) 0F B7 /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x0FB7</span>,
                        <span class="number">2</span>,
                        <span class="ident">dst</span>.<span class="ident">to_reg</span>(),
                        <span class="ident">addr</span>,
                        <span class="ident">F_NONE</span>,
                    )
                }
                <span class="ident">ExtMode</span>::<span class="ident">LQ</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// This is just a standard 32 bit load, and we rely on the</span>
                    <span class="comment">// default zero-extension rule to perform the extension.</span>
                    <span class="comment">// MOV r/m32, r32 is (REX.W==0) 8B /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x8B</span>,
                        <span class="number">1</span>,
                        <span class="ident">dst</span>.<span class="ident">to_reg</span>(),
                        <span class="ident">addr</span>,
                        <span class="ident">F_CLEAR_REX_W</span>,
                    )
                }
            }
        }
        <span class="ident">Inst</span>::<span class="ident">Mov64_M_R</span> { <span class="ident">addr</span>, <span class="ident">dst</span> } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(<span class="ident">sink</span>, <span class="number">0x8B</span>, <span class="number">1</span>, <span class="ident">dst</span>.<span class="ident">to_reg</span>(), <span class="ident">addr</span>, <span class="ident">F_NONE</span>)
        }
        <span class="ident">Inst</span>::<span class="ident">MovSX_M_R</span> { <span class="ident">extMode</span>, <span class="ident">addr</span>, <span class="ident">dst</span> } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">match</span> <span class="ident">extMode</span> {
                <span class="ident">ExtMode</span>::<span class="ident">BL</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOVSBL is (REX.W==0) 0F BE /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x0FBE</span>,
                        <span class="number">2</span>,
                        <span class="ident">dst</span>.<span class="ident">to_reg</span>(),
                        <span class="ident">addr</span>,
                        <span class="ident">F_CLEAR_REX_W</span>,
                    )
                }
                <span class="ident">ExtMode</span>::<span class="ident">BQ</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOVSBQ is (REX.W==1) 0F BE /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x0FBE</span>,
                        <span class="number">2</span>,
                        <span class="ident">dst</span>.<span class="ident">to_reg</span>(),
                        <span class="ident">addr</span>,
                        <span class="ident">F_NONE</span>,
                    )
                }
                <span class="ident">ExtMode</span>::<span class="ident">WL</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOVSWL is (REX.W==0) 0F BF /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x0FBF</span>,
                        <span class="number">2</span>,
                        <span class="ident">dst</span>.<span class="ident">to_reg</span>(),
                        <span class="ident">addr</span>,
                        <span class="ident">F_CLEAR_REX_W</span>,
                    )
                }
                <span class="ident">ExtMode</span>::<span class="ident">WQ</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOVSWQ is (REX.W==1) 0F BF /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x0FBF</span>,
                        <span class="number">2</span>,
                        <span class="ident">dst</span>.<span class="ident">to_reg</span>(),
                        <span class="ident">addr</span>,
                        <span class="ident">F_NONE</span>,
                    )
                }
                <span class="ident">ExtMode</span>::<span class="ident">LQ</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOVSLQ is (REX.W==1) 63 /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x63</span>,
                        <span class="number">1</span>,
                        <span class="ident">dst</span>.<span class="ident">to_reg</span>(),
                        <span class="ident">addr</span>,
                        <span class="ident">F_NONE</span>,
                    )
                }
            }
        }
        <span class="ident">Inst</span>::<span class="ident">Mov_R_M</span> { <span class="ident">size</span>, <span class="ident">src</span>, <span class="ident">addr</span> } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">match</span> <span class="ident">size</span> {
                <span class="number">1</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// This is one of the few places where the presence of a</span>
                    <span class="comment">// redundant REX prefix changes the meaning of the</span>
                    <span class="comment">// instruction.</span>
                    <span class="kw">let</span> <span class="ident">encSrc</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="kw-2">*</span><span class="ident">src</span>);
                    <span class="kw">let</span> <span class="ident">retainRedundantRex</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">encSrc</span> <span class="op">&gt;</span><span class="op">=</span> <span class="number">4</span> <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">encSrc</span> <span class="op">&lt;</span><span class="op">=</span> <span class="number">7</span> {
                        <span class="ident">F_RETAIN_REDUNDANT_REX</span>
                    } <span class="kw">else</span> {
                        <span class="number">0</span>
                    };
                    <span class="comment">// MOV r8, r/m8 is (REX.W==0) 88 /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x88</span>,
                        <span class="number">1</span>,
                        <span class="kw-2">*</span><span class="ident">src</span>,
                        <span class="ident">addr</span>,
                        <span class="ident">F_CLEAR_REX_W</span> <span class="op">|</span> <span class="ident">retainRedundantRex</span>,
                    )
                }
                <span class="number">2</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOV r16, r/m16 is 66 (REX.W==0) 89 /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x89</span>,
                        <span class="number">1</span>,
                        <span class="kw-2">*</span><span class="ident">src</span>,
                        <span class="ident">addr</span>,
                        <span class="ident">F_CLEAR_REX_W</span> <span class="op">|</span> <span class="ident">F_PREFIX_66</span>,
                    )
                }
                <span class="number">4</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOV r32, r/m32 is (REX.W==0) 89 /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0x89</span>,
                        <span class="number">1</span>,
                        <span class="kw-2">*</span><span class="ident">src</span>,
                        <span class="ident">addr</span>,
                        <span class="ident">F_CLEAR_REX_W</span>,
                    )
                }
                <span class="number">8</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// MOV r64, r/m64 is (REX.W==1) 89 /r</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(<span class="ident">sink</span>, <span class="number">0x89</span>, <span class="number">1</span>, <span class="kw-2">*</span><span class="ident">src</span>, <span class="ident">addr</span>, <span class="ident">F_NONE</span>)
                }
                <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;x64::Inst::Mov_R_M::emit: unreachable&quot;</span>),
            }
        }
        <span class="ident">Inst</span>::<span class="ident">Shift_R</span> {
            <span class="ident">is_64</span>,
            <span class="ident">kind</span>,
            <span class="ident">num_bits</span>,
            <span class="ident">dst</span>,
        } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">let</span> <span class="ident">encDst</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>());
            <span class="kw">let</span> <span class="ident">subopcode</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">kind</span> {
                <span class="ident">ShiftKind</span>::<span class="ident">Left</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">4</span>,
                <span class="ident">ShiftKind</span>::<span class="ident">RightZ</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">5</span>,
                <span class="ident">ShiftKind</span>::<span class="ident">RightS</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">7</span>,
            };
            <span class="kw">match</span> <span class="ident">num_bits</span> {
                <span class="prelude-val">None</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// SHL/SHR/SAR %cl, reg32 is (REX.W==0) D3 /subopcode</span>
                    <span class="comment">// SHL/SHR/SAR %cl, reg64 is (REX.W==1) D3 /subopcode</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_encG_encE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0xD3</span>,
                        <span class="number">1</span>,
                        <span class="ident">subopcode</span>,
                        <span class="ident">encDst</span>,
                        <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">is_64</span> { <span class="ident">F_NONE</span> } <span class="kw">else</span> { <span class="ident">F_CLEAR_REX_W</span> },
                    );
                }
                <span class="prelude-val">Some</span>(<span class="ident">num_bits</span>) <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// SHL/SHR/SAR $ib, reg32 is (REX.W==0) C1 /subopcode ib</span>
                    <span class="comment">// SHL/SHR/SAR $ib, reg64 is (REX.W==1) C1 /subopcode ib</span>
                    <span class="comment">// When the shift amount is 1, there&#39;s an even shorter encoding, but we don&#39;t</span>
                    <span class="comment">// bother with that nicety here.</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_encG_encE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0xC1</span>,
                        <span class="number">1</span>,
                        <span class="ident">subopcode</span>,
                        <span class="ident">encDst</span>,
                        <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">is_64</span> { <span class="ident">F_NONE</span> } <span class="kw">else</span> { <span class="ident">F_CLEAR_REX_W</span> },
                    );
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="kw-2">*</span><span class="ident">num_bits</span>);
                }
            }
        }
        <span class="ident">Inst</span>::<span class="ident">Cmp_RMI_R</span> {
            <span class="ident">size</span>,
            <span class="ident">src</span>: <span class="ident">srcE</span>,
            <span class="ident">dst</span>: <span class="ident">regG</span>,
        } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">retainRedundantRex</span> <span class="op">=</span> <span class="number">0</span>;
            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">=</span><span class="op">=</span> <span class="number">1</span> {
                <span class="comment">// Here, a redundant REX prefix changes the meaning of the</span>
                <span class="comment">// instruction.</span>
                <span class="kw">let</span> <span class="ident">encG</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="kw-2">*</span><span class="ident">regG</span>);
                <span class="kw">if</span> <span class="ident">encG</span> <span class="op">&gt;</span><span class="op">=</span> <span class="number">4</span> <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">encG</span> <span class="op">&lt;</span><span class="op">=</span> <span class="number">7</span> {
                    <span class="ident">retainRedundantRex</span> <span class="op">=</span> <span class="ident">F_RETAIN_REDUNDANT_REX</span>;
                }
            }
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">flags</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span> {
                <span class="number">8</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">F_NONE</span>,
                <span class="number">4</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">F_CLEAR_REX_W</span>,
                <span class="number">2</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">F_CLEAR_REX_W</span> <span class="op">|</span> <span class="ident">F_PREFIX_66</span>,
                <span class="number">1</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">F_CLEAR_REX_W</span> <span class="op">|</span> <span class="ident">retainRedundantRex</span>,
                <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;x64::Inst::Cmp_RMI_R::emit: unreachable&quot;</span>),
            };
            <span class="kw">match</span> <span class="ident">srcE</span> {
                <span class="ident">RMI</span>::<span class="ident">R</span> { <span class="ident">reg</span>: <span class="ident">regE</span> } <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">=</span><span class="op">=</span> <span class="number">1</span> { <span class="number">0x38</span> } <span class="kw">else</span> { <span class="number">0x39</span> };
                    <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">=</span><span class="op">=</span> <span class="number">1</span> {
                        <span class="comment">// We also need to check whether the E register forces</span>
                        <span class="comment">// the use of a redundant REX.</span>
                        <span class="kw">let</span> <span class="ident">encE</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="kw-2">*</span><span class="ident">regE</span>);
                        <span class="kw">if</span> <span class="ident">encE</span> <span class="op">&gt;</span><span class="op">=</span> <span class="number">4</span> <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="ident">encE</span> <span class="op">&lt;</span><span class="op">=</span> <span class="number">7</span> {
                            <span class="ident">flags</span> <span class="op">|</span><span class="op">=</span> <span class="ident">F_RETAIN_REDUNDANT_REX</span>;
                        }
                    }
                    <span class="comment">// Same comment re swapped args as for Alu_RMI_R.</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_regG_regE</span>(<span class="ident">sink</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="kw-2">*</span><span class="ident">regE</span>, <span class="kw-2">*</span><span class="ident">regG</span>, <span class="ident">flags</span>);
                }
                <span class="ident">RMI</span>::<span class="ident">M</span> { <span class="ident">addr</span> } <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">=</span><span class="op">=</span> <span class="number">1</span> { <span class="number">0x3A</span> } <span class="kw">else</span> { <span class="number">0x3B</span> };
                    <span class="comment">// Whereas here we revert to the &quot;normal&quot; G-E ordering.</span>
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_regG_memE</span>(<span class="ident">sink</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="kw-2">*</span><span class="ident">regG</span>, <span class="ident">addr</span>, <span class="ident">flags</span>);
                }
                <span class="ident">RMI</span>::<span class="ident">I</span> { <span class="ident">simm32</span> } <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="comment">// FIXME JRS 2020Feb11: there are shorter encodings for</span>
                    <span class="comment">// cmp $imm, rax/eax/ax/al.</span>
                    <span class="kw">let</span> <span class="ident">useImm8</span> <span class="op">=</span> <span class="ident">low8willSXto32</span>(<span class="kw-2">*</span><span class="ident">simm32</span>);
                    <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">size</span> <span class="op">=</span><span class="op">=</span> <span class="number">1</span> {
                        <span class="number">0x80</span>
                    } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">useImm8</span> {
                        <span class="number">0x83</span>
                    } <span class="kw">else</span> {
                        <span class="number">0x81</span>
                    };
                    <span class="comment">// And also here we use the &quot;normal&quot; G-E ordering.</span>
                    <span class="kw">let</span> <span class="ident">encG</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="kw-2">*</span><span class="ident">regG</span>);
                    <span class="ident">emit_REX_OPCODES_MODRM_encG_encE</span>(
                        <span class="ident">sink</span>, <span class="ident">opcode</span>, <span class="number">1</span>, <span class="number">7</span>, <span class="comment">/*subopcode*/</span>
                        <span class="ident">encG</span>, <span class="ident">flags</span>,
                    );
                    <span class="ident">emit_simm</span>(<span class="ident">sink</span>, <span class="kw">if</span> <span class="ident">useImm8</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="kw-2">*</span><span class="ident">size</span> }, <span class="kw-2">*</span><span class="ident">simm32</span>);
                }
            }
        }
        <span class="ident">Inst</span>::<span class="ident">Push64</span> { <span class="ident">src</span> } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">match</span> <span class="ident">src</span> {
                <span class="ident">RMI</span>::<span class="ident">R</span> { <span class="ident">reg</span> } <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="kw">let</span> <span class="ident">encReg</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="kw-2">*</span><span class="ident">reg</span>);
                    <span class="kw">let</span> <span class="ident">rex</span> <span class="op">=</span> <span class="number">0x40</span> <span class="op">|</span> ((<span class="ident">encReg</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>);
                    <span class="kw">if</span> <span class="ident">rex</span> <span class="op">!</span><span class="op">=</span> <span class="number">0x40</span> {
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">rex</span>);
                    }
                    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x50</span> <span class="op">|</span> (<span class="ident">encReg</span> <span class="op">&amp;</span> <span class="number">7</span>));
                }
                <span class="ident">RMI</span>::<span class="ident">M</span> { <span class="ident">addr</span> } <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_encG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0xFF</span>,
                        <span class="number">1</span>,
                        <span class="number">6</span>, <span class="comment">/*subopcode*/</span>
                        <span class="ident">addr</span>,
                        <span class="ident">F_CLEAR_REX_W</span>,
                    );
                }
                <span class="ident">RMI</span>::<span class="ident">I</span> { <span class="ident">simm32</span> } <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="kw">if</span> <span class="ident">low8willSXto64</span>(<span class="kw-2">*</span><span class="ident">simm32</span>) {
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x6A</span>);
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="kw-2">*</span><span class="ident">simm32</span> <span class="kw">as</span> <span class="ident">u8</span>);
                    } <span class="kw">else</span> {
                        <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x68</span>);
                        <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="kw-2">*</span><span class="ident">simm32</span>);
                    }
                }
            }
        }
        <span class="ident">Inst</span>::<span class="ident">Pop64</span> { <span class="ident">dst</span> } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">let</span> <span class="ident">encDst</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="ident">dst</span>.<span class="ident">to_reg</span>());
            <span class="kw">if</span> <span class="ident">encDst</span> <span class="op">&gt;</span><span class="op">=</span> <span class="number">8</span> {
                <span class="comment">// 0x41 == REX.{W=0, B=1}.  It seems that REX.W is irrelevant</span>
                <span class="comment">// here.</span>
                <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x41</span>);
            }
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x58</span> <span class="op">+</span> (<span class="ident">encDst</span> <span class="op">&amp;</span> <span class="number">7</span>));
        }
        <span class="comment">//</span>
        <span class="comment">// ** Inst::CallKnown</span>
        <span class="comment">//</span>
        <span class="ident">Inst</span>::<span class="ident">CallUnknown</span> { <span class="ident">dest</span> } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">match</span> <span class="ident">dest</span> {
                <span class="ident">RM</span>::<span class="ident">R</span> { <span class="ident">reg</span> } <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="kw">let</span> <span class="ident">regEnc</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="kw-2">*</span><span class="ident">reg</span>);
                    <span class="ident">emit_REX_OPCODES_MODRM_encG_encE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0xFF</span>,
                        <span class="number">1</span>,
                        <span class="number">2</span>, <span class="comment">/*subopcode*/</span>
                        <span class="ident">regEnc</span>,
                        <span class="ident">F_CLEAR_REX_W</span>,
                    );
                }
                <span class="ident">RM</span>::<span class="ident">M</span> { <span class="ident">addr</span> } <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_encG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0xFF</span>,
                        <span class="number">1</span>,
                        <span class="number">2</span>, <span class="comment">/*subopcode*/</span>
                        <span class="ident">addr</span>,
                        <span class="ident">F_CLEAR_REX_W</span>,
                    );
                }
            }
        }
        <span class="ident">Inst</span>::<span class="ident">Ret</span> {} <span class="op">=</span><span class="op">&gt;</span> <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xC3</span>),

        <span class="ident">Inst</span>::<span class="ident">JmpKnown</span> {
            <span class="ident">dest</span>: <span class="ident">BranchTarget</span>::<span class="ident">Block</span>(..),
        } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="comment">// Computation of block offsets/sizes.</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0</span>);
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0</span>);
        }
        <span class="ident">Inst</span>::<span class="ident">JmpKnown</span> {
            <span class="ident">dest</span>: <span class="ident">BranchTarget</span>::<span class="ident">ResolvedOffset</span>(<span class="ident">_bix</span>, <span class="ident">offset</span>),
        } <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">offset</span> <span class="op">&gt;</span><span class="op">=</span> <span class="op">-</span><span class="number">0x7FFF_FF00</span> <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="kw-2">*</span><span class="ident">offset</span> <span class="op">&lt;</span><span class="op">=</span> <span class="number">0x7FFF_FF00</span> <span class="op">=</span><span class="op">&gt;</span> {
            <span class="comment">// And now for real</span>
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">offs_i32</span> <span class="op">=</span> <span class="kw-2">*</span><span class="ident">offset</span> <span class="kw">as</span> <span class="ident">i32</span>;
            <span class="ident">offs_i32</span> <span class="op">-</span><span class="op">=</span> <span class="number">5</span>;
            <span class="kw">let</span> <span class="ident">offs_u32</span> <span class="op">=</span> <span class="ident">offs_i32</span> <span class="kw">as</span> <span class="ident">u32</span>;
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0xE9</span>);
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="ident">offs_u32</span>);
        }
        <span class="comment">//</span>
        <span class="comment">// ** Inst::JmpCondSymm   XXXX should never happen</span>
        <span class="comment">//</span>
        <span class="ident">Inst</span>::<span class="ident">JmpCond</span> {
            <span class="ident">cc</span>: <span class="kw">_</span>,
            <span class="ident">target</span>: <span class="ident">BranchTarget</span>::<span class="ident">Block</span>(..),
        } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="comment">// This case occurs when we are computing block offsets / sizes,</span>
            <span class="comment">// prior to lowering block-index targets to concrete-offset targets.</span>
            <span class="comment">// Only the size matters, so let&#39;s emit 6 bytes, as below.</span>
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0</span>);
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0</span>);
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="number">0</span>);
        }
        <span class="ident">Inst</span>::<span class="ident">JmpCond</span> {
            <span class="ident">cc</span>,
            <span class="ident">target</span>: <span class="ident">BranchTarget</span>::<span class="ident">ResolvedOffset</span>(<span class="ident">_bix</span>, <span class="ident">offset</span>),
        } <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">offset</span> <span class="op">&gt;</span><span class="op">=</span> <span class="op">-</span><span class="number">0x7FFF_FF00</span> <span class="kw-2">&amp;</span><span class="op">&amp;</span> <span class="kw-2">*</span><span class="ident">offset</span> <span class="op">&lt;</span><span class="op">=</span> <span class="number">0x7FFF_FF00</span> <span class="op">=</span><span class="op">&gt;</span> {
            <span class="comment">// This insn is 6 bytes long.  Currently `offset` is relative to</span>
            <span class="comment">// the start of this insn, but the Intel encoding requires it to</span>
            <span class="comment">// be relative to the start of the next instruction.  Hence the</span>
            <span class="comment">// adjustment.</span>
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">offs_i32</span> <span class="op">=</span> <span class="kw-2">*</span><span class="ident">offset</span> <span class="kw">as</span> <span class="ident">i32</span>;
            <span class="ident">offs_i32</span> <span class="op">-</span><span class="op">=</span> <span class="number">6</span>;
            <span class="kw">let</span> <span class="ident">offs_u32</span> <span class="op">=</span> <span class="ident">offs_i32</span> <span class="kw">as</span> <span class="ident">u32</span>;
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0F</span>);
            <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x80</span> <span class="op">+</span> <span class="ident">cc</span>.<span class="ident">get_enc</span>());
            <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="ident">offs_u32</span>);
        }
        <span class="comment">//</span>
        <span class="comment">// ** Inst::JmpCondCompound   XXXX should never happen</span>
        <span class="comment">//</span>
        <span class="ident">Inst</span>::<span class="ident">JmpUnknown</span> { <span class="ident">target</span> } <span class="op">=</span><span class="op">&gt;</span> {
            <span class="kw">match</span> <span class="ident">target</span> {
                <span class="ident">RM</span>::<span class="ident">R</span> { <span class="ident">reg</span> } <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="kw">let</span> <span class="ident">regEnc</span> <span class="op">=</span> <span class="ident">iregEnc</span>(<span class="kw-2">*</span><span class="ident">reg</span>);
                    <span class="ident">emit_REX_OPCODES_MODRM_encG_encE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0xFF</span>,
                        <span class="number">1</span>,
                        <span class="number">4</span>, <span class="comment">/*subopcode*/</span>
                        <span class="ident">regEnc</span>,
                        <span class="ident">F_CLEAR_REX_W</span>,
                    );
                }
                <span class="ident">RM</span>::<span class="ident">M</span> { <span class="ident">addr</span> } <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="ident">emit_REX_OPCODES_MODRM_SIB_IMM_encG_memE</span>(
                        <span class="ident">sink</span>,
                        <span class="number">0xFF</span>,
                        <span class="number">1</span>,
                        <span class="number">4</span>, <span class="comment">/*subopcode*/</span>
                        <span class="ident">addr</span>,
                        <span class="ident">F_CLEAR_REX_W</span>,
                    );
                }
            }
        }

        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;x64_emit: unhandled: {} &quot;</span>, <span class="ident">inst</span>.<span class="ident">show_rru</span>(<span class="prelude-val">None</span>)),
    }
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../../../";window.currentCrate = "cranelift_codegen";</script><script src="../../../../../aliases.js"></script><script src="../../../../../main.js"></script><script src="../../../../../source-script.js"></script><script src="../../../../../source-files.js"></script><script defer src="../../../../../search-index.js"></script></body></html>