<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Prototyp systemu zarządzania roletą okienną: ADC Clock Prescaler</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Prototyp systemu zarządzania roletą okienną
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group___a_d_c___clock_prescaler.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">ADC Clock Prescaler<div class="ingroups"><a class="el" href="group___s_t_m32_l0xx___h_a_l___driver.html">STM32L0xx_HAL_Driver</a> &raquo; <a class="el" href="group___a_d_c.html">ADC</a> &raquo; <a class="el" href="group___a_d_c___exported___constants.html">ADC Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga092c0277fd6db9b905d229c9f8dda8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#ga092c0277fd6db9b905d229c9f8dda8ab">ADC_CLOCK_ASYNC_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga092c0277fd6db9b905d229c9f8dda8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4ae9c70dd75168acf17fbce10af8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#gacf4ae9c70dd75168acf17fbce10af8b8">ADC_CLOCK_ASYNC_DIV2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td></tr>
<tr class="separator:gacf4ae9c70dd75168acf17fbce10af8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb738b8222dfdbceb02a0ad041f5da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#ga5fb738b8222dfdbceb02a0ad041f5da5">ADC_CLOCK_ASYNC_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a>)</td></tr>
<tr class="separator:ga5fb738b8222dfdbceb02a0ad041f5da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f601e9eebdb8cdede55795569afba73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#ga5f601e9eebdb8cdede55795569afba73">ADC_CLOCK_ASYNC_DIV6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td></tr>
<tr class="separator:ga5f601e9eebdb8cdede55795569afba73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2f8fab64f09ff0b3f1417c35277cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#ga7b2f8fab64f09ff0b3f1417c35277cba">ADC_CLOCK_ASYNC_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f">ADC_CCR_PRESC_2</a>)</td></tr>
<tr class="separator:ga7b2f8fab64f09ff0b3f1417c35277cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e1e376967ec71b7de92fd3396ee0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#ga02e1e376967ec71b7de92fd3396ee0c7">ADC_CLOCK_ASYNC_DIV10</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f">ADC_CCR_PRESC_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td></tr>
<tr class="separator:ga02e1e376967ec71b7de92fd3396ee0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcf1f94a3bb0d0d302c5d0e036e9be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#ga4dcf1f94a3bb0d0d302c5d0e036e9be2">ADC_CLOCK_ASYNC_DIV12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f">ADC_CCR_PRESC_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a>)</td></tr>
<tr class="separator:ga4dcf1f94a3bb0d0d302c5d0e036e9be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc0428c7aedfe765753b1730aaab760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#gacbc0428c7aedfe765753b1730aaab760">ADC_CLOCK_ASYNC_DIV16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f">ADC_CCR_PRESC_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td></tr>
<tr class="separator:gacbc0428c7aedfe765753b1730aaab760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe248b4ca392b46aa17cf3364ed1ab26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#gafe248b4ca392b46aa17cf3364ed1ab26">ADC_CLOCK_ASYNC_DIV32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461">ADC_CCR_PRESC_3</a>)</td></tr>
<tr class="separator:gafe248b4ca392b46aa17cf3364ed1ab26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1ea6ea65684834d93104333f5560e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#gafc1ea6ea65684834d93104333f5560e4">ADC_CLOCK_ASYNC_DIV64</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461">ADC_CCR_PRESC_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td></tr>
<tr class="separator:gafc1ea6ea65684834d93104333f5560e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833ca0a88cdca2c7c37a7fbf02450bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#ga833ca0a88cdca2c7c37a7fbf02450bf5">ADC_CLOCK_ASYNC_DIV128</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461">ADC_CCR_PRESC_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a>)</td></tr>
<tr class="separator:ga833ca0a88cdca2c7c37a7fbf02450bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5735f0862aff35cbc195bdf316b286ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#ga5735f0862aff35cbc195bdf316b286ee">ADC_CLOCK_ASYNC_DIV256</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461">ADC_CCR_PRESC_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td></tr>
<tr class="separator:ga5735f0862aff35cbc195bdf316b286ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b23f1d4c415971ce7339b5484c89e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#ga82b23f1d4c415971ce7339b5484c89e5">ADC_CLOCK_SYNC_PCLK_DIV1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>)</td></tr>
<tr class="separator:ga82b23f1d4c415971ce7339b5484c89e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71571b183aa6d0ddbaeef8a1da11d00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#ga71571b183aa6d0ddbaeef8a1da11d00a">ADC_CLOCK_SYNC_PCLK_DIV2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">ADC_CFGR2_CKMODE_0</a>)</td></tr>
<tr class="separator:ga71571b183aa6d0ddbaeef8a1da11d00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b6a6d1cdf7806ec1e5790fc7fdc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___clock_prescaler.html#ga41b6a6d1cdf7806ec1e5790fc7fdc651">ADC_CLOCK_SYNC_PCLK_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">ADC_CFGR2_CKMODE_1</a>)</td></tr>
<tr class="separator:ga41b6a6d1cdf7806ec1e5790fc7fdc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga092c0277fd6db9b905d229c9f8dda8ab" name="ga092c0277fd6db9b905d229c9f8dda8ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga092c0277fd6db9b905d229c9f8dda8ab">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV1&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 1 </p>

</div>
</div>
<a id="ga02e1e376967ec71b7de92fd3396ee0c7" name="ga02e1e376967ec71b7de92fd3396ee0c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02e1e376967ec71b7de92fd3396ee0c7">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV10&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f">ADC_CCR_PRESC_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 2 </p>

</div>
</div>
<a id="ga4dcf1f94a3bb0d0d302c5d0e036e9be2" name="ga4dcf1f94a3bb0d0d302c5d0e036e9be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dcf1f94a3bb0d0d302c5d0e036e9be2">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV12&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f">ADC_CCR_PRESC_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 2 </p>

</div>
</div>
<a id="ga833ca0a88cdca2c7c37a7fbf02450bf5" name="ga833ca0a88cdca2c7c37a7fbf02450bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga833ca0a88cdca2c7c37a7fbf02450bf5">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV128&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461">ADC_CCR_PRESC_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 2 </p>

</div>
</div>
<a id="gacbc0428c7aedfe765753b1730aaab760" name="gacbc0428c7aedfe765753b1730aaab760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc0428c7aedfe765753b1730aaab760">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV16&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f">ADC_CCR_PRESC_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 2 </p>

</div>
</div>
<a id="gacf4ae9c70dd75168acf17fbce10af8b8" name="gacf4ae9c70dd75168acf17fbce10af8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf4ae9c70dd75168acf17fbce10af8b8">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 2 </p>

</div>
</div>
<a id="ga5735f0862aff35cbc195bdf316b286ee" name="ga5735f0862aff35cbc195bdf316b286ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5735f0862aff35cbc195bdf316b286ee">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV256&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461">ADC_CCR_PRESC_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 2 </p>

</div>
</div>
<a id="gafe248b4ca392b46aa17cf3364ed1ab26" name="gafe248b4ca392b46aa17cf3364ed1ab26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe248b4ca392b46aa17cf3364ed1ab26">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV32&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461">ADC_CCR_PRESC_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 2 </p>

</div>
</div>
<a id="ga5fb738b8222dfdbceb02a0ad041f5da5" name="ga5fb738b8222dfdbceb02a0ad041f5da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fb738b8222dfdbceb02a0ad041f5da5">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV4&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 2 </p>

</div>
</div>
<a id="ga5f601e9eebdb8cdede55795569afba73" name="ga5f601e9eebdb8cdede55795569afba73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f601e9eebdb8cdede55795569afba73">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV6&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 2 </p>

</div>
</div>
<a id="gafc1ea6ea65684834d93104333f5560e4" name="gafc1ea6ea65684834d93104333f5560e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc1ea6ea65684834d93104333f5560e4">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV64&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461">ADC_CCR_PRESC_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 2 </p>

</div>
</div>
<a id="ga7b2f8fab64f09ff0b3f1417c35277cba" name="ga7b2f8fab64f09ff0b3f1417c35277cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b2f8fab64f09ff0b3f1417c35277cba">&#9670;&nbsp;</a></span>ADC_CLOCK_ASYNC_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_ASYNC_DIV8&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f">ADC_CCR_PRESC_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Asynchronous clock mode divided by 2 </p>

</div>
</div>
<a id="ga82b23f1d4c415971ce7339b5484c89e5" name="ga82b23f1d4c415971ce7339b5484c89e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82b23f1d4c415971ce7339b5484c89e5">&#9670;&nbsp;</a></span>ADC_CLOCK_SYNC_PCLK_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_SYNC_PCLK_DIV1&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Synchronous clock mode divided by 1 This configuration must be enabled only if PCLK has a 50% duty clock cycle (APB prescaler configured inside the RCC must be bypassed and the system clock must by 50% duty cycle) </p>

</div>
</div>
<a id="ga71571b183aa6d0ddbaeef8a1da11d00a" name="ga71571b183aa6d0ddbaeef8a1da11d00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71571b183aa6d0ddbaeef8a1da11d00a">&#9670;&nbsp;</a></span>ADC_CLOCK_SYNC_PCLK_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_SYNC_PCLK_DIV2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">ADC_CFGR2_CKMODE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Synchronous clock mode divided by 2 </p>

</div>
</div>
<a id="ga41b6a6d1cdf7806ec1e5790fc7fdc651" name="ga41b6a6d1cdf7806ec1e5790fc7fdc651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41b6a6d1cdf7806ec1e5790fc7fdc651">&#9670;&nbsp;</a></span>ADC_CLOCK_SYNC_PCLK_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CLOCK_SYNC_PCLK_DIV4&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">ADC_CFGR2_CKMODE_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Synchronous clock mode divided by 4 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
