{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1394194752126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1394194752127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 07 13:19:11 2014 " "Processing started: Fri Mar 07 13:19:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1394194752127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1394194752127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicAnalyzerTop -c LogicAnalyzerTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicAnalyzerTop -c LogicAnalyzerTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1394194752127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1394194752691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputs_raw.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inputs_raw.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inputs_raw-arch " "Found design unit 1: inputs_raw-arch" {  } { { "inputs_raw.vhdl" "" { Text "C:/Users/Nikolaj/Documents/GitHub/LogicAnalyzer/inputs_raw.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1394194753504 ""} { "Info" "ISGN_ENTITY_NAME" "1 inputs_raw " "Found entity 1: inputs_raw" {  } { { "inputs_raw.vhdl" "" { Text "C:/Users/Nikolaj/Documents/GitHub/LogicAnalyzer/inputs_raw.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1394194753504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1394194753504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inputs_raw " "Elaborating entity \"inputs_raw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1394194753553 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n inputs_raw.vhdl(30) " "VHDL Process Statement warning at inputs_raw.vhdl(30): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inputs_raw.vhdl" "" { Text "C:/Users/Nikolaj/Documents/GitHub/LogicAnalyzer/inputs_raw.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1394194753556 "|inputs_raw"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1394194754505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1394194754505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1394194754566 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1394194754566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1394194754566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1394194754566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1394194754617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 07 13:19:14 2014 " "Processing ended: Fri Mar 07 13:19:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1394194754617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1394194754617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1394194754617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1394194754617 ""}
