// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Rocket(
  input         clock,
                reset,
                io_hartid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_interrupts_debug,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_interrupts_mtip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_interrupts_msip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_interrupts_meip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output        io_imem_might_request,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_imem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output [31:0] io_imem_req_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output        io_imem_req_bits_speculative,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_imem_resp_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  input         io_imem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  input  [31:0] io_imem_resp_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_imem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  input         io_imem_resp_bits_xcpt_pf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_imem_resp_bits_xcpt_gf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_imem_resp_bits_xcpt_ae_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_imem_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output        io_imem_btb_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_imem_bht_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_imem_flush_icache,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  input         io_dmem_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output        io_dmem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output [31:0] io_dmem_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output [5:0]  io_dmem_req_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output [4:0]  io_dmem_req_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output [1:0]  io_dmem_req_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output        io_dmem_req_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_req_bits_dv,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output [31:0] io_dmem_s1_data_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  input         io_dmem_s2_nack,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  input  [5:0]  io_dmem_resp_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  input  [31:0] io_dmem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  input         io_dmem_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_resp_bits_has_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  input  [31:0] io_dmem_resp_bits_data_word_bypass,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  input         io_dmem_replay_next,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_s2_xcpt_ma_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_s2_xcpt_ma_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_s2_xcpt_pf_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_s2_xcpt_pf_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_s2_xcpt_ae_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_s2_xcpt_ae_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_ordered,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_perf_release,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
                io_dmem_perf_grant,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output        io_ptw_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output [31:0] io_ptw_customCSRs_csrs_0_value,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
  output        io_wfi	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14]
);

  wire             io_dmem_req_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1082:41]
  wire             _GEN;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:762:23, :796:44, :797:25]
  wire             take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:744:53]
  wire             take_pc_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:611:49]
  wire             _ll_arb_io_in_0_ready;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:753:22]
  wire             _ll_arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:753:22]
  wire [31:0]      _ll_arb_io_out_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:753:22]
  wire [4:0]       _ll_arb_io_out_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:753:22]
  wire             _div_io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:493:19]
  wire             _div_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:493:19]
  wire [31:0]      _div_io_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:493:19]
  wire [4:0]       _div_io_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:493:19]
  wire [31:0]      _alu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:484:19]
  wire             _alu_io_cmp_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:484:19]
  wire             _bpu_io_xcpt_if;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:402:19]
  wire             _bpu_io_xcpt_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:402:19]
  wire             _bpu_io_xcpt_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:402:19]
  wire             _bpu_io_debug_if;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:402:19]
  wire             _bpu_io_debug_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:402:19]
  wire             _bpu_io_debug_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:402:19]
  wire [31:0]      _csr_io_rw_rdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_decode_0_read_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_decode_0_write_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_decode_0_write_flush;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_decode_0_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_decode_0_virtual_access_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_decode_0_virtual_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_csr_stall;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_eret;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_singleStep;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire [31:0]      _csr_io_status_isa;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_status_v;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire [31:0]      _csr_io_evec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire [31:0]      _csr_io_time;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire [31:0]      _csr_io_interrupt_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_bp_0_control_action;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire [1:0]       _csr_io_bp_0_control_tmatch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_bp_0_control_x;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_bp_0_control_w;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_bp_0_control_r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire [31:0]      _csr_io_bp_0_address;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_inhibit_cycle;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_trace_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire [31:0]      _csr_io_trace_0_iaddr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire [31:0]      _csr_io_trace_0_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire             _csr_io_trace_0_exception;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire [31:0]      _csr_io_customCSRs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  wire [31:0]      _rf_ext_R0_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1270:15]
  wire [31:0]      _rf_ext_R1_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1270:15]
  wire [31:0]      _ibuf_io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire             _ibuf_io_inst_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire             _ibuf_io_inst_0_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire             _ibuf_io_inst_0_bits_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire [31:0]      _ibuf_io_inst_0_bits_inst_bits;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  wire [31:0]      _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
  reg              id_reg_pause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25]
  reg              imem_might_request_reg;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:154:35]
  reg              ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg  [1:0]       ex_ctrl_sel_alu2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg  [1:0]       ex_ctrl_sel_alu1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg  [2:0]       ex_ctrl_sel_imm;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg  [3:0]       ex_ctrl_alu_fn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg  [4:0]       ex_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg  [2:0]       ex_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              ex_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  reg              mem_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg  [2:0]       mem_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              mem_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
  reg              wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg              wb_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg              wb_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg              wb_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg              wb_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg              wb_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg              wb_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg              wb_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg              wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg  [2:0]       wb_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg              wb_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg              wb_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
  reg              ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:236:35]
  reg              ex_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:237:35]
  reg              ex_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:238:35]
  reg              ex_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:240:35]
  reg              ex_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:35]
  reg              ex_reg_load_use;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:242:35]
  reg  [31:0]      ex_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:35]
  reg              ex_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:26]
  reg  [31:0]      ex_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:22]
  reg  [1:0]       ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:28]
  reg  [31:0]      ex_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:24]
  reg  [31:0]      ex_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:28]
  reg              mem_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:253:36]
  reg              mem_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:36]
  reg              mem_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:255:36]
  reg              mem_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:36]
  reg              mem_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:258:36]
  reg              mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:259:36]
  reg  [31:0]      mem_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:36]
  reg              mem_mem_cmd_bh;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:261:36]
  reg              mem_reg_load;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:36]
  reg              mem_reg_store;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:263:36]
  reg  [31:0]      mem_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:266:23]
  reg  [31:0]      mem_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:267:25]
  reg              mem_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:30]
  reg  [31:0]      mem_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:29]
  reg  [31:0]      mem_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:26]
  reg  [31:0]      mem_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:24]
  reg              mem_br_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:273:25]
  reg              wb_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:35]
  reg              wb_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:35]
  reg              wb_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:35]
  reg              wb_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:35]
  reg  [31:0]      wb_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:281:35]
  reg  [31:0]      wb_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:284:22]
  reg              wb_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:286:29]
  reg  [31:0]      wb_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:24]
  reg  [31:0]      wb_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:28]
  reg  [31:0]      wb_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:291:25]
  wire             io_imem_req_valid_0 = take_pc_wb | take_pc_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:296:35, :611:49, :744:53]
  wire [29:0]      id_ctrl_decoder_decoded_invInputs = ~(_ibuf_io_inst_0_bits_inst_bits[31:2]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [7:0]       _id_ctrl_decoder_decoded_T = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_2 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_4 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_6 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_8 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]       _id_ctrl_decoder_decoded_T_12 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_16 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_22 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [12:0]      _id_ctrl_decoder_decoded_T_24 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_30 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]       _id_ctrl_decoder_decoded_T_32 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_T_34 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]       _id_ctrl_decoder_decoded_T_40 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_42 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_50 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_52 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_54 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0]      _id_ctrl_decoder_decoded_T_58 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_64 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_66 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_76 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_78 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_T_106 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_T_112 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[27], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]      _id_ctrl_decoder_decoded_T_114 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]      _id_ctrl_decoder_decoded_T_116 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T = {&_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_114};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [15:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_8 = {&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_2, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_24, &_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_34, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_52, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_64, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_114};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [5:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_18 = {&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_8, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_116};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [15:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_44 = {&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_2, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_8, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_24, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_50, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_66, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_114};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [8:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_46 = {&_id_ctrl_decoder_decoded_T_16, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_24, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_76, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_114};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  reg              id_reg_fence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:322:29]
  wire             id_mem_busy = ~io_dmem_ordered | io_dmem_req_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:392:{21,38}, :1082:41]
  wire             _io_rocc_cmd_valid_T = wb_reg_valid & wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :277:35, :396:53]
  wire             _dcache_kill_mem_T = mem_reg_valid & mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :254:36, :447:20]
  reg              ex_reg_rs_bypass_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:453:29]
  reg              ex_reg_rs_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:453:29]
  reg  [1:0]       ex_reg_rs_lsb_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:454:26]
  reg  [1:0]       ex_reg_rs_lsb_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:454:26]
  reg  [29:0]      ex_reg_rs_msb_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:455:26]
  reg  [29:0]      ex_reg_rs_msb_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:455:26]
  wire [3:0][31:0] _GEN_0 = {{io_dmem_resp_bits_data_word_bypass}, {wb_reg_wdata}, {mem_reg_wdata}, {32'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :271:26, :291:25, :330:19, :753:22, :845:25, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [31:0]      ex_rs_0 = ex_reg_rs_bypass_0 ? _GEN_0[ex_reg_rs_lsb_0] : {ex_reg_rs_msb_0, ex_reg_rs_lsb_0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:453:29, :454:26, :455:26, :457:{14,69}, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [31:0]      ex_rs_1 = ex_reg_rs_bypass_1 ? _GEN_0[ex_reg_rs_lsb_1] : {ex_reg_rs_msb_1, ex_reg_rs_lsb_1};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:453:29, :454:26, :455:26, :457:{14,69}, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire             _ex_imm_b0_T_4 = ex_ctrl_sel_imm == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :1292:24]
  wire             ex_imm_sign = ~_ex_imm_b0_T_4 & ex_reg_inst[31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:24, :1292:{19,24,44}]
  wire             _ex_imm_b4_1_T = ex_ctrl_sel_imm == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :1293:26]
  wire             _ex_imm_b4_1_T_2 = ex_ctrl_sel_imm == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :1297:23]
  wire             _ex_imm_b0_T = ex_ctrl_sel_imm == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :1300:24]
  wire [3:0]       _ex_op2_T_1 = ex_reg_rvc ? 4'h2 : 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:238:35, :465:19]
  wire [3:0][31:0] _GEN_1 = {{{ex_imm_sign, _ex_imm_b4_1_T ? ex_reg_inst[30:20] : {11{ex_imm_sign}}, ex_ctrl_sel_imm != 3'h2 & ex_ctrl_sel_imm != 3'h3 ? {8{ex_imm_sign}} : ex_reg_inst[19:12], ~(_ex_imm_b4_1_T | _ex_imm_b0_T_4) & (ex_ctrl_sel_imm == 3'h3 ? ex_reg_inst[20] : _ex_imm_b4_1_T_2 ? ex_reg_inst[7] : ex_imm_sign), _ex_imm_b4_1_T | _ex_imm_b0_T_4 ? 6'h0 : ex_reg_inst[30:25], _ex_imm_b4_1_T ? 4'h0 : _ex_imm_b0_T | _ex_imm_b4_1_T_2 ? ex_reg_inst[11:8] : _ex_imm_b0_T_4 ? ex_reg_inst[19:16] : ex_reg_inst[24:21], _ex_imm_b0_T ? ex_reg_inst[7] : ex_ctrl_sel_imm == 3'h4 ? ex_reg_inst[20] : _ex_imm_b0_T_4 & ex_reg_inst[15]}}, {ex_rs_1}, {{{28{_ex_op2_T_1[3]}}, _ex_op2_T_1}}, {32'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :232:20, :248:24, :330:19, :457:14, :462:48, :465:19, :753:22, :794:15, :845:25, :1292:{19,24}, :1293:{21,26,41}, :1294:{21,26,36,43,65}, :1295:{18,33}, :1296:{18,23,39}, :1297:{18,23,39}, :1298:{20,35,62}, :1299:19, :1300:{19,24,34,57}, :1301:{19,39,52}, :1302:17, :1303:{17,22}, :1304:{17,37}, :1306:8]
  wire             _div_io_req_valid_T = ex_reg_valid & ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :237:35, :494:36]
  wire             ex_pc_valid = ex_reg_valid | ex_reg_replay | ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:236:35, :237:35, :244:26, :577:51]
  wire             wb_dcache_miss = wb_ctrl_mem & ~io_dmem_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :578:{36,39}]
  wire             _mem_cfi_taken_T = mem_ctrl_branch & mem_br_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :273:25, :598:25]
  wire [3:0]       _mem_br_target_T_6 = mem_reg_rvc ? 4'h2 : 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:255:36, :465:19, :600:8]
  wire [31:0]      _mem_br_target_T_9 = mem_reg_pc + (_mem_cfi_taken_T ? {{20{mem_reg_inst[31]}}, mem_reg_inst[7], mem_reg_inst[30:25], mem_reg_inst[11:8], 1'h0} : mem_ctrl_jal ? {{12{mem_reg_inst[31]}}, mem_reg_inst[19:12], mem_reg_inst[20], mem_reg_inst[30:21], 1'h0} : {{28{_mem_br_target_T_6[3]}}, _mem_br_target_T_6});	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :233:21, :266:23, :267:25, :300:20, :330:19, :597:41, :598:{8,25}, :599:8, :600:8, :1292:44, :1294:65, :1296:39, :1297:39, :1298:62, :1300:57, :1306:8]
  wire [31:0]      _mem_npc_T_2 = mem_ctrl_jalr ? mem_reg_wdata : _mem_br_target_T_9;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :271:26, :597:41, :601:21]
  wire [31:0]      mem_npc = _mem_npc_T_2 & 32'hFFFFFFFE;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:601:{21,129}]
  wire             mem_cfi_taken = _mem_cfi_taken_T | mem_ctrl_jalr | mem_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :598:25, :608:74]
  assign take_pc_mem = mem_reg_valid & ~mem_reg_xcpt & mem_cfi_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:36, :257:36, :606:27, :608:74, :611:49]
  wire             mem_debug_breakpoint = mem_reg_load & _bpu_io_debug_ld | mem_reg_store & _bpu_io_debug_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:36, :263:36, :402:19, :660:{44,64,82}]
  wire             mem_ldst_xcpt = mem_debug_breakpoint | mem_reg_load & _bpu_io_xcpt_ld | mem_reg_store & _bpu_io_xcpt_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:36, :263:36, :402:19, :659:{38,75}, :660:64, :1229:35]
  wire             dcache_kill_mem = _dcache_kill_mem_T & io_dmem_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:447:20, :677:55]
  wire             killm_common = dcache_kill_mem | take_pc_wb | mem_reg_xcpt | ~mem_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:36, :257:36, :677:55, :682:{68,71}, :744:53]
  reg              div_io_kill_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:683:41]
  wire             _GEN_2 = wb_reg_valid & wb_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :277:35, :712:19]
  wire             _GEN_3 = _GEN_2 & io_dmem_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:712:{19,34}]
  wire             _GEN_4 = _GEN_2 & io_dmem_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:712:19, :713:34]
  wire             _GEN_5 = _GEN_2 & io_dmem_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:712:19, :716:34]
  wire             _GEN_6 = _GEN_2 & io_dmem_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:712:19, :717:34]
  wire             _GEN_7 = _GEN_2 & io_dmem_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:712:19, :718:34]
  wire             wb_xcpt = wb_reg_xcpt | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_2 & io_dmem_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:35, :712:{19,34}, :713:34, :716:34, :717:34, :718:34, :719:34, :1229:35]
  wire             wb_wxd = wb_reg_valid & wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :277:35, :737:29]
  wire             wb_set_sboard = wb_ctrl_div | wb_dcache_miss | wb_ctrl_rocc | wb_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :578:36, :738:69]
  wire             replay_wb_common = io_dmem_s2_nack | wb_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:35, :739:42]
  wire             _replay_wb_T = replay_wb_common | _io_rocc_cmd_valid_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:396:53, :739:42, :743:36]
  assign take_pc_wb = _replay_wb_T | wb_xcpt | _csr_io_eret | wb_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:35, :330:19, :743:36, :744:53, :1229:35]
  wire             dmem_resp_valid = io_dmem_resp_valid & io_dmem_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:750:44]
  wire             _GEN_8 = dmem_resp_valid & io_dmem_resp_bits_replay & ~(io_dmem_resp_bits_tag[0]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:747:{23,45}, :750:44, :796:26]
  assign _GEN = ~_GEN_8 & ~wb_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:737:29, :762:{23,26}, :796:{26,44}, :797:25]
  wire [4:0]       ll_waddr = _GEN_8 ? io_dmem_resp_bits_tag[5:1] : _ll_arb_io_out_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:749:46, :753:22, :760:26, :796:{26,44}, :798:14]
  wire             ll_wen = _GEN_8 | _GEN & _ll_arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:753:22, :761:24, :762:23, :796:{26,44}, :797:25, :799:12, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire             wb_valid = wb_reg_valid & ~_replay_wb_T & ~wb_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:35, :743:36, :802:{34,45,48}, :1229:35]
  wire             wb_wen = wb_valid & wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :802:45, :803:25]
  wire             rf_wen = wb_wen | ll_wen;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:761:24, :796:44, :799:12, :803:25, :804:23]
  wire [4:0]       rf_waddr = ll_wen ? ll_waddr : wb_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:24, :443:29, :760:26, :761:24, :796:44, :798:14, :799:12, :805:21]
  wire [31:0]      coreMonitorBundle_wrdata = dmem_resp_valid & ~(io_dmem_resp_bits_tag[0]) ? io_dmem_resp_bits_data : ll_wen ? _ll_arb_io_out_bits_data : (|wb_ctrl_csr) ? _csr_io_rw_rdata : wb_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :291:25, :330:19, :747:{23,45}, :750:44, :753:22, :761:24, :796:44, :799:12, :806:{21,38}, :807:21, :808:{21,34}]
  wire [31:0]      id_rs_0 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs1 ? coreMonitorBundle_wrdata : _rf_ext_R1_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :804:23, :805:21, :806:21, :811:17, :1270:15, :1277:19, :1282:{16,25}, :1285:{20,31,39}]
  wire [31:0]      id_rs_1 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs2 ? coreMonitorBundle_wrdata : _rf_ext_R0_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :804:23, :805:21, :806:21, :811:17, :1270:15, :1277:19, :1282:{16,25}, :1285:{20,31,39}]
  wire             _csr_io_htval_htval_valid_imem_T = wb_reg_cause == 32'h14;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:281:35, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tval_any_addr = ~wb_reg_xcpt | wb_reg_cause == 32'h3 | wb_reg_cause == 32'h1 | wb_reg_cause == 32'hC | _csr_io_htval_htval_valid_imem_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:35, :281:35, :832:24, :833:38, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_9 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_44) & (|_ibuf_io_inst_0_bits_inst_rs1);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :333:81, :930:42, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             _GEN_10 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_46) & (|_ibuf_io_inst_0_bits_inst_rs2);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :449:82, :931:42, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             _GEN_11 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_8) & (|_ibuf_io_inst_0_bits_inst_rd);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :932:{42,55}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  reg  [31:0]      _r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1256:29]
  wire [31:0]      r = {_r[31:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :300:20, :330:19, :1256:29, :1257:{35,40}]
  wire [31:0]      _id_sboard_hazard_T = r >> _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :1253:35, :1257:40]
  wire [31:0]      _id_sboard_hazard_T_7 = r >> _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :1253:35, :1257:40]
  wire [31:0]      _id_sboard_hazard_T_14 = r >> _ibuf_io_inst_0_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :1253:35, :1257:40]
  wire             data_hazard_mem = mem_ctrl_wxd & (_GEN_9 & _ibuf_io_inst_0_bits_inst_rs1 == mem_reg_inst[11:7] | _GEN_10 & _ibuf_io_inst_0_bits_inst_rs2 == mem_reg_inst[11:7] | _GEN_11 & _ibuf_io_inst_0_bits_inst_rd == mem_reg_inst[11:7]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :267:25, :300:20, :442:31, :930:42, :931:42, :932:42, :959:{38,72}, :1238:{27,50}]
  reg              dcache_blocked_blocked;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:985:22]
  reg              rocc_blocked;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:989:25]
  wire             _ctrl_stalld_T_32 = ex_reg_valid & ex_ctrl_wxd & (_GEN_9 & _ibuf_io_inst_0_bits_inst_rs1 == ex_reg_inst[11:7] | _GEN_10 & _ibuf_io_inst_0_bits_inst_rs2 == ex_reg_inst[11:7] | _GEN_11 & _ibuf_io_inst_0_bits_inst_rd == ex_reg_inst[11:7]) & ((|ex_ctrl_csr) | ex_ctrl_jalr | ex_ctrl_mem | ex_ctrl_mul | ex_ctrl_div | ex_ctrl_fp | ex_ctrl_rocc) | mem_reg_valid & data_hazard_mem & ((|mem_ctrl_csr) | mem_ctrl_mem & mem_mem_cmd_bh | mem_ctrl_mul | mem_ctrl_div | mem_ctrl_fp | mem_ctrl_rocc) | wb_reg_valid & wb_ctrl_wxd & (_GEN_9 & _ibuf_io_inst_0_bits_inst_rs1 == wb_reg_inst[11:7] | _GEN_10 & _ibuf_io_inst_0_bits_inst_rs2 == wb_reg_inst[11:7] | _GEN_11 & _ibuf_io_inst_0_bits_inst_rd == wb_reg_inst[11:7]) & wb_set_sboard | _GEN_9 & _id_sboard_hazard_T[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs1) | _GEN_10 & _id_sboard_hazard_T_7[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs2) | _GEN_11 & _id_sboard_hazard_T_14[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rd) | _csr_io_singleStep & (ex_reg_valid | mem_reg_valid | wb_reg_valid) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_18) & dcache_blocked_blocked & ~io_dmem_perf_grant | (&_id_ctrl_decoder_decoded_T_106) & (~(_div_io_req_ready | _div_io_resp_valid & ~wb_wxd) | _div_io_req_valid_T) | id_mem_busy & ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & _ibuf_io_inst_0_bits_inst_bits[25] | (&_id_ctrl_decoder_decoded_T_40) | id_reg_fence & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_18)) | _csr_io_csr_stall | id_reg_pause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20, :233:21, :234:20, :237:35, :248:24, :254:36, :261:36, :277:35, :289:24, :300:20, :322:29, :330:19, :388:29, :392:38, :400:{17,33,65,81}, :441:29, :443:29, :493:19, :494:36, :737:29, :738:69, :760:26, :761:24, :762:26, :796:44, :798:14, :799:12, :930:42, :931:42, :932:42, :942:{58,70}, :945:80, :949:{38,123}, :950:70, :952:35, :958:{40,66,131}, :959:38, :961:37, :969:70, :971:35, :985:22, :986:63, :995:{23,57}, :999:17, :1001:{17,21,40,62,75}, :1004:22, :1238:{27,50}, :1253:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire             ctrl_killd = ~_ibuf_io_inst_0_valid | _ibuf_io_inst_0_bits_replay | io_imem_req_valid_0 | _ctrl_stalld_T_32 | _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:296:35, :300:20, :330:19, :1004:22, :1007:{17,104}]
  assign io_dmem_req_valid_0 = ex_reg_valid & ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :237:35, :1082:41]
  reg  [31:0]      coreMonitorBundle_rd0val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1150:46]
  reg  [31:0]      coreMonitorBundle_rd0val_REG_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1150:38]
  reg  [31:0]      coreMonitorBundle_rd1val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1152:46]
  reg  [31:0]      coreMonitorBundle_rd1val_REG_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1152:38]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:842:11]
    wire coreMonitorBundle_wrenx = wb_wen & ~wb_set_sboard;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:738:69, :803:25, :1145:{37,40}]
    wire _GEN_12 = wb_ctrl_rxs1 | wb_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :1191:27]
    wire _GEN_13 = wb_ctrl_rxs2 | wb_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :1193:27]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:842:11]
      if (~reset & wb_reg_xcpt & _csr_io_htval_htval_valid_imem_T) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:35, :842:11, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:842:11]
          $error("Assertion failed\n    at RocketCore.scala:842 assert(!htval_valid_imem || io.imem.gpa.valid)\n");	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:842:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:842:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:842:11]
      end
      if ((`PRINTF_COND_) & _csr_io_trace_0_valid & ~reset)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19, :1185:13]
        $fwrite(32'h80000002, "C%d: %d [%d] pc=[%x] W[r%d=%x][%d] R[r%d=%x] R[r%d=%x] inst=[%x] DASM(%x)\n", io_hartid, _csr_io_time, _csr_io_trace_0_valid & ~_csr_io_trace_0_exception, _csr_io_trace_0_iaddr, wb_ctrl_wxd | wb_ctrl_wfd ? wb_reg_inst[11:7] : 5'h0, coreMonitorBundle_wrenx ? coreMonitorBundle_wrdata : 32'h0, coreMonitorBundle_wrenx, _GEN_12 ? wb_reg_inst[19:15] : 5'h0, _GEN_12 ? coreMonitorBundle_rd0val_REG_1 : 32'h0, _GEN_13 ? wb_reg_inst[24:20] : 5'h0, _GEN_13 ? coreMonitorBundle_rd1val_REG_1 : 32'h0, _csr_io_trace_0_insn, _csr_io_trace_0_insn);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :234:20, :289:24, :330:19, :443:29, :753:22, :806:21, :845:25, :1143:{52,55}, :1145:37, :1149:42, :1150:38, :1151:42, :1152:38, :1185:13, :1188:{13,26}, :1189:13, :1191:{13,27}, :1192:13, :1193:{13,27}, :1194:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [7:0]       _id_ctrl_decoder_decoded_T_26 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_44 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_80 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_88 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_92 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_98 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_102 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_122 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_15 = {&_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_114, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[31]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire             _id_bypass_src_T_3 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:267:25, :300:20, :442:31, :449:82]
  wire [2:0]       _GEN_14 = {_ibuf_io_inst_0_bits_xcpt1_pf_inst, _ibuf_io_inst_0_bits_xcpt1_gf_inst, _ibuf_io_inst_0_bits_xcpt1_ae_inst};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :523:22]
  wire             _GEN_15 = _bpu_io_xcpt_if | (|{_ibuf_io_inst_0_bits_xcpt0_pf_inst, _ibuf_io_inst_0_bits_xcpt0_gf_inst, _ibuf_io_inst_0_bits_xcpt0_ae_inst});	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :402:19, :528:{28,40,47}]
  wire [31:0]      inst = _ibuf_io_inst_0_bits_rvc ? {16'h0, _ibuf_io_inst_0_bits_raw[15:0]} : _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :560:{21,62}, :819:50]
  wire             _mem_reg_store_T_3 = ex_ctrl_mem_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :586:40]
  wire             _mem_reg_store_T_5 = ex_ctrl_mem_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_6 = ex_ctrl_mem_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_7 = ex_ctrl_mem_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_8 = ex_ctrl_mem_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_12 = ex_ctrl_mem_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_13 = ex_ctrl_mem_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_14 = ex_ctrl_mem_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_15 = ex_ctrl_mem_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_16 = ex_ctrl_mem_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [1:0]       mem_reg_rs2_size = ex_ctrl_rocc ? 2'h2 : ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :246:28, :646:21, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [31:0]      _GEN_16 = r & ~(ll_wen ? 32'h1 << ll_waddr : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :330:19, :753:22, :760:26, :761:24, :796:44, :798:14, :799:12, :845:25, :1252:{62,64}, :1257:40, :1260:{49,58}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_17 = wb_set_sboard & wb_wen;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:738:69, :803:25, :946:28]
  wire [8:0]       _id_ctrl_decoder_decoded_T_10 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [22:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_52 =
    {&_id_ctrl_decoder_decoded_T,
     &_id_ctrl_decoder_decoded_T_2,
     &_id_ctrl_decoder_decoded_T_4,
     &_id_ctrl_decoder_decoded_T_8,
     &_id_ctrl_decoder_decoded_T_10,
     &_id_ctrl_decoder_decoded_T_12,
     &_id_ctrl_decoder_decoded_T_22,
     &_id_ctrl_decoder_decoded_T_24,
     &_id_ctrl_decoder_decoded_T_30,
     &_id_ctrl_decoder_decoded_T_34,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &_id_ctrl_decoder_decoded_T_42,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11]},
     &_id_ctrl_decoder_decoded_T_54,
     &_id_ctrl_decoder_decoded_T_58,
     &_id_ctrl_decoder_decoded_T_64,
     &_id_ctrl_decoder_decoded_T_76,
     &_id_ctrl_decoder_decoded_T_78,
     &_id_ctrl_decoder_decoded_T_112,
     &_id_ctrl_decoder_decoded_T_116,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], _ibuf_io_inst_0_bits_inst_bits[22], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       id_ctrl_csr =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_52,
       &_id_ctrl_decoder_decoded_T_64,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], _ibuf_io_inst_0_bits_inst_bits[22], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]}},
     &_id_ctrl_decoder_decoded_T_64,
     &_id_ctrl_decoder_decoded_T_52};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire             _id_csr_ren_T = id_ctrl_csr == 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             id_csr_en = _id_csr_ren_T | (&id_ctrl_csr) | id_ctrl_csr == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1292:24, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59]
  wire             id_system_insn = id_ctrl_csr == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:332:36, :1303:22]
  wire             id_csr_ren = (_id_csr_ren_T | (&id_ctrl_csr)) & ~(|_ibuf_io_inst_0_bits_inst_rs1);	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :333:{54,81}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59]
  wire             id_illegal_insn = ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_52) | (&_id_ctrl_decoder_decoded_T_106) & ~(_csr_io_status_isa[12]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & ~(_csr_io_status_isa[0]) | _ibuf_io_inst_0_bits_rvc & ~(_csr_io_status_isa[2]) | id_csr_en & (_csr_io_decode_0_read_illegal | ~id_csr_ren & _csr_io_decode_0_write_illegal) | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :330:19, :332:36, :333:54, :335:54, :370:25, :371:{34,37,55}, :372:{17,20,38}, :376:{30,33,51}, :381:{15,49,64,99}, :382:{5,31}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire             id_virtual_insn = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_52) & (id_csr_en & ~(~id_csr_ren & _csr_io_decode_0_write_illegal) & _csr_io_decode_0_virtual_access_illegal | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_virtual_system_illegal);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :330:19, :332:36, :333:54, :335:54, :382:5, :383:39, :384:{20,34,69,113}, :385:51, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             id_xcpt = _csr_io_interrupt | _bpu_io_debug_if | _bpu_io_xcpt_if | _ibuf_io_inst_0_bits_xcpt0_pf_inst | _ibuf_io_inst_0_bits_xcpt0_gf_inst | _ibuf_io_inst_0_bits_xcpt0_ae_inst | _ibuf_io_inst_0_bits_xcpt1_pf_inst | _ibuf_io_inst_0_bits_xcpt1_gf_inst | _ibuf_io_inst_0_bits_xcpt1_ae_inst | id_virtual_insn | id_illegal_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :330:19, :381:99, :383:39, :402:19, :1229:35]
  wire             _GEN_18 = ex_reg_valid & ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :237:35, :446:19]
  wire             _GEN_19 = _dcache_kill_mem_T & ~mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :447:{20,36,39}]
  wire             id_bypass_src_1_1 = _GEN_18 & ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:24, :300:20, :441:29, :446:19, :449:{74,82}]
  wire             _id_bypass_src_T_7 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:267:25, :300:20, :442:31, :449:82]
  wire             id_bypass_src_1_2 = _GEN_19 & _id_bypass_src_T_7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:447:36, :449:{74,82}]
  wire             do_bypass_1 = ~(|_ibuf_io_inst_0_bits_inst_rs2) | id_bypass_src_1_1 | id_bypass_src_1_2 | _dcache_kill_mem_T & _id_bypass_src_T_7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :447:20, :449:{74,82}, :550:48]
  wire             _GEN_20 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_46) & ~do_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:550:48, :554:{23,26}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             replay_ex = ex_reg_replay | ex_reg_valid & (ex_ctrl_mem & ~io_dmem_req_ready | ex_ctrl_div & ~_div_io_req_ready | wb_dcache_miss & ex_reg_load_use);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :237:35, :242:35, :244:26, :493:19, :578:36, :579:{42,45}, :580:{42,45}, :582:43, :583:{33,50,75}]
  wire             ctrl_killx = io_imem_req_valid_0 | replay_ex | ~ex_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:237:35, :296:35, :583:33, :584:{48,51}]
  wire             mem_pc_valid = mem_reg_valid | mem_reg_replay | mem_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:253:36, :254:36, :258:36, :596:54]
  wire             _mem_npc_misaligned_T_3 = ~(_csr_io_status_isa[2]) & _mem_npc_T_2[1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19, :376:51, :601:{21,129}, :605:{28,56,66}]
  wire             _GEN_21 = mem_reg_valid & mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:36, :259:36, :620:23]
  wire             _GEN_22 = _GEN_21 | ~ex_pc_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :577:51, :620:{23,46}, :622:28]
  wire             _GEN_23 = ex_ctrl_jalr & _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :330:19, :652:24]
  wire             _GEN_24 = mem_reg_xcpt_interrupt | mem_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:253:36, :257:36, :666:29]
  wire             _GEN_25 = mem_reg_valid & _mem_npc_misaligned_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:36, :605:56, :667:20]
  wire             mem_xcpt = _GEN_24 | _GEN_25 | mem_reg_valid & mem_ldst_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:36, :666:29, :667:20, :668:20, :1229:35]
  wire             _ctrl_killm_T = killm_common | mem_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:682:68, :684:33, :1229:35]
  wire [16:0]      _id_ctrl_decoder_decoded_T_130 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_134 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_11 = {&_id_ctrl_decoder_decoded_T_16, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_T_122, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_13 = {&_id_ctrl_decoder_decoded_T_114, &_id_ctrl_decoder_decoded_T_122, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[30]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire             id_bypass_src_0_1 = _GEN_18 & ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:24, :300:20, :441:29, :446:19, :449:{74,82}]
  wire             id_bypass_src_0_2 = _GEN_19 & _id_bypass_src_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:447:36, :449:{74,82}]
  wire             do_bypass = ~(|_ibuf_io_inst_0_bits_inst_rs1) | id_bypass_src_0_1 | id_bypass_src_0_2 | _dcache_kill_mem_T & _id_bypass_src_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :333:81, :447:20, :449:{74,82}, :550:48]
  wire             _GEN_26 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_44) & ~do_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:550:48, :554:{23,26}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             _GEN_27 = id_illegal_insn | id_virtual_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:381:99, :383:39, :559:27]
  wire [3:0]       id_ctrl_alu_fn =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_130, &_id_ctrl_decoder_decoded_T_134},
     |{&_id_ctrl_decoder_decoded_T_54,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_76,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}},
     |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_130,
       &_id_ctrl_decoder_decoded_T_134},
     |{&_id_ctrl_decoder_decoded_T_42,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11]},
       &_id_ctrl_decoder_decoded_T_78,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  always @(posedge clock) begin
    id_reg_pause <= ~(_csr_io_time[4:0] == 5'h0 | _csr_io_inhibit_cycle | io_dmem_perf_release | io_imem_req_valid_0) & (~ctrl_killd & (&_id_ctrl_decoder_decoded_T_10) & _ibuf_io_inst_0_bits_inst_bits[23:20] == 4'h0 | id_reg_pause);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :296:35, :300:20, :330:19, :390:33, :507:19, :512:22, :516:{42,51,66}, :794:15, :1007:104, :1115:{28,62,118}, :1116:{18,33}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
    imem_might_request_reg <= ex_pc_valid | mem_pc_valid | _csr_io_customCSRs_0_value[1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:154:35, :330:19, :577:51, :596:54, :1017:59, generators/rocket-chip/src/main/scala/tile/CustomCSRs.scala:44:61]
    ex_ctrl_fp <= ctrl_killd & ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :512:22, :513:13, :1007:104]
    ex_ctrl_rocc <= ctrl_killd & ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :512:22, :513:13, :1007:104]
    if (~ctrl_killd) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1007:104]
      ex_ctrl_branch <= |{&_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_76};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_jal <= &_id_ctrl_decoder_decoded_T_34;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_jalr <= &_id_ctrl_decoder_decoded_T_32;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_rxs2 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_46;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_rxs1 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_44;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_sel_alu2 <= id_xcpt ? (_GEN_15 ? 2'h0 : {1'h0, |_GEN_14}) : {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_2, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_8, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_24, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_88, &_id_ctrl_decoder_decoded_T_98}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_2, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_8, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_34, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_80, &_id_ctrl_decoder_decoded_T_92, &_id_ctrl_decoder_decoded_T_102}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :232:20, :300:20, :330:19, :513:13, :518:20, :522:24, :523:{22,29,34}, :525:26, :528:{28,52}, :530:26, :1229:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_sel_alu1 <= id_xcpt ? (_GEN_15 | (|_GEN_14) ? 2'h2 : 2'h1) : {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4]}, &_id_ctrl_decoder_decoded_T_34}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_2, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_8, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_24, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_50, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_66, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_114}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :300:20, :459:48, :513:13, :518:20, :521:24, :523:{22,29,34}, :524:26, :528:{28,52}, :529:26, :1229:35, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_ctrl_sel_imm <= {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_2, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_80, &_id_ctrl_decoder_decoded_T_92, &_id_ctrl_decoder_decoded_T_102}, |{&_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_34}, |{&_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_34, &_id_ctrl_decoder_decoded_T_88, &_id_ctrl_decoder_decoded_T_98}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_alu_fn <= id_xcpt ? 4'h0 : id_ctrl_alu_fn;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :513:13, :518:20, :519:22, :794:15, :1229:35]
      ex_ctrl_mem <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_mem_cmd <= {1'h0, &_id_ctrl_decoder_decoded_T_58, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_15, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_13, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_11};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :232:20, :300:20, :330:19, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_div <= &_id_ctrl_decoder_decoded_T_106;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_wxd <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_8;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_csr <= id_system_insn & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_18) ? 3'h0 : id_csr_ren ? 3'h2 : id_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :332:36, :333:54, :334:{19,35,61}, :1293:26, :1300:24, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_fence_i <= &_id_ctrl_decoder_decoded_T_40;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_reg_rvc <= id_xcpt & (|_GEN_14) | _ibuf_io_inst_0_bits_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:238:35, :300:20, :514:16, :518:20, :523:{22,29,34}, :526:20, :1229:35]
      ex_reg_flush_pipe <= (&_id_ctrl_decoder_decoded_T_40) | id_system_insn | id_csr_en & ~id_csr_ren & _csr_io_decode_0_write_flush;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:35, :330:19, :332:36, :333:54, :335:{54,66}, :533:42, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_reg_load_use <= mem_reg_valid & data_hazard_mem & mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :242:35, :254:36, :959:38, :962:51]
      ex_reg_mem_size <= {&_id_ctrl_decoder_decoded_T_58, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_15, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_13, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_11} == 4'h5 ? {|_ibuf_io_inst_0_bits_inst_rs2, |_ibuf_io_inst_0_bits_inst_rs1} : _ibuf_io_inst_0_bits_inst_bits[13:12];	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:28, :300:20, :536:{21,95}, :537:81, :538:{23,29,40,59}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_reg_rs_bypass_0 <= ~_GEN_27 & do_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:453:29, :550:48, :552:27, :559:{27,47}, :561:27]
      ex_reg_rs_bypass_1 <= do_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:453:29, :550:48]
      ex_reg_rs_lsb_0 <= _GEN_27 ? inst[1:0] : _GEN_26 ? id_rs_0[1:0] : (|_ibuf_io_inst_0_bits_inst_rs1) ? (id_bypass_src_0_1 ? 2'h1 : {1'h1, ~id_bypass_src_0_2}) : 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :333:81, :449:74, :454:26, :459:48, :522:24, :553:24, :554:{23,38}, :555:{26,37}, :559:{27,47}, :560:21, :562:{24,31}, :811:17, :1277:19, :1282:25, :1285:{31,39}, src/main/scala/chisel3/util/Mux.scala:50:70]
      ex_reg_rs_lsb_1 <= _GEN_20 ? id_rs_1[1:0] : (|_ibuf_io_inst_0_bits_inst_rs2) ? (id_bypass_src_1_1 ? 2'h1 : {1'h1, ~id_bypass_src_1_2}) : 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :449:{74,82}, :454:26, :459:48, :522:24, :553:24, :554:{23,38}, :555:{26,37}, :811:17, :1277:19, :1282:25, :1285:{31,39}, src/main/scala/chisel3/util/Mux.scala:50:70]
      if (_GEN_27)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:559:27]
        ex_reg_rs_msb_0 <= inst[31:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:455:26, :560:21, :563:32]
      else if (_GEN_26)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:554:23]
        ex_reg_rs_msb_0 <= id_rs_0[31:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:455:26, :556:38, :811:17, :1277:19, :1282:25, :1285:{31,39}]
    end
    ex_ctrl_rfs1 <= ctrl_killd & ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :512:22, :513:13, :1007:104]
    ex_ctrl_rfs2 <= ctrl_killd & ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :512:22, :513:13, :1007:104]
    ex_ctrl_wfd <= ctrl_killd & ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :512:22, :513:13, :1007:104]
    ex_ctrl_mul <= ctrl_killd & ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :512:22, :513:13, :1007:104]
    if (_GEN_22) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :620:46, :622:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :620:46, :622:28]
      mem_ctrl_fp <= ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_rocc <= ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_branch <= ex_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_jal <= ex_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_jalr <= ex_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_rxs2 <= ex_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_rxs1 <= ex_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_mem <= ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_rfs1 <= ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_rfs2 <= ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_wfd <= ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_mul <= ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_div <= ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_wxd <= ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_csr <= ex_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
      mem_ctrl_fence_i <= _GEN_23 | ex_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21, :623:14, :652:{24,48}, :654:24]
    end
    mem_ctrl_vec <= _GEN_22 & mem_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :620:46, :622:28]
    if (mem_pc_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:596:54]
      wb_ctrl_rocc <= mem_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_ctrl_rxs2 <= mem_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_ctrl_rxs1 <= mem_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_ctrl_mem <= mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_ctrl_rfs1 <= mem_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_ctrl_rfs2 <= mem_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_ctrl_wfd <= mem_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_ctrl_div <= mem_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_ctrl_wxd <= mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_ctrl_csr <= mem_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_ctrl_fence_i <= mem_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_ctrl_vec <= mem_ctrl_vec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
      wb_reg_cause <= _GEN_24 ? mem_reg_cause : {28'h0, _GEN_25 ? 4'h0 : mem_debug_breakpoint ? 4'hE : 4'h3};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:36, :281:35, :660:64, :666:29, :667:20, :794:15, src/main/scala/chisel3/util/Mux.scala:50:70]
      wb_reg_pc <= mem_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:266:23, :284:22]
      wb_reg_hls_or_dv <= mem_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:30, :286:29]
      wb_reg_inst <= mem_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:267:25, :289:24]
      wb_reg_raw_inst <= mem_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:29, :290:28]
      wb_reg_wdata <= ~mem_reg_xcpt & mem_ctrl_fp & mem_ctrl_wxd ? 32'h0 : ~mem_reg_xcpt & (mem_ctrl_jalr ^ _mem_npc_misaligned_T_3) ? _mem_br_target_T_9 : mem_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :233:21, :257:36, :271:26, :291:25, :330:19, :597:41, :605:56, :606:{26,27,41,59}, :694:{24,54}, :753:22, :845:25]
    end
    ex_reg_xcpt_interrupt <= ~io_imem_req_valid_0 & _ibuf_io_inst_0_valid & _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:236:35, :296:35, :300:20, :330:19, :508:20, :510:62]
    ex_reg_valid <= ~ctrl_killd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:237:35, :507:19, :1007:104]
    ex_reg_xcpt <= ~ctrl_killd & id_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:240:35, :507:19, :509:30, :1007:104, :1229:35]
    if (~ctrl_killd | _csr_io_interrupt | _ibuf_io_inst_0_bits_replay) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :330:19, :507:19, :566:41, :1007:104]
      ex_reg_cause <= _csr_io_interrupt ? _csr_io_interrupt_cause : {27'h0, _bpu_io_debug_if ? 5'hE : _bpu_io_xcpt_if ? 5'h3 : _ibuf_io_inst_0_bits_xcpt0_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt0_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt0_ae_inst ? 5'h1 : _ibuf_io_inst_0_bits_xcpt1_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt1_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt1_ae_inst ? 5'h1 : id_virtual_insn ? 5'h16 : 5'h2};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:35, :300:20, :330:19, :383:39, :402:19, src/main/scala/chisel3/util/Mux.scala:50:70]
      ex_reg_pc <= _ibuf_io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:22, :300:20]
      ex_reg_inst <= _ibuf_io_inst_0_bits_inst_bits;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:24, :300:20]
      ex_reg_raw_inst <= _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:28, :300:20]
    end
    ex_reg_replay <= ~io_imem_req_valid_0 & _ibuf_io_inst_0_valid & _ibuf_io_inst_0_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:244:26, :296:35, :300:20, :508:{20,54}]
    mem_reg_xcpt_interrupt <= ~io_imem_req_valid_0 & ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:236:35, :253:36, :296:35, :508:20, :616:45]
    mem_reg_valid <= ~ctrl_killx;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:36, :584:48, :613:20]
    if (_GEN_22) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :255:36, :620:46, :622:28]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:255:36, :620:46, :622:28]
      mem_reg_rvc <= ex_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:238:35, :255:36]
    mem_reg_xcpt <= ~ctrl_killx & (ex_reg_xcpt_interrupt | ex_reg_xcpt);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:236:35, :240:35, :257:36, :584:48, :590:28, :613:20, :615:31]
    mem_reg_replay <= ~io_imem_req_valid_0 & replay_ex;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:258:36, :296:35, :508:20, :583:33, :614:37]
    if (_GEN_22) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :271:26, :620:46, :622:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:26, :620:46, :622:28]
      mem_reg_flush_pipe <= _GEN_23 | ex_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:35, :259:36, :629:24, :652:{24,48}, :655:26]
      mem_reg_cause <= ex_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:35, :260:36]
      mem_mem_cmd_bh <= _mem_reg_store_T_3 | ~(ex_reg_mem_size[1]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:28, :261:36, :586:{40,50,69}]
      mem_reg_load <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h0 | ex_ctrl_mem_cmd == 5'h10 | ex_ctrl_mem_cmd == 5'h6 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :262:36, :586:40, :625:33, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      mem_reg_store <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h1 | ex_ctrl_mem_cmd == 5'h11 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:{32,49,76}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :263:36, :586:40, :626:34, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      mem_reg_pc <= ex_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:22, :266:23]
      mem_reg_inst <= ex_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:24, :267:25]
      mem_reg_hls_or_dv <= _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:30, :330:19]
      mem_reg_raw_inst <= ex_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:28, :270:29]
      mem_reg_wdata <= _alu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:26, :484:19]
    end
    if (_GEN_21 | ~(ex_pc_valid & ex_ctrl_rxs2 & (ex_ctrl_mem | ex_ctrl_rocc))) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :272:24, :577:51, :620:{23,46}, :622:28, :645:{40,71}, :647:19]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:24, :620:46, :622:28]
      mem_reg_rs2 <= mem_reg_rs2_size == 2'h0 ? {2{{2{ex_rs_1[7:0]}}}} : mem_reg_rs2_size == 2'h1 ? {2{ex_rs_1[15:0]}} : ex_rs_1;	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:29:{13,19,32,69}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:24, :457:14, :459:48, :522:24, :646:21]
    if (_GEN_22) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :273:25, :620:46, :622:28]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:273:25, :620:46, :622:28]
      mem_br_taken <= _alu_io_cmp_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:273:25, :484:19]
    wb_reg_valid <= ~_ctrl_killm_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:35, :684:33, :687:19]
    wb_reg_xcpt <= mem_xcpt & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:35, :688:34, :689:27, :744:53, :1229:35]
    wb_reg_replay <= (dcache_kill_mem | mem_reg_replay) & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:258:36, :279:35, :677:55, :681:37, :688:{31,34}, :744:53]
    wb_reg_flush_pipe <= ~_ctrl_killm_T & mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:259:36, :280:35, :684:33, :687:19, :690:36]
    if (~ctrl_killd & _GEN_20)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:455:26, :507:19, :512:22, :554:{23,38}, :556:26, :1007:104]
      ex_reg_rs_msb_1 <= id_rs_1[31:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:455:26, :556:38, :811:17, :1277:19, :1282:25, :1285:{31,39}]
    div_io_kill_REG <= _div_io_req_ready & _div_io_req_valid_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:493:19, :494:36, :683:41, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    dcache_blocked_blocked <= ~io_dmem_req_ready & ~io_dmem_perf_grant & (dcache_blocked_blocked | io_dmem_req_valid_0 | io_dmem_s2_nack);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:579:45, :985:22, :986:{63,83,116}, :1082:41]
    rocc_blocked <= ~wb_xcpt & (_io_rocc_cmd_valid_T & ~replay_wb_common | rocc_blocked);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:396:53, :739:42, :802:48, :989:25, :990:{50,72}, :1020:47, :1107:53, :1229:35]
    coreMonitorBundle_rd0val_REG <= ex_rs_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:457:14, :1150:46]
    coreMonitorBundle_rd0val_REG_1 <= coreMonitorBundle_rd0val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1150:{38,46}]
    coreMonitorBundle_rd1val_REG <= ex_rs_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:457:14, :1152:46]
    coreMonitorBundle_rd1val_REG_1 <= coreMonitorBundle_rd1val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1152:{38,46}]
    if (reset) begin
      id_reg_fence <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :300:20, :322:29, :330:19]
      _r <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :330:19, :753:22, :845:25, :1256:29]
    end
    else begin
      id_reg_fence <= ~ctrl_killd & ((&_id_ctrl_decoder_decoded_T_10) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & _ibuf_io_inst_0_bits_inst_bits[26]) | id_mem_busy & id_reg_fence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :322:29, :387:29, :391:{37,52}, :392:38, :393:{23,38}, :507:19, :512:22, :517:{26,41}, :1007:104, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      if (ll_wen | _GEN_17)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:761:24, :796:44, :799:12, :946:28, :1263:17]
        _r <= _GEN_16 | (_GEN_17 ? 32'h1 << wb_reg_inst[11:7] : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :289:24, :330:19, :443:29, :753:22, :845:25, :946:28, :1251:60, :1252:62, :1256:29, :1260:{49,58}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      else if (ll_wen)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:761:24, :796:44, :799:12]
        _r <= _GEN_16;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1252:62, :1256:29]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:31];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;
        end
        id_reg_pause = _RANDOM[5'h0][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25]
        imem_might_request_reg = _RANDOM[5'h0][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :154:35]
        ex_ctrl_fp = _RANDOM[5'h0][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_rocc = _RANDOM[5'h0][6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_branch = _RANDOM[5'h0][7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_jal = _RANDOM[5'h0][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_jalr = _RANDOM[5'h0][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_rxs2 = _RANDOM[5'h0][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_rxs1 = _RANDOM[5'h0][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_sel_alu2 = _RANDOM[5'h0][13:12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_sel_alu1 = _RANDOM[5'h0][15:14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_sel_imm = _RANDOM[5'h0][18:16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_alu_fn = _RANDOM[5'h0][23:20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_mem = _RANDOM[5'h0][24];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_mem_cmd = _RANDOM[5'h0][29:25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_rfs1 = _RANDOM[5'h0][30];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_rfs2 = _RANDOM[5'h0][31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:153:25, :232:20]
        ex_ctrl_wfd = _RANDOM[5'h1][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
        ex_ctrl_mul = _RANDOM[5'h1][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
        ex_ctrl_div = _RANDOM[5'h1][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
        ex_ctrl_wxd = _RANDOM[5'h1][4];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
        ex_ctrl_csr = _RANDOM[5'h1][7:5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
        ex_ctrl_fence_i = _RANDOM[5'h1][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
        mem_ctrl_fp = _RANDOM[5'h1][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
        mem_ctrl_rocc = _RANDOM[5'h1][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
        mem_ctrl_branch = _RANDOM[5'h1][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
        mem_ctrl_jal = _RANDOM[5'h1][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
        mem_ctrl_jalr = _RANDOM[5'h1][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
        mem_ctrl_rxs2 = _RANDOM[5'h1][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
        mem_ctrl_rxs1 = _RANDOM[5'h1][20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :233:21]
        mem_ctrl_mem = _RANDOM[5'h2][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
        mem_ctrl_rfs1 = _RANDOM[5'h2][7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
        mem_ctrl_rfs2 = _RANDOM[5'h2][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
        mem_ctrl_wfd = _RANDOM[5'h2][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
        mem_ctrl_mul = _RANDOM[5'h2][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
        mem_ctrl_div = _RANDOM[5'h2][12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
        mem_ctrl_wxd = _RANDOM[5'h2][13];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
        mem_ctrl_csr = _RANDOM[5'h2][16:14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
        mem_ctrl_fence_i = _RANDOM[5'h2][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
        mem_ctrl_vec = _RANDOM[5'h2][21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21]
        wb_ctrl_rocc = _RANDOM[5'h2][24];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
        wb_ctrl_rxs2 = _RANDOM[5'h2][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
        wb_ctrl_rxs1 = _RANDOM[5'h2][29];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :234:20]
        wb_ctrl_mem = _RANDOM[5'h3][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
        wb_ctrl_rfs1 = _RANDOM[5'h3][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
        wb_ctrl_rfs2 = _RANDOM[5'h3][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
        wb_ctrl_wfd = _RANDOM[5'h3][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
        wb_ctrl_div = _RANDOM[5'h3][21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
        wb_ctrl_wxd = _RANDOM[5'h3][22];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
        wb_ctrl_csr = _RANDOM[5'h3][25:23];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
        wb_ctrl_fence_i = _RANDOM[5'h3][26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
        wb_ctrl_vec = _RANDOM[5'h3][30];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20]
        ex_reg_xcpt_interrupt = _RANDOM[5'h3][31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :236:35]
        ex_reg_valid = _RANDOM[5'h4][0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:237:35]
        ex_reg_rvc = _RANDOM[5'h4][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:237:35, :238:35]
        ex_reg_xcpt = _RANDOM[5'h5][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:240:35]
        ex_reg_flush_pipe = _RANDOM[5'h5][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:240:35, :241:35]
        ex_reg_load_use = _RANDOM[5'h5][20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:240:35, :242:35]
        ex_reg_cause = {_RANDOM[5'h5][31:21], _RANDOM[5'h6][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:240:35, :243:35]
        ex_reg_replay = _RANDOM[5'h6][21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:35, :244:26]
        ex_reg_pc = {_RANDOM[5'h6][31:22], _RANDOM[5'h7][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:243:35, :245:22]
        ex_reg_mem_size = _RANDOM[5'h7][23:22];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:22, :246:28]
        ex_reg_inst = {_RANDOM[5'h7][31:25], _RANDOM[5'h8][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:22, :248:24]
        ex_reg_raw_inst = {_RANDOM[5'h8][31:25], _RANDOM[5'h9][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:24, :249:28]
        mem_reg_xcpt_interrupt = _RANDOM[5'h9][27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:28, :253:36]
        mem_reg_valid = _RANDOM[5'h9][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:28, :254:36]
        mem_reg_rvc = _RANDOM[5'h9][29];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:28, :255:36]
        mem_reg_xcpt = _RANDOM[5'hB][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:36]
        mem_reg_replay = _RANDOM[5'hB][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:36, :258:36]
        mem_reg_flush_pipe = _RANDOM[5'hB][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:36, :259:36]
        mem_reg_cause = {_RANDOM[5'hB][31:17], _RANDOM[5'hC][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:36, :260:36]
        mem_mem_cmd_bh = _RANDOM[5'hC][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:36, :261:36]
        mem_reg_load = _RANDOM[5'hC][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:36, :262:36]
        mem_reg_store = _RANDOM[5'hC][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:36, :263:36]
        mem_reg_pc = {_RANDOM[5'hC][31:22], _RANDOM[5'hD][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:36, :266:23]
        mem_reg_inst = {_RANDOM[5'hD][31:22], _RANDOM[5'hE][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:266:23, :267:25]
        mem_reg_hls_or_dv = _RANDOM[5'hE][24];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:267:25, :269:30]
        mem_reg_raw_inst = {_RANDOM[5'hE][31:25], _RANDOM[5'hF][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:267:25, :270:29]
        mem_reg_wdata = {_RANDOM[5'hF][31:25], _RANDOM[5'h10][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:29, :271:26]
        mem_reg_rs2 = {_RANDOM[5'h10][31:25], _RANDOM[5'h11][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:26, :272:24]
        mem_br_taken = _RANDOM[5'h11][25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:24, :273:25]
        wb_reg_valid = _RANDOM[5'h11][27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:24, :277:35]
        wb_reg_xcpt = _RANDOM[5'h11][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:24, :278:35]
        wb_reg_replay = _RANDOM[5'h11][29];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:24, :279:35]
        wb_reg_flush_pipe = _RANDOM[5'h11][30];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:24, :280:35]
        wb_reg_cause = {_RANDOM[5'h11][31], _RANDOM[5'h12][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:24, :281:35]
        wb_reg_pc = {_RANDOM[5'h13][31:1], _RANDOM[5'h14][0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:284:22]
        wb_reg_hls_or_dv = _RANDOM[5'h14][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:284:22, :286:29]
        wb_reg_inst = {_RANDOM[5'h14][31:6], _RANDOM[5'h15][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:284:22, :289:24]
        wb_reg_raw_inst = {_RANDOM[5'h15][31:6], _RANDOM[5'h16][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:24, :290:28]
        wb_reg_wdata = {_RANDOM[5'h16][31:6], _RANDOM[5'h17][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:28, :291:25]
        id_reg_fence = _RANDOM[5'h18][7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:322:29]
        ex_reg_rs_bypass_0 = _RANDOM[5'h18][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:322:29, :453:29]
        ex_reg_rs_bypass_1 = _RANDOM[5'h18][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:322:29, :453:29]
        ex_reg_rs_lsb_0 = _RANDOM[5'h18][11:10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:322:29, :454:26]
        ex_reg_rs_lsb_1 = _RANDOM[5'h18][13:12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:322:29, :454:26]
        ex_reg_rs_msb_0 = {_RANDOM[5'h18][31:14], _RANDOM[5'h19][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:322:29, :455:26]
        ex_reg_rs_msb_1 = {_RANDOM[5'h19][31:12], _RANDOM[5'h1A][9:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:455:26]
        div_io_kill_REG = _RANDOM[5'h1A][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:455:26, :683:41]
        _r = {_RANDOM[5'h1A][31:11], _RANDOM[5'h1B][10:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:455:26, :1256:29]
        dcache_blocked_blocked = _RANDOM[5'h1B][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:985:22, :1256:29]
        rocc_blocked = _RANDOM[5'h1B][12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:989:25, :1256:29]
        coreMonitorBundle_rd0val_REG = {_RANDOM[5'h1B][31:15], _RANDOM[5'h1C][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1150:46, :1256:29]
        coreMonitorBundle_rd0val_REG_1 = {_RANDOM[5'h1C][31:15], _RANDOM[5'h1D][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1150:{38,46}]
        coreMonitorBundle_rd1val_REG = {_RANDOM[5'h1D][31:15], _RANDOM[5'h1E][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1150:38, :1152:46]
        coreMonitorBundle_rd1val_REG_1 = {_RANDOM[5'h1E][31:15], _RANDOM[5'h1F][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1152:{38,46}]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IBuf ibuf (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_imem_ready                (io_imem_resp_ready),
    .io_imem_valid                (io_imem_resp_valid),
    .io_imem_bits_pc              (io_imem_resp_bits_pc),
    .io_imem_bits_data            (io_imem_resp_bits_data),
    .io_imem_bits_xcpt_pf_inst    (io_imem_resp_bits_xcpt_pf_inst),
    .io_imem_bits_xcpt_gf_inst    (io_imem_resp_bits_xcpt_gf_inst),
    .io_imem_bits_xcpt_ae_inst    (io_imem_resp_bits_xcpt_ae_inst),
    .io_imem_bits_replay          (io_imem_resp_bits_replay),
    .io_kill                      (io_imem_req_valid_0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:296:35]
    .io_pc                        (_ibuf_io_pc),
    .io_inst_0_ready              (~_ctrl_stalld_T_32),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1004:22, :1030:28]
    .io_inst_0_valid              (_ibuf_io_inst_0_valid),
    .io_inst_0_bits_xcpt0_pf_inst (_ibuf_io_inst_0_bits_xcpt0_pf_inst),
    .io_inst_0_bits_xcpt0_gf_inst (_ibuf_io_inst_0_bits_xcpt0_gf_inst),
    .io_inst_0_bits_xcpt0_ae_inst (_ibuf_io_inst_0_bits_xcpt0_ae_inst),
    .io_inst_0_bits_xcpt1_pf_inst (_ibuf_io_inst_0_bits_xcpt1_pf_inst),
    .io_inst_0_bits_xcpt1_gf_inst (_ibuf_io_inst_0_bits_xcpt1_gf_inst),
    .io_inst_0_bits_xcpt1_ae_inst (_ibuf_io_inst_0_bits_xcpt1_ae_inst),
    .io_inst_0_bits_replay        (_ibuf_io_inst_0_bits_replay),
    .io_inst_0_bits_rvc           (_ibuf_io_inst_0_bits_rvc),
    .io_inst_0_bits_inst_bits     (_ibuf_io_inst_0_bits_inst_bits),
    .io_inst_0_bits_inst_rd       (_ibuf_io_inst_0_bits_inst_rd),
    .io_inst_0_bits_inst_rs1      (_ibuf_io_inst_0_bits_inst_rs1),
    .io_inst_0_bits_inst_rs2      (_ibuf_io_inst_0_bits_inst_rs2),
    .io_inst_0_bits_raw           (_ibuf_io_inst_0_bits_raw)
  );
  rf_31x32 rf_ext (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1270:15]
    .R0_addr (~_ibuf_io_inst_0_bits_inst_rs2),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :1271:39]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_rf_ext_R0_data),
    .R1_addr (~_ibuf_io_inst_0_bits_inst_rs1),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20, :1271:39]
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_rf_ext_R1_data),
    .W0_addr (~rf_waddr),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:805:21, :1271:39]
    .W0_en   (rf_wen & (|rf_waddr)),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:804:23, :805:21, :811:17, :1270:15, :1282:{16,25}]
    .W0_clk  (clock),
    .W0_data (coreMonitorBundle_wrdata)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:806:21]
  );
  CSRFile csr (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
    .clock                              (clock),
    .reset                              (reset),
    .io_ungated_clock                   (clock),
    .io_interrupts_debug                (io_interrupts_debug),
    .io_interrupts_mtip                 (io_interrupts_mtip),
    .io_interrupts_msip                 (io_interrupts_msip),
    .io_interrupts_meip                 (io_interrupts_meip),
    .io_hartid                          (io_hartid),
    .io_rw_addr                         (wb_reg_inst[31:20]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:24, :890:32]
    .io_rw_cmd                          (wb_ctrl_csr & {wb_reg_valid, 2'h3}),	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:183:{9,15}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :277:35, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_rw_rdata                        (_csr_io_rw_rdata),
    .io_rw_wdata                        (wb_reg_wdata),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:291:25]
    .io_decode_0_inst                   (_ibuf_io_inst_0_bits_inst_bits),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
    .io_decode_0_read_illegal           (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal          (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush            (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal         (_csr_io_decode_0_system_illegal),
    .io_decode_0_virtual_access_illegal (_csr_io_decode_0_virtual_access_illegal),
    .io_decode_0_virtual_system_illegal (_csr_io_decode_0_virtual_system_illegal),
    .io_csr_stall                       (_csr_io_csr_stall),
    .io_eret                            (_csr_io_eret),
    .io_singleStep                      (_csr_io_singleStep),
    .io_status_debug                    (_csr_io_status_debug),
    .io_status_wfi                      (io_wfi),
    .io_status_isa                      (_csr_io_status_isa),
    .io_status_dv                       (_csr_io_status_dv),
    .io_status_v                        (_csr_io_status_v),
    .io_evec                            (_csr_io_evec),
    .io_exception                       (wb_xcpt),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1229:35]
    .io_retire                          (wb_valid),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:802:45]
    .io_cause                           (wb_reg_xcpt ? wb_reg_cause : {27'h0, _GEN_3 ? 5'hF : _GEN_4 ? 5'hD : {2'h0, _GEN_5 ? 3'h7 : _GEN_6 ? 3'h5 : {1'h1, _GEN_7, 1'h0}}}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :278:35, :281:35, :300:20, :330:19, :522:24, :712:34, :713:34, :716:34, :717:34, :718:34, :1292:24, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_pc                              (wb_reg_pc),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:284:22]
    .io_tval                            (wb_xcpt & (tval_any_addr | wb_reg_cause == 32'h2) ? wb_reg_wdata : 32'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :281:35, :291:25, :330:19, :753:22, :833:38, :835:32, :836:{28,46}, :838:21, :845:25, :1229:35]
    .io_gva                             (wb_xcpt & (tval_any_addr & _csr_io_status_v | ~wb_reg_xcpt & wb_reg_hls_or_dv)),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:35, :286:29, :330:19, :832:24, :833:38, :837:{25,43,62,80}, :1229:35]
    .io_time                            (_csr_io_time),
    .io_interrupt                       (_csr_io_interrupt),
    .io_interrupt_cause                 (_csr_io_interrupt_cause),
    .io_bp_0_control_action             (_csr_io_bp_0_control_action),
    .io_bp_0_control_tmatch             (_csr_io_bp_0_control_tmatch),
    .io_bp_0_control_x                  (_csr_io_bp_0_control_x),
    .io_bp_0_control_w                  (_csr_io_bp_0_control_w),
    .io_bp_0_control_r                  (_csr_io_bp_0_control_r),
    .io_bp_0_address                    (_csr_io_bp_0_address),
    .io_inhibit_cycle                   (_csr_io_inhibit_cycle),
    .io_inst_0                          ({(&(wb_reg_raw_inst[1:0])) ? wb_reg_inst[31:16] : 16'h0, wb_reg_raw_inst[15:0]}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:24, :290:28, :819:{46,50,66,73,91,119}]
    .io_trace_0_valid                   (_csr_io_trace_0_valid),
    .io_trace_0_iaddr                   (_csr_io_trace_0_iaddr),
    .io_trace_0_insn                    (_csr_io_trace_0_insn),
    .io_trace_0_exception               (_csr_io_trace_0_exception),
    .io_customCSRs_0_value              (_csr_io_customCSRs_0_value)
  );
  BreakpointUnit bpu (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:402:19]
    .io_status_debug        (_csr_io_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
    .io_bp_0_control_action (_csr_io_bp_0_control_action),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
    .io_bp_0_control_tmatch (_csr_io_bp_0_control_tmatch),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
    .io_bp_0_control_x      (_csr_io_bp_0_control_x),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
    .io_bp_0_control_w      (_csr_io_bp_0_control_w),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
    .io_bp_0_control_r      (_csr_io_bp_0_control_r),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
    .io_bp_0_address        (_csr_io_bp_0_address),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
    .io_pc                  (_ibuf_io_pc),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:20]
    .io_ea                  (mem_reg_wdata),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:26]
    .io_xcpt_if             (_bpu_io_xcpt_if),
    .io_xcpt_ld             (_bpu_io_xcpt_ld),
    .io_xcpt_st             (_bpu_io_xcpt_st),
    .io_debug_if            (_bpu_io_debug_if),
    .io_debug_ld            (_bpu_io_debug_ld),
    .io_debug_st            (_bpu_io_debug_st)
  );
  ALU alu (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:484:19]
    .io_fn        (ex_ctrl_alu_fn),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
    .io_in2       (_GEN_1[ex_ctrl_sel_alu2]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :462:48]
    .io_in1       (ex_ctrl_sel_alu1 == 2'h2 ? ex_reg_pc : ex_ctrl_sel_alu1 == 2'h1 ? ex_rs_0 : 32'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:127:14, :232:20, :245:22, :330:19, :457:14, :459:48, :753:22, :845:25, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_out       (_alu_io_out),
    .io_adder_out (io_dmem_req_bits_addr),
    .io_cmp_out   (_alu_io_cmp_out)
  );
  MulDiv div (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:493:19]
    .clock             (clock),
    .reset             (reset),
    .io_req_ready      (_div_io_req_ready),
    .io_req_valid      (_div_io_req_valid_T),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:494:36]
    .io_req_bits_fn    (ex_ctrl_alu_fn),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
    .io_req_bits_in1   (ex_rs_0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:457:14]
    .io_req_bits_in2   (ex_rs_1),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:457:14]
    .io_req_bits_tag   (ex_reg_inst[11:7]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:24, :441:29]
    .io_kill           (killm_common & div_io_kill_REG),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:682:68, :683:{31,41}]
    .io_resp_ready     (_ll_arb_io_in_0_ready),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:753:22]
    .io_resp_valid     (_div_io_resp_valid),
    .io_resp_bits_data (_div_io_resp_bits_data),
    .io_resp_bits_tag  (_div_io_resp_bits_tag)
  );
  Arbiter_1 ll_arb (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:753:22]
    .io_in_0_ready     (_ll_arb_io_in_0_ready),
    .io_in_0_valid     (_div_io_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:493:19]
    .io_in_0_bits_data (_div_io_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:493:19]
    .io_in_0_bits_tag  (_div_io_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:493:19]
    .io_out_ready      (_GEN),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:762:23, :796:44, :797:25]
    .io_out_valid      (_ll_arb_io_out_valid),
    .io_out_bits_data  (_ll_arb_io_out_bits_data),
    .io_out_bits_tag   (_ll_arb_io_out_bits_tag)
  );
  PlusArgTimeout PlusArgTimeout (	// @[generators/rocket-chip/src/main/scala/util/PlusArg.scala:89:11]
    .clock    (clock),
    .reset    (reset),
    .io_count (_csr_io_time)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  );
  assign io_imem_might_request = imem_might_request_reg;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:154:35]
  assign io_imem_req_valid = io_imem_req_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:296:35]
  assign io_imem_req_bits_pc = wb_xcpt | _csr_io_eret ? _csr_io_evec : _replay_wb_T ? wb_reg_pc : mem_npc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:284:22, :330:19, :601:129, :743:36, :1012:{8,17}, :1013:8, :1229:35]
  assign io_imem_req_bits_speculative = ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:688:34, :744:53]
  assign io_imem_btb_update_valid = mem_reg_valid & ~take_pc_wb & (ex_pc_valid ? mem_npc != ex_reg_pc : ~(_ibuf_io_inst_0_valid | io_imem_resp_valid) | mem_npc != _ibuf_io_pc) & (~(mem_ctrl_branch | mem_ctrl_jalr | mem_ctrl_jal) | mem_cfi_taken);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:21, :245:22, :254:36, :300:20, :577:51, :601:129, :603:{8,30}, :604:{8,31,62}, :607:50, :608:74, :688:34, :744:53, :1032:{77,81,90}]
  assign io_imem_bht_update_valid = mem_reg_valid & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:36, :688:34, :744:53, :1045:45]
  assign io_imem_flush_icache = wb_reg_valid & wb_ctrl_fence_i & ~io_dmem_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:20, :277:35, :1015:{59,62}]
  assign io_dmem_req_valid = io_dmem_req_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1082:41]
  assign io_dmem_req_bits_tag = {ex_reg_inst[11:7], ex_ctrl_fp};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20, :248:24, :441:29, :1083:26]
  assign io_dmem_req_bits_cmd = ex_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:232:20]
  assign io_dmem_req_bits_size = ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:28]
  assign io_dmem_req_bits_signed = ~(ex_reg_inst[14]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:248:24, :1088:{30,75}]
  assign io_dmem_req_bits_dv = _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  assign io_dmem_s1_kill = killm_common | mem_ldst_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:682:68, :1102:35, :1229:35]
  assign io_dmem_s1_data_data = mem_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:24]
  assign io_ptw_status_debug = _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
  assign io_ptw_customCSRs_csrs_0_value = _csr_io_customCSRs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:19]
endmodule

