Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/shmilybelon/Software/Vivado/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto f7557401741146359bd80df5404fd6f5 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sd3_2_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.sd3_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "sd3_2_tb_time_impl.sdf", for root module "sd3_2_tb/tb".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "sd3_2_tb_time_impl.sdf", for root module "sd3_2_tb/tb".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.JK
Compiling module xil_defaultlib.JK_0
Compiling module xil_defaultlib.JK_1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.JK_2
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.sd3_2
Compiling module xil_defaultlib.sd3_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sd3_2_tb_time_impl
