<stg><name>global_mean_pooling_Pipeline_VITIS_LOOP_292_2</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="28" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %nd = alloca i32 1

]]></Node>
<StgValue><ssdm name="nd"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:18 %trunc_ln712_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln712_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_1_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i32 0, i32 %nd

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i28 0, i28 %sum_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %nd_1 = load i32 %nd

]]></Node>
<StgValue><ssdm name="nd_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %icmp_ln292 = icmp_eq  i32 %nd_1, i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %add_ln292 = add i32 %nd_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %br_ln292 = br i1 %icmp_ln292, void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:0 %nd_cast = zext i32 %nd_1

]]></Node>
<StgValue><ssdm name="nd_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:1 %specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln291"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:9 %out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:10 %out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:11 %out_nodes_features_skip_concat_bias_V_9_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_9, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:12 %out_nodes_features_skip_concat_bias_V_10_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_10, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:13 %out_nodes_features_skip_concat_bias_V_11_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_11, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:14 %out_nodes_features_skip_concat_bias_V_12_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_12, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:15 %out_nodes_features_skip_concat_bias_V_13_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_13, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:16 %out_nodes_features_skip_concat_bias_V_14_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_14, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:17 %out_nodes_features_skip_concat_bias_V_15_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_15, i64 0, i64 %nd_cast

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:18 %switch_ln712 = switch i4 %trunc_ln712_1_read, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln712"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="28" op_0_bw="8">
<![CDATA[
branch14:0 %out_nodes_features_skip_concat_bias_V_14_load = load i8 %out_nodes_features_skip_concat_bias_V_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="8">
<![CDATA[
branch13:0 %out_nodes_features_skip_concat_bias_V_13_load = load i8 %out_nodes_features_skip_concat_bias_V_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="28" op_0_bw="8">
<![CDATA[
branch12:0 %out_nodes_features_skip_concat_bias_V_12_load = load i8 %out_nodes_features_skip_concat_bias_V_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="8">
<![CDATA[
branch11:0 %out_nodes_features_skip_concat_bias_V_11_load = load i8 %out_nodes_features_skip_concat_bias_V_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="28" op_0_bw="8">
<![CDATA[
branch10:0 %out_nodes_features_skip_concat_bias_V_10_load = load i8 %out_nodes_features_skip_concat_bias_V_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="8">
<![CDATA[
branch9:0 %out_nodes_features_skip_concat_bias_V_9_load = load i8 %out_nodes_features_skip_concat_bias_V_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="8">
<![CDATA[
branch8:0 %out_nodes_features_skip_concat_bias_V_8_load = load i8 %out_nodes_features_skip_concat_bias_V_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="8">
<![CDATA[
branch7:0 %out_nodes_features_skip_concat_bias_V_7_load = load i8 %out_nodes_features_skip_concat_bias_V_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="28" op_0_bw="8">
<![CDATA[
branch6:0 %out_nodes_features_skip_concat_bias_V_6_load = load i8 %out_nodes_features_skip_concat_bias_V_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="28" op_0_bw="8">
<![CDATA[
branch5:0 %out_nodes_features_skip_concat_bias_V_5_load = load i8 %out_nodes_features_skip_concat_bias_V_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="28" op_0_bw="8">
<![CDATA[
branch4:0 %out_nodes_features_skip_concat_bias_V_4_load = load i8 %out_nodes_features_skip_concat_bias_V_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="28" op_0_bw="8">
<![CDATA[
branch3:0 %out_nodes_features_skip_concat_bias_V_3_load = load i8 %out_nodes_features_skip_concat_bias_V_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="8">
<![CDATA[
branch2:0 %out_nodes_features_skip_concat_bias_V_2_load = load i8 %out_nodes_features_skip_concat_bias_V_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="8">
<![CDATA[
branch1:0 %out_nodes_features_skip_concat_bias_V_1_load = load i8 %out_nodes_features_skip_concat_bias_V_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="28" op_0_bw="8">
<![CDATA[
branch0:0 %out_nodes_features_skip_concat_bias_V_0_load = load i8 %out_nodes_features_skip_concat_bias_V_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="28" op_0_bw="8">
<![CDATA[
branch15:0 %out_nodes_features_skip_concat_bias_V_15_load = load i8 %out_nodes_features_skip_concat_bias_V_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64:3 %store_ln292 = store i32 %add_ln292, i32 %nd

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="28" op_0_bw="8">
<![CDATA[
branch14:0 %out_nodes_features_skip_concat_bias_V_14_load = load i8 %out_nodes_features_skip_concat_bias_V_14_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="8">
<![CDATA[
branch13:0 %out_nodes_features_skip_concat_bias_V_13_load = load i8 %out_nodes_features_skip_concat_bias_V_13_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="28" op_0_bw="8">
<![CDATA[
branch12:0 %out_nodes_features_skip_concat_bias_V_12_load = load i8 %out_nodes_features_skip_concat_bias_V_12_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="8">
<![CDATA[
branch11:0 %out_nodes_features_skip_concat_bias_V_11_load = load i8 %out_nodes_features_skip_concat_bias_V_11_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="28" op_0_bw="8">
<![CDATA[
branch10:0 %out_nodes_features_skip_concat_bias_V_10_load = load i8 %out_nodes_features_skip_concat_bias_V_10_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="8">
<![CDATA[
branch9:0 %out_nodes_features_skip_concat_bias_V_9_load = load i8 %out_nodes_features_skip_concat_bias_V_9_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="8">
<![CDATA[
branch8:0 %out_nodes_features_skip_concat_bias_V_8_load = load i8 %out_nodes_features_skip_concat_bias_V_8_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="8">
<![CDATA[
branch7:0 %out_nodes_features_skip_concat_bias_V_7_load = load i8 %out_nodes_features_skip_concat_bias_V_7_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="28" op_0_bw="8">
<![CDATA[
branch6:0 %out_nodes_features_skip_concat_bias_V_6_load = load i8 %out_nodes_features_skip_concat_bias_V_6_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="28" op_0_bw="8">
<![CDATA[
branch5:0 %out_nodes_features_skip_concat_bias_V_5_load = load i8 %out_nodes_features_skip_concat_bias_V_5_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="28" op_0_bw="8">
<![CDATA[
branch4:0 %out_nodes_features_skip_concat_bias_V_4_load = load i8 %out_nodes_features_skip_concat_bias_V_4_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="28" op_0_bw="8">
<![CDATA[
branch3:0 %out_nodes_features_skip_concat_bias_V_3_load = load i8 %out_nodes_features_skip_concat_bias_V_3_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="8">
<![CDATA[
branch2:0 %out_nodes_features_skip_concat_bias_V_2_load = load i8 %out_nodes_features_skip_concat_bias_V_2_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="8">
<![CDATA[
branch1:0 %out_nodes_features_skip_concat_bias_V_1_load = load i8 %out_nodes_features_skip_concat_bias_V_1_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="28" op_0_bw="8">
<![CDATA[
branch0:0 %out_nodes_features_skip_concat_bias_V_0_load = load i8 %out_nodes_features_skip_concat_bias_V_0_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="28" op_0_bw="8">
<![CDATA[
branch15:0 %out_nodes_features_skip_concat_bias_V_15_load = load i8 %out_nodes_features_skip_concat_bias_V_15_addr

]]></Node>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln712 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64

]]></Node>
<StgValue><ssdm name="br_ln712"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.exitStub:0 %sum_V_load_1 = load i28 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28">
<![CDATA[
._crit_edge.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %sum_V_out, i28 %sum_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0">
<![CDATA[
._crit_edge.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0" op_8_bw="28" op_9_bw="0" op_10_bw="28" op_11_bw="0" op_12_bw="28" op_13_bw="0" op_14_bw="28" op_15_bw="0" op_16_bw="28" op_17_bw="0" op_18_bw="28" op_19_bw="0" op_20_bw="28" op_21_bw="0" op_22_bw="28" op_23_bw="0" op_24_bw="28" op_25_bw="0" op_26_bw="28" op_27_bw="0" op_28_bw="28" op_29_bw="0" op_30_bw="28" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64:0 %phi_ln712 = phi i28 %out_nodes_features_skip_concat_bias_V_0_load, void %branch0, i28 %out_nodes_features_skip_concat_bias_V_1_load, void %branch1, i28 %out_nodes_features_skip_concat_bias_V_2_load, void %branch2, i28 %out_nodes_features_skip_concat_bias_V_3_load, void %branch3, i28 %out_nodes_features_skip_concat_bias_V_4_load, void %branch4, i28 %out_nodes_features_skip_concat_bias_V_5_load, void %branch5, i28 %out_nodes_features_skip_concat_bias_V_6_load, void %branch6, i28 %out_nodes_features_skip_concat_bias_V_7_load, void %branch7, i28 %out_nodes_features_skip_concat_bias_V_8_load, void %branch8, i28 %out_nodes_features_skip_concat_bias_V_9_load, void %branch9, i28 %out_nodes_features_skip_concat_bias_V_10_load, void %branch10, i28 %out_nodes_features_skip_concat_bias_V_11_load, void %branch11, i28 %out_nodes_features_skip_concat_bias_V_12_load, void %branch12, i28 %out_nodes_features_skip_concat_bias_V_13_load, void %branch13, i28 %out_nodes_features_skip_concat_bias_V_14_load, void %branch14, i28 %out_nodes_features_skip_concat_bias_V_15_load, void %branch15

]]></Node>
<StgValue><ssdm name="phi_ln712"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64:1 %sum_V_load = load i28 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64:2 %sum_V_1 = add i28 %phi_ln712, i28 %sum_V_load

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64:4 %store_ln712 = store i28 %sum_V_1, i28 %sum_V

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split64:5 %br_ln0 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="153" name="num_of_nodes" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_of_nodes"/></StgValue>
</port>
<port id="154" name="trunc_ln712_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln712_1"/></StgValue>
</port>
<port id="155" name="sum_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_V_out"/></StgValue>
</port>
<port id="156" name="out_nodes_features_skip_concat_bias_V_0" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="out_nodes_features_skip_concat_bias_V_1" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="out_nodes_features_skip_concat_bias_V_2" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="out_nodes_features_skip_concat_bias_V_3" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="out_nodes_features_skip_concat_bias_V_4" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="out_nodes_features_skip_concat_bias_V_5" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="out_nodes_features_skip_concat_bias_V_6" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="out_nodes_features_skip_concat_bias_V_7" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="out_nodes_features_skip_concat_bias_V_8" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="165" name="out_nodes_features_skip_concat_bias_V_9" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="166" name="out_nodes_features_skip_concat_bias_V_10" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="out_nodes_features_skip_concat_bias_V_11" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="168" name="out_nodes_features_skip_concat_bias_V_12" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="out_nodes_features_skip_concat_bias_V_13" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="170" name="out_nodes_features_skip_concat_bias_V_14" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="out_nodes_features_skip_concat_bias_V_15" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="173" from="StgValue_172" to="sum_V" fromId="172" toId="6">
</dataflow>
<dataflow id="174" from="StgValue_172" to="nd" fromId="172" toId="7">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="8">
</dataflow>
<dataflow id="177" from="out_nodes_features_skip_concat_bias_V_15" to="specmemcore_ln0" fromId="171" toId="8">
</dataflow>
<dataflow id="179" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="8">
</dataflow>
<dataflow id="181" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="8">
</dataflow>
<dataflow id="183" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="8">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="9">
</dataflow>
<dataflow id="185" from="out_nodes_features_skip_concat_bias_V_14" to="specmemcore_ln0" fromId="170" toId="9">
</dataflow>
<dataflow id="186" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="9">
</dataflow>
<dataflow id="187" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="9">
</dataflow>
<dataflow id="188" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="9">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="10">
</dataflow>
<dataflow id="190" from="out_nodes_features_skip_concat_bias_V_13" to="specmemcore_ln0" fromId="169" toId="10">
</dataflow>
<dataflow id="191" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="10">
</dataflow>
<dataflow id="192" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="10">
</dataflow>
<dataflow id="193" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="10">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="11">
</dataflow>
<dataflow id="195" from="out_nodes_features_skip_concat_bias_V_12" to="specmemcore_ln0" fromId="168" toId="11">
</dataflow>
<dataflow id="196" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="11">
</dataflow>
<dataflow id="197" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="11">
</dataflow>
<dataflow id="198" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="11">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="12">
</dataflow>
<dataflow id="200" from="out_nodes_features_skip_concat_bias_V_11" to="specmemcore_ln0" fromId="167" toId="12">
</dataflow>
<dataflow id="201" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="12">
</dataflow>
<dataflow id="202" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="12">
</dataflow>
<dataflow id="203" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="12">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="13">
</dataflow>
<dataflow id="205" from="out_nodes_features_skip_concat_bias_V_10" to="specmemcore_ln0" fromId="166" toId="13">
</dataflow>
<dataflow id="206" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="13">
</dataflow>
<dataflow id="207" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="13">
</dataflow>
<dataflow id="208" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="13">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="14">
</dataflow>
<dataflow id="210" from="out_nodes_features_skip_concat_bias_V_9" to="specmemcore_ln0" fromId="165" toId="14">
</dataflow>
<dataflow id="211" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="14">
</dataflow>
<dataflow id="212" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="14">
</dataflow>
<dataflow id="213" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="14">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="15">
</dataflow>
<dataflow id="215" from="out_nodes_features_skip_concat_bias_V_8" to="specmemcore_ln0" fromId="164" toId="15">
</dataflow>
<dataflow id="216" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="15">
</dataflow>
<dataflow id="217" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="15">
</dataflow>
<dataflow id="218" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="15">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="16">
</dataflow>
<dataflow id="220" from="out_nodes_features_skip_concat_bias_V_7" to="specmemcore_ln0" fromId="163" toId="16">
</dataflow>
<dataflow id="221" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="16">
</dataflow>
<dataflow id="222" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="16">
</dataflow>
<dataflow id="223" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="16">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="17">
</dataflow>
<dataflow id="225" from="out_nodes_features_skip_concat_bias_V_6" to="specmemcore_ln0" fromId="162" toId="17">
</dataflow>
<dataflow id="226" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="17">
</dataflow>
<dataflow id="227" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="17">
</dataflow>
<dataflow id="228" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="17">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="18">
</dataflow>
<dataflow id="230" from="out_nodes_features_skip_concat_bias_V_5" to="specmemcore_ln0" fromId="161" toId="18">
</dataflow>
<dataflow id="231" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="18">
</dataflow>
<dataflow id="232" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="18">
</dataflow>
<dataflow id="233" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="18">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="19">
</dataflow>
<dataflow id="235" from="out_nodes_features_skip_concat_bias_V_4" to="specmemcore_ln0" fromId="160" toId="19">
</dataflow>
<dataflow id="236" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="19">
</dataflow>
<dataflow id="237" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="19">
</dataflow>
<dataflow id="238" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="19">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="20">
</dataflow>
<dataflow id="240" from="out_nodes_features_skip_concat_bias_V_3" to="specmemcore_ln0" fromId="159" toId="20">
</dataflow>
<dataflow id="241" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="20">
</dataflow>
<dataflow id="242" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="20">
</dataflow>
<dataflow id="243" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="20">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="21">
</dataflow>
<dataflow id="245" from="out_nodes_features_skip_concat_bias_V_2" to="specmemcore_ln0" fromId="158" toId="21">
</dataflow>
<dataflow id="246" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="21">
</dataflow>
<dataflow id="247" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="21">
</dataflow>
<dataflow id="248" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="21">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="22">
</dataflow>
<dataflow id="250" from="out_nodes_features_skip_concat_bias_V_1" to="specmemcore_ln0" fromId="157" toId="22">
</dataflow>
<dataflow id="251" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="22">
</dataflow>
<dataflow id="252" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="22">
</dataflow>
<dataflow id="253" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="22">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="175" toId="23">
</dataflow>
<dataflow id="255" from="out_nodes_features_skip_concat_bias_V_0" to="specmemcore_ln0" fromId="156" toId="23">
</dataflow>
<dataflow id="256" from="StgValue_178" to="specmemcore_ln0" fromId="178" toId="23">
</dataflow>
<dataflow id="257" from="StgValue_180" to="specmemcore_ln0" fromId="180" toId="23">
</dataflow>
<dataflow id="258" from="StgValue_182" to="specmemcore_ln0" fromId="182" toId="23">
</dataflow>
<dataflow id="260" from="_ssdm_op_Read.ap_auto.i4" to="trunc_ln712_1_read" fromId="259" toId="24">
</dataflow>
<dataflow id="261" from="trunc_ln712_1" to="trunc_ln712_1_read" fromId="154" toId="24">
</dataflow>
<dataflow id="263" from="_ssdm_op_Read.ap_auto.i32" to="num_of_nodes_read" fromId="262" toId="25">
</dataflow>
<dataflow id="264" from="num_of_nodes" to="num_of_nodes_read" fromId="153" toId="25">
</dataflow>
<dataflow id="266" from="StgValue_265" to="store_ln0" fromId="265" toId="26">
</dataflow>
<dataflow id="267" from="nd" to="store_ln0" fromId="7" toId="26">
</dataflow>
<dataflow id="269" from="StgValue_268" to="store_ln0" fromId="268" toId="27">
</dataflow>
<dataflow id="270" from="sum_V" to="store_ln0" fromId="6" toId="27">
</dataflow>
<dataflow id="271" from="nd" to="nd_1" fromId="7" toId="29">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="272" toId="30">
</dataflow>
<dataflow id="275" from="StgValue_274" to="specpipeline_ln0" fromId="274" toId="30">
</dataflow>
<dataflow id="276" from="StgValue_265" to="specpipeline_ln0" fromId="265" toId="30">
</dataflow>
<dataflow id="277" from="StgValue_172" to="specpipeline_ln0" fromId="172" toId="30">
</dataflow>
<dataflow id="278" from="StgValue_265" to="specpipeline_ln0" fromId="265" toId="30">
</dataflow>
<dataflow id="280" from="p_str" to="specpipeline_ln0" fromId="279" toId="30">
</dataflow>
<dataflow id="281" from="nd_1" to="icmp_ln292" fromId="29" toId="31">
</dataflow>
<dataflow id="282" from="num_of_nodes_read" to="icmp_ln292" fromId="25" toId="31">
</dataflow>
<dataflow id="283" from="nd_1" to="add_ln292" fromId="29" toId="32">
</dataflow>
<dataflow id="284" from="StgValue_172" to="add_ln292" fromId="172" toId="32">
</dataflow>
<dataflow id="285" from="icmp_ln292" to="br_ln292" fromId="31" toId="33">
</dataflow>
<dataflow id="286" from="nd_1" to="nd_cast" fromId="29" toId="34">
</dataflow>
<dataflow id="288" from="_ssdm_op_SpecLoopName" to="specloopname_ln291" fromId="287" toId="35">
</dataflow>
<dataflow id="290" from="empty_29" to="specloopname_ln291" fromId="289" toId="35">
</dataflow>
<dataflow id="291" from="out_nodes_features_skip_concat_bias_V_0" to="out_nodes_features_skip_concat_bias_V_0_addr" fromId="156" toId="36">
</dataflow>
<dataflow id="293" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_0_addr" fromId="292" toId="36">
</dataflow>
<dataflow id="294" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_0_addr" fromId="34" toId="36">
</dataflow>
<dataflow id="295" from="out_nodes_features_skip_concat_bias_V_1" to="out_nodes_features_skip_concat_bias_V_1_addr" fromId="157" toId="37">
</dataflow>
<dataflow id="296" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_1_addr" fromId="292" toId="37">
</dataflow>
<dataflow id="297" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_1_addr" fromId="34" toId="37">
</dataflow>
<dataflow id="298" from="out_nodes_features_skip_concat_bias_V_2" to="out_nodes_features_skip_concat_bias_V_2_addr" fromId="158" toId="38">
</dataflow>
<dataflow id="299" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_2_addr" fromId="292" toId="38">
</dataflow>
<dataflow id="300" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_2_addr" fromId="34" toId="38">
</dataflow>
<dataflow id="301" from="out_nodes_features_skip_concat_bias_V_3" to="out_nodes_features_skip_concat_bias_V_3_addr" fromId="159" toId="39">
</dataflow>
<dataflow id="302" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_3_addr" fromId="292" toId="39">
</dataflow>
<dataflow id="303" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_3_addr" fromId="34" toId="39">
</dataflow>
<dataflow id="304" from="out_nodes_features_skip_concat_bias_V_4" to="out_nodes_features_skip_concat_bias_V_4_addr" fromId="160" toId="40">
</dataflow>
<dataflow id="305" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_4_addr" fromId="292" toId="40">
</dataflow>
<dataflow id="306" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_4_addr" fromId="34" toId="40">
</dataflow>
<dataflow id="307" from="out_nodes_features_skip_concat_bias_V_5" to="out_nodes_features_skip_concat_bias_V_5_addr" fromId="161" toId="41">
</dataflow>
<dataflow id="308" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_5_addr" fromId="292" toId="41">
</dataflow>
<dataflow id="309" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_5_addr" fromId="34" toId="41">
</dataflow>
<dataflow id="310" from="out_nodes_features_skip_concat_bias_V_6" to="out_nodes_features_skip_concat_bias_V_6_addr" fromId="162" toId="42">
</dataflow>
<dataflow id="311" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_6_addr" fromId="292" toId="42">
</dataflow>
<dataflow id="312" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_6_addr" fromId="34" toId="42">
</dataflow>
<dataflow id="313" from="out_nodes_features_skip_concat_bias_V_7" to="out_nodes_features_skip_concat_bias_V_7_addr" fromId="163" toId="43">
</dataflow>
<dataflow id="314" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_7_addr" fromId="292" toId="43">
</dataflow>
<dataflow id="315" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_7_addr" fromId="34" toId="43">
</dataflow>
<dataflow id="316" from="out_nodes_features_skip_concat_bias_V_8" to="out_nodes_features_skip_concat_bias_V_8_addr" fromId="164" toId="44">
</dataflow>
<dataflow id="317" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_8_addr" fromId="292" toId="44">
</dataflow>
<dataflow id="318" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_8_addr" fromId="34" toId="44">
</dataflow>
<dataflow id="319" from="out_nodes_features_skip_concat_bias_V_9" to="out_nodes_features_skip_concat_bias_V_9_addr" fromId="165" toId="45">
</dataflow>
<dataflow id="320" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_9_addr" fromId="292" toId="45">
</dataflow>
<dataflow id="321" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_9_addr" fromId="34" toId="45">
</dataflow>
<dataflow id="322" from="out_nodes_features_skip_concat_bias_V_10" to="out_nodes_features_skip_concat_bias_V_10_addr" fromId="166" toId="46">
</dataflow>
<dataflow id="323" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_10_addr" fromId="292" toId="46">
</dataflow>
<dataflow id="324" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_10_addr" fromId="34" toId="46">
</dataflow>
<dataflow id="325" from="out_nodes_features_skip_concat_bias_V_11" to="out_nodes_features_skip_concat_bias_V_11_addr" fromId="167" toId="47">
</dataflow>
<dataflow id="326" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_11_addr" fromId="292" toId="47">
</dataflow>
<dataflow id="327" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_11_addr" fromId="34" toId="47">
</dataflow>
<dataflow id="328" from="out_nodes_features_skip_concat_bias_V_12" to="out_nodes_features_skip_concat_bias_V_12_addr" fromId="168" toId="48">
</dataflow>
<dataflow id="329" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_12_addr" fromId="292" toId="48">
</dataflow>
<dataflow id="330" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_12_addr" fromId="34" toId="48">
</dataflow>
<dataflow id="331" from="out_nodes_features_skip_concat_bias_V_13" to="out_nodes_features_skip_concat_bias_V_13_addr" fromId="169" toId="49">
</dataflow>
<dataflow id="332" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_13_addr" fromId="292" toId="49">
</dataflow>
<dataflow id="333" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_13_addr" fromId="34" toId="49">
</dataflow>
<dataflow id="334" from="out_nodes_features_skip_concat_bias_V_14" to="out_nodes_features_skip_concat_bias_V_14_addr" fromId="170" toId="50">
</dataflow>
<dataflow id="335" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_14_addr" fromId="292" toId="50">
</dataflow>
<dataflow id="336" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_14_addr" fromId="34" toId="50">
</dataflow>
<dataflow id="337" from="out_nodes_features_skip_concat_bias_V_15" to="out_nodes_features_skip_concat_bias_V_15_addr" fromId="171" toId="51">
</dataflow>
<dataflow id="338" from="StgValue_292" to="out_nodes_features_skip_concat_bias_V_15_addr" fromId="292" toId="51">
</dataflow>
<dataflow id="339" from="nd_cast" to="out_nodes_features_skip_concat_bias_V_15_addr" fromId="34" toId="51">
</dataflow>
<dataflow id="340" from="trunc_ln712_1_read" to="switch_ln712" fromId="24" toId="52">
</dataflow>
<dataflow id="342" from="StgValue_341" to="switch_ln712" fromId="341" toId="52">
</dataflow>
<dataflow id="344" from="StgValue_343" to="switch_ln712" fromId="343" toId="52">
</dataflow>
<dataflow id="346" from="StgValue_345" to="switch_ln712" fromId="345" toId="52">
</dataflow>
<dataflow id="348" from="StgValue_347" to="switch_ln712" fromId="347" toId="52">
</dataflow>
<dataflow id="350" from="StgValue_349" to="switch_ln712" fromId="349" toId="52">
</dataflow>
<dataflow id="352" from="StgValue_351" to="switch_ln712" fromId="351" toId="52">
</dataflow>
<dataflow id="354" from="StgValue_353" to="switch_ln712" fromId="353" toId="52">
</dataflow>
<dataflow id="356" from="StgValue_355" to="switch_ln712" fromId="355" toId="52">
</dataflow>
<dataflow id="358" from="StgValue_357" to="switch_ln712" fromId="357" toId="52">
</dataflow>
<dataflow id="360" from="StgValue_359" to="switch_ln712" fromId="359" toId="52">
</dataflow>
<dataflow id="362" from="StgValue_361" to="switch_ln712" fromId="361" toId="52">
</dataflow>
<dataflow id="364" from="StgValue_363" to="switch_ln712" fromId="363" toId="52">
</dataflow>
<dataflow id="366" from="StgValue_365" to="switch_ln712" fromId="365" toId="52">
</dataflow>
<dataflow id="368" from="StgValue_367" to="switch_ln712" fromId="367" toId="52">
</dataflow>
<dataflow id="370" from="StgValue_369" to="switch_ln712" fromId="369" toId="52">
</dataflow>
<dataflow id="371" from="out_nodes_features_skip_concat_bias_V_14_addr" to="out_nodes_features_skip_concat_bias_V_14_load" fromId="50" toId="53">
</dataflow>
<dataflow id="372" from="out_nodes_features_skip_concat_bias_V_13_addr" to="out_nodes_features_skip_concat_bias_V_13_load" fromId="49" toId="54">
</dataflow>
<dataflow id="373" from="out_nodes_features_skip_concat_bias_V_12_addr" to="out_nodes_features_skip_concat_bias_V_12_load" fromId="48" toId="55">
</dataflow>
<dataflow id="374" from="out_nodes_features_skip_concat_bias_V_11_addr" to="out_nodes_features_skip_concat_bias_V_11_load" fromId="47" toId="56">
</dataflow>
<dataflow id="375" from="out_nodes_features_skip_concat_bias_V_10_addr" to="out_nodes_features_skip_concat_bias_V_10_load" fromId="46" toId="57">
</dataflow>
<dataflow id="376" from="out_nodes_features_skip_concat_bias_V_9_addr" to="out_nodes_features_skip_concat_bias_V_9_load" fromId="45" toId="58">
</dataflow>
<dataflow id="377" from="out_nodes_features_skip_concat_bias_V_8_addr" to="out_nodes_features_skip_concat_bias_V_8_load" fromId="44" toId="59">
</dataflow>
<dataflow id="378" from="out_nodes_features_skip_concat_bias_V_7_addr" to="out_nodes_features_skip_concat_bias_V_7_load" fromId="43" toId="60">
</dataflow>
<dataflow id="379" from="out_nodes_features_skip_concat_bias_V_6_addr" to="out_nodes_features_skip_concat_bias_V_6_load" fromId="42" toId="61">
</dataflow>
<dataflow id="380" from="out_nodes_features_skip_concat_bias_V_5_addr" to="out_nodes_features_skip_concat_bias_V_5_load" fromId="41" toId="62">
</dataflow>
<dataflow id="381" from="out_nodes_features_skip_concat_bias_V_4_addr" to="out_nodes_features_skip_concat_bias_V_4_load" fromId="40" toId="63">
</dataflow>
<dataflow id="382" from="out_nodes_features_skip_concat_bias_V_3_addr" to="out_nodes_features_skip_concat_bias_V_3_load" fromId="39" toId="64">
</dataflow>
<dataflow id="383" from="out_nodes_features_skip_concat_bias_V_2_addr" to="out_nodes_features_skip_concat_bias_V_2_load" fromId="38" toId="65">
</dataflow>
<dataflow id="384" from="out_nodes_features_skip_concat_bias_V_1_addr" to="out_nodes_features_skip_concat_bias_V_1_load" fromId="37" toId="66">
</dataflow>
<dataflow id="385" from="out_nodes_features_skip_concat_bias_V_0_addr" to="out_nodes_features_skip_concat_bias_V_0_load" fromId="36" toId="67">
</dataflow>
<dataflow id="386" from="out_nodes_features_skip_concat_bias_V_15_addr" to="out_nodes_features_skip_concat_bias_V_15_load" fromId="51" toId="68">
</dataflow>
<dataflow id="387" from="add_ln292" to="store_ln292" fromId="32" toId="69">
</dataflow>
<dataflow id="388" from="nd" to="store_ln292" fromId="7" toId="69">
</dataflow>
<dataflow id="389" from="out_nodes_features_skip_concat_bias_V_14_addr" to="out_nodes_features_skip_concat_bias_V_14_load" fromId="50" toId="70">
</dataflow>
<dataflow id="390" from="out_nodes_features_skip_concat_bias_V_13_addr" to="out_nodes_features_skip_concat_bias_V_13_load" fromId="49" toId="72">
</dataflow>
<dataflow id="391" from="out_nodes_features_skip_concat_bias_V_12_addr" to="out_nodes_features_skip_concat_bias_V_12_load" fromId="48" toId="74">
</dataflow>
<dataflow id="392" from="out_nodes_features_skip_concat_bias_V_11_addr" to="out_nodes_features_skip_concat_bias_V_11_load" fromId="47" toId="76">
</dataflow>
<dataflow id="393" from="out_nodes_features_skip_concat_bias_V_10_addr" to="out_nodes_features_skip_concat_bias_V_10_load" fromId="46" toId="78">
</dataflow>
<dataflow id="394" from="out_nodes_features_skip_concat_bias_V_9_addr" to="out_nodes_features_skip_concat_bias_V_9_load" fromId="45" toId="80">
</dataflow>
<dataflow id="395" from="out_nodes_features_skip_concat_bias_V_8_addr" to="out_nodes_features_skip_concat_bias_V_8_load" fromId="44" toId="82">
</dataflow>
<dataflow id="396" from="out_nodes_features_skip_concat_bias_V_7_addr" to="out_nodes_features_skip_concat_bias_V_7_load" fromId="43" toId="84">
</dataflow>
<dataflow id="397" from="out_nodes_features_skip_concat_bias_V_6_addr" to="out_nodes_features_skip_concat_bias_V_6_load" fromId="42" toId="86">
</dataflow>
<dataflow id="398" from="out_nodes_features_skip_concat_bias_V_5_addr" to="out_nodes_features_skip_concat_bias_V_5_load" fromId="41" toId="88">
</dataflow>
<dataflow id="399" from="out_nodes_features_skip_concat_bias_V_4_addr" to="out_nodes_features_skip_concat_bias_V_4_load" fromId="40" toId="90">
</dataflow>
<dataflow id="400" from="out_nodes_features_skip_concat_bias_V_3_addr" to="out_nodes_features_skip_concat_bias_V_3_load" fromId="39" toId="92">
</dataflow>
<dataflow id="401" from="out_nodes_features_skip_concat_bias_V_2_addr" to="out_nodes_features_skip_concat_bias_V_2_load" fromId="38" toId="94">
</dataflow>
<dataflow id="402" from="out_nodes_features_skip_concat_bias_V_1_addr" to="out_nodes_features_skip_concat_bias_V_1_load" fromId="37" toId="96">
</dataflow>
<dataflow id="403" from="out_nodes_features_skip_concat_bias_V_0_addr" to="out_nodes_features_skip_concat_bias_V_0_load" fromId="36" toId="98">
</dataflow>
<dataflow id="404" from="out_nodes_features_skip_concat_bias_V_15_addr" to="out_nodes_features_skip_concat_bias_V_15_load" fromId="51" toId="100">
</dataflow>
<dataflow id="405" from="out_nodes_features_skip_concat_bias_V_0_load" to="phi_ln712" fromId="98" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="406" from="br_ln712" to="phi_ln712" fromId="99" toId="102">
</dataflow>
<dataflow id="407" from="out_nodes_features_skip_concat_bias_V_1_load" to="phi_ln712" fromId="96" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="408" from="br_ln712" to="phi_ln712" fromId="97" toId="102">
</dataflow>
<dataflow id="409" from="out_nodes_features_skip_concat_bias_V_2_load" to="phi_ln712" fromId="94" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="410" from="br_ln712" to="phi_ln712" fromId="95" toId="102">
</dataflow>
<dataflow id="411" from="out_nodes_features_skip_concat_bias_V_3_load" to="phi_ln712" fromId="92" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="412" from="br_ln712" to="phi_ln712" fromId="93" toId="102">
</dataflow>
<dataflow id="413" from="out_nodes_features_skip_concat_bias_V_4_load" to="phi_ln712" fromId="90" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="414" from="br_ln712" to="phi_ln712" fromId="91" toId="102">
</dataflow>
<dataflow id="415" from="out_nodes_features_skip_concat_bias_V_5_load" to="phi_ln712" fromId="88" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="5"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="416" from="br_ln712" to="phi_ln712" fromId="89" toId="102">
</dataflow>
<dataflow id="417" from="out_nodes_features_skip_concat_bias_V_6_load" to="phi_ln712" fromId="86" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="6"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="418" from="br_ln712" to="phi_ln712" fromId="87" toId="102">
</dataflow>
<dataflow id="419" from="out_nodes_features_skip_concat_bias_V_7_load" to="phi_ln712" fromId="84" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="7"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="420" from="br_ln712" to="phi_ln712" fromId="85" toId="102">
</dataflow>
<dataflow id="421" from="out_nodes_features_skip_concat_bias_V_8_load" to="phi_ln712" fromId="82" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-8"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="422" from="br_ln712" to="phi_ln712" fromId="83" toId="102">
</dataflow>
<dataflow id="423" from="out_nodes_features_skip_concat_bias_V_9_load" to="phi_ln712" fromId="80" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-7"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="424" from="br_ln712" to="phi_ln712" fromId="81" toId="102">
</dataflow>
<dataflow id="425" from="out_nodes_features_skip_concat_bias_V_10_load" to="phi_ln712" fromId="78" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-6"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="426" from="br_ln712" to="phi_ln712" fromId="79" toId="102">
</dataflow>
<dataflow id="427" from="out_nodes_features_skip_concat_bias_V_11_load" to="phi_ln712" fromId="76" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-5"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="428" from="br_ln712" to="phi_ln712" fromId="77" toId="102">
</dataflow>
<dataflow id="429" from="out_nodes_features_skip_concat_bias_V_12_load" to="phi_ln712" fromId="74" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="430" from="br_ln712" to="phi_ln712" fromId="75" toId="102">
</dataflow>
<dataflow id="431" from="out_nodes_features_skip_concat_bias_V_13_load" to="phi_ln712" fromId="72" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="432" from="br_ln712" to="phi_ln712" fromId="73" toId="102">
</dataflow>
<dataflow id="433" from="out_nodes_features_skip_concat_bias_V_14_load" to="phi_ln712" fromId="70" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="434" from="br_ln712" to="phi_ln712" fromId="71" toId="102">
</dataflow>
<dataflow id="435" from="out_nodes_features_skip_concat_bias_V_15_load" to="phi_ln712" fromId="100" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln712_1_read" val="-1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="436" from="br_ln712" to="phi_ln712" fromId="101" toId="102">
</dataflow>
<dataflow id="437" from="sum_V" to="sum_V_load" fromId="6" toId="103">
</dataflow>
<dataflow id="438" from="phi_ln712" to="sum_V_1" fromId="102" toId="104">
</dataflow>
<dataflow id="439" from="sum_V_load" to="sum_V_1" fromId="103" toId="104">
</dataflow>
<dataflow id="440" from="sum_V_1" to="store_ln712" fromId="104" toId="105">
</dataflow>
<dataflow id="441" from="sum_V" to="store_ln712" fromId="6" toId="105">
</dataflow>
<dataflow id="442" from="sum_V" to="sum_V_load_1" fromId="6" toId="107">
</dataflow>
<dataflow id="444" from="_ssdm_op_Write.ap_auto.i28P0A" to="write_ln0" fromId="443" toId="108">
</dataflow>
<dataflow id="445" from="sum_V_out" to="write_ln0" fromId="155" toId="108">
</dataflow>
<dataflow id="446" from="sum_V_load_1" to="write_ln0" fromId="107" toId="108">
</dataflow>
<dataflow id="447" from="icmp_ln292" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="448" from="trunc_ln712_1_read" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="449" from="icmp_ln292" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="450" from="trunc_ln712_1_read" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="451" from="icmp_ln292" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="452" from="trunc_ln712_1_read" to="StgValue_4" fromId="24" toId="4">
</dataflow>
</dataflows>


</stg>
