0.7
2020.2
Oct 19 2021
02:56:52
/home/olha/study/year2_2/acs/fpga/lfsr/lfsr.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
/home/olha/study/year2_2/acs/fpga/lfsr/lfsr.srcs/sim_1/new/test.sv,1650565902,systemVerilog,,,,test,,uvm,,,,,,
/home/olha/study/year2_2/acs/fpga/lfsr/lfsr.srcs/sources_1/new/lfsr.sv,1650961172,systemVerilog,,/home/olha/study/year2_2/acs/fpga/lfsr/lfsr.srcs/sim_1/new/test.sv,,lfsr,,uvm,,,,,,
