

================================================================
== Vivado HLS Report for 'operator_div_float'
================================================================
* Date:           Sat Aug  1 17:20:25 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        deblur_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   27|   27|   27|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+
        |                                     |                           |  Latency  |  Interval | Pipeline|
        |               Instance              |           Module          | min | max | min | max |   Type  |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+
        |grp_operator_div_assign_float_fu_34  |operator_div_assign_float  |   25|   25|   25|   25|   none  |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     24|    3437|   5247|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        -|      -|     132|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     24|    3569|   5324|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------+---------+-------+------+------+
    |               Instance              |           Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------+---------------------------+---------+-------+------+------+
    |grp_operator_div_assign_float_fu_34  |operator_div_assign_float  |        0|     24|  3437|  5247|
    +-------------------------------------+---------------------------+---------+-------+------+------+
    |Total                                |                           |        0|     24|  3437|  5247|
    +-------------------------------------+---------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |ap_return_0       |   9|          2|   32|         64|
    |ap_return_1       |   9|          2|   32|         64|
    |p_x_M_imag_blk_n  |   9|          2|    1|          2|
    |p_x_M_real_blk_n  |   9|          2|    1|          2|
    |p_y_M_imag_read   |   9|          2|    1|          2|
    |p_y_M_real_read   |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  75|         16|   69|        140|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   3|   0|    3|          0|
    |ap_return_0_preg                                  |  32|   0|   32|          0|
    |ap_return_1_preg                                  |  32|   0|   32|          0|
    |grp_operator_div_assign_float_fu_34_ap_start_reg  |   1|   0|    1|          0|
    |p_r_M_imag_reg_49                                 |  32|   0|   32|          0|
    |p_r_M_real_reg_44                                 |  32|   0|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 132|   0|  132|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | operator/<float> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | operator/<float> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | operator/<float> | return value |
|ap_done             | out |    1| ap_ctrl_hs | operator/<float> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | operator/<float> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | operator/<float> | return value |
|ap_return_0         | out |   32| ap_ctrl_hs | operator/<float> | return value |
|ap_return_1         | out |   32| ap_ctrl_hs | operator/<float> | return value |
|p_x_M_real_dout     |  in |   32|   ap_fifo  |    p_x_M_real    |    pointer   |
|p_x_M_real_empty_n  |  in |    1|   ap_fifo  |    p_x_M_real    |    pointer   |
|p_x_M_real_read     | out |    1|   ap_fifo  |    p_x_M_real    |    pointer   |
|p_x_M_imag_dout     |  in |   32|   ap_fifo  |    p_x_M_imag    |    pointer   |
|p_x_M_imag_empty_n  |  in |    1|   ap_fifo  |    p_x_M_imag    |    pointer   |
|p_x_M_imag_read     | out |    1|   ap_fifo  |    p_x_M_imag    |    pointer   |
|p_y_M_real_dout     |  in |   32|   ap_fifo  |    p_y_M_real    |    pointer   |
|p_y_M_real_empty_n  |  in |    1|   ap_fifo  |    p_y_M_real    |    pointer   |
|p_y_M_real_read     | out |    1|   ap_fifo  |    p_y_M_real    |    pointer   |
|p_y_M_imag_dout     |  in |   32|   ap_fifo  |    p_y_M_imag    |    pointer   |
|p_y_M_imag_empty_n  |  in |    1|   ap_fifo  |    p_y_M_imag    |    pointer   |
|p_y_M_imag_read     | out |    1|   ap_fifo  |    p_y_M_imag    |    pointer   |
+--------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_r_M_real = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %p_x_M_real)"   --->   Operation 4 'read' 'p_r_M_real' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 256> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%p_r_M_imag = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %p_x_M_imag)"   --->   Operation 5 'read' 'p_r_M_imag' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 256> <FIFO>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 6 [2/2] (5.70ns)   --->   "%tmp1 = call fastcc { float, float } @"operator/=<float>"(float %p_r_M_real, float %p_r_M_imag, float* %p_y_M_real, float* %p_y_M_imag)"   --->   Operation 6 'call' 'tmp1' <Predicate = true> <Delay = 5.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %p_y_M_real, float* %p_y_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %p_x_M_real, float* %p_x_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/2] (6.07ns)   --->   "%tmp1 = call fastcc { float, float } @"operator/=<float>"(float %p_r_M_real, float %p_r_M_imag, float* %p_y_M_real, float* %p_y_M_imag)"   --->   Operation 9 'call' 'tmp1' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "ret { float, float } %tmp1"   --->   Operation 10 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_x_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_x_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_y_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_y_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_r_M_real  (read         ) [ 0011]
p_r_M_imag  (read         ) [ 0011]
StgValue_7  (specinterface) [ 0000]
StgValue_8  (specinterface) [ 0000]
tmp1        (call         ) [ 0000]
StgValue_10 (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_x_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_x_M_real"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_x_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_x_M_imag"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_y_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_y_M_real"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_y_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_y_M_imag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/=<float>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="p_r_M_real_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_r_M_real/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="p_r_M_imag_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_r_M_imag/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_operator_div_assign_float_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="64" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="1"/>
<pin id="37" dir="0" index="2" bw="32" slack="1"/>
<pin id="38" dir="0" index="3" bw="32" slack="0"/>
<pin id="39" dir="0" index="4" bw="32" slack="0"/>
<pin id="40" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="44" class="1005" name="p_r_M_real_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="1"/>
<pin id="46" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="49" class="1005" name="p_r_M_imag_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="1"/>
<pin id="51" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="34" pin=4"/></net>

<net id="47"><net_src comp="22" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="48"><net_src comp="44" pin="1"/><net_sink comp="34" pin=1"/></net>

<net id="52"><net_src comp="28" pin="2"/><net_sink comp="49" pin=0"/></net>

<net id="53"><net_src comp="49" pin="1"/><net_sink comp="34" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_x_M_real | {}
	Port: p_x_M_imag | {}
	Port: p_y_M_real | {}
	Port: p_y_M_imag | {}
 - Input state : 
	Port: operator/<float> : p_x_M_real | {1 }
	Port: operator/<float> : p_x_M_imag | {1 }
	Port: operator/<float> : p_y_M_real | {2 3 }
	Port: operator/<float> : p_y_M_imag | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
		StgValue_10 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   call   | grp_operator_div_assign_float_fu_34 |    24   |  7.076  |   3411  |   5120  |
|----------|-------------------------------------|---------|---------|---------|---------|
|   read   |        p_r_M_real_read_fu_22        |    0    |    0    |    0    |    0    |
|          |        p_r_M_imag_read_fu_28        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    24   |  7.076  |   3411  |   5120  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|p_r_M_imag_reg_49|   32   |
|p_r_M_real_reg_44|   32   |
+-----------------+--------+
|      Total      |   64   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    7   |  3411  |  5120  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    7   |  3475  |  5120  |
+-----------+--------+--------+--------+--------+
