<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-105</identifier><datestamp>2011-12-27T05:54:01Z</datestamp><dc:title>Effect of P/E cycling on drain disturb in flash EEPROMs under CHE and CHISEL operation</dc:title><dc:creator>MAHAPATRA, S</dc:creator><dc:creator>NAIR, DR</dc:creator><dc:creator>MOHAPATRA, NR</dc:creator><dc:creator>SHUKURI, S</dc:creator><dc:creator>BUDE, JD</dc:creator><dc:subject>flash memories</dc:subject><dc:subject>integrated circuit design</dc:subject><dc:subject>integrated memory circuits</dc:subject><dc:subject>tunnelling</dc:subject><dc:description>Drain disturb is studied in NOR flash EEPROM cells under CHE and CHISEL programming operation, before and after repeated program/erase (P/E) cycling. Drain disturb is shown to originate from band-to-band tunneling under CHISEL operation, unlike under CHE operation where it originates from source-drain leakage. Under identical initial programming time, CHISEL operation always shows slightly lower program/disturb (P/D) margin before cycling but similar P/D margin after repetitive P/E cycling when compared to CHE operation. The degradation of gate coupling coefficient that affects source/drain leakage and the increase in trap-assisted band-to-band tunneling seems to explain well the behavior of CHE and CHISEL drain disturb after cycling.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2008-11-24T05:27:50Z</dc:date><dc:date>2011-11-25T12:36:16Z</dc:date><dc:date>2011-12-26T13:06:12Z</dc:date><dc:date>2011-12-27T05:54:01Z</dc:date><dc:date>2008-11-24T05:27:50Z</dc:date><dc:date>2011-11-25T12:36:16Z</dc:date><dc:date>2011-12-26T13:06:12Z</dc:date><dc:date>2011-12-27T05:54:01Z</dc:date><dc:date>2004</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE Transactions on Device and Materials Reliability 4(1), 32-37</dc:identifier><dc:identifier>1530-4388</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TDMR.2004.824371</dc:identifier><dc:identifier>http://hdl.handle.net/10054/105</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/105</dc:identifier><dc:language>en_US</dc:language></oai_dc:dc>