<sld_project_info>
  <project>
    <hash md5_digest_80b="c4b1606ee0e9a0204bcd"/>
  </project>
  <file_info>
    <file device="10M50DAF484C6GES" path="Verilog_Project.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
