INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_infrastructure
INFO: [VRFC 10-2458] undeclared symbol pll_clkfbout, assumed default net type wire [E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:308]
INFO: [VRFC 10-2458] undeclared symbol clk_pll_i, assumed default net type wire [E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:342]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/xilinx_project/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mig_7series_v4_0_ddr_phy_top
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mig_7series_0_mig
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mig_7series_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/Freq_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Freq_Divider
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity digit_display
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/memory_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_controller
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/project_2.srcs/sources_1/new/switch_manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity switches_manager
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_interconnect
