// Seed: 2958047664
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    output wand  id_2
);
  uwire id_4;
  always @(posedge 1'b0 or posedge id_4) id_1 = 1'd0;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    output wor id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8
);
  assign id_5 = id_4;
  module_0(
      id_5, id_5, id_5
  );
  wire id_10;
endmodule
