{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 17:08:39 2018 " "Info: Processing started: Wed Jan 17 17:08:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_mod_16 -c counter_mod_16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter_mod_16 -c counter_mod_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Radzio/Desktop/fpga/verilog/divider.v " "Warning: Can't analyze file -- file C:/Users/Radzio/Desktop/fpga/verilog/divider.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Radzio/Desktop/fpga/verilog/counter.v " "Warning: Can't analyze file -- file C:/Users/Radzio/Desktop/fpga/verilog/counter.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Radzio/Desktop/fpga/verilog/transcoder.v " "Warning: Can't analyze file -- file C:/Users/Radzio/Desktop/fpga/verilog/transcoder.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.v " "Warning: Can't analyze file -- file C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/divider.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transcoder.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file transcoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transcoder " "Info: Found entity 1: transcoder" {  } { { "transcoder.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/transcoder.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_16.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter_mod_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_16 " "Info: Found entity 1: counter_mod_16" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_mod_16.sv(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter_mod_16.sv(9): instance has no name" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_mod_16.sv(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter_mod_16.sv(10): instance has no name" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_mod_16.sv(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter_mod_16.sv(11): instance has no name" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_mod_16 " "Info: Elaborating entity \"counter_mod_16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:comb_4 " "Info: Elaborating entity \"divider\" for hierarchy \"divider:comb_4\"" {  } { { "counter_mod_16.sv" "comb_4" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divider.sv(11) " "Warning (10230): Verilog HDL assignment warning at divider.sv(11): truncated value with size 32 to match size of target (25)" {  } { { "divider.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/divider.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_5 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:comb_5\"" {  } { { "counter_mod_16.sv" "comb_5" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(8) " "Warning (10230): Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "counter.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(10) " "Warning (10230): Verilog HDL assignment warning at counter.sv(10): truncated value with size 32 to match size of target (4)" {  } { { "counter.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transcoder transcoder:comb_6 " "Info: Elaborating entity \"transcoder\" for hierarchy \"transcoder:comb_6\"" {  } { { "counter_mod_16.sv" "comb_6" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter:comb_5\|value\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"counter:comb_5\|value\[0\]~4\"" {  } { { "counter.sv" "value\[0\]~4" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter.sv" 6 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "divider:comb_4\|d_divider\[0\]~0 25 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=25) from the following logic: \"divider:comb_4\|d_divider\[0\]~0\"" {  } { { "divider.sv" "d_divider\[0\]~0" { Text "C:/Users/Radzio/Desktop/fpga/verilog/divider.sv" 7 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:comb_5\|lpm_counter:value_rtl_0 " "Info: Elaborated megafunction instantiation \"counter:comb_5\|lpm_counter:value_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:comb_5\|lpm_counter:value_rtl_0 " "Info: Instantiated megafunction \"counter:comb_5\|lpm_counter:value_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter counter:comb_5\|lpm_counter:value_rtl_0 " "Info: Elaborated megafunction instantiation \"counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"counter:comb_5\|lpm_counter:value_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:comb_4\|lpm_counter:d_divider_rtl_1 " "Info: Elaborated megafunction instantiation \"divider:comb_4\|lpm_counter:d_divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:comb_4\|lpm_counter:d_divider_rtl_1 " "Info: Instantiated megafunction \"divider:comb_4\|lpm_counter:d_divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Info: Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter divider:comb_4\|lpm_counter:d_divider_rtl_1 " "Info: Elaborated megafunction instantiation \"divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"divider:comb_4\|lpm_counter:d_divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "b GND " "Warning (13410): Pin \"b\" is stuck at GND" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c GND " "Warning (13410): Pin \"c\" is stuck at GND" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "g VCC " "Warning (13410): Pin \"g\" is stuck at VCC" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Info: Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Info: Implemented 37 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 17:08:40 2018 " "Info: Processing ended: Wed Jan 17 17:08:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 17:08:41 2018 " "Info: Processing started: Wed Jan 17 17:08:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter_mod_16 -c counter_mod_16 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter_mod_16 -c counter_mod_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter_mod_16 EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"counter_mod_16\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "3 " "Info: Inserted 3 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Wed Jan 17 2018 17:08:41 " "Info: Started fitting attempt 1 on Wed Jan 17 2018 at 17:08:41" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 17:08:43 2018 " "Info: Processing ended: Wed Jan 17 17:08:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 17:08:44 2018 " "Info: Processing started: Wed Jan 17 17:08:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counter_mod_16 -c counter_mod_16 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off counter_mod_16 -c counter_mod_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 17:08:44 2018 " "Info: Processing ended: Wed Jan 17 17:08:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 17:08:45 2018 " "Info: Processing started: Wed Jan 17 17:08:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_mod_16 -c counter_mod_16 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_mod_16 -c counter_mod_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] " "Info: Detected ripple clock \"divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] 61.73 MHz 16.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 61.73 MHz between source register \"divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]\" (period= 16.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.200 ns + Longest register register " "Info: + Longest register to register delay is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_B36 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B36; Fanout = 2; REG Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC1_B36 2 " "Info: 2: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = LC1_B36; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.800 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC2_B36 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC2_B36; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.100 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC3_B36 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 2.100 ns; Loc. = LC3_B36; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.400 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 5 COMB LC4_B36 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 2.400 ns; Loc. = LC4_B36; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.700 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 6 COMB LC5_B36 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 2.700 ns; Loc. = LC5_B36; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 3.000 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 7 COMB LC6_B36 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 3.000 ns; Loc. = LC6_B36; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 3.300 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT 8 COMB LC7_B36 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 3.300 ns; Loc. = LC7_B36; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 3.600 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT 9 COMB LC8_B36 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 3.600 ns; Loc. = LC8_B36; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 5.000 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT 10 COMB LC1_B38 2 " "Info: 10: + IC(1.100 ns) + CELL(0.300 ns) = 5.000 ns; Loc. = LC1_B38; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.300 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT 11 COMB LC2_B38 2 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 5.300 ns; Loc. = LC2_B38; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.600 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT 12 COMB LC3_B38 2 " "Info: 12: + IC(0.000 ns) + CELL(0.300 ns) = 5.600 ns; Loc. = LC3_B38; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.900 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT 13 COMB LC4_B38 2 " "Info: 13: + IC(0.000 ns) + CELL(0.300 ns) = 5.900 ns; Loc. = LC4_B38; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.200 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT 14 COMB LC5_B38 2 " "Info: 14: + IC(0.000 ns) + CELL(0.300 ns) = 6.200 ns; Loc. = LC5_B38; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.500 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT 15 COMB LC6_B38 2 " "Info: 15: + IC(0.000 ns) + CELL(0.300 ns) = 6.500 ns; Loc. = LC6_B38; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.800 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT 16 COMB LC7_B38 2 " "Info: 16: + IC(0.000 ns) + CELL(0.300 ns) = 6.800 ns; Loc. = LC7_B38; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.100 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT 17 COMB LC8_B38 2 " "Info: 17: + IC(0.000 ns) + CELL(0.300 ns) = 7.100 ns; Loc. = LC8_B38; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 8.500 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT 18 COMB LC1_B40 2 " "Info: 18: + IC(1.100 ns) + CELL(0.300 ns) = 8.500 ns; Loc. = LC1_B40; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.800 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT 19 COMB LC2_B40 2 " "Info: 19: + IC(0.000 ns) + CELL(0.300 ns) = 8.800 ns; Loc. = LC2_B40; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.100 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT 20 COMB LC3_B40 2 " "Info: 20: + IC(0.000 ns) + CELL(0.300 ns) = 9.100 ns; Loc. = LC3_B40; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.400 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]~COUT 21 COMB LC4_B40 2 " "Info: 21: + IC(0.000 ns) + CELL(0.300 ns) = 9.400 ns; Loc. = LC4_B40; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.700 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]~COUT 22 COMB LC5_B40 2 " "Info: 22: + IC(0.000 ns) + CELL(0.300 ns) = 9.700 ns; Loc. = LC5_B40; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.000 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]~COUT 23 COMB LC6_B40 2 " "Info: 23: + IC(0.000 ns) + CELL(0.300 ns) = 10.000 ns; Loc. = LC6_B40; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.300 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]~COUT 24 COMB LC7_B40 2 " "Info: 24: + IC(0.000 ns) + CELL(0.300 ns) = 10.300 ns; Loc. = LC7_B40; Fanout = 2; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.600 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]~COUT 25 COMB LC8_B40 1 " "Info: 25: + IC(0.000 ns) + CELL(0.300 ns) = 10.600 ns; Loc. = LC8_B40; Fanout = 1; COMB Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.500 ns) 12.200 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] 26 REG LC1_B42 5 " "Info: 26: + IC(1.100 ns) + CELL(0.500 ns) = 12.200 ns; Loc. = LC1_B42; Fanout = 5; REG Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.900 ns ( 72.95 % ) " "Info: Total cell delay = 8.900 ns ( 72.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 27.05 % ) " "Info: Total interconnect delay = 3.300 ns ( 27.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns } { 0.000ns 1.500ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] 2 REG LC1_B42 5 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_B42; Fanout = 5; REG Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_B36 2 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_B36; Fanout = 2; REG Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]~COUT divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]~COUT {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns } { 0.000ns 1.500ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.500ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] counter_direction clk 4.500 ns register " "Info: tsu for register \"counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" (data pin = \"counter_direction\", clock pin = \"clk\") is 4.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.000 ns + Longest pin register " "Info: + Longest pin to register delay is 20.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns counter_direction 1 PIN PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 3; PIN Node = 'counter_direction'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_direction } "NODE_NAME" } } { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(1.400 ns) 18.900 ns counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC5_B50 2 " "Info: 2: + IC(7.200 ns) + CELL(1.400 ns) = 18.900 ns; Loc. = LC5_B50; Fanout = 2; COMB Node = 'counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { counter_direction counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 19.200 ns counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC6_B50 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 19.200 ns; Loc. = LC6_B50; Fanout = 2; COMB Node = 'counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 19.500 ns counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC7_B50 1 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 19.500 ns; Loc. = LC7_B50; Fanout = 1; COMB Node = 'counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 20.000 ns counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 5 REG LC8_B50 12 " "Info: 5: + IC(0.000 ns) + CELL(0.500 ns) = 20.000 ns; Loc. = LC8_B50; Fanout = 12; REG Node = 'counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.800 ns ( 64.00 % ) " "Info: Total cell delay = 12.800 ns ( 64.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 36.00 % ) " "Info: Total interconnect delay = 7.200 ns ( 36.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { counter_direction counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { counter_direction {} counter_direction~out {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 7.200ns 0.000ns 0.000ns 0.000ns } { 0.000ns 10.300ns 1.400ns 0.300ns 0.300ns 0.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 18.100 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 18.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] 2 REG LC1_B42 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B42; Fanout = 5; REG Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.700 ns) + CELL(0.000 ns) 18.100 ns counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 3 REG LC8_B50 12 " "Info: 3: + IC(9.700 ns) + CELL(0.000 ns) = 18.100 ns; Loc. = LC8_B50; Fanout = 12; REG Node = 'counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 23.76 % ) " "Info: Total cell delay = 4.300 ns ( 23.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.800 ns ( 76.24 % ) " "Info: Total interconnect delay = 13.800 ns ( 76.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 4.100ns 9.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { counter_direction counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { counter_direction {} counter_direction~out {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 7.200ns 0.000ns 0.000ns 0.000ns } { 0.000ns 10.300ns 1.400ns 0.300ns 0.300ns 0.500ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 4.100ns 9.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk g2 counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 34.900 ns register " "Info: tco from clock \"clk\" to destination pin \"g2\" through register \"counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" is 34.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 18.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 18.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] 2 REG LC1_B42 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B42; Fanout = 5; REG Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.700 ns) + CELL(0.000 ns) 18.100 ns counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 3 REG LC7_B50 14 " "Info: 3: + IC(9.700 ns) + CELL(0.000 ns) = 18.100 ns; Loc. = LC7_B50; Fanout = 14; REG Node = 'counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 23.76 % ) " "Info: Total cell delay = 4.300 ns ( 23.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.800 ns ( 76.24 % ) " "Info: Total interconnect delay = 13.800 ns ( 76.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 4.100ns 9.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.400 ns + Longest register pin " "Info: + Longest register to pin delay is 15.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 1 REG LC7_B50 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B50; Fanout = 14; REG Node = 'counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.700 ns) 6.300 ns transcoder:comb_6\|WideOr6~0 2 COMB LC7_B42 1 " "Info: 2: + IC(3.600 ns) + CELL(2.700 ns) = 6.300 ns; Loc. = LC7_B42; Fanout = 1; COMB Node = 'transcoder:comb_6\|WideOr6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] transcoder:comb_6|WideOr6~0 } "NODE_NAME" } } { "transcoder.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/transcoder.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(5.000 ns) 15.400 ns g2 3 PIN PIN_24 0 " "Info: 3: + IC(4.100 ns) + CELL(5.000 ns) = 15.400 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'g2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { transcoder:comb_6|WideOr6~0 g2 } "NODE_NAME" } } { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 50.00 % ) " "Info: Total cell delay = 7.700 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.700 ns ( 50.00 % ) " "Info: Total interconnect delay = 7.700 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] transcoder:comb_6|WideOr6~0 g2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} transcoder:comb_6|WideOr6~0 {} g2 {} } { 0.000ns 3.600ns 4.100ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 4.100ns 9.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] transcoder:comb_6|WideOr6~0 g2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} transcoder:comb_6|WideOr6~0 {} g2 {} } { 0.000ns 3.600ns 4.100ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] counter_direction clk 1.800 ns register " "Info: th for register \"counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" (data pin = \"counter_direction\", clock pin = \"clk\") is 1.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 18.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 18.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] 2 REG LC1_B42 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_B42; Fanout = 5; REG Node = 'divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.700 ns) + CELL(0.000 ns) 18.100 ns counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 3 REG LC7_B50 14 " "Info: 3: + IC(9.700 ns) + CELL(0.000 ns) = 18.100 ns; Loc. = LC7_B50; Fanout = 14; REG Node = 'counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 23.76 % ) " "Info: Total cell delay = 4.300 ns ( 23.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.800 ns ( 76.24 % ) " "Info: Total interconnect delay = 13.800 ns ( 76.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 4.100ns 9.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns counter_direction 1 PIN PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 3; PIN Node = 'counter_direction'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_direction } "NODE_NAME" } } { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(1.400 ns) 18.900 ns counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 2 COMB LC6_B50 2 " "Info: 2: + IC(7.200 ns) + CELL(1.400 ns) = 18.900 ns; Loc. = LC6_B50; Fanout = 2; COMB Node = 'counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { counter_direction counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 19.400 ns counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 3 REG LC7_B50 14 " "Info: 3: + IC(0.000 ns) + CELL(0.500 ns) = 19.400 ns; Loc. = LC7_B50; Fanout = 14; REG Node = 'counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.200 ns ( 62.89 % ) " "Info: Total cell delay = 12.200 ns ( 62.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 37.11 % ) " "Info: Total interconnect delay = 7.200 ns ( 37.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.400 ns" { counter_direction counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.400 ns" { counter_direction {} counter_direction~out {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 7.200ns 0.000ns } { 0.000ns 10.300ns 1.400ns 0.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { clk divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { clk {} clk~out {} divider:comb_4|lpm_counter:d_divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 4.100ns 9.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.400 ns" { counter_direction counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.400 ns" { counter_direction {} counter_direction~out {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} counter:comb_5|lpm_counter:value_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 7.200ns 0.000ns } { 0.000ns 10.300ns 1.400ns 0.500ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 17:08:45 2018 " "Info: Processing ended: Wed Jan 17 17:08:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Info: Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
