# Harsh Constraints

<img src="https://www.xilinx.com/content/xilinx/en/support/university/boards-portfolio/xup-boards/XUPPYNQ/_jcr_content/mainParsys/xilinxcolumns_f62b/column0/xilinxbuybox_943e/thumbnail/image.img.jpg/1474589326011.jpg" width=50%>

A Verilog project to create a 14-bit LVDS CameraLink receiver inside a Xilinx Zynq-7000 SoC. 

# Featuring: 

144 MHz clock speeds -- 2.5V LVDS -- high-precision impedance-matching -- AXI buses and DMA!


<img src="https://upload.wikimedia.org/wikipedia/en/9/97/Camera_link_serialization.jpg" width=50%>

