#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Aug 20 11:33:09 2025
# Process ID: 4104
# Current directory: /home/riscv/Documents/RISCVProj
# Command line: vivado -log ./vivado.log -journal ./vivado.jou
# Log file: /home/riscv/Documents/RISCVProj/./vivado.log
# Journal file: /home/riscv/Documents/RISCVProj/./vivado.jou
# Running On        :riscv-Zenbook-UX3404VA-Q420VA
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency     :841.291 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16367 MB
# Swap memory       :2147 MB
# Total Virtual     :18515 MB
# Available Virtual :15031 MB
#-----------------------------------------------------------
start_gui
open_project /home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/riscv32i_base_ext.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/riscv32i_base_ext.wcfg
launch_simulation
source riscv32i_cpu_tb.tcl
close_sim
launch_simulation
source riscv32i_cpu_tb.tcl
close_sim
launch_simulation
source riscv32i_cpu_tb.tcl
close_sim
launch_simulation
source riscv32i_cpu_tb.tcl
close_sim
launch_simulation
source riscv32i_cpu_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/riscv32i_cpu_tb/uut/rvcpu/dp}} 
relaunch_sim
close_sim
launch_simulation
source riscv32i_cpu_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/riscv32i_cpu_tb/uut/rvcpu/dp}} 
restart
run all
close_sim
launch_simulation
source riscv32i_cpu_tb.tcl
close_sim
launch_simulation
source riscv32i_cpu_tb.tcl
close_sim
launch_simulation
source riscv32i_cpu_tb.tcl
close_sim
launch_simulation
source riscv32i_cpu_tb.tcl
close_sim
launch_simulation
source riscv32i_cpu_tb.tcl
close_sim
launch_simulation
source riscv32i_cpu_tb.tcl
