// Seed: 1158017275
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    input tri id_7,
    output tri0 id_8
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    output tri1 id_5,
    input wand id_6,
    input wand id_7,
    input wire id_8,
    output logic id_9,
    input wand id_10,
    input wire id_11,
    output tri1 id_12,
    output tri0 id_13,
    input tri id_14,
    input tri0 id_15,
    input tri1 id_16,
    output wor id_17
);
  supply0 [1 : -1] id_19;
  wire [-1 : "" <->  1 'b0] id_20;
  wire id_21;
  assign id_19 = 1;
  logic id_22;
  ;
  wire id_23;
  assign id_19 = 1;
  always id_9 = id_21;
  wire id_24;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_13,
      id_6,
      id_16,
      id_16,
      id_14,
      id_14,
      id_12
  );
  assign modCall_1.id_2 = 0;
  wire id_25, id_26, id_27;
  wire id_28;
endmodule
