# do testbench_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /tools/altera/quartus_18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback {/home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback/adder_with_feedback.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:31 on Jan 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback" /home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback/adder_with_feedback.v 
# -- Compiling module adder_with_feedback
# 
# Top level modules:
# 	adder_with_feedback
# End time: 11:23:32 on Jan 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback {/home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:32 on Jan 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback" /home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:23:32 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback {/home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:32 on Jan 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback" /home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:23:32 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:23:33 on Jan 07,2021
# Loading work.testbench
# Loading work.adder_with_feedback
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  
# 1. The output was correct!
#  
#    Expected: clk = 1  reset = 0
#              in  = 5  out   = 5
#  
#    Actual:   clk = 1, reset = 0
#              in  = 5, out   = 5
#  
# ** Note: $finish    : /home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback/testbench.v(128)
#    Time: 200 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at /home/mtodorov/Documents/Internship_exercises/2.Adder_with_feedback/testbench.v line 128
# End time: 11:24:29 on Jan 07,2021, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
