Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\sampler\nios_sampler.qsys --block-symbol-file --output-directory=F:\sampler\nios_sampler --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading sampler/nios_sampler.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding cpu_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module cpu_memory
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\sampler\nios_sampler.qsys --synthesis=VERILOG --output-directory=F:\sampler\nios_sampler\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading sampler/nios_sampler.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding cpu_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module cpu_memory
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_sampler: Generating nios_sampler "nios_sampler" for QUARTUS_SYNTH
Info: cpu: "nios_sampler" instantiated altera_nios2_gen2 "cpu"
Info: cpu_memory: Starting RTL generation for module 'nios_sampler_cpu_memory'
Info: cpu_memory:   Generation command is [exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sampler_cpu_memory --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_9179754817658335955.dir/0001_cpu_memory_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_9179754817658335955.dir/0001_cpu_memory_gen//nios_sampler_cpu_memory_component_configuration.pl  --do_build_sim=0  ]
Info: cpu_memory: Done RTL generation for module 'nios_sampler_cpu_memory'
Info: cpu_memory: "nios_sampler" instantiated altera_avalon_onchip_memory2 "cpu_memory"
Info: jtag_uart_0: Starting RTL generation for module 'nios_sampler_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sampler_jtag_uart_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_9179754817658335955.dir/0002_jtag_uart_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_9179754817658335955.dir/0002_jtag_uart_0_gen//nios_sampler_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_sampler_jtag_uart_0'
Info: jtag_uart_0: "nios_sampler" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pio_0: Starting RTL generation for module 'nios_sampler_pio_0'
Info: pio_0:   Generation command is [exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sampler_pio_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_9179754817658335955.dir/0003_pio_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_9179754817658335955.dir/0003_pio_0_gen//nios_sampler_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'nios_sampler_pio_0'
Info: pio_0: "nios_sampler" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_sampler" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_sampler" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_sampler" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_sampler_cpu_cpu'
Info: cpu:   Generation command is [exec F:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I F:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sampler_cpu_cpu --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_9179754817658335955.dir/0006_cpu_gen/ --quartus_bindir=F:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_9179754817658335955.dir/0006_cpu_gen//nios_sampler_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.06.25 13:48:46 (*) Starting Nios II generation
Info: cpu: # 2017.06.25 13:48:46 (*)   Checking for plaintext license.
Info: cpu: # 2017.06.25 13:48:48 (*)   Couldn't query license setup in Quartus directory F:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2017.06.25 13:48:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.06.25 13:48:48 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.06.25 13:48:48 (*)   Plaintext license not found.
Info: cpu: # 2017.06.25 13:48:48 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.06.25 13:48:48 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.06.25 13:48:48 (*)   Creating all objects for CPU
Info: cpu: # 2017.06.25 13:48:51 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.06.25 13:48:51 (*)   Creating plain-text RTL
Info: cpu: # 2017.06.25 13:48:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_sampler_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_sampler: Done "nios_sampler" with 28 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
