|NIOS_SDRAM
CLK_50M => pll1:inst1.inclk0
EPCS_DATA0 => SDRAM_NIOS:inst5.data0_to_the_epcs_flash_controller_0
cfi_data[0] <> SDRAM_NIOS:inst5.data_to_and_from_the_cfi_flash_0[0]
cfi_data[1] <> SDRAM_NIOS:inst5.data_to_and_from_the_cfi_flash_0[1]
cfi_data[2] <> SDRAM_NIOS:inst5.data_to_and_from_the_cfi_flash_0[2]
cfi_data[3] <> SDRAM_NIOS:inst5.data_to_and_from_the_cfi_flash_0[3]
cfi_data[4] <> SDRAM_NIOS:inst5.data_to_and_from_the_cfi_flash_0[4]
cfi_data[5] <> SDRAM_NIOS:inst5.data_to_and_from_the_cfi_flash_0[5]
cfi_data[6] <> SDRAM_NIOS:inst5.data_to_and_from_the_cfi_flash_0[6]
cfi_data[7] <> SDRAM_NIOS:inst5.data_to_and_from_the_cfi_flash_0[7]
SDR_DA[0] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[0]
SDR_DA[1] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[1]
SDR_DA[2] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[2]
SDR_DA[3] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[3]
SDR_DA[4] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[4]
SDR_DA[5] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[5]
SDR_DA[6] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[6]
SDR_DA[7] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[7]
SDR_DA[8] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[8]
SDR_DA[9] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[9]
SDR_DA[10] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[10]
SDR_DA[11] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[11]
SDR_DA[12] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[12]
SDR_DA[13] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[13]
SDR_DA[14] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[14]
SDR_DA[15] <> SDRAM_NIOS:inst5.zs_dq_to_and_from_the_sdram_0[15]
SDR_WE <> SDRAM_NIOS:inst5.zs_we_n_from_the_sdram_0
SDR_RAS <> SDRAM_NIOS:inst5.zs_ras_n_from_the_sdram_0
SDR_CKE <> SDRAM_NIOS:inst5.zs_cke_from_the_sdram_0
SDR_CAS <> SDRAM_NIOS:inst5.zs_cas_n_from_the_sdram_0
SDR_CLK <> pll1:inst1.c2
SDR_CS <> SDRAM_NIOS:inst5.zs_cs_n_from_the_sdram_0
SDR_AD[0] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[0]
SDR_AD[1] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[1]
SDR_AD[2] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[2]
SDR_AD[3] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[3]
SDR_AD[4] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[4]
SDR_AD[5] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[5]
SDR_AD[6] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[6]
SDR_AD[7] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[7]
SDR_AD[8] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[8]
SDR_AD[9] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[9]
SDR_AD[10] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[10]
SDR_AD[11] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[11]
SDR_AD[12] <> SDRAM_NIOS:inst5.zs_addr_from_the_sdram_0[12]
SDR_BA[0] <> SDRAM_NIOS:inst5.zs_ba_from_the_sdram_0[0]
SDR_BA[1] <> SDRAM_NIOS:inst5.zs_ba_from_the_sdram_0[1]
SDR_DQM[0] <> SDRAM_NIOS:inst5.zs_dqm_from_the_sdram_0[0]
SDR_DQM[1] <> SDRAM_NIOS:inst5.zs_dqm_from_the_sdram_0[1]


|NIOS_SDRAM|SDRAM_NIOS:inst5
clk => LED_s1_arbitrator:the_LED_s1.clk
clk => LED:the_LED.clk
clk => cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module.clk
clk => cpu_0_data_master_arbitrator:the_cpu_0_data_master.clk
clk => cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master.clk
clk => cpu_0:the_cpu_0.clk
clk => epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port.clk
clk => epcs_flash_controller_0:the_epcs_flash_controller_0.clk
clk => jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave.clk
clk => jtag_uart:the_jtag_uart.clk
clk => sdram_0_s1_arbitrator:the_sdram_0_s1.clk
clk => sdram_0:the_sdram_0.clk
clk => tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.clk
clk => SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch.clk
reset_n => reset_n_sources.IN1
data0_to_the_epcs_flash_controller_0 => epcs_flash_controller_0:the_epcs_flash_controller_0.data0
zs_dq_to_and_from_the_sdram_0[0] <> sdram_0:the_sdram_0.zs_dq[0]
zs_dq_to_and_from_the_sdram_0[1] <> sdram_0:the_sdram_0.zs_dq[1]
zs_dq_to_and_from_the_sdram_0[2] <> sdram_0:the_sdram_0.zs_dq[2]
zs_dq_to_and_from_the_sdram_0[3] <> sdram_0:the_sdram_0.zs_dq[3]
zs_dq_to_and_from_the_sdram_0[4] <> sdram_0:the_sdram_0.zs_dq[4]
zs_dq_to_and_from_the_sdram_0[5] <> sdram_0:the_sdram_0.zs_dq[5]
zs_dq_to_and_from_the_sdram_0[6] <> sdram_0:the_sdram_0.zs_dq[6]
zs_dq_to_and_from_the_sdram_0[7] <> sdram_0:the_sdram_0.zs_dq[7]
zs_dq_to_and_from_the_sdram_0[8] <> sdram_0:the_sdram_0.zs_dq[8]
zs_dq_to_and_from_the_sdram_0[9] <> sdram_0:the_sdram_0.zs_dq[9]
zs_dq_to_and_from_the_sdram_0[10] <> sdram_0:the_sdram_0.zs_dq[10]
zs_dq_to_and_from_the_sdram_0[11] <> sdram_0:the_sdram_0.zs_dq[11]
zs_dq_to_and_from_the_sdram_0[12] <> sdram_0:the_sdram_0.zs_dq[12]
zs_dq_to_and_from_the_sdram_0[13] <> sdram_0:the_sdram_0.zs_dq[13]
zs_dq_to_and_from_the_sdram_0[14] <> sdram_0:the_sdram_0.zs_dq[14]
zs_dq_to_and_from_the_sdram_0[15] <> sdram_0:the_sdram_0.zs_dq[15]
data_to_and_from_the_cfi_flash_0[0] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0[0]
data_to_and_from_the_cfi_flash_0[1] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0[1]
data_to_and_from_the_cfi_flash_0[2] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0[2]
data_to_and_from_the_cfi_flash_0[3] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0[3]
data_to_and_from_the_cfi_flash_0[4] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0[4]
data_to_and_from_the_cfi_flash_0[5] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0[5]
data_to_and_from_the_cfi_flash_0[6] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0[6]
data_to_and_from_the_cfi_flash_0[7] <> tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave.data_to_and_from_the_cfi_flash_0[7]


|NIOS_SDRAM|SDRAM_NIOS:inst5|LED_s1_arbitrator:the_LED_s1
LED_s1_readdata[0] => LED_s1_readdata_from_sa[0].DATAIN
LED_s1_readdata[1] => LED_s1_readdata_from_sa[1].DATAIN
LED_s1_readdata[2] => LED_s1_readdata_from_sa[2].DATAIN
LED_s1_readdata[3] => LED_s1_readdata_from_sa[3].DATAIN
LED_s1_readdata[4] => LED_s1_readdata_from_sa[4].DATAIN
LED_s1_readdata[5] => LED_s1_readdata_from_sa[5].DATAIN
LED_s1_readdata[6] => LED_s1_readdata_from_sa[6].DATAIN
LED_s1_readdata[7] => LED_s1_readdata_from_sa[7].DATAIN
LED_s1_readdata[8] => LED_s1_readdata_from_sa[8].DATAIN
LED_s1_readdata[9] => LED_s1_readdata_from_sa[9].DATAIN
LED_s1_readdata[10] => LED_s1_readdata_from_sa[10].DATAIN
LED_s1_readdata[11] => LED_s1_readdata_from_sa[11].DATAIN
LED_s1_readdata[12] => LED_s1_readdata_from_sa[12].DATAIN
LED_s1_readdata[13] => LED_s1_readdata_from_sa[13].DATAIN
LED_s1_readdata[14] => LED_s1_readdata_from_sa[14].DATAIN
LED_s1_readdata[15] => LED_s1_readdata_from_sa[15].DATAIN
LED_s1_readdata[16] => LED_s1_readdata_from_sa[16].DATAIN
LED_s1_readdata[17] => LED_s1_readdata_from_sa[17].DATAIN
LED_s1_readdata[18] => LED_s1_readdata_from_sa[18].DATAIN
LED_s1_readdata[19] => LED_s1_readdata_from_sa[19].DATAIN
LED_s1_readdata[20] => LED_s1_readdata_from_sa[20].DATAIN
LED_s1_readdata[21] => LED_s1_readdata_from_sa[21].DATAIN
LED_s1_readdata[22] => LED_s1_readdata_from_sa[22].DATAIN
LED_s1_readdata[23] => LED_s1_readdata_from_sa[23].DATAIN
LED_s1_readdata[24] => LED_s1_readdata_from_sa[24].DATAIN
LED_s1_readdata[25] => LED_s1_readdata_from_sa[25].DATAIN
LED_s1_readdata[26] => LED_s1_readdata_from_sa[26].DATAIN
LED_s1_readdata[27] => LED_s1_readdata_from_sa[27].DATAIN
LED_s1_readdata[28] => LED_s1_readdata_from_sa[28].DATAIN
LED_s1_readdata[29] => LED_s1_readdata_from_sa[29].DATAIN
LED_s1_readdata[30] => LED_s1_readdata_from_sa[30].DATAIN
LED_s1_readdata[31] => LED_s1_readdata_from_sa[31].DATAIN
clk => d1_LED_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => LED_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => LED_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN53
cpu_0_data_master_address_to_slave[5] => Equal0.IN52
cpu_0_data_master_address_to_slave[6] => Equal0.IN51
cpu_0_data_master_address_to_slave[7] => Equal0.IN50
cpu_0_data_master_address_to_slave[8] => Equal0.IN49
cpu_0_data_master_address_to_slave[9] => Equal0.IN48
cpu_0_data_master_address_to_slave[10] => Equal0.IN47
cpu_0_data_master_address_to_slave[11] => Equal0.IN46
cpu_0_data_master_address_to_slave[12] => Equal0.IN45
cpu_0_data_master_address_to_slave[13] => Equal0.IN44
cpu_0_data_master_address_to_slave[14] => Equal0.IN43
cpu_0_data_master_address_to_slave[15] => Equal0.IN42
cpu_0_data_master_address_to_slave[16] => Equal0.IN41
cpu_0_data_master_address_to_slave[17] => Equal0.IN40
cpu_0_data_master_address_to_slave[18] => Equal0.IN39
cpu_0_data_master_address_to_slave[19] => Equal0.IN38
cpu_0_data_master_address_to_slave[20] => Equal0.IN37
cpu_0_data_master_address_to_slave[21] => Equal0.IN36
cpu_0_data_master_address_to_slave[22] => Equal0.IN35
cpu_0_data_master_address_to_slave[23] => Equal0.IN34
cpu_0_data_master_address_to_slave[24] => Equal0.IN33
cpu_0_data_master_address_to_slave[25] => Equal0.IN32
cpu_0_data_master_address_to_slave[26] => Equal0.IN31
cpu_0_data_master_read => internal_cpu_0_data_master_requests_LED_s1.IN0
cpu_0_data_master_read => LED_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => internal_cpu_0_data_master_qualified_request_LED_s1.IN0
cpu_0_data_master_write => internal_cpu_0_data_master_requests_LED_s1.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_qualified_request_LED_s1.IN1
cpu_0_data_master_write => LED_s1_write_n.IN1
cpu_0_data_master_writedata[0] => LED_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => LED_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => LED_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => LED_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => LED_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => LED_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => LED_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => LED_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => LED_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => LED_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => LED_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => LED_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => LED_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => LED_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => LED_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => LED_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => LED_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => LED_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => LED_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => LED_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => LED_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => LED_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => LED_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => LED_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => LED_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => LED_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => LED_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => LED_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => LED_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => LED_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => LED_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => LED_s1_writedata[31].DATAIN
reset_n => LED_s1_reset_n.DATAIN
reset_n => d1_LED_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|NIOS_SDRAM|SDRAM_NIOS:inst5|LED:the_LED
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => process_0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module
clk => d1_cpu_0_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_0_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_0_jtag_debug_module_arb_addend[0].CLK
clk => cpu_0_jtag_debug_module_arb_addend[1].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => cpu_0_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN53
cpu_0_data_master_address_to_slave[12] => Equal0.IN52
cpu_0_data_master_address_to_slave[13] => Equal0.IN51
cpu_0_data_master_address_to_slave[14] => Equal0.IN50
cpu_0_data_master_address_to_slave[15] => Equal0.IN49
cpu_0_data_master_address_to_slave[16] => Equal0.IN48
cpu_0_data_master_address_to_slave[17] => Equal0.IN47
cpu_0_data_master_address_to_slave[18] => Equal0.IN46
cpu_0_data_master_address_to_slave[19] => Equal0.IN45
cpu_0_data_master_address_to_slave[20] => Equal0.IN44
cpu_0_data_master_address_to_slave[21] => Equal0.IN43
cpu_0_data_master_address_to_slave[22] => Equal0.IN42
cpu_0_data_master_address_to_slave[23] => Equal0.IN41
cpu_0_data_master_address_to_slave[24] => Equal0.IN40
cpu_0_data_master_address_to_slave[25] => Equal0.IN39
cpu_0_data_master_address_to_slave[26] => Equal0.IN38
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_debugaccess => A_WE_StdLogicVector.DATAB
cpu_0_data_master_read => internal_cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_write => internal_cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_jtag_debug_module_write.IN1
cpu_0_data_master_writedata[0] => cpu_0_jtag_debug_module_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpu_0_jtag_debug_module_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpu_0_jtag_debug_module_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpu_0_jtag_debug_module_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpu_0_jtag_debug_module_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpu_0_jtag_debug_module_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpu_0_jtag_debug_module_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpu_0_jtag_debug_module_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpu_0_jtag_debug_module_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpu_0_jtag_debug_module_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpu_0_jtag_debug_module_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpu_0_jtag_debug_module_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpu_0_jtag_debug_module_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpu_0_jtag_debug_module_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpu_0_jtag_debug_module_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpu_0_jtag_debug_module_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => cpu_0_jtag_debug_module_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => cpu_0_jtag_debug_module_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => cpu_0_jtag_debug_module_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => cpu_0_jtag_debug_module_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => cpu_0_jtag_debug_module_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => cpu_0_jtag_debug_module_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => cpu_0_jtag_debug_module_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => cpu_0_jtag_debug_module_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => cpu_0_jtag_debug_module_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => cpu_0_jtag_debug_module_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => cpu_0_jtag_debug_module_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => cpu_0_jtag_debug_module_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => cpu_0_jtag_debug_module_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => cpu_0_jtag_debug_module_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => cpu_0_jtag_debug_module_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => cpu_0_jtag_debug_module_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN53
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN52
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN51
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN50
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN49
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN48
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN47
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN46
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN45
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN44
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN43
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN42
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN41
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN40
cpu_0_instruction_master_address_to_slave[25] => Equal1.IN39
cpu_0_instruction_master_address_to_slave[26] => Equal1.IN38
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_jtag_debug_module_readdata[0] => cpu_0_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_0_jtag_debug_module_readdata[1] => cpu_0_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_0_jtag_debug_module_readdata[2] => cpu_0_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_0_jtag_debug_module_readdata[3] => cpu_0_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_0_jtag_debug_module_readdata[4] => cpu_0_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_0_jtag_debug_module_readdata[5] => cpu_0_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_0_jtag_debug_module_readdata[6] => cpu_0_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_0_jtag_debug_module_readdata[7] => cpu_0_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_0_jtag_debug_module_readdata[8] => cpu_0_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_0_jtag_debug_module_readdata[9] => cpu_0_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_0_jtag_debug_module_readdata[10] => cpu_0_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_0_jtag_debug_module_readdata[11] => cpu_0_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_0_jtag_debug_module_readdata[12] => cpu_0_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_0_jtag_debug_module_readdata[13] => cpu_0_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_0_jtag_debug_module_readdata[14] => cpu_0_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_0_jtag_debug_module_readdata[15] => cpu_0_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_0_jtag_debug_module_readdata[16] => cpu_0_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_0_jtag_debug_module_readdata[17] => cpu_0_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_0_jtag_debug_module_readdata[18] => cpu_0_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_0_jtag_debug_module_readdata[19] => cpu_0_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_0_jtag_debug_module_readdata[20] => cpu_0_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_0_jtag_debug_module_readdata[21] => cpu_0_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_0_jtag_debug_module_readdata[22] => cpu_0_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_0_jtag_debug_module_readdata[23] => cpu_0_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_0_jtag_debug_module_readdata[24] => cpu_0_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_0_jtag_debug_module_readdata[25] => cpu_0_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_0_jtag_debug_module_readdata[26] => cpu_0_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_0_jtag_debug_module_readdata[27] => cpu_0_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_0_jtag_debug_module_readdata[28] => cpu_0_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_0_jtag_debug_module_readdata[29] => cpu_0_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_0_jtag_debug_module_readdata[30] => cpu_0_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_0_jtag_debug_module_readdata[31] => cpu_0_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_0_jtag_debug_module_resetrequest => cpu_0_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_0_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_0_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => cpu_0_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_0_jtag_debug_module_reg_firsttransfer.PRESET


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master
LED_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN0
LED_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN0
cfi_flash_0_s1_wait_counter_eq_0 => pre_dbs_count_enable.IN0
cfi_flash_0_s1_wait_counter_eq_1 => r_1.IN1
clk => dbs_8_reg_segment_2[0].CLK
clk => dbs_8_reg_segment_2[1].CLK
clk => dbs_8_reg_segment_2[2].CLK
clk => dbs_8_reg_segment_2[3].CLK
clk => dbs_8_reg_segment_2[4].CLK
clk => dbs_8_reg_segment_2[5].CLK
clk => dbs_8_reg_segment_2[6].CLK
clk => dbs_8_reg_segment_2[7].CLK
clk => dbs_8_reg_segment_1[0].CLK
clk => dbs_8_reg_segment_1[1].CLK
clk => dbs_8_reg_segment_1[2].CLK
clk => dbs_8_reg_segment_1[3].CLK
clk => dbs_8_reg_segment_1[4].CLK
clk => dbs_8_reg_segment_1[5].CLK
clk => dbs_8_reg_segment_1[6].CLK
clk => dbs_8_reg_segment_1[7].CLK
clk => dbs_8_reg_segment_0[0].CLK
clk => dbs_8_reg_segment_0[1].CLK
clk => dbs_8_reg_segment_0[2].CLK
clk => dbs_8_reg_segment_0[3].CLK
clk => dbs_8_reg_segment_0[4].CLK
clk => dbs_8_reg_segment_0[5].CLK
clk => dbs_8_reg_segment_0[6].CLK
clk => dbs_8_reg_segment_0[7].CLK
clk => internal_cpu_0_data_master_dbs_address[0].CLK
clk => internal_cpu_0_data_master_dbs_address[1].CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => internal_cpu_0_data_master_no_byte_enables_and_last_term.CLK
clk => registered_cpu_0_data_master_readdata[0].CLK
clk => registered_cpu_0_data_master_readdata[1].CLK
clk => registered_cpu_0_data_master_readdata[2].CLK
clk => registered_cpu_0_data_master_readdata[3].CLK
clk => registered_cpu_0_data_master_readdata[4].CLK
clk => registered_cpu_0_data_master_readdata[5].CLK
clk => registered_cpu_0_data_master_readdata[6].CLK
clk => registered_cpu_0_data_master_readdata[7].CLK
clk => registered_cpu_0_data_master_readdata[8].CLK
clk => registered_cpu_0_data_master_readdata[9].CLK
clk => registered_cpu_0_data_master_readdata[10].CLK
clk => registered_cpu_0_data_master_readdata[11].CLK
clk => registered_cpu_0_data_master_readdata[12].CLK
clk => registered_cpu_0_data_master_readdata[13].CLK
clk => registered_cpu_0_data_master_readdata[14].CLK
clk => registered_cpu_0_data_master_readdata[15].CLK
clk => registered_cpu_0_data_master_readdata[16].CLK
clk => registered_cpu_0_data_master_readdata[17].CLK
clk => registered_cpu_0_data_master_readdata[18].CLK
clk => registered_cpu_0_data_master_readdata[19].CLK
clk => registered_cpu_0_data_master_readdata[20].CLK
clk => registered_cpu_0_data_master_readdata[21].CLK
clk => registered_cpu_0_data_master_readdata[22].CLK
clk => registered_cpu_0_data_master_readdata[23].CLK
clk => registered_cpu_0_data_master_readdata[24].CLK
clk => registered_cpu_0_data_master_readdata[25].CLK
clk => registered_cpu_0_data_master_readdata[26].CLK
clk => registered_cpu_0_data_master_readdata[27].CLK
clk => registered_cpu_0_data_master_readdata[28].CLK
clk => registered_cpu_0_data_master_readdata[29].CLK
clk => registered_cpu_0_data_master_readdata[30].CLK
clk => registered_cpu_0_data_master_readdata[31].CLK
clk => internal_cpu_0_data_master_waitrequest.CLK
cpu_0_data_master_address[0] => cpu_0_data_master_address_to_slave[0].DATAIN
cpu_0_data_master_address[1] => cpu_0_data_master_address_to_slave[1].DATAIN
cpu_0_data_master_address[2] => cpu_0_data_master_address_to_slave[2].DATAIN
cpu_0_data_master_address[3] => cpu_0_data_master_address_to_slave[3].DATAIN
cpu_0_data_master_address[4] => cpu_0_data_master_address_to_slave[4].DATAIN
cpu_0_data_master_address[5] => cpu_0_data_master_address_to_slave[5].DATAIN
cpu_0_data_master_address[6] => cpu_0_data_master_address_to_slave[6].DATAIN
cpu_0_data_master_address[7] => cpu_0_data_master_address_to_slave[7].DATAIN
cpu_0_data_master_address[8] => cpu_0_data_master_address_to_slave[8].DATAIN
cpu_0_data_master_address[9] => cpu_0_data_master_address_to_slave[9].DATAIN
cpu_0_data_master_address[10] => cpu_0_data_master_address_to_slave[10].DATAIN
cpu_0_data_master_address[11] => cpu_0_data_master_address_to_slave[11].DATAIN
cpu_0_data_master_address[12] => cpu_0_data_master_address_to_slave[12].DATAIN
cpu_0_data_master_address[13] => cpu_0_data_master_address_to_slave[13].DATAIN
cpu_0_data_master_address[14] => cpu_0_data_master_address_to_slave[14].DATAIN
cpu_0_data_master_address[15] => cpu_0_data_master_address_to_slave[15].DATAIN
cpu_0_data_master_address[16] => cpu_0_data_master_address_to_slave[16].DATAIN
cpu_0_data_master_address[17] => cpu_0_data_master_address_to_slave[17].DATAIN
cpu_0_data_master_address[18] => cpu_0_data_master_address_to_slave[18].DATAIN
cpu_0_data_master_address[19] => cpu_0_data_master_address_to_slave[19].DATAIN
cpu_0_data_master_address[20] => cpu_0_data_master_address_to_slave[20].DATAIN
cpu_0_data_master_address[21] => cpu_0_data_master_address_to_slave[21].DATAIN
cpu_0_data_master_address[22] => cpu_0_data_master_address_to_slave[22].DATAIN
cpu_0_data_master_address[23] => cpu_0_data_master_address_to_slave[23].DATAIN
cpu_0_data_master_address[24] => cpu_0_data_master_address_to_slave[24].DATAIN
cpu_0_data_master_address[25] => cpu_0_data_master_address_to_slave[25].DATAIN
cpu_0_data_master_address[26] => cpu_0_data_master_address_to_slave[26].DATAIN
cpu_0_data_master_byteenable_cfi_flash_0_s1 => pre_dbs_count_enable.IN1
cpu_0_data_master_byteenable_cfi_flash_0_s1 => last_dbs_term_and_run.IN1
cpu_0_data_master_byteenable_cfi_flash_0_s1 => r_1.IN0
cpu_0_data_master_byteenable_sdram_0_s1[0] => WideOr0.IN0
cpu_0_data_master_byteenable_sdram_0_s1[1] => WideOr0.IN1
cpu_0_data_master_granted_LED_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_cfi_flash_0_s1 => r_1.IN0
cpu_0_data_master_granted_cfi_flash_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_granted_epcs_flash_controller_0_epcs_control_port => r_0.IN0
cpu_0_data_master_granted_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_0_data_master_granted_sdram_0_s1 => r_1.IN0
cpu_0_data_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_qualified_request_LED_s1 => r_0.IN0
cpu_0_data_master_qualified_request_LED_s1 => r_0.IN0
cpu_0_data_master_qualified_request_LED_s1 => r_0.IN0
cpu_0_data_master_qualified_request_cfi_flash_0_s1 => r_1.IN1
cpu_0_data_master_qualified_request_cfi_flash_0_s1 => r_1.IN1
cpu_0_data_master_qualified_request_cfi_flash_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_cfi_flash_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN0
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN1
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN1
cpu_0_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0.IN0
cpu_0_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_0.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_0.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_1.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read_data_valid_LED_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_cfi_flash_0_s1 => pre_dbs_count_enable.IN1
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_epcs_flash_controller_0_epcs_control_port => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_sdram_0_s1 => r_0.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => pre_dbs_count_enable.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_LED_s1 => r_0.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => pre_dbs_count_enable.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_dbs_increment[0].DATAA
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cfi_flash_0_s1 => r_1.IN1
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => r_0.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => r_0.IN1
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => last_dbs_term_and_run.OUTPUTSELECT
cpu_0_data_master_requests_sdram_0_s1 => pre_dbs_count_enable.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_dbs_increment[0].OUTPUTSELECT
cpu_0_data_master_requests_sdram_0_s1 => dbs_count_enable.IN1
cpu_0_data_master_requests_sdram_0_s1 => Add0.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => r_0.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => last_dbs_term_and_run.IN1
cpu_0_data_master_write => last_dbs_term_and_run.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_writedata[0] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[1] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[2] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[3] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[4] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[5] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[6] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[7] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[8] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[9] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[10] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[11] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[11] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[12] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[12] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[13] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[13] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[14] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[14] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[15] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[15] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[16] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[16] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[17] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[17] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[18] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[18] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[19] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[19] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[20] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[20] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[21] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[21] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[22] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[22] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[23] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[23] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[24] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[24] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[25] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[25] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[26] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[26] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[27] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[27] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[28] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[28] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[29] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[29] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[30] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[30] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_writedata[31] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_writedata[31] => A_WE_StdLogicVector.DATAA
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
d1_LED_s1_end_xfer => ~NO_FANOUT~
d1_cpu_0_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_epcs_flash_controller_0_epcs_control_port_end_xfer => ~NO_FANOUT~
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
d1_tri_state_bridge_0_avalon_slave_end_xfer => pre_dbs_count_enable.IN1
epcs_flash_controller_0_epcs_control_port_irq_from_sa => cpu_0_data_master_irq[1].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[0] => cpu_0_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[0] => dbs_8_reg_segment_0[0].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[0] => dbs_8_reg_segment_2[0].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[0] => dbs_8_reg_segment_1[0].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[1] => cpu_0_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[1] => dbs_8_reg_segment_0[1].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[1] => dbs_8_reg_segment_1[1].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[1] => dbs_8_reg_segment_2[1].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[2] => cpu_0_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[2] => dbs_8_reg_segment_0[2].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[2] => dbs_8_reg_segment_1[2].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[2] => dbs_8_reg_segment_2[2].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[3] => cpu_0_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[3] => dbs_8_reg_segment_0[3].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[3] => dbs_8_reg_segment_1[3].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[3] => dbs_8_reg_segment_2[3].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[4] => cpu_0_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[4] => dbs_8_reg_segment_0[4].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[4] => dbs_8_reg_segment_1[4].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[4] => dbs_8_reg_segment_2[4].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[5] => cpu_0_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[5] => dbs_8_reg_segment_0[5].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[5] => dbs_8_reg_segment_1[5].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[5] => dbs_8_reg_segment_2[5].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[6] => cpu_0_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[6] => dbs_8_reg_segment_0[6].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[6] => dbs_8_reg_segment_1[6].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[6] => dbs_8_reg_segment_2[6].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[7] => cpu_0_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[7] => dbs_8_reg_segment_0[7].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[7] => dbs_8_reg_segment_1[7].DATAIN
incoming_data_to_and_from_the_cfi_flash_0_with_Xs_converted_to_0[7] => dbs_8_reg_segment_2[7].DATAIN
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_0_data_master_irq[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_0.IN1
registered_cpu_0_data_master_read_data_valid_cfi_flash_0_s1 => r_1.IN1
registered_cpu_0_data_master_read_data_valid_cfi_flash_0_s1 => r_1.IN1
reset_n => registered_cpu_0_data_master_readdata[0].ACLR
reset_n => registered_cpu_0_data_master_readdata[1].ACLR
reset_n => registered_cpu_0_data_master_readdata[2].ACLR
reset_n => registered_cpu_0_data_master_readdata[3].ACLR
reset_n => registered_cpu_0_data_master_readdata[4].ACLR
reset_n => registered_cpu_0_data_master_readdata[5].ACLR
reset_n => registered_cpu_0_data_master_readdata[6].ACLR
reset_n => registered_cpu_0_data_master_readdata[7].ACLR
reset_n => registered_cpu_0_data_master_readdata[8].ACLR
reset_n => registered_cpu_0_data_master_readdata[9].ACLR
reset_n => registered_cpu_0_data_master_readdata[10].ACLR
reset_n => registered_cpu_0_data_master_readdata[11].ACLR
reset_n => registered_cpu_0_data_master_readdata[12].ACLR
reset_n => registered_cpu_0_data_master_readdata[13].ACLR
reset_n => registered_cpu_0_data_master_readdata[14].ACLR
reset_n => registered_cpu_0_data_master_readdata[15].ACLR
reset_n => registered_cpu_0_data_master_readdata[16].ACLR
reset_n => registered_cpu_0_data_master_readdata[17].ACLR
reset_n => registered_cpu_0_data_master_readdata[18].ACLR
reset_n => registered_cpu_0_data_master_readdata[19].ACLR
reset_n => registered_cpu_0_data_master_readdata[20].ACLR
reset_n => registered_cpu_0_data_master_readdata[21].ACLR
reset_n => registered_cpu_0_data_master_readdata[22].ACLR
reset_n => registered_cpu_0_data_master_readdata[23].ACLR
reset_n => registered_cpu_0_data_master_readdata[24].ACLR
reset_n => registered_cpu_0_data_master_readdata[25].ACLR
reset_n => registered_cpu_0_data_master_readdata[26].ACLR
reset_n => registered_cpu_0_data_master_readdata[27].ACLR
reset_n => registered_cpu_0_data_master_readdata[28].ACLR
reset_n => registered_cpu_0_data_master_readdata[29].ACLR
reset_n => registered_cpu_0_data_master_readdata[30].ACLR
reset_n => registered_cpu_0_data_master_readdata[31].ACLR
reset_n => internal_cpu_0_data_master_dbs_address[0].ACLR
reset_n => internal_cpu_0_data_master_dbs_address[1].ACLR
reset_n => internal_cpu_0_data_master_no_byte_enables_and_last_term.ACLR
reset_n => internal_cpu_0_data_master_waitrequest.PRESET
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => dbs_8_reg_segment_0[0].ACLR
reset_n => dbs_8_reg_segment_0[1].ACLR
reset_n => dbs_8_reg_segment_0[2].ACLR
reset_n => dbs_8_reg_segment_0[3].ACLR
reset_n => dbs_8_reg_segment_0[4].ACLR
reset_n => dbs_8_reg_segment_0[5].ACLR
reset_n => dbs_8_reg_segment_0[6].ACLR
reset_n => dbs_8_reg_segment_0[7].ACLR
reset_n => dbs_8_reg_segment_1[0].ACLR
reset_n => dbs_8_reg_segment_1[1].ACLR
reset_n => dbs_8_reg_segment_1[2].ACLR
reset_n => dbs_8_reg_segment_1[3].ACLR
reset_n => dbs_8_reg_segment_1[4].ACLR
reset_n => dbs_8_reg_segment_1[5].ACLR
reset_n => dbs_8_reg_segment_1[6].ACLR
reset_n => dbs_8_reg_segment_1[7].ACLR
reset_n => dbs_8_reg_segment_2[0].ACLR
reset_n => dbs_8_reg_segment_2[1].ACLR
reset_n => dbs_8_reg_segment_2[2].ACLR
reset_n => dbs_8_reg_segment_2[3].ACLR
reset_n => dbs_8_reg_segment_2[4].ACLR
reset_n => dbs_8_reg_segment_2[5].ACLR
reset_n => dbs_8_reg_segment_2[6].ACLR
reset_n => dbs_8_reg_segment_2[7].ACLR
sdram_0_s1_readdata_from_sa[0] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => r_1.IN1


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master
cfi_flash_0_s1_wait_counter_eq_0 => ~NO_FANOUT~
cfi_flash_0_s1_wait_counter_eq_1 => ~NO_FANOUT~
clk => dbs_8_reg_segment_2[0].CLK
clk => dbs_8_reg_segment_2[1].CLK
clk => dbs_8_reg_segment_2[2].CLK
clk => dbs_8_reg_segment_2[3].CLK
clk => dbs_8_reg_segment_2[4].CLK
clk => dbs_8_reg_segment_2[5].CLK
clk => dbs_8_reg_segment_2[6].CLK
clk => dbs_8_reg_segment_2[7].CLK
clk => dbs_8_reg_segment_1[0].CLK
clk => dbs_8_reg_segment_1[1].CLK
clk => dbs_8_reg_segment_1[2].CLK
clk => dbs_8_reg_segment_1[3].CLK
clk => dbs_8_reg_segment_1[4].CLK
clk => dbs_8_reg_segment_1[5].CLK
clk => dbs_8_reg_segment_1[6].CLK
clk => dbs_8_reg_segment_1[7].CLK
clk => dbs_8_reg_segment_0[0].CLK
clk => dbs_8_reg_segment_0[1].CLK
clk => dbs_8_reg_segment_0[2].CLK
clk => dbs_8_reg_segment_0[3].CLK
clk => dbs_8_reg_segment_0[4].CLK
clk => dbs_8_reg_segment_0[5].CLK
clk => dbs_8_reg_segment_0[6].CLK
clk => dbs_8_reg_segment_0[7].CLK
clk => internal_cpu_0_instruction_master_dbs_address[0].CLK
clk => internal_cpu_0_instruction_master_dbs_address[1].CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
cpu_0_instruction_master_address[0] => cpu_0_instruction_master_address_to_slave[0].DATAIN
cpu_0_instruction_master_address[1] => cpu_0_instruction_master_address_to_slave[1].DATAIN
cpu_0_instruction_master_address[2] => cpu_0_instruction_master_address_to_slave[2].DATAIN
cpu_0_instruction_master_address[3] => cpu_0_instruction_master_address_to_slave[3].DATAIN
cpu_0_instruction_master_address[4] => cpu_0_instruction_master_address_to_slave[4].DATAIN
cpu_0_instruction_master_address[5] => cpu_0_instruction_master_address_to_slave[5].DATAIN
cpu_0_instruction_master_address[6] => cpu_0_instruction_master_address_to_slave[6].DATAIN
cpu_0_instruction_master_address[7] => cpu_0_instruction_master_address_to_slave[7].DATAIN
cpu_0_instruction_master_address[8] => cpu_0_instruction_master_address_to_slave[8].DATAIN
cpu_0_instruction_master_address[9] => cpu_0_instruction_master_address_to_slave[9].DATAIN
cpu_0_instruction_master_address[10] => cpu_0_instruction_master_address_to_slave[10].DATAIN
cpu_0_instruction_master_address[11] => cpu_0_instruction_master_address_to_slave[11].DATAIN
cpu_0_instruction_master_address[12] => cpu_0_instruction_master_address_to_slave[12].DATAIN
cpu_0_instruction_master_address[13] => cpu_0_instruction_master_address_to_slave[13].DATAIN
cpu_0_instruction_master_address[14] => cpu_0_instruction_master_address_to_slave[14].DATAIN
cpu_0_instruction_master_address[15] => cpu_0_instruction_master_address_to_slave[15].DATAIN
cpu_0_instruction_master_address[16] => cpu_0_instruction_master_address_to_slave[16].DATAIN
cpu_0_instruction_master_address[17] => cpu_0_instruction_master_address_to_slave[17].DATAIN
cpu_0_instruction_master_address[18] => cpu_0_instruction_master_address_to_slave[18].DATAIN
cpu_0_instruction_master_address[19] => cpu_0_instruction_master_address_to_slave[19].DATAIN
cpu_0_instruction_master_address[20] => cpu_0_instruction_master_address_to_slave[20].DATAIN
cpu_0_instruction_master_address[21] => cpu_0_instruction_master_address_to_slave[21].DATAIN
cpu_0_instruction_master_address[22] => cpu_0_instruction_master_address_to_slave[22].DATAIN
cpu_0_instruction_master_address[23] => cpu_0_instruction_master_address_to_slave[23].DATAIN
cpu_0_instruction_master_address[24] => cpu_0_instruction_master_address_to_slave[24].DATAIN
cpu_0_instruction_master_address[25] => cpu_0_instruction_master_address_to_slave[25].DATAIN
cpu_0_instruction_master_address[26] => cpu_0_instruction_master_address_to_slave[26].DATAIN
cpu_0_instruction_master_granted_cfi_flash_0_s1 => r_1.IN0
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_granted_epcs_flash_controller_0_epcs_control_port => r_0.IN0
cpu_0_instruction_master_granted_sdram_0_s1 => r_1.IN0
cpu_0_instruction_master_qualified_request_cfi_flash_0_s1 => r_1.IN1
cpu_0_instruction_master_qualified_request_cfi_flash_0_s1 => r_1.IN1
cpu_0_instruction_master_qualified_request_cfi_flash_0_s1 => r_1.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN0
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN1
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_0.IN0
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_1.IN1
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_1.IN1
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_instruction_master_read => r_0.IN0
cpu_0_instruction_master_read => r_0.IN0
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read => r_0.IN1
cpu_0_instruction_master_read => r_0.IN1
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => r_1.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => r_1.IN1
cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1 => pre_dbs_count_enable.IN0
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module => ~NO_FANOUT~
cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port => ~NO_FANOUT~
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => r_1.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_dbs_increment[0].DATAA
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cfi_flash_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cfi_flash_0_s1 => r_1.IN1
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => r_0.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_dbs_increment[0].OUTPUTSELECT
cpu_0_instruction_master_requests_sdram_0_s1 => Add0.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => r_1.IN1
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_epcs_flash_controller_0_epcs_control_port_end_xfer => r_0.IN1
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
d1_tri_state_bridge_0_avalon_slave_end_xfer => ~NO_FANOUT~
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0[0] => cpu_0_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0[0] => dbs_8_reg_segment_2[0].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[0] => dbs_8_reg_segment_0[0].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[0] => dbs_8_reg_segment_1[0].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[1] => cpu_0_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0[1] => dbs_8_reg_segment_0[1].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[1] => dbs_8_reg_segment_1[1].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[1] => dbs_8_reg_segment_2[1].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[2] => cpu_0_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0[2] => dbs_8_reg_segment_0[2].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[2] => dbs_8_reg_segment_1[2].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[2] => dbs_8_reg_segment_2[2].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[3] => cpu_0_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0[3] => dbs_8_reg_segment_0[3].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[3] => dbs_8_reg_segment_1[3].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[3] => dbs_8_reg_segment_2[3].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[4] => cpu_0_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0[4] => dbs_8_reg_segment_0[4].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[4] => dbs_8_reg_segment_1[4].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[4] => dbs_8_reg_segment_2[4].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[5] => cpu_0_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0[5] => dbs_8_reg_segment_0[5].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[5] => dbs_8_reg_segment_1[5].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[5] => dbs_8_reg_segment_2[5].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[6] => cpu_0_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0[6] => dbs_8_reg_segment_0[6].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[6] => dbs_8_reg_segment_1[6].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[6] => dbs_8_reg_segment_2[6].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[7] => cpu_0_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_0[7] => dbs_8_reg_segment_0[7].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[7] => dbs_8_reg_segment_1[7].DATAIN
incoming_data_to_and_from_the_cfi_flash_0[7] => dbs_8_reg_segment_2[7].DATAIN
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => internal_cpu_0_instruction_master_dbs_address[0].ACLR
reset_n => internal_cpu_0_instruction_master_dbs_address[1].ACLR
reset_n => dbs_8_reg_segment_2[0].ACLR
reset_n => dbs_8_reg_segment_2[1].ACLR
reset_n => dbs_8_reg_segment_2[2].ACLR
reset_n => dbs_8_reg_segment_2[3].ACLR
reset_n => dbs_8_reg_segment_2[4].ACLR
reset_n => dbs_8_reg_segment_2[5].ACLR
reset_n => dbs_8_reg_segment_2[6].ACLR
reset_n => dbs_8_reg_segment_2[7].ACLR
reset_n => dbs_8_reg_segment_0[0].ACLR
reset_n => dbs_8_reg_segment_0[1].ACLR
reset_n => dbs_8_reg_segment_0[2].ACLR
reset_n => dbs_8_reg_segment_0[3].ACLR
reset_n => dbs_8_reg_segment_0[4].ACLR
reset_n => dbs_8_reg_segment_0[5].ACLR
reset_n => dbs_8_reg_segment_0[6].ACLR
reset_n => dbs_8_reg_segment_0[7].ACLR
reset_n => dbs_8_reg_segment_1[0].ACLR
reset_n => dbs_8_reg_segment_1[1].ACLR
reset_n => dbs_8_reg_segment_1[2].ACLR
reset_n => dbs_8_reg_segment_1[3].ACLR
reset_n => dbs_8_reg_segment_1[4].ACLR
reset_n => dbs_8_reg_segment_1[5].ACLR
reset_n => dbs_8_reg_segment_1[6].ACLR
reset_n => dbs_8_reg_segment_1[7].ACLR
sdram_0_s1_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
sdram_0_s1_waitrequest_from_sa => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0
clk => cpu_0_test_bench:the_cpu_0_test_bench.clk
clk => R_ctrl_force_src2_zero.CLK
clk => R_ctrl_rdctl_inst.CLK
clk => R_ctrl_wrctl_inst.CLK
clk => R_ctrl_st.CLK
clk => R_ctrl_ld_non_io.CLK
clk => R_ctrl_ld.CLK
clk => R_ctrl_ld_signed.CLK
clk => R_ctrl_br_cmp.CLK
clk => R_ctrl_br.CLK
clk => R_ctrl_unsigned_lo_imm16.CLK
clk => R_ctrl_hi_imm16.CLK
clk => R_ctrl_logic.CLK
clk => R_ctrl_shift_rot.CLK
clk => R_ctrl_shift_rot_right.CLK
clk => R_ctrl_rot_right.CLK
clk => R_ctrl_shift_logical.CLK
clk => R_ctrl_retaddr.CLK
clk => R_ctrl_uncond_cti_non_br.CLK
clk => R_ctrl_crst.CLK
clk => R_ctrl_break.CLK
clk => R_ctrl_exception.CLK
clk => R_ctrl_jmp_direct.CLK
clk => R_ctrl_custom.CLK
clk => hbreak_enabled.CLK
clk => W_ipending_reg[0].CLK
clk => W_ipending_reg[1].CLK
clk => W_ipending_reg[2].CLK
clk => W_ipending_reg[3].CLK
clk => W_ipending_reg[4].CLK
clk => W_ipending_reg[5].CLK
clk => W_ipending_reg[6].CLK
clk => W_ipending_reg[7].CLK
clk => W_ipending_reg[8].CLK
clk => W_ipending_reg[9].CLK
clk => W_ipending_reg[10].CLK
clk => W_ipending_reg[11].CLK
clk => W_ipending_reg[12].CLK
clk => W_ipending_reg[13].CLK
clk => W_ipending_reg[14].CLK
clk => W_ipending_reg[15].CLK
clk => W_ipending_reg[16].CLK
clk => W_ipending_reg[17].CLK
clk => W_ipending_reg[18].CLK
clk => W_ipending_reg[19].CLK
clk => W_ipending_reg[20].CLK
clk => W_ipending_reg[21].CLK
clk => W_ipending_reg[22].CLK
clk => W_ipending_reg[23].CLK
clk => W_ipending_reg[24].CLK
clk => W_ipending_reg[25].CLK
clk => W_ipending_reg[26].CLK
clk => W_ipending_reg[27].CLK
clk => W_ipending_reg[28].CLK
clk => W_ipending_reg[29].CLK
clk => W_ipending_reg[30].CLK
clk => W_ipending_reg[31].CLK
clk => W_ienable_reg[0].CLK
clk => W_ienable_reg[1].CLK
clk => W_ienable_reg[2].CLK
clk => W_ienable_reg[3].CLK
clk => W_ienable_reg[4].CLK
clk => W_ienable_reg[5].CLK
clk => W_ienable_reg[6].CLK
clk => W_ienable_reg[7].CLK
clk => W_ienable_reg[8].CLK
clk => W_ienable_reg[9].CLK
clk => W_ienable_reg[10].CLK
clk => W_ienable_reg[11].CLK
clk => W_ienable_reg[12].CLK
clk => W_ienable_reg[13].CLK
clk => W_ienable_reg[14].CLK
clk => W_ienable_reg[15].CLK
clk => W_ienable_reg[16].CLK
clk => W_ienable_reg[17].CLK
clk => W_ienable_reg[18].CLK
clk => W_ienable_reg[19].CLK
clk => W_ienable_reg[20].CLK
clk => W_ienable_reg[21].CLK
clk => W_ienable_reg[22].CLK
clk => W_ienable_reg[23].CLK
clk => W_ienable_reg[24].CLK
clk => W_ienable_reg[25].CLK
clk => W_ienable_reg[26].CLK
clk => W_ienable_reg[27].CLK
clk => W_ienable_reg[28].CLK
clk => W_ienable_reg[29].CLK
clk => W_ienable_reg[30].CLK
clk => W_ienable_reg[31].CLK
clk => W_bstatus_reg.CLK
clk => W_estatus_reg.CLK
clk => W_status_reg_pie.CLK
clk => W_alu_result[0].CLK
clk => W_alu_result[1].CLK
clk => W_alu_result[2].CLK
clk => W_alu_result[3].CLK
clk => W_alu_result[4].CLK
clk => W_alu_result[5].CLK
clk => W_alu_result[6].CLK
clk => W_alu_result[7].CLK
clk => W_alu_result[8].CLK
clk => W_alu_result[9].CLK
clk => W_alu_result[10].CLK
clk => W_alu_result[11].CLK
clk => W_alu_result[12].CLK
clk => W_alu_result[13].CLK
clk => W_alu_result[14].CLK
clk => W_alu_result[15].CLK
clk => W_alu_result[16].CLK
clk => W_alu_result[17].CLK
clk => W_alu_result[18].CLK
clk => W_alu_result[19].CLK
clk => W_alu_result[20].CLK
clk => W_alu_result[21].CLK
clk => W_alu_result[22].CLK
clk => W_alu_result[23].CLK
clk => W_alu_result[24].CLK
clk => W_alu_result[25].CLK
clk => W_alu_result[26].CLK
clk => W_alu_result[27].CLK
clk => W_alu_result[28].CLK
clk => W_alu_result[29].CLK
clk => W_alu_result[30].CLK
clk => W_alu_result[31].CLK
clk => W_cmp_result.CLK
clk => W_control_rd_data[0].CLK
clk => W_control_rd_data[1].CLK
clk => W_control_rd_data[2].CLK
clk => W_control_rd_data[3].CLK
clk => W_control_rd_data[4].CLK
clk => W_control_rd_data[5].CLK
clk => W_control_rd_data[6].CLK
clk => W_control_rd_data[7].CLK
clk => W_control_rd_data[8].CLK
clk => W_control_rd_data[9].CLK
clk => W_control_rd_data[10].CLK
clk => W_control_rd_data[11].CLK
clk => W_control_rd_data[12].CLK
clk => W_control_rd_data[13].CLK
clk => W_control_rd_data[14].CLK
clk => W_control_rd_data[15].CLK
clk => W_control_rd_data[16].CLK
clk => W_control_rd_data[17].CLK
clk => W_control_rd_data[18].CLK
clk => W_control_rd_data[19].CLK
clk => W_control_rd_data[20].CLK
clk => W_control_rd_data[21].CLK
clk => W_control_rd_data[22].CLK
clk => W_control_rd_data[23].CLK
clk => W_control_rd_data[24].CLK
clk => W_control_rd_data[25].CLK
clk => W_control_rd_data[26].CLK
clk => W_control_rd_data[27].CLK
clk => W_control_rd_data[28].CLK
clk => W_control_rd_data[29].CLK
clk => W_control_rd_data[30].CLK
clk => W_control_rd_data[31].CLK
clk => W_valid.CLK
clk => av_ld_byte3_data[0].CLK
clk => av_ld_byte3_data[1].CLK
clk => av_ld_byte3_data[2].CLK
clk => av_ld_byte3_data[3].CLK
clk => av_ld_byte3_data[4].CLK
clk => av_ld_byte3_data[5].CLK
clk => av_ld_byte3_data[6].CLK
clk => av_ld_byte3_data[7].CLK
clk => av_ld_byte2_data[0].CLK
clk => av_ld_byte2_data[1].CLK
clk => av_ld_byte2_data[2].CLK
clk => av_ld_byte2_data[3].CLK
clk => av_ld_byte2_data[4].CLK
clk => av_ld_byte2_data[5].CLK
clk => av_ld_byte2_data[6].CLK
clk => av_ld_byte2_data[7].CLK
clk => av_ld_byte1_data[0].CLK
clk => av_ld_byte1_data[1].CLK
clk => av_ld_byte1_data[2].CLK
clk => av_ld_byte1_data[3].CLK
clk => av_ld_byte1_data[4].CLK
clk => av_ld_byte1_data[5].CLK
clk => av_ld_byte1_data[6].CLK
clk => av_ld_byte1_data[7].CLK
clk => av_ld_byte0_data[0].CLK
clk => av_ld_byte0_data[1].CLK
clk => av_ld_byte0_data[2].CLK
clk => av_ld_byte0_data[3].CLK
clk => av_ld_byte0_data[4].CLK
clk => av_ld_byte0_data[5].CLK
clk => av_ld_byte0_data[6].CLK
clk => av_ld_byte0_data[7].CLK
clk => av_ld_aligning_data.CLK
clk => av_ld_waiting_for_data.CLK
clk => av_ld_align_cycle[0].CLK
clk => av_ld_align_cycle[1].CLK
clk => internal_d_byteenable[0].CLK
clk => internal_d_byteenable[1].CLK
clk => internal_d_byteenable[2].CLK
clk => internal_d_byteenable[3].CLK
clk => d_writedata[0]~reg0.CLK
clk => d_writedata[1]~reg0.CLK
clk => d_writedata[2]~reg0.CLK
clk => d_writedata[3]~reg0.CLK
clk => d_writedata[4]~reg0.CLK
clk => d_writedata[5]~reg0.CLK
clk => d_writedata[6]~reg0.CLK
clk => d_writedata[7]~reg0.CLK
clk => d_writedata[8]~reg0.CLK
clk => d_writedata[9]~reg0.CLK
clk => d_writedata[10]~reg0.CLK
clk => d_writedata[11]~reg0.CLK
clk => d_writedata[12]~reg0.CLK
clk => d_writedata[13]~reg0.CLK
clk => d_writedata[14]~reg0.CLK
clk => d_writedata[15]~reg0.CLK
clk => d_writedata[16]~reg0.CLK
clk => d_writedata[17]~reg0.CLK
clk => d_writedata[18]~reg0.CLK
clk => d_writedata[19]~reg0.CLK
clk => d_writedata[20]~reg0.CLK
clk => d_writedata[21]~reg0.CLK
clk => d_writedata[22]~reg0.CLK
clk => d_writedata[23]~reg0.CLK
clk => d_writedata[24]~reg0.CLK
clk => d_writedata[25]~reg0.CLK
clk => d_writedata[26]~reg0.CLK
clk => d_writedata[27]~reg0.CLK
clk => d_writedata[28]~reg0.CLK
clk => d_writedata[29]~reg0.CLK
clk => d_writedata[30]~reg0.CLK
clk => d_writedata[31]~reg0.CLK
clk => internal_d_read.CLK
clk => E_shift_rot_cnt[0].CLK
clk => E_shift_rot_cnt[1].CLK
clk => E_shift_rot_cnt[2].CLK
clk => E_shift_rot_cnt[3].CLK
clk => E_shift_rot_cnt[4].CLK
clk => E_shift_rot_result[0].CLK
clk => E_shift_rot_result[1].CLK
clk => E_shift_rot_result[2].CLK
clk => E_shift_rot_result[3].CLK
clk => E_shift_rot_result[4].CLK
clk => E_shift_rot_result[5].CLK
clk => E_shift_rot_result[6].CLK
clk => E_shift_rot_result[7].CLK
clk => E_shift_rot_result[8].CLK
clk => E_shift_rot_result[9].CLK
clk => E_shift_rot_result[10].CLK
clk => E_shift_rot_result[11].CLK
clk => E_shift_rot_result[12].CLK
clk => E_shift_rot_result[13].CLK
clk => E_shift_rot_result[14].CLK
clk => E_shift_rot_result[15].CLK
clk => E_shift_rot_result[16].CLK
clk => E_shift_rot_result[17].CLK
clk => E_shift_rot_result[18].CLK
clk => E_shift_rot_result[19].CLK
clk => E_shift_rot_result[20].CLK
clk => E_shift_rot_result[21].CLK
clk => E_shift_rot_result[22].CLK
clk => E_shift_rot_result[23].CLK
clk => E_shift_rot_result[24].CLK
clk => E_shift_rot_result[25].CLK
clk => E_shift_rot_result[26].CLK
clk => E_shift_rot_result[27].CLK
clk => E_shift_rot_result[28].CLK
clk => E_shift_rot_result[29].CLK
clk => E_shift_rot_result[30].CLK
clk => E_shift_rot_result[31].CLK
clk => E_alu_sub.CLK
clk => E_invert_arith_src_msb.CLK
clk => E_src2[0].CLK
clk => E_src2[1].CLK
clk => E_src2[2].CLK
clk => E_src2[3].CLK
clk => E_src2[4].CLK
clk => E_src2[5].CLK
clk => E_src2[6].CLK
clk => E_src2[7].CLK
clk => E_src2[8].CLK
clk => E_src2[9].CLK
clk => E_src2[10].CLK
clk => E_src2[11].CLK
clk => E_src2[12].CLK
clk => E_src2[13].CLK
clk => E_src2[14].CLK
clk => E_src2[15].CLK
clk => E_src2[16].CLK
clk => E_src2[17].CLK
clk => E_src2[18].CLK
clk => E_src2[19].CLK
clk => E_src2[20].CLK
clk => E_src2[21].CLK
clk => E_src2[22].CLK
clk => E_src2[23].CLK
clk => E_src2[24].CLK
clk => E_src2[25].CLK
clk => E_src2[26].CLK
clk => E_src2[27].CLK
clk => E_src2[28].CLK
clk => E_src2[29].CLK
clk => E_src2[30].CLK
clk => E_src2[31].CLK
clk => E_src1[0].CLK
clk => E_src1[1].CLK
clk => E_src1[2].CLK
clk => E_src1[3].CLK
clk => E_src1[4].CLK
clk => E_src1[5].CLK
clk => E_src1[6].CLK
clk => E_src1[7].CLK
clk => E_src1[8].CLK
clk => E_src1[9].CLK
clk => E_src1[10].CLK
clk => E_src1[11].CLK
clk => E_src1[12].CLK
clk => E_src1[13].CLK
clk => E_src1[14].CLK
clk => E_src1[15].CLK
clk => E_src1[16].CLK
clk => E_src1[17].CLK
clk => E_src1[18].CLK
clk => E_src1[19].CLK
clk => E_src1[20].CLK
clk => E_src1[21].CLK
clk => E_src1[22].CLK
clk => E_src1[23].CLK
clk => E_src1[24].CLK
clk => E_src1[25].CLK
clk => E_src1[26].CLK
clk => E_src1[27].CLK
clk => E_src1[28].CLK
clk => E_src1[29].CLK
clk => E_src1[30].CLK
clk => E_src1[31].CLK
clk => E_new_inst.CLK
clk => E_valid.CLK
clk => R_src2_use_imm.CLK
clk => R_compare_op[0].CLK
clk => R_compare_op[1].CLK
clk => R_logic_op[0].CLK
clk => R_logic_op[1].CLK
clk => R_dst_regnum[0].CLK
clk => R_dst_regnum[1].CLK
clk => R_dst_regnum[2].CLK
clk => R_dst_regnum[3].CLK
clk => R_dst_regnum[4].CLK
clk => R_wr_dst_reg.CLK
clk => R_valid.CLK
clk => D_valid.CLK
clk => D_iw[0].CLK
clk => D_iw[1].CLK
clk => D_iw[2].CLK
clk => D_iw[3].CLK
clk => D_iw[4].CLK
clk => D_iw[5].CLK
clk => D_iw[6].CLK
clk => D_iw[7].CLK
clk => D_iw[8].CLK
clk => D_iw[9].CLK
clk => D_iw[10].CLK
clk => D_iw[11].CLK
clk => D_iw[12].CLK
clk => D_iw[13].CLK
clk => D_iw[14].CLK
clk => D_iw[15].CLK
clk => D_iw[16].CLK
clk => D_iw[17].CLK
clk => D_iw[18].CLK
clk => D_iw[19].CLK
clk => D_iw[20].CLK
clk => D_iw[21].CLK
clk => D_iw[22].CLK
clk => D_iw[23].CLK
clk => D_iw[24].CLK
clk => D_iw[25].CLK
clk => D_iw[26].CLK
clk => D_iw[27].CLK
clk => D_iw[28].CLK
clk => D_iw[29].CLK
clk => D_iw[30].CLK
clk => D_iw[31].CLK
clk => hbreak_pending.CLK
clk => wait_for_one_post_bret_inst.CLK
clk => internal_i_read.CLK
clk => F_pc[0].CLK
clk => F_pc[1].CLK
clk => F_pc[2].CLK
clk => F_pc[3].CLK
clk => F_pc[4].CLK
clk => F_pc[5].CLK
clk => F_pc[6].CLK
clk => F_pc[7].CLK
clk => F_pc[8].CLK
clk => F_pc[9].CLK
clk => F_pc[10].CLK
clk => F_pc[11].CLK
clk => F_pc[12].CLK
clk => F_pc[13].CLK
clk => F_pc[14].CLK
clk => F_pc[15].CLK
clk => F_pc[16].CLK
clk => F_pc[17].CLK
clk => F_pc[18].CLK
clk => F_pc[19].CLK
clk => F_pc[20].CLK
clk => F_pc[21].CLK
clk => F_pc[22].CLK
clk => F_pc[23].CLK
clk => F_pc[24].CLK
clk => cpu_0_register_bank_a_module:cpu_0_register_bank_a.clock
clk => cpu_0_register_bank_b_module:cpu_0_register_bank_b.clock
clk => cpu_0_nios2_oci:the_cpu_0_nios2_oci.clk
d_irq[0] => W_ipending_reg_nxt.IN1
d_irq[1] => W_ipending_reg_nxt.IN1
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => A_WE_StdLogicVector.DATAA
d_readdata[1] => A_WE_StdLogicVector.DATAA
d_readdata[2] => A_WE_StdLogicVector.DATAA
d_readdata[3] => A_WE_StdLogicVector.DATAA
d_readdata[4] => A_WE_StdLogicVector.DATAA
d_readdata[5] => A_WE_StdLogicVector.DATAA
d_readdata[6] => A_WE_StdLogicVector.DATAA
d_readdata[7] => A_WE_StdLogicVector.DATAA
d_readdata[8] => A_WE_StdLogicVector.DATAA
d_readdata[9] => A_WE_StdLogicVector.DATAA
d_readdata[10] => A_WE_StdLogicVector.DATAA
d_readdata[11] => A_WE_StdLogicVector.DATAA
d_readdata[12] => A_WE_StdLogicVector.DATAA
d_readdata[13] => A_WE_StdLogicVector.DATAA
d_readdata[14] => A_WE_StdLogicVector.DATAA
d_readdata[15] => A_WE_StdLogicVector.DATAA
d_readdata[16] => A_WE_StdLogicVector.DATAA
d_readdata[17] => A_WE_StdLogicVector.DATAA
d_readdata[18] => A_WE_StdLogicVector.DATAA
d_readdata[19] => A_WE_StdLogicVector.DATAA
d_readdata[20] => A_WE_StdLogicVector.DATAA
d_readdata[21] => A_WE_StdLogicVector.DATAA
d_readdata[22] => A_WE_StdLogicVector.DATAA
d_readdata[23] => A_WE_StdLogicVector.DATAA
d_readdata[24] => A_WE_StdLogicVector.DATAA
d_readdata[25] => A_WE_StdLogicVector.DATAA
d_readdata[26] => A_WE_StdLogicVector.DATAA
d_readdata[27] => A_WE_StdLogicVector.DATAA
d_readdata[28] => A_WE_StdLogicVector.DATAA
d_readdata[29] => A_WE_StdLogicVector.DATAA
d_readdata[30] => A_WE_StdLogicVector.DATAA
d_readdata[31] => A_WE_StdLogicVector.DATAA
d_waitrequest => d_read_nxt.IN1
d_waitrequest => d_write_nxt.IN1
d_waitrequest => cpu_0_nios2_oci:the_cpu_0_nios2_oci.d_waitrequest
d_waitrequest => av_ld_getting_data.IN1
i_readdata[0] => A_WE_StdLogicVector.DATAA
i_readdata[0] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[0]
i_readdata[1] => A_WE_StdLogicVector.DATAA
i_readdata[1] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[1]
i_readdata[2] => A_WE_StdLogicVector.DATAA
i_readdata[2] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[2]
i_readdata[3] => A_WE_StdLogicVector.DATAA
i_readdata[3] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[3]
i_readdata[4] => A_WE_StdLogicVector.DATAA
i_readdata[4] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[4]
i_readdata[5] => A_WE_StdLogicVector.DATAA
i_readdata[5] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[5]
i_readdata[6] => A_WE_StdLogicVector.DATAA
i_readdata[6] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[6]
i_readdata[7] => A_WE_StdLogicVector.DATAA
i_readdata[7] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[7]
i_readdata[8] => A_WE_StdLogicVector.DATAA
i_readdata[8] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[8]
i_readdata[9] => A_WE_StdLogicVector.DATAA
i_readdata[9] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[9]
i_readdata[10] => A_WE_StdLogicVector.DATAA
i_readdata[10] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[10]
i_readdata[11] => A_WE_StdLogicVector.DATAA
i_readdata[11] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[11]
i_readdata[12] => A_WE_StdLogicVector.DATAA
i_readdata[12] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[12]
i_readdata[13] => A_WE_StdLogicVector.DATAA
i_readdata[13] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[13]
i_readdata[14] => A_WE_StdLogicVector.DATAA
i_readdata[14] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[14]
i_readdata[15] => A_WE_StdLogicVector.DATAA
i_readdata[15] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[15]
i_readdata[16] => A_WE_StdLogicVector.DATAA
i_readdata[16] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[16]
i_readdata[17] => A_WE_StdLogicVector.DATAA
i_readdata[17] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[17]
i_readdata[18] => A_WE_StdLogicVector.DATAA
i_readdata[18] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[18]
i_readdata[19] => A_WE_StdLogicVector.DATAA
i_readdata[19] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[19]
i_readdata[20] => A_WE_StdLogicVector.DATAA
i_readdata[20] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[20]
i_readdata[21] => A_WE_StdLogicVector.DATAA
i_readdata[21] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[21]
i_readdata[22] => A_WE_StdLogicVector.DATAA
i_readdata[22] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[22]
i_readdata[23] => A_WE_StdLogicVector.DATAA
i_readdata[23] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[23]
i_readdata[24] => A_WE_StdLogicVector.DATAA
i_readdata[24] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[24]
i_readdata[25] => A_WE_StdLogicVector.DATAA
i_readdata[25] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[25]
i_readdata[26] => A_WE_StdLogicVector.DATAA
i_readdata[26] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[26]
i_readdata[27] => A_WE_StdLogicVector.DATAA
i_readdata[27] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[27]
i_readdata[28] => A_WE_StdLogicVector.DATAA
i_readdata[28] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[28]
i_readdata[29] => A_WE_StdLogicVector.DATAA
i_readdata[29] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[29]
i_readdata[30] => A_WE_StdLogicVector.DATAA
i_readdata[30] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[30]
i_readdata[31] => A_WE_StdLogicVector.DATAA
i_readdata[31] => cpu_0_test_bench:the_cpu_0_test_bench.i_readdata[31]
i_waitrequest => i_read_nxt.IN1
i_waitrequest => cpu_0_test_bench:the_cpu_0_test_bench.i_waitrequest
i_waitrequest => F_valid.IN1
jtag_debug_module_address[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[0]
jtag_debug_module_address[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[1]
jtag_debug_module_address[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[2]
jtag_debug_module_address[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[3]
jtag_debug_module_address[4] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[4]
jtag_debug_module_address[5] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[5]
jtag_debug_module_address[6] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[6]
jtag_debug_module_address[7] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[7]
jtag_debug_module_address[8] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[8]
jtag_debug_module_begintransfer => cpu_0_nios2_oci:the_cpu_0_nios2_oci.begintransfer
jtag_debug_module_byteenable[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[0]
jtag_debug_module_byteenable[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[1]
jtag_debug_module_byteenable[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[2]
jtag_debug_module_byteenable[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[3]
jtag_debug_module_debugaccess => cpu_0_nios2_oci:the_cpu_0_nios2_oci.debugaccess
jtag_debug_module_select => cpu_0_nios2_oci:the_cpu_0_nios2_oci.chipselect
jtag_debug_module_write => cpu_0_nios2_oci:the_cpu_0_nios2_oci.write
jtag_debug_module_writedata[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[0]
jtag_debug_module_writedata[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[1]
jtag_debug_module_writedata[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[2]
jtag_debug_module_writedata[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[3]
jtag_debug_module_writedata[4] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[4]
jtag_debug_module_writedata[5] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[5]
jtag_debug_module_writedata[6] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[6]
jtag_debug_module_writedata[7] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[7]
jtag_debug_module_writedata[8] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[8]
jtag_debug_module_writedata[9] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[9]
jtag_debug_module_writedata[10] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[10]
jtag_debug_module_writedata[11] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[11]
jtag_debug_module_writedata[12] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[12]
jtag_debug_module_writedata[13] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[13]
jtag_debug_module_writedata[14] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[14]
jtag_debug_module_writedata[15] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[15]
jtag_debug_module_writedata[16] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[16]
jtag_debug_module_writedata[17] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[17]
jtag_debug_module_writedata[18] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[18]
jtag_debug_module_writedata[19] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[19]
jtag_debug_module_writedata[20] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[20]
jtag_debug_module_writedata[21] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[21]
jtag_debug_module_writedata[22] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[22]
jtag_debug_module_writedata[23] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[23]
jtag_debug_module_writedata[24] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[24]
jtag_debug_module_writedata[25] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[25]
jtag_debug_module_writedata[26] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[26]
jtag_debug_module_writedata[27] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[27]
jtag_debug_module_writedata[28] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[28]
jtag_debug_module_writedata[29] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[29]
jtag_debug_module_writedata[30] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[30]
jtag_debug_module_writedata[31] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[31]
reset_n => cpu_0_test_bench:the_cpu_0_test_bench.reset_n
reset_n => cpu_0_nios2_oci:the_cpu_0_nios2_oci.reset_n
reset_n => W_rf_wren.IN1
reset_n => W_alu_result[0].ACLR
reset_n => W_alu_result[1].ACLR
reset_n => W_alu_result[2].ACLR
reset_n => W_alu_result[3].ACLR
reset_n => W_alu_result[4].ACLR
reset_n => W_alu_result[5].ACLR
reset_n => W_alu_result[6].ACLR
reset_n => W_alu_result[7].ACLR
reset_n => W_alu_result[8].ACLR
reset_n => W_alu_result[9].ACLR
reset_n => W_alu_result[10].ACLR
reset_n => W_alu_result[11].ACLR
reset_n => W_alu_result[12].ACLR
reset_n => W_alu_result[13].ACLR
reset_n => W_alu_result[14].ACLR
reset_n => W_alu_result[15].ACLR
reset_n => W_alu_result[16].ACLR
reset_n => W_alu_result[17].ACLR
reset_n => W_alu_result[18].ACLR
reset_n => W_alu_result[19].ACLR
reset_n => W_alu_result[20].ACLR
reset_n => W_alu_result[21].ACLR
reset_n => W_alu_result[22].ACLR
reset_n => W_alu_result[23].ACLR
reset_n => W_alu_result[24].ACLR
reset_n => W_alu_result[25].ACLR
reset_n => W_alu_result[26].ACLR
reset_n => W_alu_result[27].ACLR
reset_n => W_alu_result[28].ACLR
reset_n => W_alu_result[29].ACLR
reset_n => W_alu_result[30].ACLR
reset_n => W_alu_result[31].ACLR
reset_n => internal_d_byteenable[0].ACLR
reset_n => internal_d_byteenable[1].ACLR
reset_n => internal_d_byteenable[2].ACLR
reset_n => internal_d_byteenable[3].ACLR
reset_n => internal_d_read.ACLR
reset_n => d_writedata[0]~reg0.ACLR
reset_n => d_writedata[1]~reg0.ACLR
reset_n => d_writedata[2]~reg0.ACLR
reset_n => d_writedata[3]~reg0.ACLR
reset_n => d_writedata[4]~reg0.ACLR
reset_n => d_writedata[5]~reg0.ACLR
reset_n => d_writedata[6]~reg0.ACLR
reset_n => d_writedata[7]~reg0.ACLR
reset_n => d_writedata[8]~reg0.ACLR
reset_n => d_writedata[9]~reg0.ACLR
reset_n => d_writedata[10]~reg0.ACLR
reset_n => d_writedata[11]~reg0.ACLR
reset_n => d_writedata[12]~reg0.ACLR
reset_n => d_writedata[13]~reg0.ACLR
reset_n => d_writedata[14]~reg0.ACLR
reset_n => d_writedata[15]~reg0.ACLR
reset_n => d_writedata[16]~reg0.ACLR
reset_n => d_writedata[17]~reg0.ACLR
reset_n => d_writedata[18]~reg0.ACLR
reset_n => d_writedata[19]~reg0.ACLR
reset_n => d_writedata[20]~reg0.ACLR
reset_n => d_writedata[21]~reg0.ACLR
reset_n => d_writedata[22]~reg0.ACLR
reset_n => d_writedata[23]~reg0.ACLR
reset_n => d_writedata[24]~reg0.ACLR
reset_n => d_writedata[25]~reg0.ACLR
reset_n => d_writedata[26]~reg0.ACLR
reset_n => d_writedata[27]~reg0.ACLR
reset_n => d_writedata[28]~reg0.ACLR
reset_n => d_writedata[29]~reg0.ACLR
reset_n => d_writedata[30]~reg0.ACLR
reset_n => d_writedata[31]~reg0.ACLR
reset_n => internal_i_read.PRESET
reset_n => F_pc[0].ACLR
reset_n => F_pc[1].ACLR
reset_n => F_pc[2].ACLR
reset_n => F_pc[3].ACLR
reset_n => F_pc[4].ACLR
reset_n => F_pc[5].ACLR
reset_n => F_pc[6].ACLR
reset_n => F_pc[7].ACLR
reset_n => F_pc[8].ACLR
reset_n => F_pc[9].PRESET
reset_n => F_pc[10].PRESET
reset_n => F_pc[11].ACLR
reset_n => F_pc[12].ACLR
reset_n => F_pc[13].ACLR
reset_n => F_pc[14].ACLR
reset_n => F_pc[15].ACLR
reset_n => F_pc[16].ACLR
reset_n => F_pc[17].ACLR
reset_n => F_pc[18].ACLR
reset_n => F_pc[19].ACLR
reset_n => F_pc[20].ACLR
reset_n => F_pc[21].PRESET
reset_n => F_pc[22].ACLR
reset_n => F_pc[23].ACLR
reset_n => F_pc[24].PRESET
reset_n => wait_for_one_post_bret_inst.ACLR
reset_n => hbreak_pending.ACLR
reset_n => D_iw[0].ACLR
reset_n => D_iw[1].ACLR
reset_n => D_iw[2].ACLR
reset_n => D_iw[3].ACLR
reset_n => D_iw[4].ACLR
reset_n => D_iw[5].ACLR
reset_n => D_iw[6].ACLR
reset_n => D_iw[7].ACLR
reset_n => D_iw[8].ACLR
reset_n => D_iw[9].ACLR
reset_n => D_iw[10].ACLR
reset_n => D_iw[11].ACLR
reset_n => D_iw[12].ACLR
reset_n => D_iw[13].ACLR
reset_n => D_iw[14].ACLR
reset_n => D_iw[15].ACLR
reset_n => D_iw[16].ACLR
reset_n => D_iw[17].ACLR
reset_n => D_iw[18].ACLR
reset_n => D_iw[19].ACLR
reset_n => D_iw[20].ACLR
reset_n => D_iw[21].ACLR
reset_n => D_iw[22].ACLR
reset_n => D_iw[23].ACLR
reset_n => D_iw[24].ACLR
reset_n => D_iw[25].ACLR
reset_n => D_iw[26].ACLR
reset_n => D_iw[27].ACLR
reset_n => D_iw[28].ACLR
reset_n => D_iw[29].ACLR
reset_n => D_iw[30].ACLR
reset_n => D_iw[31].ACLR
reset_n => D_valid.ACLR
reset_n => R_valid.ACLR
reset_n => R_wr_dst_reg.ACLR
reset_n => R_dst_regnum[0].ACLR
reset_n => R_dst_regnum[1].ACLR
reset_n => R_dst_regnum[2].ACLR
reset_n => R_dst_regnum[3].ACLR
reset_n => R_dst_regnum[4].ACLR
reset_n => R_logic_op[0].ACLR
reset_n => R_logic_op[1].ACLR
reset_n => R_compare_op[0].ACLR
reset_n => R_compare_op[1].ACLR
reset_n => R_src2_use_imm.ACLR
reset_n => E_valid.ACLR
reset_n => E_new_inst.ACLR
reset_n => E_src1[0].ACLR
reset_n => E_src1[1].ACLR
reset_n => E_src1[2].ACLR
reset_n => E_src1[3].ACLR
reset_n => E_src1[4].ACLR
reset_n => E_src1[5].ACLR
reset_n => E_src1[6].ACLR
reset_n => E_src1[7].ACLR
reset_n => E_src1[8].ACLR
reset_n => E_src1[9].ACLR
reset_n => E_src1[10].ACLR
reset_n => E_src1[11].ACLR
reset_n => E_src1[12].ACLR
reset_n => E_src1[13].ACLR
reset_n => E_src1[14].ACLR
reset_n => E_src1[15].ACLR
reset_n => E_src1[16].ACLR
reset_n => E_src1[17].ACLR
reset_n => E_src1[18].ACLR
reset_n => E_src1[19].ACLR
reset_n => E_src1[20].ACLR
reset_n => E_src1[21].ACLR
reset_n => E_src1[22].ACLR
reset_n => E_src1[23].ACLR
reset_n => E_src1[24].ACLR
reset_n => E_src1[25].ACLR
reset_n => E_src1[26].ACLR
reset_n => E_src1[27].ACLR
reset_n => E_src1[28].ACLR
reset_n => E_src1[29].ACLR
reset_n => E_src1[30].ACLR
reset_n => E_src1[31].ACLR
reset_n => E_src2[0].ACLR
reset_n => E_src2[1].ACLR
reset_n => E_src2[2].ACLR
reset_n => E_src2[3].ACLR
reset_n => E_src2[4].ACLR
reset_n => E_src2[5].ACLR
reset_n => E_src2[6].ACLR
reset_n => E_src2[7].ACLR
reset_n => E_src2[8].ACLR
reset_n => E_src2[9].ACLR
reset_n => E_src2[10].ACLR
reset_n => E_src2[11].ACLR
reset_n => E_src2[12].ACLR
reset_n => E_src2[13].ACLR
reset_n => E_src2[14].ACLR
reset_n => E_src2[15].ACLR
reset_n => E_src2[16].ACLR
reset_n => E_src2[17].ACLR
reset_n => E_src2[18].ACLR
reset_n => E_src2[19].ACLR
reset_n => E_src2[20].ACLR
reset_n => E_src2[21].ACLR
reset_n => E_src2[22].ACLR
reset_n => E_src2[23].ACLR
reset_n => E_src2[24].ACLR
reset_n => E_src2[25].ACLR
reset_n => E_src2[26].ACLR
reset_n => E_src2[27].ACLR
reset_n => E_src2[28].ACLR
reset_n => E_src2[29].ACLR
reset_n => E_src2[30].ACLR
reset_n => E_src2[31].ACLR
reset_n => E_invert_arith_src_msb.ACLR
reset_n => E_alu_sub.ACLR
reset_n => E_shift_rot_result[0].ACLR
reset_n => E_shift_rot_result[1].ACLR
reset_n => E_shift_rot_result[2].ACLR
reset_n => E_shift_rot_result[3].ACLR
reset_n => E_shift_rot_result[4].ACLR
reset_n => E_shift_rot_result[5].ACLR
reset_n => E_shift_rot_result[6].ACLR
reset_n => E_shift_rot_result[7].ACLR
reset_n => E_shift_rot_result[8].ACLR
reset_n => E_shift_rot_result[9].ACLR
reset_n => E_shift_rot_result[10].ACLR
reset_n => E_shift_rot_result[11].ACLR
reset_n => E_shift_rot_result[12].ACLR
reset_n => E_shift_rot_result[13].ACLR
reset_n => E_shift_rot_result[14].ACLR
reset_n => E_shift_rot_result[15].ACLR
reset_n => E_shift_rot_result[16].ACLR
reset_n => E_shift_rot_result[17].ACLR
reset_n => E_shift_rot_result[18].ACLR
reset_n => E_shift_rot_result[19].ACLR
reset_n => E_shift_rot_result[20].ACLR
reset_n => E_shift_rot_result[21].ACLR
reset_n => E_shift_rot_result[22].ACLR
reset_n => E_shift_rot_result[23].ACLR
reset_n => E_shift_rot_result[24].ACLR
reset_n => E_shift_rot_result[25].ACLR
reset_n => E_shift_rot_result[26].ACLR
reset_n => E_shift_rot_result[27].ACLR
reset_n => E_shift_rot_result[28].ACLR
reset_n => E_shift_rot_result[29].ACLR
reset_n => E_shift_rot_result[30].ACLR
reset_n => E_shift_rot_result[31].ACLR
reset_n => E_shift_rot_cnt[0].ACLR
reset_n => E_shift_rot_cnt[1].ACLR
reset_n => E_shift_rot_cnt[2].ACLR
reset_n => E_shift_rot_cnt[3].ACLR
reset_n => E_shift_rot_cnt[4].ACLR
reset_n => av_ld_align_cycle[0].ACLR
reset_n => av_ld_align_cycle[1].ACLR
reset_n => av_ld_waiting_for_data.ACLR
reset_n => av_ld_aligning_data.ACLR
reset_n => av_ld_byte0_data[0].ACLR
reset_n => av_ld_byte0_data[1].ACLR
reset_n => av_ld_byte0_data[2].ACLR
reset_n => av_ld_byte0_data[3].ACLR
reset_n => av_ld_byte0_data[4].ACLR
reset_n => av_ld_byte0_data[5].ACLR
reset_n => av_ld_byte0_data[6].ACLR
reset_n => av_ld_byte0_data[7].ACLR
reset_n => av_ld_byte1_data[0].ACLR
reset_n => av_ld_byte1_data[1].ACLR
reset_n => av_ld_byte1_data[2].ACLR
reset_n => av_ld_byte1_data[3].ACLR
reset_n => av_ld_byte1_data[4].ACLR
reset_n => av_ld_byte1_data[5].ACLR
reset_n => av_ld_byte1_data[6].ACLR
reset_n => av_ld_byte1_data[7].ACLR
reset_n => av_ld_byte2_data[0].ACLR
reset_n => av_ld_byte2_data[1].ACLR
reset_n => av_ld_byte2_data[2].ACLR
reset_n => av_ld_byte2_data[3].ACLR
reset_n => av_ld_byte2_data[4].ACLR
reset_n => av_ld_byte2_data[5].ACLR
reset_n => av_ld_byte2_data[6].ACLR
reset_n => av_ld_byte2_data[7].ACLR
reset_n => av_ld_byte3_data[0].ACLR
reset_n => av_ld_byte3_data[1].ACLR
reset_n => av_ld_byte3_data[2].ACLR
reset_n => av_ld_byte3_data[3].ACLR
reset_n => av_ld_byte3_data[4].ACLR
reset_n => av_ld_byte3_data[5].ACLR
reset_n => av_ld_byte3_data[6].ACLR
reset_n => av_ld_byte3_data[7].ACLR
reset_n => W_valid.ACLR
reset_n => W_control_rd_data[0].ACLR
reset_n => W_control_rd_data[1].ACLR
reset_n => W_control_rd_data[2].ACLR
reset_n => W_control_rd_data[3].ACLR
reset_n => W_control_rd_data[4].ACLR
reset_n => W_control_rd_data[5].ACLR
reset_n => W_control_rd_data[6].ACLR
reset_n => W_control_rd_data[7].ACLR
reset_n => W_control_rd_data[8].ACLR
reset_n => W_control_rd_data[9].ACLR
reset_n => W_control_rd_data[10].ACLR
reset_n => W_control_rd_data[11].ACLR
reset_n => W_control_rd_data[12].ACLR
reset_n => W_control_rd_data[13].ACLR
reset_n => W_control_rd_data[14].ACLR
reset_n => W_control_rd_data[15].ACLR
reset_n => W_control_rd_data[16].ACLR
reset_n => W_control_rd_data[17].ACLR
reset_n => W_control_rd_data[18].ACLR
reset_n => W_control_rd_data[19].ACLR
reset_n => W_control_rd_data[20].ACLR
reset_n => W_control_rd_data[21].ACLR
reset_n => W_control_rd_data[22].ACLR
reset_n => W_control_rd_data[23].ACLR
reset_n => W_control_rd_data[24].ACLR
reset_n => W_control_rd_data[25].ACLR
reset_n => W_control_rd_data[26].ACLR
reset_n => W_control_rd_data[27].ACLR
reset_n => W_control_rd_data[28].ACLR
reset_n => W_control_rd_data[29].ACLR
reset_n => W_control_rd_data[30].ACLR
reset_n => W_control_rd_data[31].ACLR
reset_n => W_cmp_result.ACLR
reset_n => W_status_reg_pie.ACLR
reset_n => W_estatus_reg.ACLR
reset_n => W_bstatus_reg.ACLR
reset_n => W_ienable_reg[0].ACLR
reset_n => W_ienable_reg[1].ACLR
reset_n => W_ienable_reg[2].ACLR
reset_n => W_ienable_reg[3].ACLR
reset_n => W_ienable_reg[4].ACLR
reset_n => W_ienable_reg[5].ACLR
reset_n => W_ienable_reg[6].ACLR
reset_n => W_ienable_reg[7].ACLR
reset_n => W_ienable_reg[8].ACLR
reset_n => W_ienable_reg[9].ACLR
reset_n => W_ienable_reg[10].ACLR
reset_n => W_ienable_reg[11].ACLR
reset_n => W_ienable_reg[12].ACLR
reset_n => W_ienable_reg[13].ACLR
reset_n => W_ienable_reg[14].ACLR
reset_n => W_ienable_reg[15].ACLR
reset_n => W_ienable_reg[16].ACLR
reset_n => W_ienable_reg[17].ACLR
reset_n => W_ienable_reg[18].ACLR
reset_n => W_ienable_reg[19].ACLR
reset_n => W_ienable_reg[20].ACLR
reset_n => W_ienable_reg[21].ACLR
reset_n => W_ienable_reg[22].ACLR
reset_n => W_ienable_reg[23].ACLR
reset_n => W_ienable_reg[24].ACLR
reset_n => W_ienable_reg[25].ACLR
reset_n => W_ienable_reg[26].ACLR
reset_n => W_ienable_reg[27].ACLR
reset_n => W_ienable_reg[28].ACLR
reset_n => W_ienable_reg[29].ACLR
reset_n => W_ienable_reg[30].ACLR
reset_n => W_ienable_reg[31].ACLR
reset_n => W_ipending_reg[0].ACLR
reset_n => W_ipending_reg[1].ACLR
reset_n => W_ipending_reg[2].ACLR
reset_n => W_ipending_reg[3].ACLR
reset_n => W_ipending_reg[4].ACLR
reset_n => W_ipending_reg[5].ACLR
reset_n => W_ipending_reg[6].ACLR
reset_n => W_ipending_reg[7].ACLR
reset_n => W_ipending_reg[8].ACLR
reset_n => W_ipending_reg[9].ACLR
reset_n => W_ipending_reg[10].ACLR
reset_n => W_ipending_reg[11].ACLR
reset_n => W_ipending_reg[12].ACLR
reset_n => W_ipending_reg[13].ACLR
reset_n => W_ipending_reg[14].ACLR
reset_n => W_ipending_reg[15].ACLR
reset_n => W_ipending_reg[16].ACLR
reset_n => W_ipending_reg[17].ACLR
reset_n => W_ipending_reg[18].ACLR
reset_n => W_ipending_reg[19].ACLR
reset_n => W_ipending_reg[20].ACLR
reset_n => W_ipending_reg[21].ACLR
reset_n => W_ipending_reg[22].ACLR
reset_n => W_ipending_reg[23].ACLR
reset_n => W_ipending_reg[24].ACLR
reset_n => W_ipending_reg[25].ACLR
reset_n => W_ipending_reg[26].ACLR
reset_n => W_ipending_reg[27].ACLR
reset_n => W_ipending_reg[28].ACLR
reset_n => W_ipending_reg[29].ACLR
reset_n => W_ipending_reg[30].ACLR
reset_n => W_ipending_reg[31].ACLR
reset_n => hbreak_enabled.PRESET
reset_n => R_ctrl_custom.ACLR
reset_n => R_ctrl_jmp_direct.ACLR
reset_n => R_ctrl_exception.ACLR
reset_n => R_ctrl_break.ACLR
reset_n => R_ctrl_crst.ACLR
reset_n => R_ctrl_uncond_cti_non_br.ACLR
reset_n => R_ctrl_retaddr.ACLR
reset_n => R_ctrl_shift_logical.ACLR
reset_n => R_ctrl_rot_right.ACLR
reset_n => R_ctrl_shift_rot_right.ACLR
reset_n => R_ctrl_shift_rot.ACLR
reset_n => R_ctrl_logic.ACLR
reset_n => R_ctrl_hi_imm16.ACLR
reset_n => R_ctrl_unsigned_lo_imm16.ACLR
reset_n => R_ctrl_br.ACLR
reset_n => R_ctrl_br_cmp.ACLR
reset_n => R_ctrl_ld_signed.ACLR
reset_n => R_ctrl_ld.ACLR
reset_n => R_ctrl_ld_non_io.ACLR
reset_n => R_ctrl_st.ACLR
reset_n => R_ctrl_wrctl_inst.ACLR
reset_n => R_ctrl_rdctl_inst.ACLR
reset_n => R_ctrl_force_src2_zero.ACLR
reset_n => cpu_0_nios2_oci:the_cpu_0_nios2_oci.reset


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench
D_iw[0] => ~NO_FANOUT~
D_iw[1] => ~NO_FANOUT~
D_iw[2] => ~NO_FANOUT~
D_iw[3] => ~NO_FANOUT~
D_iw[4] => ~NO_FANOUT~
D_iw[5] => ~NO_FANOUT~
D_iw[6] => ~NO_FANOUT~
D_iw[7] => ~NO_FANOUT~
D_iw[8] => ~NO_FANOUT~
D_iw[9] => ~NO_FANOUT~
D_iw[10] => ~NO_FANOUT~
D_iw[11] => ~NO_FANOUT~
D_iw[12] => ~NO_FANOUT~
D_iw[13] => ~NO_FANOUT~
D_iw[14] => ~NO_FANOUT~
D_iw[15] => ~NO_FANOUT~
D_iw[16] => ~NO_FANOUT~
D_iw[17] => ~NO_FANOUT~
D_iw[18] => ~NO_FANOUT~
D_iw[19] => ~NO_FANOUT~
D_iw[20] => ~NO_FANOUT~
D_iw[21] => ~NO_FANOUT~
D_iw[22] => ~NO_FANOUT~
D_iw[23] => ~NO_FANOUT~
D_iw[24] => ~NO_FANOUT~
D_iw[25] => ~NO_FANOUT~
D_iw[26] => ~NO_FANOUT~
D_iw[27] => ~NO_FANOUT~
D_iw[28] => ~NO_FANOUT~
D_iw[29] => ~NO_FANOUT~
D_iw[30] => ~NO_FANOUT~
D_iw[31] => ~NO_FANOUT~
D_iw_op[0] => ~NO_FANOUT~
D_iw_op[1] => ~NO_FANOUT~
D_iw_op[2] => ~NO_FANOUT~
D_iw_op[3] => ~NO_FANOUT~
D_iw_op[4] => ~NO_FANOUT~
D_iw_op[5] => ~NO_FANOUT~
D_iw_opx[0] => ~NO_FANOUT~
D_iw_opx[1] => ~NO_FANOUT~
D_iw_opx[2] => ~NO_FANOUT~
D_iw_opx[3] => ~NO_FANOUT~
D_iw_opx[4] => ~NO_FANOUT~
D_iw_opx[5] => ~NO_FANOUT~
D_valid => ~NO_FANOUT~
E_alu_result[0] => ~NO_FANOUT~
E_alu_result[1] => ~NO_FANOUT~
E_alu_result[2] => ~NO_FANOUT~
E_alu_result[3] => ~NO_FANOUT~
E_alu_result[4] => ~NO_FANOUT~
E_alu_result[5] => ~NO_FANOUT~
E_alu_result[6] => ~NO_FANOUT~
E_alu_result[7] => ~NO_FANOUT~
E_alu_result[8] => ~NO_FANOUT~
E_alu_result[9] => ~NO_FANOUT~
E_alu_result[10] => ~NO_FANOUT~
E_alu_result[11] => ~NO_FANOUT~
E_alu_result[12] => ~NO_FANOUT~
E_alu_result[13] => ~NO_FANOUT~
E_alu_result[14] => ~NO_FANOUT~
E_alu_result[15] => ~NO_FANOUT~
E_alu_result[16] => ~NO_FANOUT~
E_alu_result[17] => ~NO_FANOUT~
E_alu_result[18] => ~NO_FANOUT~
E_alu_result[19] => ~NO_FANOUT~
E_alu_result[20] => ~NO_FANOUT~
E_alu_result[21] => ~NO_FANOUT~
E_alu_result[22] => ~NO_FANOUT~
E_alu_result[23] => ~NO_FANOUT~
E_alu_result[24] => ~NO_FANOUT~
E_alu_result[25] => ~NO_FANOUT~
E_alu_result[26] => ~NO_FANOUT~
E_alu_result[27] => ~NO_FANOUT~
E_alu_result[28] => ~NO_FANOUT~
E_alu_result[29] => ~NO_FANOUT~
E_alu_result[30] => ~NO_FANOUT~
E_alu_result[31] => ~NO_FANOUT~
E_mem_byte_en[0] => ~NO_FANOUT~
E_mem_byte_en[1] => ~NO_FANOUT~
E_mem_byte_en[2] => ~NO_FANOUT~
E_mem_byte_en[3] => ~NO_FANOUT~
E_st_data[0] => ~NO_FANOUT~
E_st_data[1] => ~NO_FANOUT~
E_st_data[2] => ~NO_FANOUT~
E_st_data[3] => ~NO_FANOUT~
E_st_data[4] => ~NO_FANOUT~
E_st_data[5] => ~NO_FANOUT~
E_st_data[6] => ~NO_FANOUT~
E_st_data[7] => ~NO_FANOUT~
E_st_data[8] => ~NO_FANOUT~
E_st_data[9] => ~NO_FANOUT~
E_st_data[10] => ~NO_FANOUT~
E_st_data[11] => ~NO_FANOUT~
E_st_data[12] => ~NO_FANOUT~
E_st_data[13] => ~NO_FANOUT~
E_st_data[14] => ~NO_FANOUT~
E_st_data[15] => ~NO_FANOUT~
E_st_data[16] => ~NO_FANOUT~
E_st_data[17] => ~NO_FANOUT~
E_st_data[18] => ~NO_FANOUT~
E_st_data[19] => ~NO_FANOUT~
E_st_data[20] => ~NO_FANOUT~
E_st_data[21] => ~NO_FANOUT~
E_st_data[22] => ~NO_FANOUT~
E_st_data[23] => ~NO_FANOUT~
E_st_data[24] => ~NO_FANOUT~
E_st_data[25] => ~NO_FANOUT~
E_st_data[26] => ~NO_FANOUT~
E_st_data[27] => ~NO_FANOUT~
E_st_data[28] => ~NO_FANOUT~
E_st_data[29] => ~NO_FANOUT~
E_st_data[30] => ~NO_FANOUT~
E_st_data[31] => ~NO_FANOUT~
E_valid => ~NO_FANOUT~
F_pcb[0] => ~NO_FANOUT~
F_pcb[1] => ~NO_FANOUT~
F_pcb[2] => ~NO_FANOUT~
F_pcb[3] => ~NO_FANOUT~
F_pcb[4] => ~NO_FANOUT~
F_pcb[5] => ~NO_FANOUT~
F_pcb[6] => ~NO_FANOUT~
F_pcb[7] => ~NO_FANOUT~
F_pcb[8] => ~NO_FANOUT~
F_pcb[9] => ~NO_FANOUT~
F_pcb[10] => ~NO_FANOUT~
F_pcb[11] => ~NO_FANOUT~
F_pcb[12] => ~NO_FANOUT~
F_pcb[13] => ~NO_FANOUT~
F_pcb[14] => ~NO_FANOUT~
F_pcb[15] => ~NO_FANOUT~
F_pcb[16] => ~NO_FANOUT~
F_pcb[17] => ~NO_FANOUT~
F_pcb[18] => ~NO_FANOUT~
F_pcb[19] => ~NO_FANOUT~
F_pcb[20] => ~NO_FANOUT~
F_pcb[21] => ~NO_FANOUT~
F_pcb[22] => ~NO_FANOUT~
F_pcb[23] => ~NO_FANOUT~
F_pcb[24] => ~NO_FANOUT~
F_pcb[25] => ~NO_FANOUT~
F_pcb[26] => ~NO_FANOUT~
F_valid => ~NO_FANOUT~
R_ctrl_exception => ~NO_FANOUT~
R_ctrl_ld => ~NO_FANOUT~
R_ctrl_ld_non_io => ~NO_FANOUT~
R_dst_regnum[0] => ~NO_FANOUT~
R_dst_regnum[1] => ~NO_FANOUT~
R_dst_regnum[2] => ~NO_FANOUT~
R_dst_regnum[3] => ~NO_FANOUT~
R_dst_regnum[4] => ~NO_FANOUT~
R_wr_dst_reg => ~NO_FANOUT~
W_bstatus_reg => ~NO_FANOUT~
W_cmp_result => ~NO_FANOUT~
W_estatus_reg => ~NO_FANOUT~
W_ienable_reg[0] => ~NO_FANOUT~
W_ienable_reg[1] => ~NO_FANOUT~
W_ienable_reg[2] => ~NO_FANOUT~
W_ienable_reg[3] => ~NO_FANOUT~
W_ienable_reg[4] => ~NO_FANOUT~
W_ienable_reg[5] => ~NO_FANOUT~
W_ienable_reg[6] => ~NO_FANOUT~
W_ienable_reg[7] => ~NO_FANOUT~
W_ienable_reg[8] => ~NO_FANOUT~
W_ienable_reg[9] => ~NO_FANOUT~
W_ienable_reg[10] => ~NO_FANOUT~
W_ienable_reg[11] => ~NO_FANOUT~
W_ienable_reg[12] => ~NO_FANOUT~
W_ienable_reg[13] => ~NO_FANOUT~
W_ienable_reg[14] => ~NO_FANOUT~
W_ienable_reg[15] => ~NO_FANOUT~
W_ienable_reg[16] => ~NO_FANOUT~
W_ienable_reg[17] => ~NO_FANOUT~
W_ienable_reg[18] => ~NO_FANOUT~
W_ienable_reg[19] => ~NO_FANOUT~
W_ienable_reg[20] => ~NO_FANOUT~
W_ienable_reg[21] => ~NO_FANOUT~
W_ienable_reg[22] => ~NO_FANOUT~
W_ienable_reg[23] => ~NO_FANOUT~
W_ienable_reg[24] => ~NO_FANOUT~
W_ienable_reg[25] => ~NO_FANOUT~
W_ienable_reg[26] => ~NO_FANOUT~
W_ienable_reg[27] => ~NO_FANOUT~
W_ienable_reg[28] => ~NO_FANOUT~
W_ienable_reg[29] => ~NO_FANOUT~
W_ienable_reg[30] => ~NO_FANOUT~
W_ienable_reg[31] => ~NO_FANOUT~
W_ipending_reg[0] => ~NO_FANOUT~
W_ipending_reg[1] => ~NO_FANOUT~
W_ipending_reg[2] => ~NO_FANOUT~
W_ipending_reg[3] => ~NO_FANOUT~
W_ipending_reg[4] => ~NO_FANOUT~
W_ipending_reg[5] => ~NO_FANOUT~
W_ipending_reg[6] => ~NO_FANOUT~
W_ipending_reg[7] => ~NO_FANOUT~
W_ipending_reg[8] => ~NO_FANOUT~
W_ipending_reg[9] => ~NO_FANOUT~
W_ipending_reg[10] => ~NO_FANOUT~
W_ipending_reg[11] => ~NO_FANOUT~
W_ipending_reg[12] => ~NO_FANOUT~
W_ipending_reg[13] => ~NO_FANOUT~
W_ipending_reg[14] => ~NO_FANOUT~
W_ipending_reg[15] => ~NO_FANOUT~
W_ipending_reg[16] => ~NO_FANOUT~
W_ipending_reg[17] => ~NO_FANOUT~
W_ipending_reg[18] => ~NO_FANOUT~
W_ipending_reg[19] => ~NO_FANOUT~
W_ipending_reg[20] => ~NO_FANOUT~
W_ipending_reg[21] => ~NO_FANOUT~
W_ipending_reg[22] => ~NO_FANOUT~
W_ipending_reg[23] => ~NO_FANOUT~
W_ipending_reg[24] => ~NO_FANOUT~
W_ipending_reg[25] => ~NO_FANOUT~
W_ipending_reg[26] => ~NO_FANOUT~
W_ipending_reg[27] => ~NO_FANOUT~
W_ipending_reg[28] => ~NO_FANOUT~
W_ipending_reg[29] => ~NO_FANOUT~
W_ipending_reg[30] => ~NO_FANOUT~
W_ipending_reg[31] => ~NO_FANOUT~
W_mem_baddr[0] => ~NO_FANOUT~
W_mem_baddr[1] => ~NO_FANOUT~
W_mem_baddr[2] => ~NO_FANOUT~
W_mem_baddr[3] => ~NO_FANOUT~
W_mem_baddr[4] => ~NO_FANOUT~
W_mem_baddr[5] => ~NO_FANOUT~
W_mem_baddr[6] => ~NO_FANOUT~
W_mem_baddr[7] => ~NO_FANOUT~
W_mem_baddr[8] => ~NO_FANOUT~
W_mem_baddr[9] => ~NO_FANOUT~
W_mem_baddr[10] => ~NO_FANOUT~
W_mem_baddr[11] => ~NO_FANOUT~
W_mem_baddr[12] => ~NO_FANOUT~
W_mem_baddr[13] => ~NO_FANOUT~
W_mem_baddr[14] => ~NO_FANOUT~
W_mem_baddr[15] => ~NO_FANOUT~
W_mem_baddr[16] => ~NO_FANOUT~
W_mem_baddr[17] => ~NO_FANOUT~
W_mem_baddr[18] => ~NO_FANOUT~
W_mem_baddr[19] => ~NO_FANOUT~
W_mem_baddr[20] => ~NO_FANOUT~
W_mem_baddr[21] => ~NO_FANOUT~
W_mem_baddr[22] => ~NO_FANOUT~
W_mem_baddr[23] => ~NO_FANOUT~
W_mem_baddr[24] => ~NO_FANOUT~
W_mem_baddr[25] => ~NO_FANOUT~
W_mem_baddr[26] => ~NO_FANOUT~
W_rf_wr_data[0] => ~NO_FANOUT~
W_rf_wr_data[1] => ~NO_FANOUT~
W_rf_wr_data[2] => ~NO_FANOUT~
W_rf_wr_data[3] => ~NO_FANOUT~
W_rf_wr_data[4] => ~NO_FANOUT~
W_rf_wr_data[5] => ~NO_FANOUT~
W_rf_wr_data[6] => ~NO_FANOUT~
W_rf_wr_data[7] => ~NO_FANOUT~
W_rf_wr_data[8] => ~NO_FANOUT~
W_rf_wr_data[9] => ~NO_FANOUT~
W_rf_wr_data[10] => ~NO_FANOUT~
W_rf_wr_data[11] => ~NO_FANOUT~
W_rf_wr_data[12] => ~NO_FANOUT~
W_rf_wr_data[13] => ~NO_FANOUT~
W_rf_wr_data[14] => ~NO_FANOUT~
W_rf_wr_data[15] => ~NO_FANOUT~
W_rf_wr_data[16] => ~NO_FANOUT~
W_rf_wr_data[17] => ~NO_FANOUT~
W_rf_wr_data[18] => ~NO_FANOUT~
W_rf_wr_data[19] => ~NO_FANOUT~
W_rf_wr_data[20] => ~NO_FANOUT~
W_rf_wr_data[21] => ~NO_FANOUT~
W_rf_wr_data[22] => ~NO_FANOUT~
W_rf_wr_data[23] => ~NO_FANOUT~
W_rf_wr_data[24] => ~NO_FANOUT~
W_rf_wr_data[25] => ~NO_FANOUT~
W_rf_wr_data[26] => ~NO_FANOUT~
W_rf_wr_data[27] => ~NO_FANOUT~
W_rf_wr_data[28] => ~NO_FANOUT~
W_rf_wr_data[29] => ~NO_FANOUT~
W_rf_wr_data[30] => ~NO_FANOUT~
W_rf_wr_data[31] => ~NO_FANOUT~
W_status_reg => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
clk => internal_d_write1.CLK
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_address[26] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write_nxt => internal_d_write1.DATAIN
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_address[26] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdata[0] => ~NO_FANOUT~
i_readdata[1] => ~NO_FANOUT~
i_readdata[2] => ~NO_FANOUT~
i_readdata[3] => ~NO_FANOUT~
i_readdata[4] => ~NO_FANOUT~
i_readdata[5] => ~NO_FANOUT~
i_readdata[6] => ~NO_FANOUT~
i_readdata[7] => ~NO_FANOUT~
i_readdata[8] => ~NO_FANOUT~
i_readdata[9] => ~NO_FANOUT~
i_readdata[10] => ~NO_FANOUT~
i_readdata[11] => ~NO_FANOUT~
i_readdata[12] => ~NO_FANOUT~
i_readdata[13] => ~NO_FANOUT~
i_readdata[14] => ~NO_FANOUT~
i_readdata[15] => ~NO_FANOUT~
i_readdata[16] => ~NO_FANOUT~
i_readdata[17] => ~NO_FANOUT~
i_readdata[18] => ~NO_FANOUT~
i_readdata[19] => ~NO_FANOUT~
i_readdata[20] => ~NO_FANOUT~
i_readdata[21] => ~NO_FANOUT~
i_readdata[22] => ~NO_FANOUT~
i_readdata[23] => ~NO_FANOUT~
i_readdata[24] => ~NO_FANOUT~
i_readdata[25] => ~NO_FANOUT~
i_readdata[26] => ~NO_FANOUT~
i_readdata[27] => ~NO_FANOUT~
i_readdata[28] => ~NO_FANOUT~
i_readdata[29] => ~NO_FANOUT~
i_readdata[30] => ~NO_FANOUT~
i_readdata[31] => ~NO_FANOUT~
i_waitrequest => ~NO_FANOUT~
reset_n => internal_d_write1.ACLR


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_hff1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hff1:auto_generated.data_a[0]
data_a[1] => altsyncram_hff1:auto_generated.data_a[1]
data_a[2] => altsyncram_hff1:auto_generated.data_a[2]
data_a[3] => altsyncram_hff1:auto_generated.data_a[3]
data_a[4] => altsyncram_hff1:auto_generated.data_a[4]
data_a[5] => altsyncram_hff1:auto_generated.data_a[5]
data_a[6] => altsyncram_hff1:auto_generated.data_a[6]
data_a[7] => altsyncram_hff1:auto_generated.data_a[7]
data_a[8] => altsyncram_hff1:auto_generated.data_a[8]
data_a[9] => altsyncram_hff1:auto_generated.data_a[9]
data_a[10] => altsyncram_hff1:auto_generated.data_a[10]
data_a[11] => altsyncram_hff1:auto_generated.data_a[11]
data_a[12] => altsyncram_hff1:auto_generated.data_a[12]
data_a[13] => altsyncram_hff1:auto_generated.data_a[13]
data_a[14] => altsyncram_hff1:auto_generated.data_a[14]
data_a[15] => altsyncram_hff1:auto_generated.data_a[15]
data_a[16] => altsyncram_hff1:auto_generated.data_a[16]
data_a[17] => altsyncram_hff1:auto_generated.data_a[17]
data_a[18] => altsyncram_hff1:auto_generated.data_a[18]
data_a[19] => altsyncram_hff1:auto_generated.data_a[19]
data_a[20] => altsyncram_hff1:auto_generated.data_a[20]
data_a[21] => altsyncram_hff1:auto_generated.data_a[21]
data_a[22] => altsyncram_hff1:auto_generated.data_a[22]
data_a[23] => altsyncram_hff1:auto_generated.data_a[23]
data_a[24] => altsyncram_hff1:auto_generated.data_a[24]
data_a[25] => altsyncram_hff1:auto_generated.data_a[25]
data_a[26] => altsyncram_hff1:auto_generated.data_a[26]
data_a[27] => altsyncram_hff1:auto_generated.data_a[27]
data_a[28] => altsyncram_hff1:auto_generated.data_a[28]
data_a[29] => altsyncram_hff1:auto_generated.data_a[29]
data_a[30] => altsyncram_hff1:auto_generated.data_a[30]
data_a[31] => altsyncram_hff1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_hff1:auto_generated.address_a[0]
address_a[1] => altsyncram_hff1:auto_generated.address_a[1]
address_a[2] => altsyncram_hff1:auto_generated.address_a[2]
address_a[3] => altsyncram_hff1:auto_generated.address_a[3]
address_a[4] => altsyncram_hff1:auto_generated.address_a[4]
address_b[0] => altsyncram_hff1:auto_generated.address_b[0]
address_b[1] => altsyncram_hff1:auto_generated.address_b[1]
address_b[2] => altsyncram_hff1:auto_generated.address_b[2]
address_b[3] => altsyncram_hff1:auto_generated.address_b[3]
address_b[4] => altsyncram_hff1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hff1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_iff1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iff1:auto_generated.data_a[0]
data_a[1] => altsyncram_iff1:auto_generated.data_a[1]
data_a[2] => altsyncram_iff1:auto_generated.data_a[2]
data_a[3] => altsyncram_iff1:auto_generated.data_a[3]
data_a[4] => altsyncram_iff1:auto_generated.data_a[4]
data_a[5] => altsyncram_iff1:auto_generated.data_a[5]
data_a[6] => altsyncram_iff1:auto_generated.data_a[6]
data_a[7] => altsyncram_iff1:auto_generated.data_a[7]
data_a[8] => altsyncram_iff1:auto_generated.data_a[8]
data_a[9] => altsyncram_iff1:auto_generated.data_a[9]
data_a[10] => altsyncram_iff1:auto_generated.data_a[10]
data_a[11] => altsyncram_iff1:auto_generated.data_a[11]
data_a[12] => altsyncram_iff1:auto_generated.data_a[12]
data_a[13] => altsyncram_iff1:auto_generated.data_a[13]
data_a[14] => altsyncram_iff1:auto_generated.data_a[14]
data_a[15] => altsyncram_iff1:auto_generated.data_a[15]
data_a[16] => altsyncram_iff1:auto_generated.data_a[16]
data_a[17] => altsyncram_iff1:auto_generated.data_a[17]
data_a[18] => altsyncram_iff1:auto_generated.data_a[18]
data_a[19] => altsyncram_iff1:auto_generated.data_a[19]
data_a[20] => altsyncram_iff1:auto_generated.data_a[20]
data_a[21] => altsyncram_iff1:auto_generated.data_a[21]
data_a[22] => altsyncram_iff1:auto_generated.data_a[22]
data_a[23] => altsyncram_iff1:auto_generated.data_a[23]
data_a[24] => altsyncram_iff1:auto_generated.data_a[24]
data_a[25] => altsyncram_iff1:auto_generated.data_a[25]
data_a[26] => altsyncram_iff1:auto_generated.data_a[26]
data_a[27] => altsyncram_iff1:auto_generated.data_a[27]
data_a[28] => altsyncram_iff1:auto_generated.data_a[28]
data_a[29] => altsyncram_iff1:auto_generated.data_a[29]
data_a[30] => altsyncram_iff1:auto_generated.data_a[30]
data_a[31] => altsyncram_iff1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_iff1:auto_generated.address_a[0]
address_a[1] => altsyncram_iff1:auto_generated.address_a[1]
address_a[2] => altsyncram_iff1:auto_generated.address_a[2]
address_a[3] => altsyncram_iff1:auto_generated.address_a[3]
address_a[4] => altsyncram_iff1:auto_generated.address_a[4]
address_b[0] => altsyncram_iff1:auto_generated.address_b[0]
address_b[1] => altsyncram_iff1:auto_generated.address_b[1]
address_b[2] => altsyncram_iff1:auto_generated.address_b[2]
address_b[3] => altsyncram_iff1:auto_generated.address_b[3]
address_b[4] => altsyncram_iff1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iff1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci
D_valid => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.D_valid
E_st_data[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[0]
E_st_data[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[1]
E_st_data[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[2]
E_st_data[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[3]
E_st_data[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[4]
E_st_data[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[5]
E_st_data[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[6]
E_st_data[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[7]
E_st_data[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[8]
E_st_data[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[9]
E_st_data[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[10]
E_st_data[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[11]
E_st_data[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[12]
E_st_data[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[13]
E_st_data[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[14]
E_st_data[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[15]
E_st_data[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[16]
E_st_data[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[17]
E_st_data[18] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[18]
E_st_data[19] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[19]
E_st_data[20] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[20]
E_st_data[21] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[21]
E_st_data[22] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[22]
E_st_data[23] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[23]
E_st_data[24] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[24]
E_st_data[25] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[25]
E_st_data[26] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[26]
E_st_data[27] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[27]
E_st_data[28] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[28]
E_st_data[29] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[29]
E_st_data[30] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[30]
E_st_data[31] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.E_st_data[31]
E_valid => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.E_valid
F_pc[0] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[0]
F_pc[1] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[1]
F_pc[2] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[2]
F_pc[3] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[3]
F_pc[4] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[4]
F_pc[5] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[5]
F_pc[6] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[6]
F_pc[7] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[7]
F_pc[8] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[8]
F_pc[9] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[9]
F_pc[10] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[10]
F_pc[11] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[11]
F_pc[12] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[12]
F_pc[13] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[13]
F_pc[14] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[14]
F_pc[15] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[15]
F_pc[16] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[16]
F_pc[17] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[17]
F_pc[18] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[18]
F_pc[19] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[19]
F_pc[20] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[20]
F_pc[21] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[21]
F_pc[22] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[22]
F_pc[23] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[23]
F_pc[24] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[24]
address[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[0]
address[0] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[0]
address[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[1]
address[1] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[1]
address[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[2]
address[2] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[2]
address[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[3]
address[3] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[3]
address[4] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[4]
address[4] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[4]
address[5] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[5]
address[5] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[5]
address[6] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[6]
address[6] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[6]
address[7] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[7]
address[7] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[7]
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[8]
address[8] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[8]
av_ld_data_aligned_filtered[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[0]
av_ld_data_aligned_filtered[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[1]
av_ld_data_aligned_filtered[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[2]
av_ld_data_aligned_filtered[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[3]
av_ld_data_aligned_filtered[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[4]
av_ld_data_aligned_filtered[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[5]
av_ld_data_aligned_filtered[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[6]
av_ld_data_aligned_filtered[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[7]
av_ld_data_aligned_filtered[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[8]
av_ld_data_aligned_filtered[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[9]
av_ld_data_aligned_filtered[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[10]
av_ld_data_aligned_filtered[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[11]
av_ld_data_aligned_filtered[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[12]
av_ld_data_aligned_filtered[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[13]
av_ld_data_aligned_filtered[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[14]
av_ld_data_aligned_filtered[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[15]
av_ld_data_aligned_filtered[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[16]
av_ld_data_aligned_filtered[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[17]
av_ld_data_aligned_filtered[18] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[18]
av_ld_data_aligned_filtered[19] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[19]
av_ld_data_aligned_filtered[20] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[20]
av_ld_data_aligned_filtered[21] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[21]
av_ld_data_aligned_filtered[22] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[22]
av_ld_data_aligned_filtered[23] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[23]
av_ld_data_aligned_filtered[24] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[24]
av_ld_data_aligned_filtered[25] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[25]
av_ld_data_aligned_filtered[26] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[26]
av_ld_data_aligned_filtered[27] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[27]
av_ld_data_aligned_filtered[28] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[28]
av_ld_data_aligned_filtered[29] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[29]
av_ld_data_aligned_filtered[30] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[30]
av_ld_data_aligned_filtered[31] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.av_ld_data_aligned_filtered[31]
begintransfer => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.begintransfer
byteenable[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[0]
byteenable[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[1]
byteenable[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[2]
byteenable[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[3]
chipselect => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.chipselect
chipselect => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.chipselect
clk => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.clk
clk => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.clk
clk => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.clk
clk => cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break.clk
clk => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.clk
clk => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.clk
clk => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.clk
clk => cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace.clk
clk => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.clk
clk => cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib.clk
clk => cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im.clk
clk => cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper.clk
d_address[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[0]
d_address[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[1]
d_address[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[2]
d_address[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[3]
d_address[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[4]
d_address[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[5]
d_address[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[6]
d_address[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[7]
d_address[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[8]
d_address[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[9]
d_address[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[10]
d_address[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[11]
d_address[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[12]
d_address[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[13]
d_address[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[14]
d_address[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[15]
d_address[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[16]
d_address[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[17]
d_address[18] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[18]
d_address[19] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[19]
d_address[20] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[20]
d_address[21] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[21]
d_address[22] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[22]
d_address[23] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[23]
d_address[24] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[24]
d_address[25] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[25]
d_address[26] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_address[26]
d_read => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_read
d_waitrequest => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_waitrequest
d_write => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.d_write
debugaccess => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.debugaccess
debugaccess => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.debugaccess
hbreak_enabled => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.hbreak_enabled
reset => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.reset
reset_n => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.reset_n
reset_n => cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break.reset_n
reset_n => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.reset_n
reset_n => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.reset_n
reset_n => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.reset_n
reset_n => cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im.reset_n
reset_n => cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper.reset_n
test_ending => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.test_ending
test_has_ended => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.test_has_ended
write => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.write
write => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.write
writedata[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[0]
writedata[0] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[0]
writedata[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[1]
writedata[1] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[1]
writedata[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[2]
writedata[2] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[2]
writedata[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[3]
writedata[3] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[3]
writedata[4] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[4]
writedata[4] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[4]
writedata[5] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[5]
writedata[5] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[5]
writedata[6] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[6]
writedata[6] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[6]
writedata[7] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[7]
writedata[7] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[7]
writedata[8] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[8]
writedata[8] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[8]
writedata[9] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[9]
writedata[9] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[9]
writedata[10] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[10]
writedata[10] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[10]
writedata[11] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[11]
writedata[11] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[11]
writedata[12] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[12]
writedata[12] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[12]
writedata[13] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[13]
writedata[13] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[13]
writedata[14] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[14]
writedata[14] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[14]
writedata[15] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[15]
writedata[15] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[15]
writedata[16] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[16]
writedata[16] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[16]
writedata[17] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[17]
writedata[17] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[17]
writedata[18] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[18]
writedata[18] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[18]
writedata[19] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[19]
writedata[19] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[19]
writedata[20] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[20]
writedata[20] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[20]
writedata[21] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[21]
writedata[21] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[21]
writedata[22] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[22]
writedata[22] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[22]
writedata[23] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[23]
writedata[23] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[23]
writedata[24] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[24]
writedata[24] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[24]
writedata[25] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[25]
writedata[25] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[25]
writedata[26] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[26]
writedata[26] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[26]
writedata[27] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[27]
writedata[27] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[27]
writedata[28] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[28]
writedata[28] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[28]
writedata[29] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[29]
writedata[29] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[29]
writedata[30] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[30]
writedata[30] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[30]
writedata[31] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[31]
writedata[31] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[31]


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => internal_resetlatch.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => process_0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => process_0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[19] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[20] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[21] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => process_1.IN0
jdo[24] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[25] => process_1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => internal_resetlatch.ENA
ocireg_ers => process_1.IN0
ocireg_mrs => process_1.IN0
reset => jtag_break.OUTPUTSELECT
reset => internal_resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => internal_resetlatch.OUTPUTSELECT
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => process_1.IN1
take_action_ocireg => process_1.IN1
xbrk_break => oci_hbreak_req.IN1


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
address[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[0]
address[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[1]
address[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[2]
address[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[3]
address[4] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[4]
address[5] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[5]
address[6] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[6]
address[7] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[7]
address[8] => module_input5.IN1
begintransfer => avalon.IN0
byteenable[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[0]
byteenable[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[1]
byteenable[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[2]
byteenable[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[3]
chipselect => module_input5.IN0
clk => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.clock0
clk => internal_MonDReg[0].CLK
clk => internal_MonDReg[1].CLK
clk => internal_MonDReg[2].CLK
clk => internal_MonDReg[3].CLK
clk => internal_MonDReg[4].CLK
clk => internal_MonDReg[5].CLK
clk => internal_MonDReg[6].CLK
clk => internal_MonDReg[7].CLK
clk => internal_MonDReg[8].CLK
clk => internal_MonDReg[9].CLK
clk => internal_MonDReg[10].CLK
clk => internal_MonDReg[11].CLK
clk => internal_MonDReg[12].CLK
clk => internal_MonDReg[13].CLK
clk => internal_MonDReg[14].CLK
clk => internal_MonDReg[15].CLK
clk => internal_MonDReg[16].CLK
clk => internal_MonDReg[17].CLK
clk => internal_MonDReg[18].CLK
clk => internal_MonDReg[19].CLK
clk => internal_MonDReg[20].CLK
clk => internal_MonDReg[21].CLK
clk => internal_MonDReg[22].CLK
clk => internal_MonDReg[23].CLK
clk => internal_MonDReg[24].CLK
clk => internal_MonDReg[25].CLK
clk => internal_MonDReg[26].CLK
clk => internal_MonDReg[27].CLK
clk => internal_MonDReg[28].CLK
clk => internal_MonDReg[29].CLK
clk => internal_MonDReg[30].CLK
clk => internal_MonDReg[31].CLK
clk => MonAReg[2].CLK
clk => MonAReg[3].CLK
clk => MonAReg[4].CLK
clk => MonAReg[5].CLK
clk => MonAReg[6].CLK
clk => MonAReg[7].CLK
clk => MonAReg[8].CLK
clk => MonAReg[9].CLK
clk => MonAReg[10].CLK
clk => MonRd1.CLK
clk => MonRd.CLK
clk => MonWr.CLK
clk => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.clock1
debugaccess => module_input5.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => internal_MonDReg.DATAB
jdo[4] => internal_MonDReg.DATAB
jdo[5] => internal_MonDReg.DATAB
jdo[6] => internal_MonDReg.DATAB
jdo[7] => internal_MonDReg.DATAB
jdo[8] => internal_MonDReg.DATAB
jdo[9] => internal_MonDReg.DATAB
jdo[10] => internal_MonDReg.DATAB
jdo[11] => internal_MonDReg.DATAB
jdo[12] => internal_MonDReg.DATAB
jdo[13] => internal_MonDReg.DATAB
jdo[14] => internal_MonDReg.DATAB
jdo[15] => internal_MonDReg.DATAB
jdo[16] => internal_MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[17] => internal_MonDReg.DATAB
jdo[18] => internal_MonDReg.DATAB
jdo[19] => internal_MonDReg.DATAB
jdo[20] => internal_MonDReg.DATAB
jdo[21] => internal_MonDReg.DATAB
jdo[22] => internal_MonDReg.DATAB
jdo[23] => internal_MonDReg.DATAB
jdo[24] => internal_MonDReg.DATAB
jdo[25] => internal_MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[26] => internal_MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[27] => internal_MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[28] => internal_MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[29] => internal_MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[30] => internal_MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[31] => internal_MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[32] => internal_MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[33] => internal_MonDReg.DATAB
jdo[34] => internal_MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => internal_MonDReg[0].ACLR
jrst_n => internal_MonDReg[1].ACLR
jrst_n => internal_MonDReg[2].ACLR
jrst_n => internal_MonDReg[3].ACLR
jrst_n => internal_MonDReg[4].ACLR
jrst_n => internal_MonDReg[5].ACLR
jrst_n => internal_MonDReg[6].ACLR
jrst_n => internal_MonDReg[7].ACLR
jrst_n => internal_MonDReg[8].ACLR
jrst_n => internal_MonDReg[9].ACLR
jrst_n => internal_MonDReg[10].ACLR
jrst_n => internal_MonDReg[11].ACLR
jrst_n => internal_MonDReg[12].ACLR
jrst_n => internal_MonDReg[13].ACLR
jrst_n => internal_MonDReg[14].ACLR
jrst_n => internal_MonDReg[15].ACLR
jrst_n => internal_MonDReg[16].ACLR
jrst_n => internal_MonDReg[17].ACLR
jrst_n => internal_MonDReg[18].ACLR
jrst_n => internal_MonDReg[19].ACLR
jrst_n => internal_MonDReg[20].ACLR
jrst_n => internal_MonDReg[21].ACLR
jrst_n => internal_MonDReg[22].ACLR
jrst_n => internal_MonDReg[23].ACLR
jrst_n => internal_MonDReg[24].ACLR
jrst_n => internal_MonDReg[25].ACLR
jrst_n => internal_MonDReg[26].ACLR
jrst_n => internal_MonDReg[27].ACLR
jrst_n => internal_MonDReg[28].ACLR
jrst_n => internal_MonDReg[29].ACLR
jrst_n => internal_MonDReg[30].ACLR
jrst_n => internal_MonDReg[31].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.ENA
take_no_action_ocimem_a => internal_MonDReg[31].ENA
take_no_action_ocimem_a => internal_MonDReg[30].ENA
take_no_action_ocimem_a => internal_MonDReg[29].ENA
take_no_action_ocimem_a => internal_MonDReg[28].ENA
take_no_action_ocimem_a => internal_MonDReg[27].ENA
take_no_action_ocimem_a => internal_MonDReg[26].ENA
take_no_action_ocimem_a => internal_MonDReg[25].ENA
take_no_action_ocimem_a => internal_MonDReg[24].ENA
take_no_action_ocimem_a => internal_MonDReg[23].ENA
take_no_action_ocimem_a => internal_MonDReg[22].ENA
take_no_action_ocimem_a => internal_MonDReg[21].ENA
take_no_action_ocimem_a => internal_MonDReg[20].ENA
take_no_action_ocimem_a => internal_MonDReg[19].ENA
take_no_action_ocimem_a => internal_MonDReg[18].ENA
take_no_action_ocimem_a => internal_MonDReg[17].ENA
take_no_action_ocimem_a => internal_MonDReg[16].ENA
take_no_action_ocimem_a => internal_MonDReg[15].ENA
take_no_action_ocimem_a => internal_MonDReg[14].ENA
take_no_action_ocimem_a => internal_MonDReg[13].ENA
take_no_action_ocimem_a => internal_MonDReg[12].ENA
take_no_action_ocimem_a => internal_MonDReg[11].ENA
take_no_action_ocimem_a => internal_MonDReg[10].ENA
take_no_action_ocimem_a => internal_MonDReg[9].ENA
take_no_action_ocimem_a => internal_MonDReg[8].ENA
take_no_action_ocimem_a => internal_MonDReg[7].ENA
take_no_action_ocimem_a => internal_MonDReg[6].ENA
take_no_action_ocimem_a => internal_MonDReg[5].ENA
take_no_action_ocimem_a => internal_MonDReg[4].ENA
take_no_action_ocimem_a => internal_MonDReg[3].ENA
take_no_action_ocimem_a => internal_MonDReg[2].ENA
take_no_action_ocimem_a => internal_MonDReg[1].ENA
take_no_action_ocimem_a => internal_MonDReg[0].ENA
write => module_input5.IN1
writedata[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[0]
writedata[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[1]
writedata[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[2]
writedata[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[3]
writedata[4] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[4]
writedata[5] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[5]
writedata[6] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[6]
writedata[7] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[7]
writedata[8] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[8]
writedata[9] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[9]
writedata[10] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[10]
writedata[11] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[11]
writedata[12] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[12]
writedata[13] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[13]
writedata[14] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[14]
writedata[15] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[15]
writedata[16] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[16]
writedata[17] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[17]
writedata[18] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[18]
writedata[19] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[19]
writedata[20] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[20]
writedata[21] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[21]
writedata[22] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[22]
writedata[23] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[23]
writedata[24] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[24]
writedata[25] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[25]
writedata[26] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[26]
writedata[27] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[27]
writedata[28] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[28]
writedata[29] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[29]
writedata[30] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[30]
writedata[31] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[31]


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_a[7] => altsyncram:the_altsyncram.address_a[7]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
address_b[7] => altsyncram:the_altsyncram.address_b[7]
byteena_a[0] => altsyncram:the_altsyncram.byteena_a[0]
byteena_a[1] => altsyncram:the_altsyncram.byteena_a[1]
byteena_a[2] => altsyncram:the_altsyncram.byteena_a[2]
byteena_a[3] => altsyncram:the_altsyncram.byteena_a[3]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_u972:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_u972:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u972:auto_generated.data_a[0]
data_a[1] => altsyncram_u972:auto_generated.data_a[1]
data_a[2] => altsyncram_u972:auto_generated.data_a[2]
data_a[3] => altsyncram_u972:auto_generated.data_a[3]
data_a[4] => altsyncram_u972:auto_generated.data_a[4]
data_a[5] => altsyncram_u972:auto_generated.data_a[5]
data_a[6] => altsyncram_u972:auto_generated.data_a[6]
data_a[7] => altsyncram_u972:auto_generated.data_a[7]
data_a[8] => altsyncram_u972:auto_generated.data_a[8]
data_a[9] => altsyncram_u972:auto_generated.data_a[9]
data_a[10] => altsyncram_u972:auto_generated.data_a[10]
data_a[11] => altsyncram_u972:auto_generated.data_a[11]
data_a[12] => altsyncram_u972:auto_generated.data_a[12]
data_a[13] => altsyncram_u972:auto_generated.data_a[13]
data_a[14] => altsyncram_u972:auto_generated.data_a[14]
data_a[15] => altsyncram_u972:auto_generated.data_a[15]
data_a[16] => altsyncram_u972:auto_generated.data_a[16]
data_a[17] => altsyncram_u972:auto_generated.data_a[17]
data_a[18] => altsyncram_u972:auto_generated.data_a[18]
data_a[19] => altsyncram_u972:auto_generated.data_a[19]
data_a[20] => altsyncram_u972:auto_generated.data_a[20]
data_a[21] => altsyncram_u972:auto_generated.data_a[21]
data_a[22] => altsyncram_u972:auto_generated.data_a[22]
data_a[23] => altsyncram_u972:auto_generated.data_a[23]
data_a[24] => altsyncram_u972:auto_generated.data_a[24]
data_a[25] => altsyncram_u972:auto_generated.data_a[25]
data_a[26] => altsyncram_u972:auto_generated.data_a[26]
data_a[27] => altsyncram_u972:auto_generated.data_a[27]
data_a[28] => altsyncram_u972:auto_generated.data_a[28]
data_a[29] => altsyncram_u972:auto_generated.data_a[29]
data_a[30] => altsyncram_u972:auto_generated.data_a[30]
data_a[31] => altsyncram_u972:auto_generated.data_a[31]
data_b[0] => altsyncram_u972:auto_generated.data_b[0]
data_b[1] => altsyncram_u972:auto_generated.data_b[1]
data_b[2] => altsyncram_u972:auto_generated.data_b[2]
data_b[3] => altsyncram_u972:auto_generated.data_b[3]
data_b[4] => altsyncram_u972:auto_generated.data_b[4]
data_b[5] => altsyncram_u972:auto_generated.data_b[5]
data_b[6] => altsyncram_u972:auto_generated.data_b[6]
data_b[7] => altsyncram_u972:auto_generated.data_b[7]
data_b[8] => altsyncram_u972:auto_generated.data_b[8]
data_b[9] => altsyncram_u972:auto_generated.data_b[9]
data_b[10] => altsyncram_u972:auto_generated.data_b[10]
data_b[11] => altsyncram_u972:auto_generated.data_b[11]
data_b[12] => altsyncram_u972:auto_generated.data_b[12]
data_b[13] => altsyncram_u972:auto_generated.data_b[13]
data_b[14] => altsyncram_u972:auto_generated.data_b[14]
data_b[15] => altsyncram_u972:auto_generated.data_b[15]
data_b[16] => altsyncram_u972:auto_generated.data_b[16]
data_b[17] => altsyncram_u972:auto_generated.data_b[17]
data_b[18] => altsyncram_u972:auto_generated.data_b[18]
data_b[19] => altsyncram_u972:auto_generated.data_b[19]
data_b[20] => altsyncram_u972:auto_generated.data_b[20]
data_b[21] => altsyncram_u972:auto_generated.data_b[21]
data_b[22] => altsyncram_u972:auto_generated.data_b[22]
data_b[23] => altsyncram_u972:auto_generated.data_b[23]
data_b[24] => altsyncram_u972:auto_generated.data_b[24]
data_b[25] => altsyncram_u972:auto_generated.data_b[25]
data_b[26] => altsyncram_u972:auto_generated.data_b[26]
data_b[27] => altsyncram_u972:auto_generated.data_b[27]
data_b[28] => altsyncram_u972:auto_generated.data_b[28]
data_b[29] => altsyncram_u972:auto_generated.data_b[29]
data_b[30] => altsyncram_u972:auto_generated.data_b[30]
data_b[31] => altsyncram_u972:auto_generated.data_b[31]
address_a[0] => altsyncram_u972:auto_generated.address_a[0]
address_a[1] => altsyncram_u972:auto_generated.address_a[1]
address_a[2] => altsyncram_u972:auto_generated.address_a[2]
address_a[3] => altsyncram_u972:auto_generated.address_a[3]
address_a[4] => altsyncram_u972:auto_generated.address_a[4]
address_a[5] => altsyncram_u972:auto_generated.address_a[5]
address_a[6] => altsyncram_u972:auto_generated.address_a[6]
address_a[7] => altsyncram_u972:auto_generated.address_a[7]
address_b[0] => altsyncram_u972:auto_generated.address_b[0]
address_b[1] => altsyncram_u972:auto_generated.address_b[1]
address_b[2] => altsyncram_u972:auto_generated.address_b[2]
address_b[3] => altsyncram_u972:auto_generated.address_b[3]
address_b[4] => altsyncram_u972:auto_generated.address_b[4]
address_b[5] => altsyncram_u972:auto_generated.address_b[5]
address_b[6] => altsyncram_u972:auto_generated.address_b[6]
address_b[7] => altsyncram_u972:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u972:auto_generated.clock0
clock1 => altsyncram_u972:auto_generated.clock1
clocken0 => altsyncram_u972:auto_generated.clocken0
clocken1 => altsyncram_u972:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_u972:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_u972:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_u972:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_u972:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg
address[0] => Equal0.IN17
address[0] => Equal1.IN17
address[1] => Equal0.IN16
address[1] => Equal1.IN16
address[2] => Equal0.IN15
address[2] => Equal1.IN15
address[3] => Equal0.IN14
address[3] => Equal1.IN14
address[4] => Equal0.IN13
address[4] => Equal1.IN13
address[5] => Equal0.IN12
address[5] => Equal1.IN12
address[6] => Equal0.IN11
address[6] => Equal1.IN11
address[7] => Equal0.IN10
address[7] => Equal1.IN10
address[8] => Equal0.IN9
address[8] => Equal1.IN9
chipselect => write_strobe.IN0
clk => internal_oci_ienable1[0].CLK
clk => internal_oci_ienable1[1].CLK
clk => internal_oci_ienable1[2].CLK
clk => internal_oci_ienable1[3].CLK
clk => internal_oci_ienable1[4].CLK
clk => internal_oci_ienable1[5].CLK
clk => internal_oci_ienable1[6].CLK
clk => internal_oci_ienable1[7].CLK
clk => internal_oci_ienable1[8].CLK
clk => internal_oci_ienable1[9].CLK
clk => internal_oci_ienable1[10].CLK
clk => internal_oci_ienable1[11].CLK
clk => internal_oci_ienable1[12].CLK
clk => internal_oci_ienable1[13].CLK
clk => internal_oci_ienable1[14].CLK
clk => internal_oci_ienable1[15].CLK
clk => internal_oci_ienable1[16].CLK
clk => internal_oci_ienable1[17].CLK
clk => internal_oci_ienable1[18].CLK
clk => internal_oci_ienable1[19].CLK
clk => internal_oci_ienable1[20].CLK
clk => internal_oci_ienable1[21].CLK
clk => internal_oci_ienable1[22].CLK
clk => internal_oci_ienable1[23].CLK
clk => internal_oci_ienable1[24].CLK
clk => internal_oci_ienable1[25].CLK
clk => internal_oci_ienable1[26].CLK
clk => internal_oci_ienable1[27].CLK
clk => internal_oci_ienable1[28].CLK
clk => internal_oci_ienable1[29].CLK
clk => internal_oci_ienable1[30].CLK
clk => internal_oci_ienable1[31].CLK
clk => internal_oci_single_step_mode1.CLK
debugaccess => write_strobe.IN1
monitor_error => A_WE_StdLogicVector.DATAB
monitor_go => A_WE_StdLogicVector.DATAB
monitor_ready => A_WE_StdLogicVector.DATAB
reset_n => internal_oci_ienable1[0].PRESET
reset_n => internal_oci_ienable1[1].PRESET
reset_n => internal_oci_ienable1[2].ACLR
reset_n => internal_oci_ienable1[3].ACLR
reset_n => internal_oci_ienable1[4].ACLR
reset_n => internal_oci_ienable1[5].ACLR
reset_n => internal_oci_ienable1[6].ACLR
reset_n => internal_oci_ienable1[7].ACLR
reset_n => internal_oci_ienable1[8].ACLR
reset_n => internal_oci_ienable1[9].ACLR
reset_n => internal_oci_ienable1[10].ACLR
reset_n => internal_oci_ienable1[11].ACLR
reset_n => internal_oci_ienable1[12].ACLR
reset_n => internal_oci_ienable1[13].ACLR
reset_n => internal_oci_ienable1[14].ACLR
reset_n => internal_oci_ienable1[15].ACLR
reset_n => internal_oci_ienable1[16].ACLR
reset_n => internal_oci_ienable1[17].ACLR
reset_n => internal_oci_ienable1[18].ACLR
reset_n => internal_oci_ienable1[19].ACLR
reset_n => internal_oci_ienable1[20].ACLR
reset_n => internal_oci_ienable1[21].ACLR
reset_n => internal_oci_ienable1[22].ACLR
reset_n => internal_oci_ienable1[23].ACLR
reset_n => internal_oci_ienable1[24].ACLR
reset_n => internal_oci_ienable1[25].ACLR
reset_n => internal_oci_ienable1[26].ACLR
reset_n => internal_oci_ienable1[27].ACLR
reset_n => internal_oci_ienable1[28].ACLR
reset_n => internal_oci_ienable1[29].ACLR
reset_n => internal_oci_ienable1[30].ACLR
reset_n => internal_oci_ienable1[31].ACLR
reset_n => internal_oci_single_step_mode1.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => internal_oci_ienable1[0].DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => internal_oci_ienable1[1].DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => internal_oci_single_step_mode1.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => process_2.IN0
dbrk_goto1 => process_2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => process_2.IN1
xbrk_goto1 => process_2.IN1


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk
D_valid => ~NO_FANOUT~
E_valid => xbrk_break~reg0.ENA
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
F_pc[24] => ~NO_FANOUT~
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk
E_st_data[0] => cpu_d_writedata[0].DATAIN
E_st_data[1] => cpu_d_writedata[1].DATAIN
E_st_data[2] => cpu_d_writedata[2].DATAIN
E_st_data[3] => cpu_d_writedata[3].DATAIN
E_st_data[4] => cpu_d_writedata[4].DATAIN
E_st_data[5] => cpu_d_writedata[5].DATAIN
E_st_data[6] => cpu_d_writedata[6].DATAIN
E_st_data[7] => cpu_d_writedata[7].DATAIN
E_st_data[8] => cpu_d_writedata[8].DATAIN
E_st_data[9] => cpu_d_writedata[9].DATAIN
E_st_data[10] => cpu_d_writedata[10].DATAIN
E_st_data[11] => cpu_d_writedata[11].DATAIN
E_st_data[12] => cpu_d_writedata[12].DATAIN
E_st_data[13] => cpu_d_writedata[13].DATAIN
E_st_data[14] => cpu_d_writedata[14].DATAIN
E_st_data[15] => cpu_d_writedata[15].DATAIN
E_st_data[16] => cpu_d_writedata[16].DATAIN
E_st_data[17] => cpu_d_writedata[17].DATAIN
E_st_data[18] => cpu_d_writedata[18].DATAIN
E_st_data[19] => cpu_d_writedata[19].DATAIN
E_st_data[20] => cpu_d_writedata[20].DATAIN
E_st_data[21] => cpu_d_writedata[21].DATAIN
E_st_data[22] => cpu_d_writedata[22].DATAIN
E_st_data[23] => cpu_d_writedata[23].DATAIN
E_st_data[24] => cpu_d_writedata[24].DATAIN
E_st_data[25] => cpu_d_writedata[25].DATAIN
E_st_data[26] => cpu_d_writedata[26].DATAIN
E_st_data[27] => cpu_d_writedata[27].DATAIN
E_st_data[28] => cpu_d_writedata[28].DATAIN
E_st_data[29] => cpu_d_writedata[29].DATAIN
E_st_data[30] => cpu_d_writedata[30].DATAIN
E_st_data[31] => cpu_d_writedata[31].DATAIN
av_ld_data_aligned_filtered[0] => cpu_d_readdata[0].DATAIN
av_ld_data_aligned_filtered[1] => cpu_d_readdata[1].DATAIN
av_ld_data_aligned_filtered[2] => cpu_d_readdata[2].DATAIN
av_ld_data_aligned_filtered[3] => cpu_d_readdata[3].DATAIN
av_ld_data_aligned_filtered[4] => cpu_d_readdata[4].DATAIN
av_ld_data_aligned_filtered[5] => cpu_d_readdata[5].DATAIN
av_ld_data_aligned_filtered[6] => cpu_d_readdata[6].DATAIN
av_ld_data_aligned_filtered[7] => cpu_d_readdata[7].DATAIN
av_ld_data_aligned_filtered[8] => cpu_d_readdata[8].DATAIN
av_ld_data_aligned_filtered[9] => cpu_d_readdata[9].DATAIN
av_ld_data_aligned_filtered[10] => cpu_d_readdata[10].DATAIN
av_ld_data_aligned_filtered[11] => cpu_d_readdata[11].DATAIN
av_ld_data_aligned_filtered[12] => cpu_d_readdata[12].DATAIN
av_ld_data_aligned_filtered[13] => cpu_d_readdata[13].DATAIN
av_ld_data_aligned_filtered[14] => cpu_d_readdata[14].DATAIN
av_ld_data_aligned_filtered[15] => cpu_d_readdata[15].DATAIN
av_ld_data_aligned_filtered[16] => cpu_d_readdata[16].DATAIN
av_ld_data_aligned_filtered[17] => cpu_d_readdata[17].DATAIN
av_ld_data_aligned_filtered[18] => cpu_d_readdata[18].DATAIN
av_ld_data_aligned_filtered[19] => cpu_d_readdata[19].DATAIN
av_ld_data_aligned_filtered[20] => cpu_d_readdata[20].DATAIN
av_ld_data_aligned_filtered[21] => cpu_d_readdata[21].DATAIN
av_ld_data_aligned_filtered[22] => cpu_d_readdata[22].DATAIN
av_ld_data_aligned_filtered[23] => cpu_d_readdata[23].DATAIN
av_ld_data_aligned_filtered[24] => cpu_d_readdata[24].DATAIN
av_ld_data_aligned_filtered[25] => cpu_d_readdata[25].DATAIN
av_ld_data_aligned_filtered[26] => cpu_d_readdata[26].DATAIN
av_ld_data_aligned_filtered[27] => cpu_d_readdata[27].DATAIN
av_ld_data_aligned_filtered[28] => cpu_d_readdata[28].DATAIN
av_ld_data_aligned_filtered[29] => cpu_d_readdata[29].DATAIN
av_ld_data_aligned_filtered[30] => cpu_d_readdata[30].DATAIN
av_ld_data_aligned_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => internal_dbrk_break.CLK
d_address[0] => cpu_d_address[0].DATAIN
d_address[1] => cpu_d_address[1].DATAIN
d_address[2] => cpu_d_address[2].DATAIN
d_address[3] => cpu_d_address[3].DATAIN
d_address[4] => cpu_d_address[4].DATAIN
d_address[5] => cpu_d_address[5].DATAIN
d_address[6] => cpu_d_address[6].DATAIN
d_address[7] => cpu_d_address[7].DATAIN
d_address[8] => cpu_d_address[8].DATAIN
d_address[9] => cpu_d_address[9].DATAIN
d_address[10] => cpu_d_address[10].DATAIN
d_address[11] => cpu_d_address[11].DATAIN
d_address[12] => cpu_d_address[12].DATAIN
d_address[13] => cpu_d_address[13].DATAIN
d_address[14] => cpu_d_address[14].DATAIN
d_address[15] => cpu_d_address[15].DATAIN
d_address[16] => cpu_d_address[16].DATAIN
d_address[17] => cpu_d_address[17].DATAIN
d_address[18] => cpu_d_address[18].DATAIN
d_address[19] => cpu_d_address[19].DATAIN
d_address[20] => cpu_d_address[20].DATAIN
d_address[21] => cpu_d_address[21].DATAIN
d_address[22] => cpu_d_address[22].DATAIN
d_address[23] => cpu_d_address[23].DATAIN
d_address[24] => cpu_d_address[24].DATAIN
d_address[25] => cpu_d_address[25].DATAIN
d_address[26] => cpu_d_address[26].DATAIN
d_read => cpu_d_read.DATAIN
d_waitrequest => cpu_d_wait.DATAIN
d_write => cpu_d_write.DATAIN
debugack => A_WE_StdLogic.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => internal_dbrk_break.ACLR


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
clk => internal_dct_count[0].CLK
clk => internal_dct_count[1].CLK
clk => internal_dct_count[2].CLK
clk => internal_dct_count[3].CLK
clk => internal_dct_buffer[0].CLK
clk => internal_dct_buffer[1].CLK
clk => internal_dct_buffer[2].CLK
clk => internal_dct_buffer[3].CLK
clk => internal_dct_buffer[4].CLK
clk => internal_dct_buffer[5].CLK
clk => internal_dct_buffer[6].CLK
clk => internal_dct_buffer[7].CLK
clk => internal_dct_buffer[8].CLK
clk => internal_dct_buffer[9].CLK
clk => internal_dct_buffer[10].CLK
clk => internal_dct_buffer[11].CLK
clk => internal_dct_buffer[12].CLK
clk => internal_dct_buffer[13].CLK
clk => internal_dct_buffer[14].CLK
clk => internal_dct_buffer[15].CLK
clk => internal_dct_buffer[16].CLK
clk => internal_dct_buffer[17].CLK
clk => internal_dct_buffer[18].CLK
clk => internal_dct_buffer[19].CLK
clk => internal_dct_buffer[20].CLK
clk => internal_dct_buffer[21].CLK
clk => internal_dct_buffer[22].CLK
clk => internal_dct_buffer[23].CLK
clk => internal_dct_buffer[24].CLK
clk => internal_dct_buffer[25].CLK
clk => internal_dct_buffer[26].CLK
clk => internal_dct_buffer[27].CLK
clk => internal_dct_buffer[28].CLK
clk => internal_dct_buffer[29].CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => internal_dct_count[0].ACLR
jrst_n => internal_dct_count[1].ACLR
jrst_n => internal_dct_count[2].ACLR
jrst_n => internal_dct_count[3].ACLR
jrst_n => internal_dct_buffer[0].ACLR
jrst_n => internal_dct_buffer[1].ACLR
jrst_n => internal_dct_buffer[2].ACLR
jrst_n => internal_dct_buffer[3].ACLR
jrst_n => internal_dct_buffer[4].ACLR
jrst_n => internal_dct_buffer[5].ACLR
jrst_n => internal_dct_buffer[6].ACLR
jrst_n => internal_dct_buffer[7].ACLR
jrst_n => internal_dct_buffer[8].ACLR
jrst_n => internal_dct_buffer[9].ACLR
jrst_n => internal_dct_buffer[10].ACLR
jrst_n => internal_dct_buffer[11].ACLR
jrst_n => internal_dct_buffer[12].ACLR
jrst_n => internal_dct_buffer[13].ACLR
jrst_n => internal_dct_buffer[14].ACLR
jrst_n => internal_dct_buffer[15].ACLR
jrst_n => internal_dct_buffer[16].ACLR
jrst_n => internal_dct_buffer[17].ACLR
jrst_n => internal_dct_buffer[18].ACLR
jrst_n => internal_dct_buffer[19].ACLR
jrst_n => internal_dct_buffer[20].ACLR
jrst_n => internal_dct_buffer[21].ACLR
jrst_n => internal_dct_buffer[22].ACLR
jrst_n => internal_dct_buffer[23].ACLR
jrst_n => internal_dct_buffer[24].ACLR
jrst_n => internal_dct_buffer[25].ACLR
jrst_n => internal_dct_buffer[26].ACLR
jrst_n => internal_dct_buffer[27].ACLR
jrst_n => internal_dct_buffer[28].ACLR
jrst_n => internal_dct_buffer[29].ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_address[26] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[0]
trc_ctrl[1] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[1]
trc_ctrl[2] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[2]
trc_ctrl[3] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[3]
trc_ctrl[4] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[4]
trc_ctrl[5] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[5]
trc_ctrl[6] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[6]
trc_ctrl[7] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[7]
trc_ctrl[8] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[8]
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Mux0.IN10
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Mux0.IN9
ctrl[6] => Mux1.IN5
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Mux0.IN8
ctrl[7] => Mux1.IN4
ctrl[8] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[0]
dct_buffer[1] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[1]
dct_buffer[2] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[2]
dct_buffer[3] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[3]
dct_buffer[4] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[4]
dct_buffer[5] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[5]
dct_buffer[6] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[6]
dct_buffer[7] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[7]
dct_buffer[8] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[8]
dct_buffer[9] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[9]
dct_buffer[10] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[10]
dct_buffer[11] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[11]
dct_buffer[12] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[12]
dct_buffer[13] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[13]
dct_buffer[14] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[14]
dct_buffer[15] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[15]
dct_buffer[16] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[16]
dct_buffer[17] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[17]
dct_buffer[18] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[18]
dct_buffer[19] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[19]
dct_buffer[20] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[20]
dct_buffer[21] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[21]
dct_buffer[22] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[22]
dct_buffer[23] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[23]
dct_buffer[24] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[24]
dct_buffer[25] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[25]
dct_buffer[26] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[26]
dct_buffer[27] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[27]
dct_buffer[28] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[28]
dct_buffer[29] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[29]
dct_count[0] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[0]
dct_count[1] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[1]
dct_count[2] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[2]
dct_count[3] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[3]
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.test_ending
test_has_ended => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.test_has_ended
trc_on => trc_this.IN1


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Mux0.IN9
atm_valid => Mux1.IN9
dtm_valid => Mux0.IN10
dtm_valid => Mux1.IN10
itm_valid => Mux0.IN8
itm_valid => Mux1.IN8


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
clk => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.clock0
clk => trc_jtag_addr[0].CLK
clk => trc_jtag_addr[1].CLK
clk => trc_jtag_addr[2].CLK
clk => trc_jtag_addr[3].CLK
clk => trc_jtag_addr[4].CLK
clk => trc_jtag_addr[5].CLK
clk => trc_jtag_addr[6].CLK
clk => trc_jtag_addr[7].CLK
clk => trc_jtag_addr[8].CLK
clk => trc_jtag_addr[9].CLK
clk => trc_jtag_addr[10].CLK
clk => trc_jtag_addr[11].CLK
clk => trc_jtag_addr[12].CLK
clk => trc_jtag_addr[13].CLK
clk => trc_jtag_addr[14].CLK
clk => trc_jtag_addr[15].CLK
clk => trc_jtag_addr[16].CLK
clk => internal_trc_wrap.CLK
clk => internal_trc_im_addr[0].CLK
clk => internal_trc_im_addr[1].CLK
clk => internal_trc_im_addr[2].CLK
clk => internal_trc_im_addr[3].CLK
clk => internal_trc_im_addr[4].CLK
clk => internal_trc_im_addr[5].CLK
clk => internal_trc_im_addr[6].CLK
clk => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.clock1
jdo[0] => ~NO_FANOUT~
jdo[1] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[0]
jdo[2] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[1]
jdo[3] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[2]
jdo[4] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[3]
jdo[5] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[4]
jdo[6] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[5]
jdo[7] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[6]
jdo[8] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[7]
jdo[9] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[8]
jdo[10] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[9]
jdo[11] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[10]
jdo[12] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[11]
jdo[13] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[12]
jdo[14] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[13]
jdo[15] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[14]
jdo[16] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[15]
jdo[17] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[16]
jdo[18] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[17]
jdo[19] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[18]
jdo[19] => A_WE_StdLogicVector.DATAB
jdo[20] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[19]
jdo[20] => A_WE_StdLogicVector.DATAB
jdo[21] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[20]
jdo[21] => A_WE_StdLogicVector.DATAB
jdo[22] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[21]
jdo[22] => A_WE_StdLogicVector.DATAB
jdo[23] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[22]
jdo[23] => A_WE_StdLogicVector.DATAB
jdo[24] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[23]
jdo[24] => A_WE_StdLogicVector.DATAB
jdo[25] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[24]
jdo[25] => A_WE_StdLogicVector.DATAB
jdo[26] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[25]
jdo[26] => A_WE_StdLogicVector.DATAB
jdo[27] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[26]
jdo[27] => A_WE_StdLogicVector.DATAB
jdo[28] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[27]
jdo[28] => A_WE_StdLogicVector.DATAB
jdo[29] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[28]
jdo[29] => A_WE_StdLogicVector.DATAB
jdo[30] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[29]
jdo[30] => A_WE_StdLogicVector.DATAB
jdo[31] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[30]
jdo[31] => A_WE_StdLogicVector.DATAB
jdo[32] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[31]
jdo[32] => A_WE_StdLogicVector.DATAB
jdo[33] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[32]
jdo[33] => A_WE_StdLogicVector.DATAB
jdo[34] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[33]
jdo[34] => A_WE_StdLogicVector.DATAB
jdo[35] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[34]
jdo[35] => A_WE_StdLogicVector.DATAB
jdo[36] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[35]
jdo[37] => ~NO_FANOUT~
jrst_n => internal_trc_wrap.ACLR
jrst_n => internal_trc_im_addr[0].ACLR
jrst_n => internal_trc_im_addr[1].ACLR
jrst_n => internal_trc_im_addr[2].ACLR
jrst_n => internal_trc_im_addr[3].ACLR
jrst_n => internal_trc_im_addr[4].ACLR
jrst_n => internal_trc_im_addr[5].ACLR
jrst_n => internal_trc_im_addr[6].ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => process_1.IN0
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_b => process_1.IN1
take_action_tracemem_b => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.wren_b
take_no_action_tracemem_a => process_1.IN1
trc_ctrl[0] => module_input10.IN1
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[0]
tw[1] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[1]
tw[2] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[2]
tw[3] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[3]
tw[4] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[4]
tw[5] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[5]
tw[6] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[6]
tw[7] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[7]
tw[8] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[8]
tw[9] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[9]
tw[10] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[10]
tw[11] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[11]
tw[12] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[12]
tw[13] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[13]
tw[14] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[14]
tw[15] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[15]
tw[16] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[16]
tw[17] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[17]
tw[18] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[18]
tw[19] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[19]
tw[20] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[20]
tw[21] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[21]
tw[22] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[22]
tw[23] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[23]
tw[24] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[24]
tw[25] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[25]
tw[26] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[26]
tw[27] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[27]
tw[28] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[28]
tw[29] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[29]
tw[30] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[30]
tw[31] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[31]
tw[32] => WideOr0.IN0
tw[32] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[32]
tw[33] => WideOr0.IN1
tw[33] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[33]
tw[34] => WideOr0.IN2
tw[34] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[34]
tw[35] => WideOr0.IN3
tw[35] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[35]


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_a[32] => altsyncram:the_altsyncram.data_a[32]
data_a[33] => altsyncram:the_altsyncram.data_a[33]
data_a[34] => altsyncram:the_altsyncram.data_a[34]
data_a[35] => altsyncram:the_altsyncram.data_a[35]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
data_b[32] => altsyncram:the_altsyncram.data_b[32]
data_b[33] => altsyncram:the_altsyncram.data_b[33]
data_b[34] => altsyncram:the_altsyncram.data_b[34]
data_b[35] => altsyncram:the_altsyncram.data_b[35]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_0a02:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_0a02:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0a02:auto_generated.data_a[0]
data_a[1] => altsyncram_0a02:auto_generated.data_a[1]
data_a[2] => altsyncram_0a02:auto_generated.data_a[2]
data_a[3] => altsyncram_0a02:auto_generated.data_a[3]
data_a[4] => altsyncram_0a02:auto_generated.data_a[4]
data_a[5] => altsyncram_0a02:auto_generated.data_a[5]
data_a[6] => altsyncram_0a02:auto_generated.data_a[6]
data_a[7] => altsyncram_0a02:auto_generated.data_a[7]
data_a[8] => altsyncram_0a02:auto_generated.data_a[8]
data_a[9] => altsyncram_0a02:auto_generated.data_a[9]
data_a[10] => altsyncram_0a02:auto_generated.data_a[10]
data_a[11] => altsyncram_0a02:auto_generated.data_a[11]
data_a[12] => altsyncram_0a02:auto_generated.data_a[12]
data_a[13] => altsyncram_0a02:auto_generated.data_a[13]
data_a[14] => altsyncram_0a02:auto_generated.data_a[14]
data_a[15] => altsyncram_0a02:auto_generated.data_a[15]
data_a[16] => altsyncram_0a02:auto_generated.data_a[16]
data_a[17] => altsyncram_0a02:auto_generated.data_a[17]
data_a[18] => altsyncram_0a02:auto_generated.data_a[18]
data_a[19] => altsyncram_0a02:auto_generated.data_a[19]
data_a[20] => altsyncram_0a02:auto_generated.data_a[20]
data_a[21] => altsyncram_0a02:auto_generated.data_a[21]
data_a[22] => altsyncram_0a02:auto_generated.data_a[22]
data_a[23] => altsyncram_0a02:auto_generated.data_a[23]
data_a[24] => altsyncram_0a02:auto_generated.data_a[24]
data_a[25] => altsyncram_0a02:auto_generated.data_a[25]
data_a[26] => altsyncram_0a02:auto_generated.data_a[26]
data_a[27] => altsyncram_0a02:auto_generated.data_a[27]
data_a[28] => altsyncram_0a02:auto_generated.data_a[28]
data_a[29] => altsyncram_0a02:auto_generated.data_a[29]
data_a[30] => altsyncram_0a02:auto_generated.data_a[30]
data_a[31] => altsyncram_0a02:auto_generated.data_a[31]
data_a[32] => altsyncram_0a02:auto_generated.data_a[32]
data_a[33] => altsyncram_0a02:auto_generated.data_a[33]
data_a[34] => altsyncram_0a02:auto_generated.data_a[34]
data_a[35] => altsyncram_0a02:auto_generated.data_a[35]
data_b[0] => altsyncram_0a02:auto_generated.data_b[0]
data_b[1] => altsyncram_0a02:auto_generated.data_b[1]
data_b[2] => altsyncram_0a02:auto_generated.data_b[2]
data_b[3] => altsyncram_0a02:auto_generated.data_b[3]
data_b[4] => altsyncram_0a02:auto_generated.data_b[4]
data_b[5] => altsyncram_0a02:auto_generated.data_b[5]
data_b[6] => altsyncram_0a02:auto_generated.data_b[6]
data_b[7] => altsyncram_0a02:auto_generated.data_b[7]
data_b[8] => altsyncram_0a02:auto_generated.data_b[8]
data_b[9] => altsyncram_0a02:auto_generated.data_b[9]
data_b[10] => altsyncram_0a02:auto_generated.data_b[10]
data_b[11] => altsyncram_0a02:auto_generated.data_b[11]
data_b[12] => altsyncram_0a02:auto_generated.data_b[12]
data_b[13] => altsyncram_0a02:auto_generated.data_b[13]
data_b[14] => altsyncram_0a02:auto_generated.data_b[14]
data_b[15] => altsyncram_0a02:auto_generated.data_b[15]
data_b[16] => altsyncram_0a02:auto_generated.data_b[16]
data_b[17] => altsyncram_0a02:auto_generated.data_b[17]
data_b[18] => altsyncram_0a02:auto_generated.data_b[18]
data_b[19] => altsyncram_0a02:auto_generated.data_b[19]
data_b[20] => altsyncram_0a02:auto_generated.data_b[20]
data_b[21] => altsyncram_0a02:auto_generated.data_b[21]
data_b[22] => altsyncram_0a02:auto_generated.data_b[22]
data_b[23] => altsyncram_0a02:auto_generated.data_b[23]
data_b[24] => altsyncram_0a02:auto_generated.data_b[24]
data_b[25] => altsyncram_0a02:auto_generated.data_b[25]
data_b[26] => altsyncram_0a02:auto_generated.data_b[26]
data_b[27] => altsyncram_0a02:auto_generated.data_b[27]
data_b[28] => altsyncram_0a02:auto_generated.data_b[28]
data_b[29] => altsyncram_0a02:auto_generated.data_b[29]
data_b[30] => altsyncram_0a02:auto_generated.data_b[30]
data_b[31] => altsyncram_0a02:auto_generated.data_b[31]
data_b[32] => altsyncram_0a02:auto_generated.data_b[32]
data_b[33] => altsyncram_0a02:auto_generated.data_b[33]
data_b[34] => altsyncram_0a02:auto_generated.data_b[34]
data_b[35] => altsyncram_0a02:auto_generated.data_b[35]
address_a[0] => altsyncram_0a02:auto_generated.address_a[0]
address_a[1] => altsyncram_0a02:auto_generated.address_a[1]
address_a[2] => altsyncram_0a02:auto_generated.address_a[2]
address_a[3] => altsyncram_0a02:auto_generated.address_a[3]
address_a[4] => altsyncram_0a02:auto_generated.address_a[4]
address_a[5] => altsyncram_0a02:auto_generated.address_a[5]
address_a[6] => altsyncram_0a02:auto_generated.address_a[6]
address_b[0] => altsyncram_0a02:auto_generated.address_b[0]
address_b[1] => altsyncram_0a02:auto_generated.address_b[1]
address_b[2] => altsyncram_0a02:auto_generated.address_b[2]
address_b[3] => altsyncram_0a02:auto_generated.address_b[3]
address_b[4] => altsyncram_0a02:auto_generated.address_b[4]
address_b[5] => altsyncram_0a02:auto_generated.address_b[5]
address_b[6] => altsyncram_0a02:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0a02:auto_generated.clock0
clock1 => altsyncram_0a02:auto_generated.clock1
clocken0 => altsyncram_0a02:auto_generated.clocken0
clocken1 => altsyncram_0a02:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper
MonDReg[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[0]
MonDReg[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[1]
MonDReg[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[2]
MonDReg[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[3]
MonDReg[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[4]
MonDReg[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[5]
MonDReg[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[6]
MonDReg[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[7]
MonDReg[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[8]
MonDReg[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[9]
MonDReg[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[10]
MonDReg[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[11]
MonDReg[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[12]
MonDReg[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[13]
MonDReg[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[14]
MonDReg[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[15]
MonDReg[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[16]
MonDReg[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[17]
MonDReg[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[18]
MonDReg[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[19]
MonDReg[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[20]
MonDReg[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[21]
MonDReg[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[22]
MonDReg[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[23]
MonDReg[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[24]
MonDReg[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[25]
MonDReg[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[26]
MonDReg[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[27]
MonDReg[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[28]
MonDReg[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[29]
MonDReg[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[30]
MonDReg[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[31]
break_readreg[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[0]
break_readreg[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[1]
break_readreg[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[2]
break_readreg[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[3]
break_readreg[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[4]
break_readreg[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[5]
break_readreg[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[6]
break_readreg[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[7]
break_readreg[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[8]
break_readreg[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[9]
break_readreg[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[10]
break_readreg[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[11]
break_readreg[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[12]
break_readreg[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[13]
break_readreg[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[14]
break_readreg[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[15]
break_readreg[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[16]
break_readreg[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[17]
break_readreg[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[18]
break_readreg[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[19]
break_readreg[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[20]
break_readreg[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[21]
break_readreg[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[22]
break_readreg[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[23]
break_readreg[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[24]
break_readreg[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[25]
break_readreg[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[26]
break_readreg[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[27]
break_readreg[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[28]
break_readreg[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[29]
break_readreg[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[30]
break_readreg[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[31]
clk => cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.clk
dbrk_hit0_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit0_latch
dbrk_hit1_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit1_latch
dbrk_hit2_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit2_latch
dbrk_hit3_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit3_latch
debugack => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.debugack
monitor_error => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.monitor_error
monitor_ready => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.monitor_ready
reset_n => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.reset_n
resetlatch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.resetlatch
tracemem_on => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_on
tracemem_trcdata[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[0]
tracemem_trcdata[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[1]
tracemem_trcdata[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[2]
tracemem_trcdata[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[3]
tracemem_trcdata[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[4]
tracemem_trcdata[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[5]
tracemem_trcdata[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[6]
tracemem_trcdata[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[7]
tracemem_trcdata[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[8]
tracemem_trcdata[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[9]
tracemem_trcdata[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[10]
tracemem_trcdata[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[11]
tracemem_trcdata[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[12]
tracemem_trcdata[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[13]
tracemem_trcdata[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[14]
tracemem_trcdata[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[15]
tracemem_trcdata[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[16]
tracemem_trcdata[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[17]
tracemem_trcdata[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[18]
tracemem_trcdata[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[19]
tracemem_trcdata[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[20]
tracemem_trcdata[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[21]
tracemem_trcdata[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[22]
tracemem_trcdata[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[23]
tracemem_trcdata[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[24]
tracemem_trcdata[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[25]
tracemem_trcdata[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[26]
tracemem_trcdata[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[27]
tracemem_trcdata[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[28]
tracemem_trcdata[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[29]
tracemem_trcdata[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[30]
tracemem_trcdata[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[31]
tracemem_trcdata[32] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[32]
tracemem_trcdata[33] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[33]
tracemem_trcdata[34] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[34]
tracemem_trcdata[35] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[35]
tracemem_tw => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_tw
trc_im_addr[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[0]
trc_im_addr[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[1]
trc_im_addr[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[2]
trc_im_addr[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[3]
trc_im_addr[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[4]
trc_im_addr[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[5]
trc_im_addr[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[6]
trc_on => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_on
trc_wrap => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_wrap
trigbrktype => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trigbrktype
trigger_state_1 => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trigger_state_1


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN0
MonDReg[16] => Mux20.IN0
MonDReg[17] => Mux19.IN0
MonDReg[18] => Mux18.IN0
MonDReg[19] => Mux17.IN0
MonDReg[20] => Mux16.IN0
MonDReg[21] => Mux15.IN0
MonDReg[22] => Mux14.IN0
MonDReg[23] => Mux13.IN0
MonDReg[24] => Mux12.IN0
MonDReg[25] => Mux11.IN0
MonDReg[26] => Mux10.IN0
MonDReg[27] => Mux9.IN0
MonDReg[28] => Mux8.IN0
MonDReg[29] => Mux7.IN0
MonDReg[30] => Mux6.IN0
MonDReg[31] => Mux5.IN0
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN1
break_readreg[16] => Mux20.IN1
break_readreg[17] => Mux19.IN1
break_readreg[18] => Mux18.IN1
break_readreg[19] => Mux17.IN1
break_readreg[20] => Mux16.IN1
break_readreg[21] => Mux15.IN1
break_readreg[22] => Mux14.IN1
break_readreg[23] => Mux13.IN1
break_readreg[24] => Mux12.IN1
break_readreg[25] => Mux11.IN1
break_readreg[26] => Mux10.IN1
break_readreg[27] => Mux9.IN1
break_readreg[28] => Mux8.IN1
break_readreg[29] => Mux7.IN1
break_readreg[30] => Mux6.IN1
break_readreg[31] => Mux5.IN1
dbrk_hit0_latch => Mux4.IN0
dbrk_hit1_latch => Mux3.IN0
dbrk_hit2_latch => Mux2.IN0
dbrk_hit3_latch => Mux1.IN0
debugack => altera_std_synchronizer:the_altera_std_synchronizer.din
ir_in[0] => Mux0.IN1
ir_in[0] => Mux1.IN2
ir_in[0] => Mux2.IN2
ir_in[0] => Mux3.IN2
ir_in[0] => Mux4.IN2
ir_in[0] => Mux5.IN3
ir_in[0] => Mux6.IN3
ir_in[0] => Mux7.IN3
ir_in[0] => Mux8.IN3
ir_in[0] => Mux9.IN3
ir_in[0] => Mux10.IN3
ir_in[0] => Mux11.IN3
ir_in[0] => Mux12.IN3
ir_in[0] => Mux13.IN3
ir_in[0] => Mux14.IN3
ir_in[0] => Mux15.IN3
ir_in[0] => Mux16.IN3
ir_in[0] => Mux17.IN3
ir_in[0] => Mux18.IN3
ir_in[0] => Mux19.IN3
ir_in[0] => Mux20.IN3
ir_in[0] => Mux21.IN3
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Mux43.IN5
ir_in[0] => Mux44.IN5
ir_in[0] => Mux45.IN5
ir_in[1] => Mux0.IN0
ir_in[1] => Mux1.IN1
ir_in[1] => Mux2.IN1
ir_in[1] => Mux3.IN1
ir_in[1] => Mux4.IN1
ir_in[1] => Mux5.IN2
ir_in[1] => Mux6.IN2
ir_in[1] => Mux7.IN2
ir_in[1] => Mux8.IN2
ir_in[1] => Mux9.IN2
ir_in[1] => Mux10.IN2
ir_in[1] => Mux11.IN2
ir_in[1] => Mux12.IN2
ir_in[1] => Mux13.IN2
ir_in[1] => Mux14.IN2
ir_in[1] => Mux15.IN2
ir_in[1] => Mux16.IN2
ir_in[1] => Mux17.IN2
ir_in[1] => Mux18.IN2
ir_in[1] => Mux19.IN2
ir_in[1] => Mux20.IN2
ir_in[1] => Mux21.IN2
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Mux43.IN4
ir_in[1] => Mux44.IN4
ir_in[1] => Mux45.IN4
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN3
monitor_ready => altera_std_synchronizer:the_altera_std_synchronizer1.din
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN3
tck => altera_std_synchronizer:the_altera_std_synchronizer.clk
tck => ir_out[0]~reg0.CLK
tck => ir_out[1]~reg0.CLK
tck => DRsize[0].CLK
tck => DRsize[1].CLK
tck => DRsize[2].CLK
tck => internal_sr[0].CLK
tck => internal_sr[1].CLK
tck => internal_sr[2].CLK
tck => internal_sr[3].CLK
tck => internal_sr[4].CLK
tck => internal_sr[5].CLK
tck => internal_sr[6].CLK
tck => internal_sr[7].CLK
tck => internal_sr[8].CLK
tck => internal_sr[9].CLK
tck => internal_sr[10].CLK
tck => internal_sr[11].CLK
tck => internal_sr[12].CLK
tck => internal_sr[13].CLK
tck => internal_sr[14].CLK
tck => internal_sr[15].CLK
tck => internal_sr[16].CLK
tck => internal_sr[17].CLK
tck => internal_sr[18].CLK
tck => internal_sr[19].CLK
tck => internal_sr[20].CLK
tck => internal_sr[21].CLK
tck => internal_sr[22].CLK
tck => internal_sr[23].CLK
tck => internal_sr[24].CLK
tck => internal_sr[25].CLK
tck => internal_sr[26].CLK
tck => internal_sr[27].CLK
tck => internal_sr[28].CLK
tck => internal_sr[29].CLK
tck => internal_sr[30].CLK
tck => internal_sr[31].CLK
tck => internal_sr[32].CLK
tck => internal_sr[33].CLK
tck => internal_sr[34].CLK
tck => internal_sr[35].CLK
tck => internal_sr[36].CLK
tck => internal_sr[37].CLK
tck => altera_std_synchronizer:the_altera_std_synchronizer1.clk
tdi => Mux38.IN0
tdi => Mux39.IN0
tdi => Mux40.IN0
tdi => Mux41.IN0
tdi => Mux42.IN0
tdi => Mux42.IN1
tdi => Mux42.IN2
tdi => internal_sr.DATAB
tracemem_on => Mux1.IN3
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN4
tracemem_trcdata[17] => Mux20.IN4
tracemem_trcdata[18] => Mux19.IN4
tracemem_trcdata[19] => Mux18.IN4
tracemem_trcdata[20] => Mux17.IN4
tracemem_trcdata[21] => Mux16.IN4
tracemem_trcdata[22] => Mux15.IN4
tracemem_trcdata[23] => Mux14.IN4
tracemem_trcdata[24] => Mux13.IN4
tracemem_trcdata[25] => Mux12.IN4
tracemem_trcdata[26] => Mux11.IN4
tracemem_trcdata[27] => Mux10.IN4
tracemem_trcdata[28] => Mux9.IN4
tracemem_trcdata[29] => Mux8.IN4
tracemem_trcdata[30] => Mux7.IN4
tracemem_trcdata[31] => Mux6.IN4
tracemem_trcdata[32] => Mux5.IN4
tracemem_trcdata[33] => Mux4.IN4
tracemem_trcdata[34] => Mux3.IN4
tracemem_trcdata[35] => Mux2.IN3
tracemem_tw => Mux0.IN2
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN3
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_uir => DRsize[0].ENA
vs_uir => DRsize[1].ENA
vs_uir => DRsize[2].ENA


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
clk => altera_std_synchronizer:the_altera_std_synchronizer2.clk
clk => internal_jdo1[0].CLK
clk => internal_jdo1[1].CLK
clk => internal_jdo1[2].CLK
clk => internal_jdo1[3].CLK
clk => internal_jdo1[4].CLK
clk => internal_jdo1[5].CLK
clk => internal_jdo1[6].CLK
clk => internal_jdo1[7].CLK
clk => internal_jdo1[8].CLK
clk => internal_jdo1[9].CLK
clk => internal_jdo1[10].CLK
clk => internal_jdo1[11].CLK
clk => internal_jdo1[12].CLK
clk => internal_jdo1[13].CLK
clk => internal_jdo1[14].CLK
clk => internal_jdo1[15].CLK
clk => internal_jdo1[16].CLK
clk => internal_jdo1[17].CLK
clk => internal_jdo1[18].CLK
clk => internal_jdo1[19].CLK
clk => internal_jdo1[20].CLK
clk => internal_jdo1[21].CLK
clk => internal_jdo1[22].CLK
clk => internal_jdo1[23].CLK
clk => internal_jdo1[24].CLK
clk => internal_jdo1[25].CLK
clk => internal_jdo1[26].CLK
clk => internal_jdo1[27].CLK
clk => internal_jdo1[28].CLK
clk => internal_jdo1[29].CLK
clk => internal_jdo1[30].CLK
clk => internal_jdo1[31].CLK
clk => internal_jdo1[32].CLK
clk => internal_jdo1[33].CLK
clk => internal_jdo1[34].CLK
clk => internal_jdo1[35].CLK
clk => internal_jdo1[36].CLK
clk => internal_jdo1[37].CLK
clk => ir[0].CLK
clk => ir[1].CLK
clk => jxuir.CLK
clk => sync2_uir.CLK
clk => enable_action_strobe.CLK
clk => update_jdo_strobe.CLK
clk => sync2_udr.CLK
clk => altera_std_synchronizer:the_altera_std_synchronizer3.clk
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => internal_jdo1[0].DATAIN
sr[1] => internal_jdo1[1].DATAIN
sr[2] => internal_jdo1[2].DATAIN
sr[3] => internal_jdo1[3].DATAIN
sr[4] => internal_jdo1[4].DATAIN
sr[5] => internal_jdo1[5].DATAIN
sr[6] => internal_jdo1[6].DATAIN
sr[7] => internal_jdo1[7].DATAIN
sr[8] => internal_jdo1[8].DATAIN
sr[9] => internal_jdo1[9].DATAIN
sr[10] => internal_jdo1[10].DATAIN
sr[11] => internal_jdo1[11].DATAIN
sr[12] => internal_jdo1[12].DATAIN
sr[13] => internal_jdo1[13].DATAIN
sr[14] => internal_jdo1[14].DATAIN
sr[15] => internal_jdo1[15].DATAIN
sr[16] => internal_jdo1[16].DATAIN
sr[17] => internal_jdo1[17].DATAIN
sr[18] => internal_jdo1[18].DATAIN
sr[19] => internal_jdo1[19].DATAIN
sr[20] => internal_jdo1[20].DATAIN
sr[21] => internal_jdo1[21].DATAIN
sr[22] => internal_jdo1[22].DATAIN
sr[23] => internal_jdo1[23].DATAIN
sr[24] => internal_jdo1[24].DATAIN
sr[25] => internal_jdo1[25].DATAIN
sr[26] => internal_jdo1[26].DATAIN
sr[27] => internal_jdo1[27].DATAIN
sr[28] => internal_jdo1[28].DATAIN
sr[29] => internal_jdo1[29].DATAIN
sr[30] => internal_jdo1[30].DATAIN
sr[31] => internal_jdo1[31].DATAIN
sr[32] => internal_jdo1[32].DATAIN
sr[33] => internal_jdo1[33].DATAIN
sr[34] => internal_jdo1[34].DATAIN
sr[35] => internal_jdo1[35].DATAIN
sr[36] => internal_jdo1[36].DATAIN
sr[37] => internal_jdo1[37].DATAIN
vs_udr => altera_std_synchronizer:the_altera_std_synchronizer2.din
vs_uir => altera_std_synchronizer:the_altera_std_synchronizer3.din


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1


|NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN


|NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port
clk => d1_epcs_flash_controller_0_epcs_control_port_end_xfer~reg0.CLK
clk => epcs_flash_controller_0_epcs_control_port_reg_firsttransfer.CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_addend[0].CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_addend[1].CLK
clk => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[0].CLK
clk => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_epcs_flash_controller_0_epcs_control_port.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_epcs_flash_controller_0_epcs_control_port.CLK
clk => epcs_flash_controller_0_epcs_control_port_slavearbiterlockenable.CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_share_counter[0].CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_share_counter[1].CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN53
cpu_0_data_master_address_to_slave[12] => Equal0.IN52
cpu_0_data_master_address_to_slave[13] => Equal0.IN51
cpu_0_data_master_address_to_slave[14] => Equal0.IN50
cpu_0_data_master_address_to_slave[15] => Equal0.IN49
cpu_0_data_master_address_to_slave[16] => Equal0.IN48
cpu_0_data_master_address_to_slave[17] => Equal0.IN47
cpu_0_data_master_address_to_slave[18] => Equal0.IN46
cpu_0_data_master_address_to_slave[19] => Equal0.IN45
cpu_0_data_master_address_to_slave[20] => Equal0.IN44
cpu_0_data_master_address_to_slave[21] => Equal0.IN43
cpu_0_data_master_address_to_slave[22] => Equal0.IN42
cpu_0_data_master_address_to_slave[23] => Equal0.IN41
cpu_0_data_master_address_to_slave[24] => Equal0.IN40
cpu_0_data_master_address_to_slave[25] => Equal0.IN39
cpu_0_data_master_address_to_slave[26] => Equal0.IN38
cpu_0_data_master_read => internal_cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port.IN0
cpu_0_data_master_read => epcs_flash_controller_0_epcs_control_port_in_a_read_cycle.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port.IN1
cpu_0_data_master_write => in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => epcs_flash_controller_0_epcs_control_port_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => epcs_flash_controller_0_epcs_control_port_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => epcs_flash_controller_0_epcs_control_port_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => epcs_flash_controller_0_epcs_control_port_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => epcs_flash_controller_0_epcs_control_port_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => epcs_flash_controller_0_epcs_control_port_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => epcs_flash_controller_0_epcs_control_port_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => epcs_flash_controller_0_epcs_control_port_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => epcs_flash_controller_0_epcs_control_port_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => epcs_flash_controller_0_epcs_control_port_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => epcs_flash_controller_0_epcs_control_port_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => epcs_flash_controller_0_epcs_control_port_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => epcs_flash_controller_0_epcs_control_port_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => epcs_flash_controller_0_epcs_control_port_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => epcs_flash_controller_0_epcs_control_port_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => epcs_flash_controller_0_epcs_control_port_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => epcs_flash_controller_0_epcs_control_port_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => epcs_flash_controller_0_epcs_control_port_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => epcs_flash_controller_0_epcs_control_port_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => epcs_flash_controller_0_epcs_control_port_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => epcs_flash_controller_0_epcs_control_port_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => epcs_flash_controller_0_epcs_control_port_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => epcs_flash_controller_0_epcs_control_port_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => epcs_flash_controller_0_epcs_control_port_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => epcs_flash_controller_0_epcs_control_port_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => epcs_flash_controller_0_epcs_control_port_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => epcs_flash_controller_0_epcs_control_port_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => epcs_flash_controller_0_epcs_control_port_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => epcs_flash_controller_0_epcs_control_port_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => epcs_flash_controller_0_epcs_control_port_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => epcs_flash_controller_0_epcs_control_port_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => epcs_flash_controller_0_epcs_control_port_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN53
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN52
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN51
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN50
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN49
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN48
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN47
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN46
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN45
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN44
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN43
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN42
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN41
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN40
cpu_0_instruction_master_address_to_slave[25] => Equal1.IN39
cpu_0_instruction_master_address_to_slave[26] => Equal1.IN38
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port.IN1
cpu_0_instruction_master_read => epcs_flash_controller_0_epcs_control_port_in_a_read_cycle.IN1
epcs_flash_controller_0_epcs_control_port_dataavailable => epcs_flash_controller_0_epcs_control_port_dataavailable_from_sa.DATAIN
epcs_flash_controller_0_epcs_control_port_endofpacket => epcs_flash_controller_0_epcs_control_port_endofpacket_from_sa.DATAIN
epcs_flash_controller_0_epcs_control_port_irq => epcs_flash_controller_0_epcs_control_port_irq_from_sa.DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[0] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[0].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[1] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[1].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[2] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[2].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[3] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[3].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[4] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[4].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[5] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[5].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[6] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[6].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[7] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[7].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[8] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[8].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[9] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[9].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[10] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[10].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[11] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[11].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[12] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[12].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[13] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[13].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[14] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[14].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[15] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[15].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[16] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[16].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[17] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[17].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[18] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[18].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[19] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[19].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[20] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[20].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[21] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[21].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[22] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[22].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[23] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[23].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[24] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[24].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[25] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[25].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[26] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[26].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[27] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[27].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[28] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[28].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[29] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[29].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[30] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[30].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[31] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[31].DATAIN
epcs_flash_controller_0_epcs_control_port_readyfordata => epcs_flash_controller_0_epcs_control_port_readyfordata_from_sa.DATAIN
reset_n => epcs_flash_controller_0_epcs_control_port_reset_n.DATAIN
reset_n => d1_epcs_flash_controller_0_epcs_control_port_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_arb_share_counter[0].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_arb_share_counter[1].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_arb_share_counter[2].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_epcs_flash_controller_0_epcs_control_port.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_epcs_flash_controller_0_epcs_control_port.ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[0].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[1].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_arb_addend[0].PRESET
reset_n => epcs_flash_controller_0_epcs_control_port_arb_addend[1].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_reg_firsttransfer.PRESET


|NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0
address[0] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.mem_addr[0]
address[0] => altsyncram:the_boot_copier_rom.address_a[0]
address[1] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.mem_addr[1]
address[1] => altsyncram:the_boot_copier_rom.address_a[1]
address[2] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.mem_addr[2]
address[2] => altsyncram:the_boot_copier_rom.address_a[2]
address[3] => altsyncram:the_boot_copier_rom.address_a[3]
address[4] => altsyncram:the_boot_copier_rom.address_a[4]
address[5] => altsyncram:the_boot_copier_rom.address_a[5]
address[6] => altsyncram:the_boot_copier_rom.address_a[6]
address[7] => altsyncram:the_boot_copier_rom.address_a[7]
address[8] => epcs_select.IN0
chipselect => epcs_select.IN1
clk => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.clk
clk => altsyncram:the_boot_copier_rom.clock0
data0 => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.MISO
read_n => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.read_n
reset_n => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.reset_n
write_n => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.write_n
writedata[0] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[0]
writedata[1] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[1]
writedata[2] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[2]
writedata[3] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[3]
writedata[4] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[4]
writedata[5] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[5]
writedata[6] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[6]
writedata[7] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[7]
writedata[8] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[8]
writedata[9] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[9]
writedata[10] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[10]
writedata[11] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[11]
writedata[12] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[12]
writedata[13] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[13]
writedata[14] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[14]
writedata[15] => epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.data_from_cpu[15]
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub
MISO => MISO_reg.DATAA
clk => MISO_reg.CLK
clk => SCLK_reg.CLK
clk => transmitting.CLK
clk => tx_holding_primed.CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[7].CLK
clk => TOE.CLK
clk => ROE.CLK
clk => RRDY.CLK
clk => EOP.CLK
clk => rx_holding_reg[0].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => stateZero.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => data_to_cpu[0]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[15]~reg0.CLK
clk => endofpacketvalue_reg[0].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[15].CLK
clk => slowcount[0].CLK
clk => slowcount[1].CLK
clk => epcs_slave_select_holding_reg[0].CLK
clk => epcs_slave_select_holding_reg[1].CLK
clk => epcs_slave_select_holding_reg[2].CLK
clk => epcs_slave_select_holding_reg[3].CLK
clk => epcs_slave_select_holding_reg[4].CLK
clk => epcs_slave_select_holding_reg[5].CLK
clk => epcs_slave_select_holding_reg[6].CLK
clk => epcs_slave_select_holding_reg[7].CLK
clk => epcs_slave_select_holding_reg[8].CLK
clk => epcs_slave_select_holding_reg[9].CLK
clk => epcs_slave_select_holding_reg[10].CLK
clk => epcs_slave_select_holding_reg[11].CLK
clk => epcs_slave_select_holding_reg[12].CLK
clk => epcs_slave_select_holding_reg[13].CLK
clk => epcs_slave_select_holding_reg[14].CLK
clk => epcs_slave_select_holding_reg[15].CLK
clk => epcs_slave_select_reg[0].CLK
clk => epcs_slave_select_reg[1].CLK
clk => epcs_slave_select_reg[2].CLK
clk => epcs_slave_select_reg[3].CLK
clk => epcs_slave_select_reg[4].CLK
clk => epcs_slave_select_reg[5].CLK
clk => epcs_slave_select_reg[6].CLK
clk => epcs_slave_select_reg[7].CLK
clk => epcs_slave_select_reg[8].CLK
clk => epcs_slave_select_reg[9].CLK
clk => epcs_slave_select_reg[10].CLK
clk => epcs_slave_select_reg[11].CLK
clk => epcs_slave_select_reg[12].CLK
clk => epcs_slave_select_reg[13].CLK
clk => epcs_slave_select_reg[14].CLK
clk => epcs_slave_select_reg[15].CLK
clk => irq_reg.CLK
clk => SSO_reg.CLK
clk => iROE_reg.CLK
clk => iTOE_reg.CLK
clk => iTRDY_reg.CLK
clk => iRRDY_reg.CLK
clk => iE_reg.CLK
clk => iEOP_reg.CLK
clk => data_wr_strobe.CLK
clk => wr_strobe.CLK
clk => data_rd_strobe.CLK
clk => rd_strobe.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => epcs_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => epcs_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => epcs_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => epcs_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => epcs_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => epcs_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => epcs_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => epcs_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => epcs_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => epcs_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => process_6.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => epcs_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => epcs_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => epcs_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => epcs_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => epcs_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => epcs_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
epcs_select => p1_rd_strobe.IN1
epcs_select => p1_wr_strobe.IN1
mem_addr[0] => Equal0.IN63
mem_addr[0] => Equal1.IN63
mem_addr[0] => Equal3.IN63
mem_addr[0] => Equal4.IN63
mem_addr[0] => Equal5.IN63
mem_addr[0] => Equal6.IN63
mem_addr[1] => Equal0.IN62
mem_addr[1] => Equal1.IN62
mem_addr[1] => Equal3.IN62
mem_addr[1] => Equal4.IN62
mem_addr[1] => Equal5.IN62
mem_addr[1] => Equal6.IN62
mem_addr[2] => Equal0.IN61
mem_addr[2] => Equal1.IN61
mem_addr[2] => Equal3.IN61
mem_addr[2] => Equal4.IN61
mem_addr[2] => Equal5.IN61
mem_addr[2] => Equal6.IN61
read_n => p1_rd_strobe.IN1
reset_n => MISO_reg.ACLR
reset_n => SCLK_reg.ACLR
reset_n => transmitting.ACLR
reset_n => tx_holding_primed.ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => TOE.ACLR
reset_n => ROE.ACLR
reset_n => RRDY.ACLR
reset_n => EOP.ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => shift_reg[0].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[7].ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => irq_reg.ACLR
reset_n => rd_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => epcs_slave_select_reg[0].PRESET
reset_n => epcs_slave_select_reg[1].ACLR
reset_n => epcs_slave_select_reg[2].ACLR
reset_n => epcs_slave_select_reg[3].ACLR
reset_n => epcs_slave_select_reg[4].ACLR
reset_n => epcs_slave_select_reg[5].ACLR
reset_n => epcs_slave_select_reg[6].ACLR
reset_n => epcs_slave_select_reg[7].ACLR
reset_n => epcs_slave_select_reg[8].ACLR
reset_n => epcs_slave_select_reg[9].ACLR
reset_n => epcs_slave_select_reg[10].ACLR
reset_n => epcs_slave_select_reg[11].ACLR
reset_n => epcs_slave_select_reg[12].ACLR
reset_n => epcs_slave_select_reg[13].ACLR
reset_n => epcs_slave_select_reg[14].ACLR
reset_n => epcs_slave_select_reg[15].ACLR
reset_n => epcs_slave_select_holding_reg[0].PRESET
reset_n => epcs_slave_select_holding_reg[1].ACLR
reset_n => epcs_slave_select_holding_reg[2].ACLR
reset_n => epcs_slave_select_holding_reg[3].ACLR
reset_n => epcs_slave_select_holding_reg[4].ACLR
reset_n => epcs_slave_select_holding_reg[5].ACLR
reset_n => epcs_slave_select_holding_reg[6].ACLR
reset_n => epcs_slave_select_holding_reg[7].ACLR
reset_n => epcs_slave_select_holding_reg[8].ACLR
reset_n => epcs_slave_select_holding_reg[9].ACLR
reset_n => epcs_slave_select_holding_reg[10].ACLR
reset_n => epcs_slave_select_holding_reg[11].ACLR
reset_n => epcs_slave_select_holding_reg[12].ACLR
reset_n => epcs_slave_select_holding_reg[13].ACLR
reset_n => epcs_slave_select_holding_reg[14].ACLR
reset_n => epcs_slave_select_holding_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
write_n => p1_wr_strobe.IN1


|NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r951:auto_generated.address_a[0]
address_a[1] => altsyncram_r951:auto_generated.address_a[1]
address_a[2] => altsyncram_r951:auto_generated.address_a[2]
address_a[3] => altsyncram_r951:auto_generated.address_a[3]
address_a[4] => altsyncram_r951:auto_generated.address_a[4]
address_a[5] => altsyncram_r951:auto_generated.address_a[5]
address_a[6] => altsyncram_r951:auto_generated.address_a[6]
address_a[7] => altsyncram_r951:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r951:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN53
cpu_0_data_master_address_to_slave[4] => Equal0.IN52
cpu_0_data_master_address_to_slave[5] => Equal0.IN51
cpu_0_data_master_address_to_slave[6] => Equal0.IN50
cpu_0_data_master_address_to_slave[7] => Equal0.IN49
cpu_0_data_master_address_to_slave[8] => Equal0.IN48
cpu_0_data_master_address_to_slave[9] => Equal0.IN47
cpu_0_data_master_address_to_slave[10] => Equal0.IN46
cpu_0_data_master_address_to_slave[11] => Equal0.IN45
cpu_0_data_master_address_to_slave[12] => Equal0.IN44
cpu_0_data_master_address_to_slave[13] => Equal0.IN43
cpu_0_data_master_address_to_slave[14] => Equal0.IN42
cpu_0_data_master_address_to_slave[15] => Equal0.IN41
cpu_0_data_master_address_to_slave[16] => Equal0.IN40
cpu_0_data_master_address_to_slave[17] => Equal0.IN39
cpu_0_data_master_address_to_slave[18] => Equal0.IN38
cpu_0_data_master_address_to_slave[19] => Equal0.IN37
cpu_0_data_master_address_to_slave[20] => Equal0.IN36
cpu_0_data_master_address_to_slave[21] => Equal0.IN35
cpu_0_data_master_address_to_slave[22] => Equal0.IN34
cpu_0_data_master_address_to_slave[23] => Equal0.IN33
cpu_0_data_master_address_to_slave[24] => Equal0.IN32
cpu_0_data_master_address_to_slave[25] => Equal0.IN31
cpu_0_data_master_address_to_slave[26] => Equal0.IN30
cpu_0_data_master_read => internal_cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN0
cpu_0_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => internal_cpu_0_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_0_data_master_waitrequest => internal_cpu_0_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN0
cpu_0_data_master_write => internal_cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_0_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => internal_av_waitrequest.IN1
av_chipselect => process_2.IN0
av_chipselect => process_2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => process_2.IN1
av_read_n => internal_av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => process_2.IN1
av_write_n => internal_av_waitrequest.IN1
av_writedata[0] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[0]
av_writedata[0] => ien_AF.DATAB
av_writedata[1] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[1]
av_writedata[1] => ien_AE.DATAB
av_writedata[2] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[2]
av_writedata[3] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[3]
av_writedata[4] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[4]
av_writedata[5] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[5]
av_writedata[6] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[6]
av_writedata[7] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[7]
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => process_2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.clk
clk => dataavailable~reg0.CLK
clk => readyfordata~reg0.CLK
clk => internal_av_waitrequest.CLK
clk => woverflow.CLK
clk => ac.CLK
clk => ien_AF.CLK
clk => ien_AE.CLK
clk => read_0.CLK
clk => rvalid.CLK
clk => fifo_wr.CLK
clk => fifo_AF.CLK
clk => fifo_AE.CLK
clk => t_dav.CLK
clk => r_val.CLK
clk => pause_irq.CLK
clk => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.clk
clk => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.clk
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.rst_n
rst_n => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.rst_n
rst_n => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_clear
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_clear
rst_n => internal_av_waitrequest.PRESET
rst_n => woverflow.ACLR
rst_n => ac.ACLR
rst_n => ien_AF.ACLR
rst_n => ien_AE.ACLR
rst_n => read_0.ACLR
rst_n => rvalid.ACLR
rst_n => fifo_wr.ACLR
rst_n => fifo_AF.ACLR
rst_n => fifo_AE.ACLR
rst_n => dataavailable~reg0.ACLR
rst_n => readyfordata~reg0.ACLR
rst_n => pause_irq.ACLR
rst_n => t_dav.PRESET
rst_n => r_val.ACLR


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => scfifo:wfifo.clock
fifo_clear => scfifo:wfifo.aclr
fifo_wdata[0] => scfifo:wfifo.data[0]
fifo_wdata[1] => scfifo:wfifo.data[1]
fifo_wdata[2] => scfifo:wfifo.data[2]
fifo_wdata[3] => scfifo:wfifo.data[3]
fifo_wdata[4] => scfifo:wfifo.data[4]
fifo_wdata[5] => scfifo:wfifo.data[5]
fifo_wdata[6] => scfifo:wfifo.data[6]
fifo_wdata[7] => scfifo:wfifo.data[7]
fifo_wr => scfifo:wfifo.wrreq
rd_wfifo => scfifo:wfifo.rdreq


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
wrreq => a_dpfifo_q131:dpfifo.wreq


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => scfifo:rfifo.clock
fifo_clear => scfifo:rfifo.aclr
fifo_rd => scfifo:rfifo.rdreq
rst_n => ~NO_FANOUT~
t_dat[0] => scfifo:rfifo.data[0]
t_dat[1] => scfifo:rfifo.data[1]
t_dat[2] => scfifo:rfifo.data[2]
t_dat[3] => scfifo:rfifo.data[3]
t_dat[4] => scfifo:rfifo.data[4]
t_dat[5] => scfifo:rfifo.data[5]
t_dat[6] => scfifo:rfifo.data[6]
t_dat[7] => scfifo:rfifo.data[7]
wr_rfifo => scfifo:rfifo.wrreq


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
wrreq => a_dpfifo_q131:dpfifo.wreq


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => read_write.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => read_write.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => read_write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => read_write2.CLK
clk => read_write1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => read_write2.ACLR
rst_n => read_write1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => td_shift.DATAB
t_dav => always2.IN1
t_dav => always0.IN1


|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1
clk => rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.clk
clk => d1_sdram_0_s1_end_xfer~reg0.CLK
clk => sdram_0_s1_reg_firsttransfer.CLK
clk => sdram_0_s1_arb_addend[0].CLK
clk => sdram_0_s1_arb_addend[1].CLK
clk => sdram_0_s1_saved_chosen_master_vector[0].CLK
clk => sdram_0_s1_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1.CLK
clk => sdram_0_s1_slavearbiterlockenable.CLK
clk => sdram_0_s1_arb_share_counter[0].CLK
clk => sdram_0_s1_arb_share_counter[1].CLK
clk => sdram_0_s1_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
clk => rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.clk
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[11] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[12] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[13] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[14] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[15] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[16] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[17] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[18] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[19] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[20] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[21] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[22] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[23] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[24] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[25] => Equal0.IN53
cpu_0_data_master_address_to_slave[26] => Equal0.IN52
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => sdram_0_s1_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => sdram_0_s1_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => sdram_0_s1_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => sdram_0_s1_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => sdram_0_s1_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => sdram_0_s1_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => sdram_0_s1_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => sdram_0_s1_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => sdram_0_s1_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => sdram_0_s1_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => sdram_0_s1_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => sdram_0_s1_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => sdram_0_s1_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => sdram_0_s1_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => sdram_0_s1_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => sdram_0_s1_writedata[15].DATAIN
cpu_0_data_master_no_byte_enables_and_last_term => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_sdram_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_read => sdram_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_waitrequest => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_sdram_0_s1.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_write => in_a_write_cycle.IN1
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[11] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[12] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[13] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[14] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[15] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[16] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[17] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[18] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[19] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[20] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[21] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[22] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[23] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[24] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[25] => Equal1.IN53
cpu_0_instruction_master_address_to_slave[26] => Equal1.IN52
cpu_0_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_instruction_master_dbs_address[1] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_qualified_request_sdram_0_s1.IN1
cpu_0_instruction_master_read => sdram_0_s1_in_a_read_cycle.IN1
reset_n => rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.reset_n
reset_n => rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.reset_n
reset_n => sdram_0_s1_reset_n.DATAIN
reset_n => d1_sdram_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => sdram_0_s1_arb_share_counter[0].ACLR
reset_n => sdram_0_s1_arb_share_counter[1].ACLR
reset_n => sdram_0_s1_arb_share_counter[2].ACLR
reset_n => sdram_0_s1_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1.ACLR
reset_n => sdram_0_s1_saved_chosen_master_vector[0].ACLR
reset_n => sdram_0_s1_saved_chosen_master_vector[1].ACLR
reset_n => sdram_0_s1_arb_addend[0].PRESET
reset_n => sdram_0_s1_arb_addend[1].ACLR
reset_n => sdram_0_s1_reg_firsttransfer.PRESET
sdram_0_s1_readdata[0] => sdram_0_s1_readdata_from_sa[0].DATAIN
sdram_0_s1_readdata[1] => sdram_0_s1_readdata_from_sa[1].DATAIN
sdram_0_s1_readdata[2] => sdram_0_s1_readdata_from_sa[2].DATAIN
sdram_0_s1_readdata[3] => sdram_0_s1_readdata_from_sa[3].DATAIN
sdram_0_s1_readdata[4] => sdram_0_s1_readdata_from_sa[4].DATAIN
sdram_0_s1_readdata[5] => sdram_0_s1_readdata_from_sa[5].DATAIN
sdram_0_s1_readdata[6] => sdram_0_s1_readdata_from_sa[6].DATAIN
sdram_0_s1_readdata[7] => sdram_0_s1_readdata_from_sa[7].DATAIN
sdram_0_s1_readdata[8] => sdram_0_s1_readdata_from_sa[8].DATAIN
sdram_0_s1_readdata[9] => sdram_0_s1_readdata_from_sa[9].DATAIN
sdram_0_s1_readdata[10] => sdram_0_s1_readdata_from_sa[10].DATAIN
sdram_0_s1_readdata[11] => sdram_0_s1_readdata_from_sa[11].DATAIN
sdram_0_s1_readdata[12] => sdram_0_s1_readdata_from_sa[12].DATAIN
sdram_0_s1_readdata[13] => sdram_0_s1_readdata_from_sa[13].DATAIN
sdram_0_s1_readdata[14] => sdram_0_s1_readdata_from_sa[14].DATAIN
sdram_0_s1_readdata[15] => sdram_0_s1_readdata_from_sa[15].DATAIN
sdram_0_s1_readdatavalid => cpu_0_data_master_read_data_valid_sdram_0_s1.IN1
sdram_0_s1_readdatavalid => cpu_0_instruction_master_read_data_valid_sdram_0_s1.IN1
sdram_0_s1_readdatavalid => rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.read
sdram_0_s1_readdatavalid => rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.read
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_read.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_write.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waitrequest_from_sa.DATAIN


|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1
clear_fifo => process_1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => process_12.IN0
clear_fifo => process_13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => A_WE_StdLogicVector.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => process_1.IN0
read => process_2.IN1
read => process_4.IN1
read => process_6.IN1
read => process_8.IN1
read => process_10.IN1
read => process_12.IN1
read => process_12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => process_0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => process_0.IN1
sync_reset => process_2.IN1
sync_reset => process_4.IN1
sync_reset => process_6.IN1
sync_reset => process_8.IN1
sync_reset => process_10.IN1
sync_reset => process_12.IN1
sync_reset => process_12.IN1
write => process_0.IN1
write => process_0.IN1
write => process_1.IN1
write => process_1.IN1
write => process_2.IN1
write => process_2.IN1
write => process_4.IN1
write => process_4.IN1
write => process_6.IN1
write => process_6.IN1
write => process_8.IN1
write => process_8.IN1
write => process_10.IN1
write => process_10.IN1
write => process_12.IN1
write => process_12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => process_15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => process_13.IN1


|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1
clear_fifo => process_1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => process_12.IN0
clear_fifo => process_13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => A_WE_StdLogicVector.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => process_1.IN0
read => process_2.IN1
read => process_4.IN1
read => process_6.IN1
read => process_8.IN1
read => process_10.IN1
read => process_12.IN1
read => process_12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => process_0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => process_0.IN1
sync_reset => process_2.IN1
sync_reset => process_4.IN1
sync_reset => process_6.IN1
sync_reset => process_8.IN1
sync_reset => process_10.IN1
sync_reset => process_12.IN1
sync_reset => process_12.IN1
write => process_0.IN1
write => process_0.IN1
write => process_1.IN1
write => process_1.IN1
write => process_2.IN1
write => process_2.IN1
write => process_4.IN1
write => process_4.IN1
write => process_6.IN1
write => process_6.IN1
write => process_8.IN1
write => process_8.IN1
write => process_10.IN1
write => process_10.IN1
write => process_12.IN1
write => process_12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => process_15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => process_13.IN1


|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0
az_addr[0] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[18]
az_addr[1] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[19]
az_addr[2] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[20]
az_addr[3] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[21]
az_addr[4] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[22]
az_addr[5] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[23]
az_addr[6] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[24]
az_addr[7] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[25]
az_addr[8] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[26]
az_addr[9] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[27]
az_addr[10] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[28]
az_addr[11] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[29]
az_addr[12] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[30]
az_addr[13] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[31]
az_addr[14] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[32]
az_addr[15] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[33]
az_addr[16] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[34]
az_addr[17] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[35]
az_addr[18] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[36]
az_addr[19] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[37]
az_addr[20] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[38]
az_addr[21] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[39]
az_addr[22] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[40]
az_addr[23] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[41]
az_be_n[0] => module_input1[16].DATAA
az_be_n[1] => module_input1[17].DATAA
az_cs => ~NO_FANOUT~
az_data[0] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[0]
az_data[1] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[1]
az_data[2] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[2]
az_data[3] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[3]
az_data[4] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[4]
az_data[5] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[5]
az_data[6] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[6]
az_data[7] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[7]
az_data[8] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[8]
az_data[9] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[9]
az_data[10] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[10]
az_data[11] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[11]
az_data[12] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[12]
az_data[13] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[13]
az_data[14] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[14]
az_data[15] => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[15]
az_rd_n => module_input.IN0
az_wr_n => module_input1[17].OUTPUTSELECT
az_wr_n => module_input1[16].OUTPUTSELECT
az_wr_n => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.wr_data[42]
az_wr_n => module_input.IN1
clk => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.clk
clk => za_valid~reg0.CLK
clk => za_data[0]~reg0.CLK
clk => za_data[1]~reg0.CLK
clk => za_data[2]~reg0.CLK
clk => za_data[3]~reg0.CLK
clk => za_data[4]~reg0.CLK
clk => za_data[5]~reg0.CLK
clk => za_data[6]~reg0.CLK
clk => za_data[7]~reg0.CLK
clk => za_data[8]~reg0.CLK
clk => za_data[9]~reg0.CLK
clk => za_data[10]~reg0.CLK
clk => za_data[11]~reg0.CLK
clk => za_data[12]~reg0.CLK
clk => za_data[13]~reg0.CLK
clk => za_data[14]~reg0.CLK
clk => za_data[15]~reg0.CLK
clk => rd_valid[0].CLK
clk => rd_valid[1].CLK
clk => rd_valid[2].CLK
clk => active_dqm[0].CLK
clk => active_dqm[1].CLK
clk => active_data[0].CLK
clk => active_data[1].CLK
clk => active_data[2].CLK
clk => active_data[3].CLK
clk => active_data[4].CLK
clk => active_data[5].CLK
clk => active_data[6].CLK
clk => active_data[7].CLK
clk => active_data[8].CLK
clk => active_data[9].CLK
clk => active_data[10].CLK
clk => active_data[11].CLK
clk => active_data[12].CLK
clk => active_data[13].CLK
clk => active_data[14].CLK
clk => active_data[15].CLK
clk => active_addr[0].CLK
clk => active_addr[1].CLK
clk => active_addr[2].CLK
clk => active_addr[3].CLK
clk => active_addr[4].CLK
clk => active_addr[5].CLK
clk => active_addr[6].CLK
clk => active_addr[7].CLK
clk => active_addr[8].CLK
clk => active_addr[9].CLK
clk => active_addr[10].CLK
clk => active_addr[11].CLK
clk => active_addr[12].CLK
clk => active_addr[13].CLK
clk => active_addr[14].CLK
clk => active_addr[15].CLK
clk => active_addr[16].CLK
clk => active_addr[17].CLK
clk => active_addr[18].CLK
clk => active_addr[19].CLK
clk => active_addr[20].CLK
clk => active_addr[21].CLK
clk => active_addr[22].CLK
clk => active_addr[23].CLK
clk => active_rnw.CLK
clk => active_cs_n.CLK
clk => oe.CLK
clk => f_pop.CLK
clk => ack_refresh_request.CLK
clk => m_count[0].CLK
clk => m_count[1].CLK
clk => m_count[2].CLK
clk => m_dqm[0].CLK
clk => m_dqm[1].CLK
clk => m_data[0].CLK
clk => m_data[1].CLK
clk => m_data[2].CLK
clk => m_data[3].CLK
clk => m_data[4].CLK
clk => m_data[5].CLK
clk => m_data[6].CLK
clk => m_data[7].CLK
clk => m_data[8].CLK
clk => m_data[9].CLK
clk => m_data[10].CLK
clk => m_data[11].CLK
clk => m_data[12].CLK
clk => m_data[13].CLK
clk => m_data[14].CLK
clk => m_data[15].CLK
clk => m_addr[0].CLK
clk => m_addr[1].CLK
clk => m_addr[2].CLK
clk => m_addr[3].CLK
clk => m_addr[4].CLK
clk => m_addr[5].CLK
clk => m_addr[6].CLK
clk => m_addr[7].CLK
clk => m_addr[8].CLK
clk => m_addr[9].CLK
clk => m_addr[10].CLK
clk => m_addr[11].CLK
clk => m_addr[12].CLK
clk => m_bank[0].CLK
clk => m_bank[1].CLK
clk => m_cmd[0].CLK
clk => m_cmd[1].CLK
clk => m_cmd[2].CLK
clk => m_cmd[3].CLK
clk => m_next[0].CLK
clk => m_next[1].CLK
clk => m_next[2].CLK
clk => m_next[3].CLK
clk => m_next[4].CLK
clk => m_next[5].CLK
clk => m_next[6].CLK
clk => m_next[7].CLK
clk => m_next[8].CLK
clk => m_state[0].CLK
clk => m_state[1].CLK
clk => m_state[2].CLK
clk => m_state[3].CLK
clk => m_state[4].CLK
clk => m_state[5].CLK
clk => m_state[6].CLK
clk => m_state[7].CLK
clk => m_state[8].CLK
clk => i_refs[0].CLK
clk => i_refs[1].CLK
clk => i_refs[2].CLK
clk => i_count[0].CLK
clk => i_count[1].CLK
clk => i_count[2].CLK
clk => i_addr[0].CLK
clk => i_addr[1].CLK
clk => i_addr[2].CLK
clk => i_addr[3].CLK
clk => i_addr[4].CLK
clk => i_addr[5].CLK
clk => i_addr[6].CLK
clk => i_addr[7].CLK
clk => i_addr[8].CLK
clk => i_addr[9].CLK
clk => i_addr[10].CLK
clk => i_addr[11].CLK
clk => i_addr[12].CLK
clk => i_cmd[0].CLK
clk => i_cmd[1].CLK
clk => i_cmd[2].CLK
clk => i_cmd[3].CLK
clk => i_next[0].CLK
clk => i_next[1].CLK
clk => i_next[2].CLK
clk => i_state[0].CLK
clk => i_state[1].CLK
clk => i_state[2].CLK
clk => init_done.CLK
clk => refresh_request.CLK
clk => refresh_counter[0].CLK
clk => refresh_counter[1].CLK
clk => refresh_counter[2].CLK
clk => refresh_counter[3].CLK
clk => refresh_counter[4].CLK
clk => refresh_counter[5].CLK
clk => refresh_counter[6].CLK
clk => refresh_counter[7].CLK
clk => refresh_counter[8].CLK
clk => refresh_counter[9].CLK
clk => refresh_counter[10].CLK
clk => refresh_counter[11].CLK
clk => refresh_counter[12].CLK
clk => refresh_counter[13].CLK
reset_n => sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.reset_n
reset_n => oe.ACLR
reset_n => f_pop.ACLR
reset_n => ack_refresh_request.ACLR
reset_n => m_count[0].ACLR
reset_n => m_count[1].ACLR
reset_n => m_count[2].ACLR
reset_n => m_dqm[0].ACLR
reset_n => m_dqm[1].ACLR
reset_n => m_data[0].ACLR
reset_n => m_data[1].ACLR
reset_n => m_data[2].ACLR
reset_n => m_data[3].ACLR
reset_n => m_data[4].ACLR
reset_n => m_data[5].ACLR
reset_n => m_data[6].ACLR
reset_n => m_data[7].ACLR
reset_n => m_data[8].ACLR
reset_n => m_data[9].ACLR
reset_n => m_data[10].ACLR
reset_n => m_data[11].ACLR
reset_n => m_data[12].ACLR
reset_n => m_data[13].ACLR
reset_n => m_data[14].ACLR
reset_n => m_data[15].ACLR
reset_n => m_addr[0].ACLR
reset_n => m_addr[1].ACLR
reset_n => m_addr[2].ACLR
reset_n => m_addr[3].ACLR
reset_n => m_addr[4].ACLR
reset_n => m_addr[5].ACLR
reset_n => m_addr[6].ACLR
reset_n => m_addr[7].ACLR
reset_n => m_addr[8].ACLR
reset_n => m_addr[9].ACLR
reset_n => m_addr[10].ACLR
reset_n => m_addr[11].ACLR
reset_n => m_addr[12].ACLR
reset_n => m_bank[0].ACLR
reset_n => m_bank[1].ACLR
reset_n => m_cmd[0].PRESET
reset_n => m_cmd[1].PRESET
reset_n => m_cmd[2].PRESET
reset_n => m_cmd[3].PRESET
reset_n => m_next[0].PRESET
reset_n => m_next[1].ACLR
reset_n => m_next[2].ACLR
reset_n => m_next[3].ACLR
reset_n => m_next[4].ACLR
reset_n => m_next[5].ACLR
reset_n => m_next[6].ACLR
reset_n => m_next[7].ACLR
reset_n => m_next[8].ACLR
reset_n => m_state[0].PRESET
reset_n => m_state[1].ACLR
reset_n => m_state[2].ACLR
reset_n => m_state[3].ACLR
reset_n => m_state[4].ACLR
reset_n => m_state[5].ACLR
reset_n => m_state[6].ACLR
reset_n => m_state[7].ACLR
reset_n => m_state[8].ACLR
reset_n => za_data[0]~reg0.ACLR
reset_n => za_data[1]~reg0.ACLR
reset_n => za_data[2]~reg0.ACLR
reset_n => za_data[3]~reg0.ACLR
reset_n => za_data[4]~reg0.ACLR
reset_n => za_data[5]~reg0.ACLR
reset_n => za_data[6]~reg0.ACLR
reset_n => za_data[7]~reg0.ACLR
reset_n => za_data[8]~reg0.ACLR
reset_n => za_data[9]~reg0.ACLR
reset_n => za_data[10]~reg0.ACLR
reset_n => za_data[11]~reg0.ACLR
reset_n => za_data[12]~reg0.ACLR
reset_n => za_data[13]~reg0.ACLR
reset_n => za_data[14]~reg0.ACLR
reset_n => za_data[15]~reg0.ACLR
reset_n => za_valid~reg0.ACLR
reset_n => refresh_counter[0].ACLR
reset_n => refresh_counter[1].ACLR
reset_n => refresh_counter[2].ACLR
reset_n => refresh_counter[3].ACLR
reset_n => refresh_counter[4].PRESET
reset_n => refresh_counter[5].ACLR
reset_n => refresh_counter[6].ACLR
reset_n => refresh_counter[7].ACLR
reset_n => refresh_counter[8].PRESET
reset_n => refresh_counter[9].PRESET
reset_n => refresh_counter[10].PRESET
reset_n => refresh_counter[11].ACLR
reset_n => refresh_counter[12].ACLR
reset_n => refresh_counter[13].PRESET
reset_n => refresh_request.ACLR
reset_n => init_done.ACLR
reset_n => i_count[0].ACLR
reset_n => i_count[1].ACLR
reset_n => i_count[2].ACLR
reset_n => i_addr[0].PRESET
reset_n => i_addr[1].PRESET
reset_n => i_addr[2].PRESET
reset_n => i_addr[3].PRESET
reset_n => i_addr[4].PRESET
reset_n => i_addr[5].PRESET
reset_n => i_addr[6].PRESET
reset_n => i_addr[7].PRESET
reset_n => i_addr[8].PRESET
reset_n => i_addr[9].PRESET
reset_n => i_addr[10].PRESET
reset_n => i_addr[11].PRESET
reset_n => i_addr[12].PRESET
reset_n => i_cmd[0].PRESET
reset_n => i_cmd[1].PRESET
reset_n => i_cmd[2].PRESET
reset_n => i_cmd[3].PRESET
reset_n => i_next[0].ACLR
reset_n => i_next[1].ACLR
reset_n => i_next[2].ACLR
reset_n => i_state[0].ACLR
reset_n => i_state[1].ACLR
reset_n => i_state[2].ACLR
reset_n => rd_valid[0].ACLR
reset_n => rd_valid[1].ACLR
reset_n => rd_valid[2].ACLR
reset_n => i_refs[2].ENA
reset_n => i_refs[1].ENA
reset_n => i_refs[0].ENA
reset_n => active_cs_n.ENA
reset_n => active_rnw.ENA
reset_n => active_addr[23].ENA
reset_n => active_addr[22].ENA
reset_n => active_addr[21].ENA
reset_n => active_addr[20].ENA
reset_n => active_addr[19].ENA
reset_n => active_addr[18].ENA
reset_n => active_addr[17].ENA
reset_n => active_addr[16].ENA
reset_n => active_addr[15].ENA
reset_n => active_addr[14].ENA
reset_n => active_addr[13].ENA
reset_n => active_addr[12].ENA
reset_n => active_addr[11].ENA
reset_n => active_addr[10].ENA
reset_n => active_addr[9].ENA
reset_n => active_addr[8].ENA
reset_n => active_addr[7].ENA
reset_n => active_addr[6].ENA
reset_n => active_addr[5].ENA
reset_n => active_addr[4].ENA
reset_n => active_addr[3].ENA
reset_n => active_addr[2].ENA
reset_n => active_addr[1].ENA
reset_n => active_addr[0].ENA
reset_n => active_data[15].ENA
reset_n => active_data[14].ENA
reset_n => active_data[13].ENA
reset_n => active_data[12].ENA
reset_n => active_data[11].ENA
reset_n => active_data[10].ENA
reset_n => active_data[9].ENA
reset_n => active_data[8].ENA
reset_n => active_data[7].ENA
reset_n => active_data[6].ENA
reset_n => active_data[5].ENA
reset_n => active_data[4].ENA
reset_n => active_data[3].ENA
reset_n => active_data[2].ENA
reset_n => active_data[1].ENA
reset_n => active_data[0].ENA
reset_n => active_dqm[1].ENA
reset_n => active_dqm[0].ENA
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]


|NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN4
rd => Mux1.IN4
rd => Mux2.IN2
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN5
wr => Mux1.IN5
wr => Mux2.IN3
wr => Mux3.IN5
wr => process_2.IN1
wr_data[0] => entry_0.DATAB
wr_data[0] => entry_1.DATAA
wr_data[1] => entry_0.DATAB
wr_data[1] => entry_1.DATAA
wr_data[2] => entry_0.DATAB
wr_data[2] => entry_1.DATAA
wr_data[3] => entry_0.DATAB
wr_data[3] => entry_1.DATAA
wr_data[4] => entry_0.DATAB
wr_data[4] => entry_1.DATAA
wr_data[5] => entry_0.DATAB
wr_data[5] => entry_1.DATAA
wr_data[6] => entry_0.DATAB
wr_data[6] => entry_1.DATAA
wr_data[7] => entry_0.DATAB
wr_data[7] => entry_1.DATAA
wr_data[8] => entry_0.DATAB
wr_data[8] => entry_1.DATAA
wr_data[9] => entry_0.DATAB
wr_data[9] => entry_1.DATAA
wr_data[10] => entry_0.DATAB
wr_data[10] => entry_1.DATAA
wr_data[11] => entry_0.DATAB
wr_data[11] => entry_1.DATAA
wr_data[12] => entry_0.DATAB
wr_data[12] => entry_1.DATAA
wr_data[13] => entry_0.DATAB
wr_data[13] => entry_1.DATAA
wr_data[14] => entry_0.DATAB
wr_data[14] => entry_1.DATAA
wr_data[15] => entry_0.DATAB
wr_data[15] => entry_1.DATAA
wr_data[16] => entry_0.DATAB
wr_data[16] => entry_1.DATAA
wr_data[17] => entry_0.DATAB
wr_data[17] => entry_1.DATAA
wr_data[18] => entry_0.DATAB
wr_data[18] => entry_1.DATAA
wr_data[19] => entry_0.DATAB
wr_data[19] => entry_1.DATAA
wr_data[20] => entry_0.DATAB
wr_data[20] => entry_1.DATAA
wr_data[21] => entry_0.DATAB
wr_data[21] => entry_1.DATAA
wr_data[22] => entry_0.DATAB
wr_data[22] => entry_1.DATAA
wr_data[23] => entry_0.DATAB
wr_data[23] => entry_1.DATAA
wr_data[24] => entry_0.DATAB
wr_data[24] => entry_1.DATAA
wr_data[25] => entry_0.DATAB
wr_data[25] => entry_1.DATAA
wr_data[26] => entry_0.DATAB
wr_data[26] => entry_1.DATAA
wr_data[27] => entry_0.DATAB
wr_data[27] => entry_1.DATAA
wr_data[28] => entry_0.DATAB
wr_data[28] => entry_1.DATAA
wr_data[29] => entry_0.DATAB
wr_data[29] => entry_1.DATAA
wr_data[30] => entry_0.DATAB
wr_data[30] => entry_1.DATAA
wr_data[31] => entry_0.DATAB
wr_data[31] => entry_1.DATAA
wr_data[32] => entry_0.DATAB
wr_data[32] => entry_1.DATAA
wr_data[33] => entry_0.DATAB
wr_data[33] => entry_1.DATAA
wr_data[34] => entry_0.DATAB
wr_data[34] => entry_1.DATAA
wr_data[35] => entry_0.DATAB
wr_data[35] => entry_1.DATAA
wr_data[36] => entry_0.DATAB
wr_data[36] => entry_1.DATAA
wr_data[37] => entry_0.DATAB
wr_data[37] => entry_1.DATAA
wr_data[38] => entry_0.DATAB
wr_data[38] => entry_1.DATAA
wr_data[39] => entry_0.DATAB
wr_data[39] => entry_1.DATAA
wr_data[40] => entry_0.DATAB
wr_data[40] => entry_1.DATAA
wr_data[41] => entry_0.DATAB
wr_data[41] => entry_1.DATAA
wr_data[42] => entry_0.DATAB
wr_data[42] => entry_1.DATAA


|NIOS_SDRAM|SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave
clk => cfi_flash_0_s1_wait_counter[0].CLK
clk => cfi_flash_0_s1_wait_counter[1].CLK
clk => cfi_flash_0_s1_wait_counter[2].CLK
clk => cfi_flash_0_s1_wait_counter[3].CLK
clk => cfi_flash_0_s1_wait_counter[4].CLK
clk => d1_tri_state_bridge_0_avalon_slave_end_xfer~reg0.CLK
clk => address_to_the_cfi_flash_0[0]~reg0.CLK
clk => address_to_the_cfi_flash_0[1]~reg0.CLK
clk => address_to_the_cfi_flash_0[2]~reg0.CLK
clk => address_to_the_cfi_flash_0[3]~reg0.CLK
clk => address_to_the_cfi_flash_0[4]~reg0.CLK
clk => address_to_the_cfi_flash_0[5]~reg0.CLK
clk => address_to_the_cfi_flash_0[6]~reg0.CLK
clk => address_to_the_cfi_flash_0[7]~reg0.CLK
clk => address_to_the_cfi_flash_0[8]~reg0.CLK
clk => address_to_the_cfi_flash_0[9]~reg0.CLK
clk => address_to_the_cfi_flash_0[10]~reg0.CLK
clk => address_to_the_cfi_flash_0[11]~reg0.CLK
clk => address_to_the_cfi_flash_0[12]~reg0.CLK
clk => address_to_the_cfi_flash_0[13]~reg0.CLK
clk => address_to_the_cfi_flash_0[14]~reg0.CLK
clk => address_to_the_cfi_flash_0[15]~reg0.CLK
clk => address_to_the_cfi_flash_0[16]~reg0.CLK
clk => address_to_the_cfi_flash_0[17]~reg0.CLK
clk => address_to_the_cfi_flash_0[18]~reg0.CLK
clk => address_to_the_cfi_flash_0[19]~reg0.CLK
clk => address_to_the_cfi_flash_0[20]~reg0.CLK
clk => address_to_the_cfi_flash_0[21]~reg0.CLK
clk => write_n_to_the_cfi_flash_0~reg0.CLK
clk => read_n_to_the_cfi_flash_0~reg0.CLK
clk => tri_state_bridge_0_avalon_slave_reg_firsttransfer.CLK
clk => tri_state_bridge_0_avalon_slave_arb_addend[0].CLK
clk => tri_state_bridge_0_avalon_slave_arb_addend[1].CLK
clk => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[0].CLK
clk => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[1].CLK
clk => cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[0].CLK
clk => cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cfi_flash_0_s1.CLK
clk => d1_in_a_write_cycle.CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[0].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[1].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[2].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[3].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[4].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[5].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[6].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash_0[7].CLK
clk => internal_incoming_data_to_and_from_the_cfi_flash_0[0].CLK
clk => internal_incoming_data_to_and_from_the_cfi_flash_0[1].CLK
clk => internal_incoming_data_to_and_from_the_cfi_flash_0[2].CLK
clk => internal_incoming_data_to_and_from_the_cfi_flash_0[3].CLK
clk => internal_incoming_data_to_and_from_the_cfi_flash_0[4].CLK
clk => internal_incoming_data_to_and_from_the_cfi_flash_0[5].CLK
clk => internal_incoming_data_to_and_from_the_cfi_flash_0[6].CLK
clk => internal_incoming_data_to_and_from_the_cfi_flash_0[7].CLK
clk => cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[0].CLK
clk => cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[1].CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cfi_flash_0_s1.CLK
clk => tri_state_bridge_0_avalon_slave_slavearbiterlockenable.CLK
clk => tri_state_bridge_0_avalon_slave_arb_share_counter[0].CLK
clk => tri_state_bridge_0_avalon_slave_arb_share_counter[1].CLK
clk => tri_state_bridge_0_avalon_slave_arb_share_counter[2].CLK
clk => select_n_to_the_cfi_flash_0~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => p1_address_to_the_cfi_flash_0[2].DATAB
cpu_0_data_master_address_to_slave[3] => p1_address_to_the_cfi_flash_0[3].DATAB
cpu_0_data_master_address_to_slave[4] => p1_address_to_the_cfi_flash_0[4].DATAB
cpu_0_data_master_address_to_slave[5] => p1_address_to_the_cfi_flash_0[5].DATAB
cpu_0_data_master_address_to_slave[6] => p1_address_to_the_cfi_flash_0[6].DATAB
cpu_0_data_master_address_to_slave[7] => p1_address_to_the_cfi_flash_0[7].DATAB
cpu_0_data_master_address_to_slave[8] => p1_address_to_the_cfi_flash_0[8].DATAB
cpu_0_data_master_address_to_slave[9] => p1_address_to_the_cfi_flash_0[9].DATAB
cpu_0_data_master_address_to_slave[10] => p1_address_to_the_cfi_flash_0[10].DATAB
cpu_0_data_master_address_to_slave[11] => p1_address_to_the_cfi_flash_0[11].DATAB
cpu_0_data_master_address_to_slave[12] => p1_address_to_the_cfi_flash_0[12].DATAB
cpu_0_data_master_address_to_slave[13] => p1_address_to_the_cfi_flash_0[13].DATAB
cpu_0_data_master_address_to_slave[14] => p1_address_to_the_cfi_flash_0[14].DATAB
cpu_0_data_master_address_to_slave[15] => p1_address_to_the_cfi_flash_0[15].DATAB
cpu_0_data_master_address_to_slave[16] => p1_address_to_the_cfi_flash_0[16].DATAB
cpu_0_data_master_address_to_slave[17] => p1_address_to_the_cfi_flash_0[17].DATAB
cpu_0_data_master_address_to_slave[18] => p1_address_to_the_cfi_flash_0[18].DATAB
cpu_0_data_master_address_to_slave[19] => p1_address_to_the_cfi_flash_0[19].DATAB
cpu_0_data_master_address_to_slave[20] => p1_address_to_the_cfi_flash_0[20].DATAB
cpu_0_data_master_address_to_slave[21] => p1_address_to_the_cfi_flash_0[21].DATAB
cpu_0_data_master_address_to_slave[22] => Equal0.IN53
cpu_0_data_master_address_to_slave[23] => Equal0.IN52
cpu_0_data_master_address_to_slave[24] => Equal0.IN51
cpu_0_data_master_address_to_slave[25] => Equal0.IN50
cpu_0_data_master_address_to_slave[26] => Equal0.IN49
cpu_0_data_master_byteenable[0] => A_WE_StdLogic.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogic.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogic.DATAB
cpu_0_data_master_byteenable[3] => A_WE_StdLogic.DATAA
cpu_0_data_master_dbs_address[0] => p1_address_to_the_cfi_flash_0[0].DATAB
cpu_0_data_master_dbs_address[0] => Equal4.IN63
cpu_0_data_master_dbs_address[0] => Equal5.IN63
cpu_0_data_master_dbs_address[0] => Equal6.IN63
cpu_0_data_master_dbs_address[1] => p1_address_to_the_cfi_flash_0[1].DATAB
cpu_0_data_master_dbs_address[1] => Equal4.IN62
cpu_0_data_master_dbs_address[1] => Equal5.IN62
cpu_0_data_master_dbs_address[1] => Equal6.IN62
cpu_0_data_master_dbs_write_8[0] => d1_outgoing_data_to_and_from_the_cfi_flash_0[0].DATAIN
cpu_0_data_master_dbs_write_8[1] => d1_outgoing_data_to_and_from_the_cfi_flash_0[1].DATAIN
cpu_0_data_master_dbs_write_8[2] => d1_outgoing_data_to_and_from_the_cfi_flash_0[2].DATAIN
cpu_0_data_master_dbs_write_8[3] => d1_outgoing_data_to_and_from_the_cfi_flash_0[3].DATAIN
cpu_0_data_master_dbs_write_8[4] => d1_outgoing_data_to_and_from_the_cfi_flash_0[4].DATAIN
cpu_0_data_master_dbs_write_8[5] => d1_outgoing_data_to_and_from_the_cfi_flash_0[5].DATAIN
cpu_0_data_master_dbs_write_8[6] => d1_outgoing_data_to_and_from_the_cfi_flash_0[6].DATAIN
cpu_0_data_master_dbs_write_8[7] => d1_outgoing_data_to_and_from_the_cfi_flash_0[7].DATAIN
cpu_0_data_master_no_byte_enables_and_last_term => internal_cpu_0_data_master_qualified_request_cfi_flash_0_s1.IN1
cpu_0_data_master_read => internal_cpu_0_data_master_requests_cfi_flash_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_cfi_flash_0_s1.IN1
cpu_0_data_master_read => cfi_flash_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_cfi_flash_0_s1.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_qualified_request_cfi_flash_0_s1.IN1
cpu_0_data_master_write => in_a_write_cycle.IN1
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => p1_address_to_the_cfi_flash_0[2].DATAA
cpu_0_instruction_master_address_to_slave[3] => p1_address_to_the_cfi_flash_0[3].DATAA
cpu_0_instruction_master_address_to_slave[4] => p1_address_to_the_cfi_flash_0[4].DATAA
cpu_0_instruction_master_address_to_slave[5] => p1_address_to_the_cfi_flash_0[5].DATAA
cpu_0_instruction_master_address_to_slave[6] => p1_address_to_the_cfi_flash_0[6].DATAA
cpu_0_instruction_master_address_to_slave[7] => p1_address_to_the_cfi_flash_0[7].DATAA
cpu_0_instruction_master_address_to_slave[8] => p1_address_to_the_cfi_flash_0[8].DATAA
cpu_0_instruction_master_address_to_slave[9] => p1_address_to_the_cfi_flash_0[9].DATAA
cpu_0_instruction_master_address_to_slave[10] => p1_address_to_the_cfi_flash_0[10].DATAA
cpu_0_instruction_master_address_to_slave[11] => p1_address_to_the_cfi_flash_0[11].DATAA
cpu_0_instruction_master_address_to_slave[12] => p1_address_to_the_cfi_flash_0[12].DATAA
cpu_0_instruction_master_address_to_slave[13] => p1_address_to_the_cfi_flash_0[13].DATAA
cpu_0_instruction_master_address_to_slave[14] => p1_address_to_the_cfi_flash_0[14].DATAA
cpu_0_instruction_master_address_to_slave[15] => p1_address_to_the_cfi_flash_0[15].DATAA
cpu_0_instruction_master_address_to_slave[16] => p1_address_to_the_cfi_flash_0[16].DATAA
cpu_0_instruction_master_address_to_slave[17] => p1_address_to_the_cfi_flash_0[17].DATAA
cpu_0_instruction_master_address_to_slave[18] => p1_address_to_the_cfi_flash_0[18].DATAA
cpu_0_instruction_master_address_to_slave[19] => p1_address_to_the_cfi_flash_0[19].DATAA
cpu_0_instruction_master_address_to_slave[20] => p1_address_to_the_cfi_flash_0[20].DATAA
cpu_0_instruction_master_address_to_slave[21] => p1_address_to_the_cfi_flash_0[21].DATAA
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN53
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN52
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN51
cpu_0_instruction_master_address_to_slave[25] => Equal1.IN50
cpu_0_instruction_master_address_to_slave[26] => Equal1.IN49
cpu_0_instruction_master_dbs_address[0] => p1_address_to_the_cfi_flash_0[0].DATAA
cpu_0_instruction_master_dbs_address[1] => p1_address_to_the_cfi_flash_0[1].DATAA
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_cfi_flash_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_cfi_flash_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_qualified_request_cfi_flash_0_s1.IN1
cpu_0_instruction_master_read => cfi_flash_0_s1_in_a_read_cycle.IN1
reset_n => address_to_the_cfi_flash_0[0]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[1]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[2]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[3]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[4]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[5]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[6]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[7]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[8]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[9]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[10]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[11]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[12]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[13]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[14]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[15]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[16]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[17]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[18]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[19]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[20]~reg0.ACLR
reset_n => address_to_the_cfi_flash_0[21]~reg0.ACLR
reset_n => cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[0].ACLR
reset_n => cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[1].ACLR
reset_n => cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[0].ACLR
reset_n => cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[1].ACLR
reset_n => d1_tri_state_bridge_0_avalon_slave_end_xfer~reg0.PRESET
reset_n => read_n_to_the_cfi_flash_0~reg0.PRESET
reset_n => select_n_to_the_cfi_flash_0~reg0.PRESET
reset_n => write_n_to_the_cfi_flash_0~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => tri_state_bridge_0_avalon_slave_arb_share_counter[0].ACLR
reset_n => tri_state_bridge_0_avalon_slave_arb_share_counter[1].ACLR
reset_n => tri_state_bridge_0_avalon_slave_arb_share_counter[2].ACLR
reset_n => tri_state_bridge_0_avalon_slave_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cfi_flash_0_s1.ACLR
reset_n => internal_incoming_data_to_and_from_the_cfi_flash_0[0].ACLR
reset_n => internal_incoming_data_to_and_from_the_cfi_flash_0[1].ACLR
reset_n => internal_incoming_data_to_and_from_the_cfi_flash_0[2].ACLR
reset_n => internal_incoming_data_to_and_from_the_cfi_flash_0[3].ACLR
reset_n => internal_incoming_data_to_and_from_the_cfi_flash_0[4].ACLR
reset_n => internal_incoming_data_to_and_from_the_cfi_flash_0[5].ACLR
reset_n => internal_incoming_data_to_and_from_the_cfi_flash_0[6].ACLR
reset_n => internal_incoming_data_to_and_from_the_cfi_flash_0[7].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[0].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[1].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[2].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[3].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[4].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[5].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[6].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash_0[7].ACLR
reset_n => d1_in_a_write_cycle.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cfi_flash_0_s1.ACLR
reset_n => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[0].ACLR
reset_n => tri_state_bridge_0_avalon_slave_saved_chosen_master_vector[1].ACLR
reset_n => tri_state_bridge_0_avalon_slave_arb_addend[0].PRESET
reset_n => tri_state_bridge_0_avalon_slave_arb_addend[1].ACLR
reset_n => tri_state_bridge_0_avalon_slave_reg_firsttransfer.PRESET
reset_n => cfi_flash_0_s1_wait_counter[0].ACLR
reset_n => cfi_flash_0_s1_wait_counter[1].ACLR
reset_n => cfi_flash_0_s1_wait_counter[2].ACLR
reset_n => cfi_flash_0_s1_wait_counter[3].ACLR
reset_n => cfi_flash_0_s1_wait_counter[4].ACLR
data_to_and_from_the_cfi_flash_0[0] <> data_to_and_from_the_cfi_flash_0[0]
data_to_and_from_the_cfi_flash_0[1] <> data_to_and_from_the_cfi_flash_0[1]
data_to_and_from_the_cfi_flash_0[2] <> data_to_and_from_the_cfi_flash_0[2]
data_to_and_from_the_cfi_flash_0[3] <> data_to_and_from_the_cfi_flash_0[3]
data_to_and_from_the_cfi_flash_0[4] <> data_to_and_from_the_cfi_flash_0[4]
data_to_and_from_the_cfi_flash_0[5] <> data_to_and_from_the_cfi_flash_0[5]
data_to_and_from_the_cfi_flash_0[6] <> data_to_and_from_the_cfi_flash_0[6]
data_to_and_from_the_cfi_flash_0[7] <> data_to_and_from_the_cfi_flash_0[7]


|NIOS_SDRAM|SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|NIOS_SDRAM|pll1:inst1
inclk0 => altpll:altpll_component.inclk[0]


|NIOS_SDRAM|pll1:inst1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


