INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:12:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 buffer19/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer17/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.846ns (18.622%)  route 3.697ns (81.378%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=861, unset)          0.508     0.508    buffer19/clk
                         FDRE                                         r  buffer19/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer19/outs_reg[5]/Q
                         net (fo=4, unplaced)         0.525     1.259    buffer19/outs_reg_n_0_[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.378 r  buffer19/result0_carry_i_1/O
                         net (fo=1, unplaced)         0.248     1.626    cmpi1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.822 r  cmpi1/result0_carry/CO[3]
                         net (fo=29, unplaced)        0.657     2.479    buffer19/control/CO[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.522 f  buffer19/control/q_loadEn_INST_0_i_3/O
                         net (fo=1, unplaced)         0.377     2.899    buffer19/control/q_loadEn_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.942 f  buffer19/control/q_loadEn_INST_0_i_2/O
                         net (fo=13, unplaced)        0.294     3.236    buffer19/control/transmitValue_reg
                         LUT6 (Prop_lut6_I2_O)        0.043     3.279 r  buffer19/control/transmitValue_i_4__3/O
                         net (fo=6, unplaced)         0.409     3.688    fork12/control/generateBlocks[1].regblock/transmitValue_reg_8
                         LUT6 (Prop_lut6_I1_O)        0.043     3.731 r  fork12/control/generateBlocks[1].regblock/fullReg_i_12/O
                         net (fo=1, unplaced)         0.244     3.975    control_merge1/tehb/control/fullReg_i_5_1
                         LUT6 (Prop_lut6_I5_O)        0.043     4.018 f  control_merge1/tehb/control/fullReg_i_9/O
                         net (fo=1, unplaced)         0.377     4.395    control_merge1/tehb/control/fullReg_i_9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.438 f  control_merge1/tehb/control/fullReg_i_5/O
                         net (fo=9, unplaced)         0.285     4.723    control_merge1/tehb/control/Empty_reg
                         LUT3 (Prop_lut3_I2_O)        0.047     4.770 r  control_merge1/tehb/control/outs[5]_i_1__0/O
                         net (fo=7, unplaced)         0.281     5.051    buffer17/E[0]
                         FDRE                                         r  buffer17/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=861, unset)          0.483     8.183    buffer17/clk
                         FDRE                                         r  buffer17/outs_reg[0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.955    buffer17/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  2.904    




