<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ssevendenergy.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Inverter_3lvl_P0N_3lvl_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>P0N_3lvl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 11 04:48:54 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:59946382</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:59946382</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Inverter_3lvl_P0N_3lvl_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 11 04:48:54 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:59946382</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>P0N_3lvl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 11 04:48:54 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1a18df90</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Inverter_3lvl_P0N_3lvl_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 11 04:48:54 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1a18df90</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>externalCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>deadTime</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>minTime</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>er</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>minTime_En</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>minTimeEr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TKin0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TKin1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>breaking_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PWM_out_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PWM_out_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PWM_out_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PWM_out_3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ada7/P0N_3lvl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Inverter_3lvl_P0N_3lvl_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ada7/P0N_3lvl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Inverter_3lvl_P0N_3lvl_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>P0N_3lvl_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Inverter_3lvl_P0N_3lvl_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>P0N_3lvl_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3695127b_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee2cca8_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abcf3fd_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6c2514_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbd5a69_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548e5c8_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d6f14b_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ece89ce_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79886f14_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e1579f_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22637fa4_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ac76e9_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6877c9fd_ARCHIVE_LOCATION">d:/projects/ip/lib/p0n_3lvl/p0n_3lvl/p0n_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f94934f_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d72f156_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef5e476_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a63d8a8_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d718b68_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6996b09_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f6b990_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d1fe89_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a558d3_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f85b889_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77697d82_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcb1020_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e020e04_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36cd835b_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294c3f23_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236caf51_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210a82e6_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618dd201_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c211cbc_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e68365_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577095cb_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92d0f9c_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15510477_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e90c505_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78203741_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e713a7_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7889cf_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e89369d_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183a1e2b_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793221dd_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d8527f_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="dc98b60a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fe481bcc"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1351c04f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5cda496e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
