// Seed: 2962280146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_6(
      id_5, 1, id_3, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_6 = 1;
  module_0(
      id_3, id_1, id_3, id_2, id_1
  );
  wire id_7;
endmodule
