==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2102 ; free virtual = 9671
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2102 ; free virtual = 9671
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2101 ; free virtual = 9670
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2101 ; free virtual = 9670
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2100 ; free virtual = 9668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2099 ; free virtual = 9668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (1.58ns) of 'sub' operation ('p_neg_t', test.cpp:16) exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns).
WARNING: [SCHED 204-70] Cannot meet target clock period in 'sub' operation ('p_neg', test.cpp:16) (combination delay: 1.986 ns) to honor Latency constraint (Latency=1) in region 'div4'.
WARNING: [SCHED 204-21] Estimated clock period (3.57025ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'a' (0 ns)
	'sub' operation ('p_neg', test.cpp:16) (1.99 ns)
	'sub' operation ('p_neg_t', test.cpp:16) (1.58 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.97 seconds; current allocated memory: 67.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 67.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div4/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div4' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div4_sub_63ns_63ns_63_2_1' to 'div4_sub_63ns_63nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div4_sub_63ns_63nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div4'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 67.788 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'div4_sub_63ns_63nbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2100 ; free virtual = 9670
INFO: [SYSC 207-301] Generating SystemC RTL for div4.
INFO: [VHDL 208-304] Generating VHDL RTL for div4.
INFO: [VLOG 209-307] Generating Verilog RTL for div4.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:04 ; elapsed = 00:07:12 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2071 ; free virtual = 9617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:04 ; elapsed = 00:07:12 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2071 ; free virtual = 9617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:05 ; elapsed = 00:07:13 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2070 ; free virtual = 9616
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:05 ; elapsed = 00:07:13 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2070 ; free virtual = 9616
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:05 ; elapsed = 00:07:13 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2069 ; free virtual = 9616
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:05 ; elapsed = 00:07:13 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2068 ; free virtual = 9615
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (1.58ns) of 'sub' operation ('p_neg_t', test.cpp:16) exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns).
WARNING: [SCHED 204-70] Cannot meet target clock period in 'sub' operation ('p_neg', test.cpp:16) (combination delay: 1.986 ns) to honor Latency constraint (Latency=1) in region 'div4'.
WARNING: [SCHED 204-21] Estimated clock period (3.57025ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'a' (0 ns)
	'sub' operation ('p_neg', test.cpp:16) (1.99 ns)
	'sub' operation ('p_neg_t', test.cpp:16) (1.58 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 213.76 seconds; current allocated memory: 70.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 70.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div4/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div4' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div4_sub_63ns_63ns_63_2_1' to 'div4_sub_63ns_63nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div4_sub_63ns_63nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div4'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 70.256 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'div4_sub_63ns_63nbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:05 ; elapsed = 00:07:14 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2061 ; free virtual = 9610
INFO: [SYSC 207-301] Generating SystemC RTL for div4.
INFO: [VHDL 208-304] Generating VHDL RTL for div4.
INFO: [VLOG 209-307] Generating Verilog RTL for div4.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
