\hypertarget{struct_l_p_c___c_c_u1___t}{}\section{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T Struct Reference}
\label{struct_l_p_c___c_c_u1___t}\index{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T}}


C\+C\+U1 register block structure.  




{\ttfamily \#include $<$cguccu\+\_\+18xx\+\_\+43xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_c_u1___t_a82e63af1688482d47ba305b4f41794da}{PM}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_c_u1___t_a74e7757a44f17dfe259267a9aab78682}{B\+A\+S\+E\+\_\+\+S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_c_u1___t_abd261ac583b5b596db43e2b8854c2967}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}62\mbox{]}
\item 
\hyperlink{struct_c_c_u___c_f_g_s_t_a_t___t}{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T} \hyperlink{struct_l_p_c___c_c_u1___t_aef36abb1875605ca9e9dd52995c040ff}{C\+L\+K\+C\+CU} \mbox{[}\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af43f3366ad619d1ac63ac44a6efc0343}{C\+L\+K\+\_\+\+C\+C\+U1\+\_\+\+L\+A\+ST}\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+C\+U1 register block structure. 

Definition at line 89 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___c_c_u1___t_a74e7757a44f17dfe259267a9aab78682}\label{struct_l_p_c___c_c_u1___t_a74e7757a44f17dfe259267a9aab78682}} 
\index{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T}!B\+A\+S\+E\+\_\+\+S\+T\+AT@{B\+A\+S\+E\+\_\+\+S\+T\+AT}}
\index{B\+A\+S\+E\+\_\+\+S\+T\+AT@{B\+A\+S\+E\+\_\+\+S\+T\+AT}!L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T}}
\subsubsection{\texorpdfstring{B\+A\+S\+E\+\_\+\+S\+T\+AT}{BASE\_STAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+T\+::\+B\+A\+S\+E\+\_\+\+S\+T\+AT}

(@ 0x40051004) C\+C\+U1 base clocks status register 

Definition at line 91 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_c_u1___t_aef36abb1875605ca9e9dd52995c040ff}\label{struct_l_p_c___c_c_u1___t_aef36abb1875605ca9e9dd52995c040ff}} 
\index{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T}!C\+L\+K\+C\+CU@{C\+L\+K\+C\+CU}}
\index{C\+L\+K\+C\+CU@{C\+L\+K\+C\+CU}!L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T}}
\subsubsection{\texorpdfstring{C\+L\+K\+C\+CU}{CLKCCU}}
{\footnotesize\ttfamily \hyperlink{struct_c_c_u___c_f_g_s_t_a_t___t}{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T} L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+T\+::\+C\+L\+K\+C\+CU\mbox{[}\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af43f3366ad619d1ac63ac44a6efc0343}{C\+L\+K\+\_\+\+C\+C\+U1\+\_\+\+L\+A\+ST}\mbox{]}}

(@ 0x40051100) Start of C\+C\+U1 clock registers 

Definition at line 93 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_c_u1___t_a82e63af1688482d47ba305b4f41794da}\label{struct_l_p_c___c_c_u1___t_a82e63af1688482d47ba305b4f41794da}} 
\index{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T}!PM@{PM}}
\index{PM@{PM}!L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T}}
\subsubsection{\texorpdfstring{PM}{PM}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+T\+::\+PM}

$<$ (@ 0x40051000) C\+C\+U1 Structure (@ 0x40051000) C\+C\+U1 power mode register 

Definition at line 90 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_c_u1___t_abd261ac583b5b596db43e2b8854c2967}\label{struct_l_p_c___c_c_u1___t_abd261ac583b5b596db43e2b8854c2967}} 
\index{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U1\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+C\+U1\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}62\mbox{]}}



Definition at line 92 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{cguccu__18xx__43xx_8h}{cguccu\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
