<def f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='612' ll='616' type='unsigned int llvm::SMSchedule::cycleScheduled(llvm::SUnit * SU) const'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3101' u='c' c='_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3105' u='c' c='_ZN4llvm17SwingSchedulerDAG21rewriteScheduledInstrEPNS_17MachineBasicBlockERNS_10SMScheduleERNS_8DenseMapIPNS_12MachineInstrES7_NS_12DenseMapInfoIS7_E3719723'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3206' u='c' c='_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3208' u='c' c='_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3521' u='c' c='_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3521' u='c' c='_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3611' u='c' c='_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3622' u='c' c='_ZN4llvm10SMSchedule13isLoopCarriedEPNS_17SwingSchedulerDAGERNS_12MachineInstrE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='610'>/// Return the cycle for a scheduled instruction. This function normalizes
  /// the first cycle to be 0.</doc>
