# MiV_RV32IMA_L1_AHB


## Features
* Designed for low power ASIC microcontroller and FPGA soft-core implementations
* Integrated 8Kbytes instructions cache and 8 Kbytes data cache
* A Platform-Level Interrupt Controller (PLIC) can support up to 31 programmable interrupt with a single priority level
* Supports the RISCV standard RV32IMA ISA
* On-Chip debug unit with a JTAG interface
* Two external AHB interfaces for IO and memory

## Documentation
See the [Documentation](https://github.com/RISCV-on-Microsemi-FPGA/Documentation) repository for more information
