|loader_demo
SW[0] => Mux0.IN65551
SW[0] => Mux1.IN65551
SW[0] => Mux2.IN65551
SW[0] => Mux3.IN65551
SW[0] => Mux4.IN65551
SW[0] => Mux5.IN65551
SW[0] => Mux6.IN65551
SW[0] => Mux7.IN65551
SW[0] => Add0.IN32
SW[0] => Add1.IN32
SW[1] => Mux0.IN65550
SW[1] => Mux1.IN65550
SW[1] => Mux2.IN65550
SW[1] => Mux3.IN65550
SW[1] => Mux4.IN65550
SW[1] => Mux5.IN65550
SW[1] => Mux6.IN65550
SW[1] => Mux7.IN65550
SW[1] => Add0.IN31
SW[1] => Add1.IN31
SW[2] => Mux0.IN65549
SW[2] => Mux1.IN65549
SW[2] => Mux2.IN65549
SW[2] => Mux3.IN65549
SW[2] => Mux4.IN65549
SW[2] => Mux5.IN65549
SW[2] => Mux6.IN65549
SW[2] => Mux7.IN65549
SW[2] => Add0.IN30
SW[2] => Add1.IN30
SW[3] => Mux0.IN65548
SW[3] => Mux1.IN65548
SW[3] => Mux2.IN65548
SW[3] => Mux3.IN65548
SW[3] => Mux4.IN65548
SW[3] => Mux5.IN65548
SW[3] => Mux6.IN65548
SW[3] => Mux7.IN65548
SW[3] => Add0.IN29
SW[3] => Add1.IN29
SW[4] => Mux0.IN65547
SW[4] => Mux1.IN65547
SW[4] => Mux2.IN65547
SW[4] => Mux3.IN65547
SW[4] => Mux4.IN65547
SW[4] => Mux5.IN65547
SW[4] => Mux6.IN65547
SW[4] => Mux7.IN65547
SW[4] => Add0.IN28
SW[4] => Add1.IN28
SW[5] => Mux0.IN65546
SW[5] => Mux1.IN65546
SW[5] => Mux2.IN65546
SW[5] => Mux3.IN65546
SW[5] => Mux4.IN65546
SW[5] => Mux5.IN65546
SW[5] => Mux6.IN65546
SW[5] => Mux7.IN65546
SW[5] => Add0.IN27
SW[5] => Add1.IN27
SW[6] => Mux0.IN65545
SW[6] => Mux1.IN65545
SW[6] => Mux2.IN65545
SW[6] => Mux3.IN65545
SW[6] => Mux4.IN65545
SW[6] => Mux5.IN65545
SW[6] => Mux6.IN65545
SW[6] => Mux7.IN65545
SW[6] => Add0.IN26
SW[6] => Add1.IN26
SW[7] => Mux0.IN65544
SW[7] => Mux1.IN65544
SW[7] => Mux2.IN65544
SW[7] => Mux3.IN65544
SW[7] => Mux4.IN65544
SW[7] => Mux5.IN65544
SW[7] => Mux6.IN65544
SW[7] => Mux7.IN65544
SW[7] => Add0.IN25
SW[7] => Add1.IN25
SW[8] => Mux0.IN65543
SW[8] => Mux1.IN65543
SW[8] => Mux2.IN65543
SW[8] => Mux3.IN65543
SW[8] => Mux4.IN65543
SW[8] => Mux5.IN65543
SW[8] => Mux6.IN65543
SW[8] => Mux7.IN65543
SW[8] => Add0.IN24
SW[8] => Add1.IN24
SW[9] => Mux0.IN65542
SW[9] => Mux1.IN65542
SW[9] => Mux2.IN65542
SW[9] => Mux3.IN65542
SW[9] => Mux4.IN65542
SW[9] => Mux5.IN65542
SW[9] => Mux6.IN65542
SW[9] => Mux7.IN65542
SW[9] => Add0.IN23
SW[9] => Add1.IN23
SW[10] => Mux0.IN65541
SW[10] => Mux1.IN65541
SW[10] => Mux2.IN65541
SW[10] => Mux3.IN65541
SW[10] => Mux4.IN65541
SW[10] => Mux5.IN65541
SW[10] => Mux6.IN65541
SW[10] => Mux7.IN65541
SW[10] => Add0.IN22
SW[10] => Add1.IN22
SW[11] => Mux0.IN65540
SW[11] => Mux1.IN65540
SW[11] => Mux2.IN65540
SW[11] => Mux3.IN65540
SW[11] => Mux4.IN65540
SW[11] => Mux5.IN65540
SW[11] => Mux6.IN65540
SW[11] => Mux7.IN65540
SW[11] => Add0.IN21
SW[11] => Add1.IN21
SW[12] => Mux0.IN65539
SW[12] => Mux1.IN65539
SW[12] => Mux2.IN65539
SW[12] => Mux3.IN65539
SW[12] => Mux4.IN65539
SW[12] => Mux5.IN65539
SW[12] => Mux6.IN65539
SW[12] => Mux7.IN65539
SW[12] => Add0.IN20
SW[12] => Add1.IN20
SW[13] => Mux0.IN65538
SW[13] => Mux1.IN65538
SW[13] => Mux2.IN65538
SW[13] => Mux3.IN65538
SW[13] => Mux4.IN65538
SW[13] => Mux5.IN65538
SW[13] => Mux6.IN65538
SW[13] => Mux7.IN65538
SW[13] => Add0.IN19
SW[13] => Add1.IN19
SW[14] => Mux0.IN65537
SW[14] => Mux1.IN65537
SW[14] => Mux2.IN65537
SW[14] => Mux3.IN65537
SW[14] => Mux4.IN65537
SW[14] => Mux5.IN65537
SW[14] => Mux6.IN65537
SW[14] => Mux7.IN65537
SW[14] => Add0.IN18
SW[14] => Add1.IN18
SW[15] => Mux0.IN65536
SW[15] => Mux1.IN65536
SW[15] => Mux2.IN65536
SW[15] => Mux3.IN65536
SW[15] => Mux4.IN65536
SW[15] => Mux5.IN65536
SW[15] => Mux6.IN65536
SW[15] => Mux7.IN65536
SW[15] => Add0.IN17
SW[15] => Add1.IN17
SW[16] => Clock.IN4
HEX0[0] <= seven_seg_decoder:decode1.HEX0
HEX0[1] <= seven_seg_decoder:decode1.HEX0
HEX0[2] <= seven_seg_decoder:decode1.HEX0
HEX0[3] <= seven_seg_decoder:decode1.HEX0
HEX0[4] <= seven_seg_decoder:decode1.HEX0
HEX0[5] <= seven_seg_decoder:decode1.HEX0
HEX0[6] <= seven_seg_decoder:decode1.HEX0
HEX1[0] <= seven_seg_decoder:decode2.HEX0
HEX1[1] <= seven_seg_decoder:decode2.HEX0
HEX1[2] <= seven_seg_decoder:decode2.HEX0
HEX1[3] <= seven_seg_decoder:decode2.HEX0
HEX1[4] <= seven_seg_decoder:decode2.HEX0
HEX1[5] <= seven_seg_decoder:decode2.HEX0
HEX1[6] <= seven_seg_decoder:decode2.HEX0
HEX2[0] <= seven_seg_decoder:decode3.HEX0
HEX2[1] <= seven_seg_decoder:decode3.HEX0
HEX2[2] <= seven_seg_decoder:decode3.HEX0
HEX2[3] <= seven_seg_decoder:decode3.HEX0
HEX2[4] <= seven_seg_decoder:decode3.HEX0
HEX2[5] <= seven_seg_decoder:decode3.HEX0
HEX2[6] <= seven_seg_decoder:decode3.HEX0
HEX3[0] <= seven_seg_decoder:decode4.HEX0
HEX3[1] <= seven_seg_decoder:decode4.HEX0
HEX3[2] <= seven_seg_decoder:decode4.HEX0
HEX3[3] <= seven_seg_decoder:decode4.HEX0
HEX3[4] <= seven_seg_decoder:decode4.HEX0
HEX3[5] <= seven_seg_decoder:decode4.HEX0
HEX3[6] <= seven_seg_decoder:decode4.HEX0


|loader_demo|seven_seg_decoder:decode1
Reg1[0] => Decoder0.IN3
Reg1[1] => Decoder0.IN2
Reg1[2] => Decoder0.IN1
Reg1[3] => Decoder0.IN0
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => HEX0[0]~reg0.CLK
Clock => HEX0[1]~reg0.CLK
Clock => HEX0[2]~reg0.CLK
Clock => HEX0[3]~reg0.CLK
Clock => HEX0[4]~reg0.CLK
Clock => HEX0[5]~reg0.CLK
Clock => HEX0[6]~reg0.CLK


|loader_demo|seven_seg_decoder:decode2
Reg1[0] => Decoder0.IN3
Reg1[1] => Decoder0.IN2
Reg1[2] => Decoder0.IN1
Reg1[3] => Decoder0.IN0
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => HEX0[0]~reg0.CLK
Clock => HEX0[1]~reg0.CLK
Clock => HEX0[2]~reg0.CLK
Clock => HEX0[3]~reg0.CLK
Clock => HEX0[4]~reg0.CLK
Clock => HEX0[5]~reg0.CLK
Clock => HEX0[6]~reg0.CLK


|loader_demo|seven_seg_decoder:decode3
Reg1[0] => Decoder0.IN3
Reg1[1] => Decoder0.IN2
Reg1[2] => Decoder0.IN1
Reg1[3] => Decoder0.IN0
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => HEX0[0]~reg0.CLK
Clock => HEX0[1]~reg0.CLK
Clock => HEX0[2]~reg0.CLK
Clock => HEX0[3]~reg0.CLK
Clock => HEX0[4]~reg0.CLK
Clock => HEX0[5]~reg0.CLK
Clock => HEX0[6]~reg0.CLK


|loader_demo|seven_seg_decoder:decode4
Reg1[0] => Decoder0.IN3
Reg1[1] => Decoder0.IN2
Reg1[2] => Decoder0.IN1
Reg1[3] => Decoder0.IN0
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock => HEX0[0]~reg0.CLK
Clock => HEX0[1]~reg0.CLK
Clock => HEX0[2]~reg0.CLK
Clock => HEX0[3]~reg0.CLK
Clock => HEX0[4]~reg0.CLK
Clock => HEX0[5]~reg0.CLK
Clock => HEX0[6]~reg0.CLK


