// Seed: 2217568728
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output wor id_3,
    output wire id_4,
    output wand id_5,
    output tri id_6,
    output uwire id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input tri id_11,
    input wor id_12,
    input tri1 id_13
);
  assign id_5 = id_13;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    output wand id_9
    , id_16,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    output tri0 id_13,
    input supply1 id_14
);
  wire  id_17;
  logic id_18;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_6,
      id_2,
      id_2,
      id_13,
      id_13,
      id_13,
      id_11,
      id_10,
      id_2,
      id_4,
      id_14,
      id_12
  );
  assign modCall_1.id_13 = 0;
endmodule
