ARM GAS  /tmp/cci73dOf.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"shift_registers.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.ShiftRegistersInit,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	ShiftRegistersInit
  19              		.arch armv7-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu softvfp
  25              	ShiftRegistersInit:
  26              	.LVL0:
  27              	.LFB29:
  28              		.file 1 "../application/Src/shift_registers.c"
   1:../application/Src/shift_registers.c **** /**
   2:../application/Src/shift_registers.c ****   ******************************************************************************
   3:../application/Src/shift_registers.c ****   * @file           : shift_registers.c
   4:../application/Src/shift_registers.c ****   * @brief          : Encoders driver implementation
   5:../application/Src/shift_registers.c **** 		
   6:../application/Src/shift_registers.c **** 		FreeJoy software for game device controllers
   7:../application/Src/shift_registers.c ****     Copyright (C) 2020  Yury Vostrenkov (yuvostrenkov@gmail.com)
   8:../application/Src/shift_registers.c **** 
   9:../application/Src/shift_registers.c ****     This program is free software: you can redistribute it and/or modify
  10:../application/Src/shift_registers.c ****     it under the terms of the GNU General Public License as published by
  11:../application/Src/shift_registers.c ****     the Free Software Foundation, either version 3 of the License, or
  12:../application/Src/shift_registers.c ****     (at your option) any later version.
  13:../application/Src/shift_registers.c **** 
  14:../application/Src/shift_registers.c ****     This program is distributed in the hope that it will be useful,
  15:../application/Src/shift_registers.c ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  16:../application/Src/shift_registers.c ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  17:../application/Src/shift_registers.c ****     GNU General Public License for more details.
  18:../application/Src/shift_registers.c **** 
  19:../application/Src/shift_registers.c ****     You should have received a copy of the GNU General Public License
  20:../application/Src/shift_registers.c ****     along with this program.  If not, see <https://www.gnu.org/licenses/>.
  21:../application/Src/shift_registers.c **** 		
  22:../application/Src/shift_registers.c ****   ******************************************************************************
  23:../application/Src/shift_registers.c ****   */
  24:../application/Src/shift_registers.c **** 
  25:../application/Src/shift_registers.c **** #include "shift_registers.h"
  26:../application/Src/shift_registers.c **** #include "buttons.h"
  27:../application/Src/shift_registers.c **** #include "spi.h"
  28:../application/Src/shift_registers.c **** 
  29:../application/Src/shift_registers.c **** 
  30:../application/Src/shift_registers.c **** shift_reg_t shift_registers[4];
ARM GAS  /tmp/cci73dOf.s 			page 2


  31:../application/Src/shift_registers.c **** 
  32:../application/Src/shift_registers.c **** /**
  33:../application/Src/shift_registers.c ****   * @brief  Initializate shift registers states at startup
  34:../application/Src/shift_registers.c **** 	* @param  p_dev_config: Pointer to device configuration
  35:../application/Src/shift_registers.c ****   * @retval None
  36:../application/Src/shift_registers.c ****   */
  37:../application/Src/shift_registers.c **** void ShiftRegistersInit(dev_config_t * p_dev_config)
  38:../application/Src/shift_registers.c **** {
  29              		.loc 1 38 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  39:../application/Src/shift_registers.c **** 	uint8_t pos = 0;
  34              		.loc 1 39 2 view .LVU1
  40:../application/Src/shift_registers.c **** 	int8_t prev_data = -1;
  35              		.loc 1 40 2 view .LVU2
  41:../application/Src/shift_registers.c **** 	int8_t prev_latch = -1;
  36              		.loc 1 41 2 view .LVU3
  42:../application/Src/shift_registers.c **** 
  43:../application/Src/shift_registers.c **** 	for (int i=0; i<MAX_SHIFT_REG_NUM; i++)
  37              		.loc 1 43 2 view .LVU4
  38              	.LBB22:
  39              		.loc 1 43 7 view .LVU5
  40              		.loc 1 43 16 view .LVU6
  44:../application/Src/shift_registers.c **** 	{
  45:../application/Src/shift_registers.c **** 		shift_registers[i].pin_data = -1;
  41              		.loc 1 45 3 view .LVU7
  42              		.loc 1 45 31 is_stmt 0 view .LVU8
  43 0000 FF22     		movs	r2, #255
  44              	.LBE22:
  38:../application/Src/shift_registers.c **** 	uint8_t pos = 0;
  45              		.loc 1 38 1 view .LVU9
  46 0002 F0B4     		push	{r4, r5, r6, r7}
  47              	.LCFI0:
  48              		.cfi_def_cfa_offset 16
  49              		.cfi_offset 4, -16
  50              		.cfi_offset 5, -12
  51              		.cfi_offset 6, -8
  52              		.cfi_offset 7, -4
  53              	.LBB23:
  46:../application/Src/shift_registers.c **** 		shift_registers[i].pin_latch = -1;
  47:../application/Src/shift_registers.c **** 		shift_registers[i].button_cnt = p_dev_config->shift_registers[i].button_cnt;
  48:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
  54              		.loc 1 48 27 view .LVU10
  55 0004 90F82613 		ldrb	r1, [r0, #806]	@ zero_extendqisi2
  45:../application/Src/shift_registers.c **** 		shift_registers[i].pin_latch = -1;
  56              		.loc 1 45 31 view .LVU11
  57 0008 414D     		ldr	r5, .L16
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
  58              		.loc 1 47 33 view .LVU12
  59 000a 90F82743 		ldrb	r4, [r0, #807]	@ zero_extendqisi2
  60              		.loc 1 48 27 view .LVU13
  61 000e 2970     		strb	r1, [r5]
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
  62              		.loc 1 47 33 view .LVU14
  63 0010 6C70     		strb	r4, [r5, #1]
ARM GAS  /tmp/cci73dOf.s 			page 3


  64              		.loc 1 48 27 view .LVU15
  65 0012 90F82A13 		ldrb	r1, [r0, #810]	@ zero_extendqisi2
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
  66              		.loc 1 47 33 view .LVU16
  67 0016 90F82B43 		ldrb	r4, [r0, #811]	@ zero_extendqisi2
  68              		.loc 1 48 27 view .LVU17
  69 001a 2971     		strb	r1, [r5, #4]
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
  70              		.loc 1 47 33 view .LVU18
  71 001c 6C71     		strb	r4, [r5, #5]
  72              		.loc 1 48 27 view .LVU19
  73 001e 90F82E13 		ldrb	r1, [r0, #814]	@ zero_extendqisi2
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
  74              		.loc 1 47 33 view .LVU20
  75 0022 90F82F43 		ldrb	r4, [r0, #815]	@ zero_extendqisi2
  76              		.loc 1 48 27 view .LVU21
  77 0026 2972     		strb	r1, [r5, #8]
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
  78              		.loc 1 47 33 view .LVU22
  79 0028 6C72     		strb	r4, [r5, #9]
  80              		.loc 1 48 27 view .LVU23
  81 002a 90F83213 		ldrb	r1, [r0, #818]	@ zero_extendqisi2
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
  82              		.loc 1 47 33 view .LVU24
  83 002e 90F83343 		ldrb	r4, [r0, #819]	@ zero_extendqisi2
  84 0032 00F11F06 		add	r6, r0, #31
  85              		.loc 1 48 27 view .LVU25
  86 0036 2973     		strb	r1, [r5, #12]
  87 0038 3346     		mov	r3, r6
  88              	.LBE23:
  40:../application/Src/shift_registers.c **** 	int8_t prev_latch = -1;
  89              		.loc 1 40 9 view .LVU26
  90 003a 4FF0FF37 		mov	r7, #-1
  39:../application/Src/shift_registers.c **** 	int8_t prev_data = -1;
  91              		.loc 1 39 10 view .LVU27
  92 003e 4FF0000C 		mov	ip, #0
  93              	.LBB24:
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
  94              		.loc 1 47 33 view .LVU28
  95 0042 6C73     		strb	r4, [r5, #13]
  96 0044 00F13D01 		add	r1, r0, #61
  45:../application/Src/shift_registers.c **** 		shift_registers[i].pin_latch = -1;
  97              		.loc 1 45 31 view .LVU29
  98 0048 EA70     		strb	r2, [r5, #3]
  46:../application/Src/shift_registers.c **** 		shift_registers[i].button_cnt = p_dev_config->shift_registers[i].button_cnt;
  99              		.loc 1 46 3 is_stmt 1 view .LVU30
  46:../application/Src/shift_registers.c **** 		shift_registers[i].button_cnt = p_dev_config->shift_registers[i].button_cnt;
 100              		.loc 1 46 32 is_stmt 0 view .LVU31
 101 004a AA70     		strb	r2, [r5, #2]
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
 102              		.loc 1 47 3 is_stmt 1 view .LVU32
 103              		.loc 1 48 3 view .LVU33
  43:../application/Src/shift_registers.c **** 	{
 104              		.loc 1 43 37 view .LVU34
 105              	.LVL1:
  43:../application/Src/shift_registers.c **** 	{
 106              		.loc 1 43 16 view .LVU35
ARM GAS  /tmp/cci73dOf.s 			page 4


  45:../application/Src/shift_registers.c **** 		shift_registers[i].pin_latch = -1;
 107              		.loc 1 45 3 view .LVU36
  45:../application/Src/shift_registers.c **** 		shift_registers[i].pin_latch = -1;
 108              		.loc 1 45 31 is_stmt 0 view .LVU37
 109 004c EA71     		strb	r2, [r5, #7]
  46:../application/Src/shift_registers.c **** 		shift_registers[i].button_cnt = p_dev_config->shift_registers[i].button_cnt;
 110              		.loc 1 46 3 is_stmt 1 view .LVU38
  46:../application/Src/shift_registers.c **** 		shift_registers[i].button_cnt = p_dev_config->shift_registers[i].button_cnt;
 111              		.loc 1 46 32 is_stmt 0 view .LVU39
 112 004e AA71     		strb	r2, [r5, #6]
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
 113              		.loc 1 47 3 is_stmt 1 view .LVU40
 114              		.loc 1 48 3 view .LVU41
  43:../application/Src/shift_registers.c **** 	{
 115              		.loc 1 43 37 view .LVU42
 116              	.LVL2:
  43:../application/Src/shift_registers.c **** 	{
 117              		.loc 1 43 16 view .LVU43
  45:../application/Src/shift_registers.c **** 		shift_registers[i].pin_latch = -1;
 118              		.loc 1 45 3 view .LVU44
  45:../application/Src/shift_registers.c **** 		shift_registers[i].pin_latch = -1;
 119              		.loc 1 45 31 is_stmt 0 view .LVU45
 120 0050 EA72     		strb	r2, [r5, #11]
  46:../application/Src/shift_registers.c **** 		shift_registers[i].button_cnt = p_dev_config->shift_registers[i].button_cnt;
 121              		.loc 1 46 3 is_stmt 1 view .LVU46
  46:../application/Src/shift_registers.c **** 		shift_registers[i].button_cnt = p_dev_config->shift_registers[i].button_cnt;
 122              		.loc 1 46 32 is_stmt 0 view .LVU47
 123 0052 AA72     		strb	r2, [r5, #10]
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
 124              		.loc 1 47 3 is_stmt 1 view .LVU48
 125              		.loc 1 48 3 view .LVU49
  43:../application/Src/shift_registers.c **** 	{
 126              		.loc 1 43 37 view .LVU50
 127              	.LVL3:
  43:../application/Src/shift_registers.c **** 	{
 128              		.loc 1 43 16 view .LVU51
  45:../application/Src/shift_registers.c **** 		shift_registers[i].pin_latch = -1;
 129              		.loc 1 45 3 view .LVU52
  45:../application/Src/shift_registers.c **** 		shift_registers[i].pin_latch = -1;
 130              		.loc 1 45 31 is_stmt 0 view .LVU53
 131 0054 EA73     		strb	r2, [r5, #15]
  46:../application/Src/shift_registers.c **** 		shift_registers[i].button_cnt = p_dev_config->shift_registers[i].button_cnt;
 132              		.loc 1 46 3 is_stmt 1 view .LVU54
  46:../application/Src/shift_registers.c **** 		shift_registers[i].button_cnt = p_dev_config->shift_registers[i].button_cnt;
 133              		.loc 1 46 32 is_stmt 0 view .LVU55
 134 0056 AA73     		strb	r2, [r5, #14]
  47:../application/Src/shift_registers.c **** 		shift_registers[i].type = p_dev_config->shift_registers[i].type;
 135              		.loc 1 47 3 is_stmt 1 view .LVU56
 136              		.loc 1 48 3 view .LVU57
  43:../application/Src/shift_registers.c **** 	{
 137              		.loc 1 43 37 view .LVU58
 138              	.LVL4:
  43:../application/Src/shift_registers.c **** 	{
 139              		.loc 1 43 16 view .LVU59
 140 0058 01E0     		b	.L3
 141              	.LVL5:
 142              	.L2:
ARM GAS  /tmp/cci73dOf.s 			page 5


  43:../application/Src/shift_registers.c **** 	{
 143              		.loc 1 43 16 is_stmt 0 view .LVU60
 144              	.LBE24:
 145              	.LBB25:
  49:../application/Src/shift_registers.c **** 	}
  50:../application/Src/shift_registers.c **** 	
  51:../application/Src/shift_registers.c **** 	// set data pins
  52:../application/Src/shift_registers.c **** 	for (int i=0; i<USED_PINS_NUM; i++)
 146              		.loc 1 52 33 is_stmt 1 discriminator 2 view .LVU61
 147              		.loc 1 52 16 discriminator 2 view .LVU62
 148              		.loc 1 52 2 is_stmt 0 discriminator 2 view .LVU63
 149 005a 8B42     		cmp	r3, r1
 150 005c 14D0     		beq	.L14
 151              	.LVL6:
 152              	.L3:
  53:../application/Src/shift_registers.c **** 	{
  54:../application/Src/shift_registers.c **** 		if (p_dev_config->pins[i] == SHIFT_REG_DATA && i > prev_data)
 153              		.loc 1 54 3 is_stmt 1 view .LVU64
 154 005e 1A46     		mov	r2, r3
 155              		.loc 1 54 6 is_stmt 0 view .LVU65
 156 0060 13F9014F 		ldrsb	r4, [r3, #1]!
 157              	.LVL7:
 158              		.loc 1 54 6 view .LVU66
 159 0064 142C     		cmp	r4, #20
 160 0066 F8D1     		bne	.L2
  55:../application/Src/shift_registers.c **** 		{
  56:../application/Src/shift_registers.c **** 			shift_registers[pos].pin_data = i;				
 161              		.loc 1 56 4 is_stmt 1 discriminator 1 view .LVU67
  54:../application/Src/shift_registers.c **** 		{
 162              		.loc 1 54 47 is_stmt 0 discriminator 1 view .LVU68
 163 0068 1F3A     		subs	r2, r2, #31
 164              	.LVL8:
  54:../application/Src/shift_registers.c **** 		{
 165              		.loc 1 54 47 discriminator 1 view .LVU69
 166 006a 121A     		subs	r2, r2, r0
 167              	.LVL9:
  54:../application/Src/shift_registers.c **** 		{
 168              		.loc 1 54 47 discriminator 1 view .LVU70
 169 006c 9742     		cmp	r7, r2
 170 006e F4DA     		bge	.L2
 171 0070 5F1E     		subs	r7, r3, #1
 172              	.LVL10:
  54:../application/Src/shift_registers.c **** 		{
 173              		.loc 1 54 47 discriminator 1 view .LVU71
 174 0072 BF1B     		subs	r7, r7, r6
 175              		.loc 1 56 34 view .LVU72
 176 0074 05EB8C02 		add	r2, r5, ip, lsl #2
 177 0078 7FB2     		sxtb	r7, r7
  57:../application/Src/shift_registers.c **** 			prev_data = i;
  58:../application/Src/shift_registers.c **** 			pos++;			
 178              		.loc 1 58 7 view .LVU73
 179 007a 0CF1010C 		add	ip, ip, #1
 180              	.LVL11:
  52:../application/Src/shift_registers.c **** 	{
 181              		.loc 1 52 2 view .LVU74
 182 007e 8B42     		cmp	r3, r1
 183              		.loc 1 58 7 view .LVU75
ARM GAS  /tmp/cci73dOf.s 			page 6


 184 0080 5FFA8CFC 		uxtb	ip, ip
  56:../application/Src/shift_registers.c **** 			prev_data = i;
 185              		.loc 1 56 34 view .LVU76
 186 0084 D770     		strb	r7, [r2, #3]
  57:../application/Src/shift_registers.c **** 			prev_data = i;
 187              		.loc 1 57 4 is_stmt 1 view .LVU77
 188              	.LVL12:
 189              		.loc 1 58 4 view .LVU78
  52:../application/Src/shift_registers.c **** 	{
 190              		.loc 1 52 33 view .LVU79
  52:../application/Src/shift_registers.c **** 	{
 191              		.loc 1 52 16 view .LVU80
  52:../application/Src/shift_registers.c **** 	{
 192              		.loc 1 52 2 is_stmt 0 view .LVU81
 193 0086 EAD1     		bne	.L3
 194              	.LVL13:
 195              	.L14:
  52:../application/Src/shift_registers.c **** 	{
 196              		.loc 1 52 2 view .LVU82
 197 0088 3346     		mov	r3, r6
 198              	.LBE25:
  41:../application/Src/shift_registers.c **** 
 199              		.loc 1 41 9 view .LVU83
 200 008a 4FF0FF37 		mov	r7, #-1
 201              	.LVL14:
  59:../application/Src/shift_registers.c **** 		}
  60:../application/Src/shift_registers.c **** 	}
  61:../application/Src/shift_registers.c **** 	// set latch pins
  62:../application/Src/shift_registers.c **** 	pos = 0;
 202              		.loc 1 62 6 view .LVU84
 203 008e 4FF0000C 		mov	ip, #0
 204              	.LVL15:
 205              		.loc 1 62 6 view .LVU85
 206 0092 01E0     		b	.L5
 207              	.LVL16:
 208              	.L4:
 209              	.LBB26:
  63:../application/Src/shift_registers.c **** 	for (int i=0; i<USED_PINS_NUM; i++)
 210              		.loc 1 63 33 is_stmt 1 discriminator 2 view .LVU86
 211              		.loc 1 63 16 discriminator 2 view .LVU87
 212              		.loc 1 63 2 is_stmt 0 discriminator 2 view .LVU88
 213 0094 8B42     		cmp	r3, r1
 214 0096 14D0     		beq	.L15
 215              	.LVL17:
 216              	.L5:
  64:../application/Src/shift_registers.c **** 	{
  65:../application/Src/shift_registers.c **** 		if (p_dev_config->pins[i] == SHIFT_REG_LATCH && i > prev_latch)
 217              		.loc 1 65 3 is_stmt 1 view .LVU89
 218 0098 1A46     		mov	r2, r3
 219              		.loc 1 65 6 is_stmt 0 view .LVU90
 220 009a 13F9014F 		ldrsb	r4, [r3, #1]!
 221              	.LVL18:
 222              		.loc 1 65 6 view .LVU91
 223 009e 132C     		cmp	r4, #19
 224 00a0 F8D1     		bne	.L4
  66:../application/Src/shift_registers.c **** 		{
  67:../application/Src/shift_registers.c **** 			shift_registers[pos].pin_latch = i;					
ARM GAS  /tmp/cci73dOf.s 			page 7


 225              		.loc 1 67 4 is_stmt 1 discriminator 1 view .LVU92
  65:../application/Src/shift_registers.c **** 		{
 226              		.loc 1 65 48 is_stmt 0 discriminator 1 view .LVU93
 227 00a2 1F3A     		subs	r2, r2, #31
 228              	.LVL19:
  65:../application/Src/shift_registers.c **** 		{
 229              		.loc 1 65 48 discriminator 1 view .LVU94
 230 00a4 121A     		subs	r2, r2, r0
 231              	.LVL20:
  65:../application/Src/shift_registers.c **** 		{
 232              		.loc 1 65 48 discriminator 1 view .LVU95
 233 00a6 9742     		cmp	r7, r2
 234 00a8 F4DA     		bge	.L4
 235 00aa 5F1E     		subs	r7, r3, #1
 236              	.LVL21:
  65:../application/Src/shift_registers.c **** 		{
 237              		.loc 1 65 48 discriminator 1 view .LVU96
 238 00ac BF1B     		subs	r7, r7, r6
 239              		.loc 1 67 35 view .LVU97
 240 00ae 05EB8C02 		add	r2, r5, ip, lsl #2
 241 00b2 7FB2     		sxtb	r7, r7
  68:../application/Src/shift_registers.c **** 			prev_latch = i;
  69:../application/Src/shift_registers.c **** 			pos++;			
 242              		.loc 1 69 7 view .LVU98
 243 00b4 0CF1010C 		add	ip, ip, #1
 244              	.LVL22:
  63:../application/Src/shift_registers.c **** 	{
 245              		.loc 1 63 2 view .LVU99
 246 00b8 8B42     		cmp	r3, r1
 247              		.loc 1 69 7 view .LVU100
 248 00ba 5FFA8CFC 		uxtb	ip, ip
  67:../application/Src/shift_registers.c **** 			prev_latch = i;
 249              		.loc 1 67 35 view .LVU101
 250 00be 9770     		strb	r7, [r2, #2]
  68:../application/Src/shift_registers.c **** 			prev_latch = i;
 251              		.loc 1 68 4 is_stmt 1 view .LVU102
 252              	.LVL23:
 253              		.loc 1 69 4 view .LVU103
  63:../application/Src/shift_registers.c **** 	{
 254              		.loc 1 63 33 view .LVU104
  63:../application/Src/shift_registers.c **** 	{
 255              		.loc 1 63 16 view .LVU105
  63:../application/Src/shift_registers.c **** 	{
 256              		.loc 1 63 2 is_stmt 0 view .LVU106
 257 00c0 EAD1     		bne	.L5
 258              	.LVL24:
 259              	.L15:
  63:../application/Src/shift_registers.c **** 	{
 260              		.loc 1 63 2 view .LVU107
 261              	.LBE26:
 262              	.LBB27:
  70:../application/Src/shift_registers.c **** 		}
  71:../application/Src/shift_registers.c **** 	}
  72:../application/Src/shift_registers.c **** 	// if latch pin not set and data pin is set than set last defined latch pin
  73:../application/Src/shift_registers.c **** 	for (int i=0; i<MAX_SHIFT_REG_NUM; i++)
  74:../application/Src/shift_registers.c **** 	{
  75:../application/Src/shift_registers.c **** 		if (shift_registers[i].pin_data >= 0 && shift_registers[i].pin_latch == -1)
ARM GAS  /tmp/cci73dOf.s 			page 8


 263              		.loc 1 75 3 is_stmt 1 view .LVU108
 264              		.loc 1 75 6 is_stmt 0 view .LVU109
 265 00c2 95F90330 		ldrsb	r3, [r5, #3]
 266 00c6 002B     		cmp	r3, #0
 267 00c8 04DB     		blt	.L6
 268              		.loc 1 75 40 view .LVU110
 269 00ca 95F90230 		ldrsb	r3, [r5, #2]
 270 00ce 0133     		adds	r3, r3, #1
  76:../application/Src/shift_registers.c **** 		{
  77:../application/Src/shift_registers.c **** 			shift_registers[i].pin_latch = prev_latch;
 271              		.loc 1 77 4 is_stmt 1 view .LVU111
 272              		.loc 1 77 33 is_stmt 0 view .LVU112
 273 00d0 08BF     		it	eq
 274 00d2 AF70     		strbeq	r7, [r5, #2]
 275              	.L6:
  73:../application/Src/shift_registers.c **** 	{
 276              		.loc 1 73 37 is_stmt 1 view .LVU113
 277              	.LVL25:
  73:../application/Src/shift_registers.c **** 	{
 278              		.loc 1 73 16 view .LVU114
  75:../application/Src/shift_registers.c **** 		{
 279              		.loc 1 75 3 view .LVU115
  75:../application/Src/shift_registers.c **** 		{
 280              		.loc 1 75 6 is_stmt 0 view .LVU116
 281 00d4 95F90730 		ldrsb	r3, [r5, #7]
 282 00d8 002B     		cmp	r3, #0
 283 00da 04DB     		blt	.L7
  75:../application/Src/shift_registers.c **** 		{
 284              		.loc 1 75 40 view .LVU117
 285 00dc 95F90630 		ldrsb	r3, [r5, #6]
 286 00e0 0133     		adds	r3, r3, #1
 287              		.loc 1 77 4 is_stmt 1 view .LVU118
 288              		.loc 1 77 33 is_stmt 0 view .LVU119
 289 00e2 08BF     		it	eq
 290 00e4 AF71     		strbeq	r7, [r5, #6]
 291              	.L7:
  73:../application/Src/shift_registers.c **** 	{
 292              		.loc 1 73 37 is_stmt 1 view .LVU120
 293              	.LVL26:
  73:../application/Src/shift_registers.c **** 	{
 294              		.loc 1 73 16 view .LVU121
  75:../application/Src/shift_registers.c **** 		{
 295              		.loc 1 75 3 view .LVU122
  75:../application/Src/shift_registers.c **** 		{
 296              		.loc 1 75 6 is_stmt 0 view .LVU123
 297 00e6 95F90B30 		ldrsb	r3, [r5, #11]
 298 00ea 002B     		cmp	r3, #0
 299 00ec 04DB     		blt	.L8
  75:../application/Src/shift_registers.c **** 		{
 300              		.loc 1 75 40 view .LVU124
 301 00ee 95F90A30 		ldrsb	r3, [r5, #10]
 302 00f2 0133     		adds	r3, r3, #1
 303              		.loc 1 77 4 is_stmt 1 view .LVU125
 304              		.loc 1 77 33 is_stmt 0 view .LVU126
 305 00f4 08BF     		it	eq
 306 00f6 AF72     		strbeq	r7, [r5, #10]
 307              	.L8:
ARM GAS  /tmp/cci73dOf.s 			page 9


  73:../application/Src/shift_registers.c **** 	{
 308              		.loc 1 73 37 is_stmt 1 view .LVU127
 309              	.LVL27:
  73:../application/Src/shift_registers.c **** 	{
 310              		.loc 1 73 16 view .LVU128
  75:../application/Src/shift_registers.c **** 		{
 311              		.loc 1 75 3 view .LVU129
  75:../application/Src/shift_registers.c **** 		{
 312              		.loc 1 75 6 is_stmt 0 view .LVU130
 313 00f8 95F90F30 		ldrsb	r3, [r5, #15]
 314 00fc 002B     		cmp	r3, #0
 315 00fe 04DB     		blt	.L1
  75:../application/Src/shift_registers.c **** 		{
 316              		.loc 1 75 40 discriminator 1 view .LVU131
 317 0100 95F90E30 		ldrsb	r3, [r5, #14]
 318 0104 0133     		adds	r3, r3, #1
 319              		.loc 1 77 4 is_stmt 1 discriminator 1 view .LVU132
 320              		.loc 1 77 33 is_stmt 0 discriminator 1 view .LVU133
 321 0106 08BF     		it	eq
 322 0108 AF73     		strbeq	r7, [r5, #14]
  73:../application/Src/shift_registers.c **** 	{
 323              		.loc 1 73 37 is_stmt 1 discriminator 1 view .LVU134
 324              	.LVL28:
  73:../application/Src/shift_registers.c **** 	{
 325              		.loc 1 73 16 discriminator 1 view .LVU135
 326              	.L1:
  73:../application/Src/shift_registers.c **** 	{
 327              		.loc 1 73 16 is_stmt 0 discriminator 1 view .LVU136
 328              	.LBE27:
  78:../application/Src/shift_registers.c **** 		}
  79:../application/Src/shift_registers.c **** 	}
  80:../application/Src/shift_registers.c **** }
 329              		.loc 1 80 1 view .LVU137
 330 010a F0BC     		pop	{r4, r5, r6, r7}
 331              	.LCFI1:
 332              		.cfi_restore 7
 333              		.cfi_restore 6
 334              		.cfi_restore 5
 335              		.cfi_restore 4
 336              		.cfi_def_cfa_offset 0
 337              	.LVL29:
 338              		.loc 1 80 1 view .LVU138
 339 010c 7047     		bx	lr
 340              	.L17:
 341 010e 00BF     		.align	2
 342              	.L16:
 343 0110 00000000 		.word	shift_registers
 344              		.cfi_endproc
 345              	.LFE29:
 347              		.global	__aeabi_ui2f
 348              		.global	__aeabi_f2d
 349              		.global	__aeabi_dmul
 350              		.global	__aeabi_d2uiz
 351              		.section	.text.ShiftRegisterRead,"ax",%progbits
 352              		.align	1
 353              		.p2align 2,,3
 354              		.global	ShiftRegisterRead
ARM GAS  /tmp/cci73dOf.s 			page 10


 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 358              		.fpu softvfp
 360              	ShiftRegisterRead:
 361              	.LVL30:
 362              	.LFB30:
  81:../application/Src/shift_registers.c **** 
  82:../application/Src/shift_registers.c **** /**
  83:../application/Src/shift_registers.c ****   * @brief  Read bytes from shift registers
  84:../application/Src/shift_registers.c **** 	* @param  shift_register: Pointer to shift register configuration
  85:../application/Src/shift_registers.c **** 	* @param  data: Pointer to data buffer
  86:../application/Src/shift_registers.c ****   * @retval None
  87:../application/Src/shift_registers.c ****   */
  88:../application/Src/shift_registers.c **** void ShiftRegisterRead(shift_reg_t * shift_register, uint8_t * data)
  89:../application/Src/shift_registers.c **** {
 363              		.loc 1 89 1 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 8
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367              		.loc 1 89 1 is_stmt 0 view .LVU140
 368 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 369              	.LCFI2:
 370              		.cfi_def_cfa_offset 20
 371              		.cfi_offset 4, -20
 372              		.cfi_offset 5, -16
 373              		.cfi_offset 6, -12
 374              		.cfi_offset 7, -8
 375              		.cfi_offset 14, -4
 376 0002 0546     		mov	r5, r0
  90:../application/Src/shift_registers.c **** 	uint8_t reg_cnt;
 377              		.loc 1 90 2 is_stmt 1 view .LVU141
  91:../application/Src/shift_registers.c **** 	
  92:../application/Src/shift_registers.c **** 	GPIO_InitTypeDef 					GPIO_InitStructure;
 378              		.loc 1 92 2 view .LVU142
  93:../application/Src/shift_registers.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 379              		.loc 1 93 2 view .LVU143
  94:../application/Src/shift_registers.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 380              		.loc 1 94 2 view .LVU144
  95:../application/Src/shift_registers.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;	
 381              		.loc 1 95 2 view .LVU145
  96:../application/Src/shift_registers.c **** 	GPIO_Init (GPIOB,&GPIO_InitStructure);
 382              		.loc 1 96 2 is_stmt 0 view .LVU146
 383 0004 224E     		ldr	r6, .L72
  94:../application/Src/shift_registers.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 384              		.loc 1 94 30 view .LVU147
 385 0006 234B     		ldr	r3, .L72+4
  89:../application/Src/shift_registers.c **** 	uint8_t reg_cnt;
 386              		.loc 1 89 1 view .LVU148
 387 0008 83B0     		sub	sp, sp, #12
 388              	.LCFI3:
 389              		.cfi_def_cfa_offset 32
  89:../application/Src/shift_registers.c **** 	uint8_t reg_cnt;
 390              		.loc 1 89 1 view .LVU149
 391 000a 0F46     		mov	r7, r1
 392              		.loc 1 96 2 view .LVU150
 393 000c 3046     		mov	r0, r6
ARM GAS  /tmp/cci73dOf.s 			page 11


 394              	.LVL31:
 395              		.loc 1 96 2 view .LVU151
 396 000e 01A9     		add	r1, sp, #4
 397              	.LVL32:
  94:../application/Src/shift_registers.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;	
 398              		.loc 1 94 30 view .LVU152
 399 0010 0193     		str	r3, [sp, #4]
 400              		.loc 1 96 2 is_stmt 1 view .LVU153
 401 0012 FFF7FEFF 		bl	GPIO_Init
 402              	.LVL33:
  97:../application/Src/shift_registers.c **** 	
  98:../application/Src/shift_registers.c **** 	if (shift_register->type == CD4021_PULL_DOWN || shift_register->type == CD4021_PULL_UP)		// positi
 403              		.loc 1 98 2 view .LVU154
 404              		.loc 1 98 5 is_stmt 0 view .LVU155
 405 0016 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
  99:../application/Src/shift_registers.c **** 	{
 100:../application/Src/shift_registers.c **** 		// set SCK low
 101:../application/Src/shift_registers.c **** 		GPIOB->ODR &= ~GPIO_Pin_3;
 102:../application/Src/shift_registers.c **** 		// Latch impulse
 103:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR |= pin_config[shift_register->pin_latch].pin;
 406              		.loc 1 103 40 view .LVU156
 407 0018 1F4C     		ldr	r4, .L72+8
  98:../application/Src/shift_registers.c **** 	{
 408              		.loc 1 98 5 view .LVU157
 409 001a 03F0FD03 		and	r3, r3, #253
 410 001e 012B     		cmp	r3, #1
 101:../application/Src/shift_registers.c **** 		// Latch impulse
 411              		.loc 1 101 14 view .LVU158
 412 0020 F368     		ldr	r3, [r6, #12]
  98:../application/Src/shift_registers.c **** 	{
 413              		.loc 1 98 5 view .LVU159
 414 0022 00F03782 		beq	.L71
 104:../application/Src/shift_registers.c **** 		for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 105:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 106:../application/Src/shift_registers.c **** 			
 107:../application/Src/shift_registers.c **** 	}
 108:../application/Src/shift_registers.c **** 	else	// HC165 negative polarity
 109:../application/Src/shift_registers.c **** 	{
 110:../application/Src/shift_registers.c **** 		// set SCK high
 111:../application/Src/shift_registers.c **** 		GPIOB->ODR |= GPIO_Pin_3;
 415              		.loc 1 111 3 is_stmt 1 view .LVU160
 416              		.loc 1 111 14 is_stmt 0 view .LVU161
 417 0026 43F00803 		orr	r3, r3, #8
 418 002a F360     		str	r3, [r6, #12]
 112:../application/Src/shift_registers.c **** 		// Latch impulse
 113:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 419              		.loc 1 113 3 is_stmt 1 view .LVU162
 420              		.loc 1 113 28 is_stmt 0 view .LVU163
 421 002c 95F90230 		ldrsb	r3, [r5, #2]
 422              		.loc 1 113 40 view .LVU164
 423 0030 54F83320 		ldr	r2, [r4, r3, lsl #3]
 424              		.loc 1 113 92 view .LVU165
 425 0034 04EBC303 		add	r3, r4, r3, lsl #3
 426 0038 9988     		ldrh	r1, [r3, #4]
 427              		.loc 1 113 51 view .LVU166
 428 003a D368     		ldr	r3, [r2, #12]
 429 003c 23EA0103 		bic	r3, r3, r1
ARM GAS  /tmp/cci73dOf.s 			page 12


 430 0040 D360     		str	r3, [r2, #12]
 114:../application/Src/shift_registers.c **** 		for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 431              		.loc 1 114 3 is_stmt 1 view .LVU167
 432              	.LBB28:
 433              		.loc 1 114 8 view .LVU168
 434              	.LVL34:
 435              		.loc 1 114 17 view .LVU169
 436              		.loc 1 114 45 view .LVU170
 437              	.LBB29:
 438              	.LBI29:
 439              		.file 2 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h"
   1:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @version  V1.30
   5:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
   7:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @note
   8:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  10:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  11:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  15:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  16:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  22:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  24:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  27:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  29:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  34:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
  36:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * . 
  38:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  42:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  46:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 750: \n
ARM GAS  /tmp/cci73dOf.s 			page 13


  47:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  50:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  54:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  58:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  60:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  61:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  62:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -save */
  63:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e10  */
  64:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e530 */
  65:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e550 */
  66:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e754 */
  67:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e750 */
  68:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e528 */
  69:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e751 */
  70:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  71:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  72:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - CMSIS version number
  75:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
  78:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  79:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  80:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  extern "C" {
  82:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif 
  83:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  84:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  88:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  90:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  92:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
  93:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
  95:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  96:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  97:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cci73dOf.s 			page 14


 104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * IO definitions
 106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
 111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                 Register Abstraction
 122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  @{
 125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
 126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
ARM GAS  /tmp/cci73dOf.s 			page 15


 161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
ARM GAS  /tmp/cci73dOf.s 			page 16


 218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
ARM GAS  /tmp/cci73dOf.s 			page 17


 275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                                      
 314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
ARM GAS  /tmp/cci73dOf.s 			page 18


 332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SysTick_Type;
 372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
ARM GAS  /tmp/cci73dOf.s 			page 19


 389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  union  
 413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   {
 414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cci73dOf.s 			page 20


 446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
ARM GAS  /tmp/cci73dOf.s 			page 21


 503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } MPU_Type;                                                
 549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Type Register */
 551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cci73dOf.s 			page 22


 560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Control Register */
 561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 594:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 597:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 600:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 603:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 606:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 609:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 612:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 614:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 615:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 616:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
ARM GAS  /tmp/cci73dOf.s 			page 23


 617:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 619:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 620:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 621:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 622:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 628:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 632:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 635:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 638:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 641:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 644:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 647:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 650:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 653:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 656:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 659:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 662:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 665:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 669:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 672:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
ARM GAS  /tmp/cci73dOf.s 			page 24


 674:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 676:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 679:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 682:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 685:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 688:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 691:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 694:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 697:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 703:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 706:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 709:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 713:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 714:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 722:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 729:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
ARM GAS  /tmp/cci73dOf.s 			page 25


 731:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 733:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 734:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 736:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 737:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 738:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 741:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 745:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 749:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 753:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 757:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 758:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 759:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 760:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 762:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 765:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 768:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFI                             __wfi
 770:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
 777:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 784:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 785:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
ARM GAS  /tmp/cci73dOf.s 			page 26


 788:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 790:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 791:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 792:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 794:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
 795:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 796:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 798:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 800:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 801:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 803:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 805:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 808:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 810:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 811:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 813:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 815:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
 817:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 818:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 820:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 821:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 823:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 825:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 828:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 830:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 831:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 833:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 834:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 835:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 836:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 838:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 840:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 841:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 843:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
ARM GAS  /tmp/cci73dOf.s 			page 27


 845:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 846:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 848:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 850:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 851:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 853:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 854:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 856:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 858:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 860:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 861:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 863:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 864:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 865:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 867:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 869:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 870:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 872:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 874:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 875:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 876:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 878:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 879:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 881:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 882:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 883:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 885:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 887:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 888:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 890:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
 891:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 892:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 894:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 896:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 897:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 899:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 900:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 901:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
ARM GAS  /tmp/cci73dOf.s 			page 28


 902:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 903:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 906:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 908:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
 909:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 910:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 912:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 914:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 915:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
 917:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
 918:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 919:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
 920:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 921:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 923:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 924:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 926:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
 927:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 928:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
 929:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 930:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 932:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 934:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 935:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 937:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 939:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 941:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 942:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 944:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 945:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 946:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 948:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 950:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 953:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 954:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 955:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 957:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/cci73dOf.s 			page 29


 959:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 960:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 961:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 963:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 966:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 967:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 968:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 970:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 971:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 972:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 974:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 976:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 979:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 980:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 981:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 983:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
 984:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 985:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 987:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 989:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 992:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 993:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 994:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 996:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 997:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 998:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1000:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1002:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1005:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1006:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1007:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1009:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1011:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1013:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1015:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
ARM GAS  /tmp/cci73dOf.s 			page 30


1016:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1018:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1019:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1020:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1022:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
1023:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1024:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1026:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1028:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regControl);
1030:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1031:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1032:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1033:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1034:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1035:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1037:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1038:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1039:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1041:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regControl = control;
1043:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1044:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1045:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1047:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1048:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1049:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1052:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1055:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1058:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1064:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
ARM GAS  /tmp/cci73dOf.s 			page 31


1073:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1076:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1077:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1078:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1080:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1082:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1084:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1086:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1087:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1089:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1091:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1094:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1096:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1097:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1099:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
ARM GAS  /tmp/cci73dOf.s 			page 32


1130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
ARM GAS  /tmp/cci73dOf.s 			page 33


1187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
 440              		.loc 2 1210 22 view .LVU171
 441              	.LBB30:
 442              		.loc 2 1210 53 view .LVU172
 443              		.syntax unified
 444              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 445 0042 00BF     		nop
 446              	@ 0 "" 2
 447              		.thumb
 448              		.syntax unified
 449              	.LBE30:
 450              	.LBE29:
 451              		.loc 1 114 40 view .LVU173
 452              	.LVL35:
 453              		.loc 1 114 17 view .LVU174
 454              		.loc 1 114 45 view .LVU175
 455              	.LBB35:
 456              		.loc 2 1210 22 view .LVU176
 457              	.LBB31:
 458              		.loc 2 1210 53 view .LVU177
 459              		.syntax unified
 460              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 461 0044 00BF     		nop
 462              	@ 0 "" 2
 463              		.thumb
 464              		.syntax unified
 465              	.LBE31:
 466              	.LBE35:
 467              		.loc 1 114 40 view .LVU178
 468              	.LVL36:
 469              		.loc 1 114 17 view .LVU179
 470              		.loc 1 114 45 view .LVU180
 471              	.LBB36:
 472              		.loc 2 1210 22 view .LVU181
ARM GAS  /tmp/cci73dOf.s 			page 34


 473              	.LBB32:
 474              		.loc 2 1210 53 view .LVU182
 475              		.syntax unified
 476              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 477 0046 00BF     		nop
 478              	@ 0 "" 2
 479              		.thumb
 480              		.syntax unified
 481              	.LBE32:
 482              	.LBE36:
 483              		.loc 1 114 40 view .LVU183
 484              	.LVL37:
 485              		.loc 1 114 17 view .LVU184
 486              		.loc 1 114 45 view .LVU185
 487              	.LBB37:
 488              		.loc 2 1210 22 view .LVU186
 489              	.LBB33:
 490              		.loc 2 1210 53 view .LVU187
 491              		.syntax unified
 492              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 493 0048 00BF     		nop
 494              	@ 0 "" 2
 495              		.thumb
 496              		.syntax unified
 497              	.LBE33:
 498              	.LBE37:
 499              		.loc 1 114 40 view .LVU188
 500              	.LVL38:
 501              		.loc 1 114 17 view .LVU189
 502              		.loc 1 114 45 view .LVU190
 503              	.LBB38:
 504              		.loc 2 1210 22 view .LVU191
 505              	.LBB34:
 506              		.loc 2 1210 53 view .LVU192
 507              		.syntax unified
 508              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 509 004a 00BF     		nop
 510              	@ 0 "" 2
 511              		.thumb
 512              		.syntax unified
 513              	.LBE34:
 514              	.LBE38:
 515              		.loc 1 114 40 view .LVU193
 516              	.LVL39:
 517              		.loc 1 114 17 view .LVU194
 518              	.LBE28:
 115:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR |= pin_config[shift_register->pin_latch].pin;			
 519              		.loc 1 115 3 view .LVU195
 520              		.loc 1 115 28 is_stmt 0 view .LVU196
 521 004c 95F90230 		ldrsb	r3, [r5, #2]
 522              		.loc 1 115 40 view .LVU197
 523 0050 54F83320 		ldr	r2, [r4, r3, lsl #3]
 524              		.loc 1 115 91 view .LVU198
 525 0054 04EBC303 		add	r3, r4, r3, lsl #3
 526 0058 9B88     		ldrh	r3, [r3, #4]
 527              		.loc 1 115 51 view .LVU199
 528 005a D168     		ldr	r1, [r2, #12]
ARM GAS  /tmp/cci73dOf.s 			page 35


 529 005c 0B43     		orrs	r3, r3, r1
 530 005e D360     		str	r3, [r2, #12]
 531              	.LVL40:
 532              	.L20:
 116:../application/Src/shift_registers.c **** 	}
 117:../application/Src/shift_registers.c **** 	
 118:../application/Src/shift_registers.c **** 	reg_cnt = (uint8_t) ((float)shift_register->button_cnt/8.0);		// number of data bytes to read
 533              		.loc 1 118 2 is_stmt 1 view .LVU200
 534              		.loc 1 118 23 is_stmt 0 view .LVU201
 535 0060 6878     		ldrb	r0, [r5, #1]	@ zero_extendqisi2
 536 0062 FFF7FEFF 		bl	__aeabi_ui2f
 537              	.LVL41:
 538 0066 FFF7FEFF 		bl	__aeabi_f2d
 539              	.LVL42:
 540              		.loc 1 118 56 view .LVU202
 541 006a 0022     		movs	r2, #0
 542 006c 4FF07F53 		mov	r3, #1069547520
 543 0070 FFF7FEFF 		bl	__aeabi_dmul
 544              	.LVL43:
 545              		.loc 1 118 10 view .LVU203
 546 0074 FFF7FEFF 		bl	__aeabi_d2uiz
 547              	.LVL44:
 119:../application/Src/shift_registers.c **** 	for (uint8_t i=0; i<reg_cnt; i++)
 548              		.loc 1 119 2 is_stmt 1 view .LVU204
 549              	.LBB39:
 550              		.loc 1 119 7 view .LVU205
 551              		.loc 1 119 20 view .LVU206
 552              		.loc 1 119 2 is_stmt 0 view .LVU207
 553 0078 10F0FF00 		ands	r0, r0, #255
 554              	.LVL45:
 555              		.loc 1 119 2 view .LVU208
 556 007c 00F00882 		beq	.L18
 557 0080 0138     		subs	r0, r0, #1
 558 0082 C0B2     		uxtb	r0, r0
 559              	.LBB40:
 120:../application/Src/shift_registers.c **** 	{
 121:../application/Src/shift_registers.c **** 		uint8_t mask = 0x80;
 122:../application/Src/shift_registers.c **** 		
 123:../application/Src/shift_registers.c **** 		data[i] = 0;
 560              		.loc 1 123 11 view .LVU209
 561 0084 0026     		movs	r6, #0
 124:../application/Src/shift_registers.c **** 		
 125:../application/Src/shift_registers.c **** 		if (shift_register->type == HC165_PULL_DOWN || shift_register->type == CD4021_PULL_DOWN)
 126:../application/Src/shift_registers.c **** 		{
 127:../application/Src/shift_registers.c **** 			do
 128:../application/Src/shift_registers.c **** 			{
 129:../application/Src/shift_registers.c **** 				GPIOB->ODR &= ~GPIO_Pin_3;
 130:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 131:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 132:../application/Src/shift_registers.c **** 				{
 133:../application/Src/shift_registers.c **** 					data[i] |= mask; 
 134:../application/Src/shift_registers.c **** 				}
 135:../application/Src/shift_registers.c **** 				GPIOB->ODR |= GPIO_Pin_3;			
 136:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 137:../application/Src/shift_registers.c **** 				
 138:../application/Src/shift_registers.c **** 				mask = mask >> 1;
 139:../application/Src/shift_registers.c **** 			} while (mask);
ARM GAS  /tmp/cci73dOf.s 			page 36


 140:../application/Src/shift_registers.c **** 		}
 141:../application/Src/shift_registers.c **** 		else	// inverted connection
 142:../application/Src/shift_registers.c **** 		{
 143:../application/Src/shift_registers.c **** 			do
 144:../application/Src/shift_registers.c **** 			{
 145:../application/Src/shift_registers.c **** 				GPIOB->ODR &= ~GPIO_Pin_3;
 562              		.loc 1 145 16 view .LVU210
 563 0086 024B     		ldr	r3, .L72
 564 0088 3844     		add	r0, r0, r7
 565 008a 7A1E     		subs	r2, r7, #1
 566 008c 05E1     		b	.L40
 567              	.L73:
 568 008e 00BF     		.align	2
 569              	.L72:
 570 0090 000C0140 		.word	1073810432
 571 0094 08000310 		.word	268632072
 572 0098 00000000 		.word	pin_config
 573              	.LVL46:
 574              	.L22:
 143:../application/Src/shift_registers.c **** 			{
 575              		.loc 1 143 4 is_stmt 1 view .LVU211
 576              		.loc 1 145 5 view .LVU212
 146:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 577              		.loc 1 146 5 view .LVU213
 578              	.LBB41:
 579              		.loc 1 146 10 view .LVU214
 580              		.loc 1 146 19 view .LVU215
 581              		.loc 1 146 47 view .LVU216
 582              	.LBB42:
 583              	.LBI42:
 584              		.loc 2 1210 22 view .LVU217
 585              	.LBB43:
 586              		.loc 2 1210 53 view .LVU218
 587              		.syntax unified
 588              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 589 009c 00BF     		nop
 590              	@ 0 "" 2
 591              		.thumb
 592              		.syntax unified
 593              	.LBE43:
 594              	.LBE42:
 595              		.loc 1 146 42 view .LVU219
 596              	.LVL47:
 597              		.loc 1 146 19 view .LVU220
 598              		.loc 1 146 47 view .LVU221
 599              	.LBB83:
 600              		.loc 2 1210 22 view .LVU222
 601              	.LBB44:
 602              		.loc 2 1210 53 view .LVU223
 603              		.syntax unified
 604              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 605 009e 00BF     		nop
 606              	@ 0 "" 2
 607              		.thumb
 608              		.syntax unified
 609              	.LBE44:
 610              	.LBE83:
ARM GAS  /tmp/cci73dOf.s 			page 37


 611              		.loc 1 146 42 view .LVU224
 612              	.LVL48:
 613              		.loc 1 146 19 view .LVU225
 614              		.loc 1 146 47 view .LVU226
 615              	.LBB84:
 616              		.loc 2 1210 22 view .LVU227
 617              	.LBB45:
 618              		.loc 2 1210 53 view .LVU228
 619              		.syntax unified
 620              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 621 00a0 00BF     		nop
 622              	@ 0 "" 2
 623              		.thumb
 624              		.syntax unified
 625              	.LBE45:
 626              	.LBE84:
 627              		.loc 1 146 42 view .LVU229
 628              	.LVL49:
 629              		.loc 1 146 19 view .LVU230
 630              		.loc 1 146 47 view .LVU231
 631              	.LBB85:
 632              		.loc 2 1210 22 view .LVU232
 633              	.LBB46:
 634              		.loc 2 1210 53 view .LVU233
 635              		.syntax unified
 636              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 637 00a2 00BF     		nop
 638              	@ 0 "" 2
 639              		.thumb
 640              		.syntax unified
 641              	.LBE46:
 642              	.LBE85:
 643              		.loc 1 146 42 view .LVU234
 644              	.LVL50:
 645              		.loc 1 146 19 view .LVU235
 646              		.loc 1 146 47 view .LVU236
 647              	.LBB86:
 648              		.loc 2 1210 22 view .LVU237
 649              	.LBB47:
 650              		.loc 2 1210 53 view .LVU238
 651              		.syntax unified
 652              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 653 00a4 00BF     		nop
 654              	@ 0 "" 2
 655              		.thumb
 656              		.syntax unified
 657              	.LBE47:
 658              	.LBE86:
 659              		.loc 1 146 42 view .LVU239
 660              	.LVL51:
 661              		.loc 1 146 19 view .LVU240
 662              	.LBE41:
 147:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 663              		.loc 1 147 5 view .LVU241
 664              		.loc 1 147 35 is_stmt 0 view .LVU242
 665 00a6 95F90310 		ldrsb	r1, [r5, #3]
 666              		.loc 1 147 46 view .LVU243
ARM GAS  /tmp/cci73dOf.s 			page 38


 667 00aa 54F83170 		ldr	r7, [r4, r1, lsl #3]
 668              		.loc 1 147 95 view .LVU244
 669 00ae 04EBC101 		add	r1, r4, r1, lsl #3
 670              		.loc 1 147 51 view .LVU245
 671 00b2 BF68     		ldr	r7, [r7, #8]
 672              		.loc 1 147 95 view .LVU246
 673 00b4 8988     		ldrh	r1, [r1, #4]
 674              		.loc 1 147 7 view .LVU247
 675 00b6 3942     		tst	r1, r7
 676 00b8 03D1     		bne	.L32
 148:../application/Src/shift_registers.c **** 				{
 149:../application/Src/shift_registers.c **** 					data[i] |= mask; 
 677              		.loc 1 149 6 is_stmt 1 view .LVU248
 678              		.loc 1 149 14 is_stmt 0 view .LVU249
 679 00ba 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 680 00bc 61F07F01 		orn	r1, r1, #127
 681 00c0 1170     		strb	r1, [r2]
 682              	.L32:
 150:../application/Src/shift_registers.c **** 				}				
 151:../application/Src/shift_registers.c **** 				GPIOB->ODR |= GPIO_Pin_3;
 683              		.loc 1 151 5 is_stmt 1 view .LVU250
 684              		.loc 1 151 16 is_stmt 0 view .LVU251
 685 00c2 D968     		ldr	r1, [r3, #12]
 686 00c4 41F00801 		orr	r1, r1, #8
 687 00c8 D960     		str	r1, [r3, #12]
 152:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 688              		.loc 1 152 5 is_stmt 1 view .LVU252
 689              	.LBB122:
 690              		.loc 1 152 10 view .LVU253
 691              	.LVL52:
 692              		.loc 1 152 19 view .LVU254
 693              		.loc 1 152 47 view .LVU255
 694              	.LBB123:
 695              	.LBI123:
 696              		.loc 2 1210 22 view .LVU256
 697              	.LBB124:
 698              		.loc 2 1210 53 view .LVU257
 699              		.syntax unified
 700              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 701 00ca 00BF     		nop
 702              	@ 0 "" 2
 703              		.thumb
 704              		.syntax unified
 705              	.LBE124:
 706              	.LBE123:
 707              		.loc 1 152 42 view .LVU258
 708              	.LVL53:
 709              		.loc 1 152 19 view .LVU259
 710              		.loc 1 152 47 view .LVU260
 711              	.LBB164:
 712              		.loc 2 1210 22 view .LVU261
 713              	.LBB125:
 714              		.loc 2 1210 53 view .LVU262
 715              		.syntax unified
 716              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 717 00cc 00BF     		nop
 718              	@ 0 "" 2
ARM GAS  /tmp/cci73dOf.s 			page 39


 719              		.thumb
 720              		.syntax unified
 721              	.LBE125:
 722              	.LBE164:
 723              		.loc 1 152 42 view .LVU263
 724              	.LVL54:
 725              		.loc 1 152 19 view .LVU264
 726              		.loc 1 152 47 view .LVU265
 727              	.LBB165:
 728              		.loc 2 1210 22 view .LVU266
 729              	.LBB126:
 730              		.loc 2 1210 53 view .LVU267
 731              		.syntax unified
 732              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 733 00ce 00BF     		nop
 734              	@ 0 "" 2
 735              		.thumb
 736              		.syntax unified
 737              	.LBE126:
 738              	.LBE165:
 739              		.loc 1 152 42 view .LVU268
 740              	.LVL55:
 741              		.loc 1 152 19 view .LVU269
 742              		.loc 1 152 47 view .LVU270
 743              	.LBB166:
 744              		.loc 2 1210 22 view .LVU271
 745              	.LBB127:
 746              		.loc 2 1210 53 view .LVU272
 747              		.syntax unified
 748              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 749 00d0 00BF     		nop
 750              	@ 0 "" 2
 751              		.thumb
 752              		.syntax unified
 753              	.LBE127:
 754              	.LBE166:
 755              		.loc 1 152 42 view .LVU273
 756              	.LVL56:
 757              		.loc 1 152 19 view .LVU274
 758              		.loc 1 152 47 view .LVU275
 759              	.LBB167:
 760              		.loc 2 1210 22 view .LVU276
 761              	.LBB128:
 762              		.loc 2 1210 53 view .LVU277
 763              		.syntax unified
 764              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 765 00d2 00BF     		nop
 766              	@ 0 "" 2
 767              		.thumb
 768              		.syntax unified
 769              	.LBE128:
 770              	.LBE167:
 771              		.loc 1 152 42 view .LVU278
 772              	.LVL57:
 773              		.loc 1 152 19 view .LVU279
 774              	.LBE122:
 153:../application/Src/shift_registers.c **** 
ARM GAS  /tmp/cci73dOf.s 			page 40


 154:../application/Src/shift_registers.c **** 				mask = mask >> 1;
 775              		.loc 1 154 5 view .LVU280
 155:../application/Src/shift_registers.c **** 			} while (mask);
 776              		.loc 1 155 12 view .LVU281
 143:../application/Src/shift_registers.c **** 			{
 777              		.loc 1 143 4 view .LVU282
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 778              		.loc 1 145 5 view .LVU283
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 779              		.loc 1 145 16 is_stmt 0 view .LVU284
 780 00d4 D968     		ldr	r1, [r3, #12]
 781 00d6 21F00801 		bic	r1, r1, #8
 782 00da D960     		str	r1, [r3, #12]
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 783              		.loc 1 146 5 is_stmt 1 view .LVU285
 784              	.LBB203:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 785              		.loc 1 146 10 view .LVU286
 786              	.LVL58:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 787              		.loc 1 146 19 view .LVU287
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 788              		.loc 1 146 47 view .LVU288
 789              	.LBB87:
 790              		.loc 2 1210 22 view .LVU289
 791              	.LBB48:
 792              		.loc 2 1210 53 view .LVU290
 793              		.syntax unified
 794              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 795 00dc 00BF     		nop
 796              	@ 0 "" 2
 797              		.thumb
 798              		.syntax unified
 799              	.LBE48:
 800              	.LBE87:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 801              		.loc 1 146 42 view .LVU291
 802              	.LVL59:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 803              		.loc 1 146 19 view .LVU292
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 804              		.loc 1 146 47 view .LVU293
 805              	.LBB88:
 806              		.loc 2 1210 22 view .LVU294
 807              	.LBB49:
 808              		.loc 2 1210 53 view .LVU295
 809              		.syntax unified
 810              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 811 00de 00BF     		nop
 812              	@ 0 "" 2
 813              		.thumb
 814              		.syntax unified
 815              	.LBE49:
 816              	.LBE88:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 817              		.loc 1 146 42 view .LVU296
 818              	.LVL60:
ARM GAS  /tmp/cci73dOf.s 			page 41


 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 819              		.loc 1 146 19 view .LVU297
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 820              		.loc 1 146 47 view .LVU298
 821              	.LBB89:
 822              		.loc 2 1210 22 view .LVU299
 823              	.LBB50:
 824              		.loc 2 1210 53 view .LVU300
 825              		.syntax unified
 826              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 827 00e0 00BF     		nop
 828              	@ 0 "" 2
 829              		.thumb
 830              		.syntax unified
 831              	.LBE50:
 832              	.LBE89:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 833              		.loc 1 146 42 view .LVU301
 834              	.LVL61:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 835              		.loc 1 146 19 view .LVU302
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 836              		.loc 1 146 47 view .LVU303
 837              	.LBB90:
 838              		.loc 2 1210 22 view .LVU304
 839              	.LBB51:
 840              		.loc 2 1210 53 view .LVU305
 841              		.syntax unified
 842              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 843 00e2 00BF     		nop
 844              	@ 0 "" 2
 845              		.thumb
 846              		.syntax unified
 847              	.LBE51:
 848              	.LBE90:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 849              		.loc 1 146 42 view .LVU306
 850              	.LVL62:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 851              		.loc 1 146 19 view .LVU307
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 852              		.loc 1 146 47 view .LVU308
 853              	.LBB91:
 854              		.loc 2 1210 22 view .LVU309
 855              	.LBB52:
 856              		.loc 2 1210 53 view .LVU310
 857              		.syntax unified
 858              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 859 00e4 00BF     		nop
 860              	@ 0 "" 2
 861              		.thumb
 862              		.syntax unified
 863              	.LBE52:
 864              	.LBE91:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 865              		.loc 1 146 42 view .LVU311
 866              	.LVL63:
ARM GAS  /tmp/cci73dOf.s 			page 42


 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 867              		.loc 1 146 19 view .LVU312
 868              	.LBE203:
 147:../application/Src/shift_registers.c **** 				{
 869              		.loc 1 147 5 view .LVU313
 147:../application/Src/shift_registers.c **** 				{
 870              		.loc 1 147 35 is_stmt 0 view .LVU314
 871 00e6 95F90310 		ldrsb	r1, [r5, #3]
 147:../application/Src/shift_registers.c **** 				{
 872              		.loc 1 147 46 view .LVU315
 873 00ea 54F83170 		ldr	r7, [r4, r1, lsl #3]
 147:../application/Src/shift_registers.c **** 				{
 874              		.loc 1 147 95 view .LVU316
 875 00ee 04EBC101 		add	r1, r4, r1, lsl #3
 147:../application/Src/shift_registers.c **** 				{
 876              		.loc 1 147 51 view .LVU317
 877 00f2 BF68     		ldr	r7, [r7, #8]
 147:../application/Src/shift_registers.c **** 				{
 878              		.loc 1 147 95 view .LVU318
 879 00f4 8988     		ldrh	r1, [r1, #4]
 147:../application/Src/shift_registers.c **** 				{
 880              		.loc 1 147 7 view .LVU319
 881 00f6 3942     		tst	r1, r7
 882 00f8 03D1     		bne	.L33
 149:../application/Src/shift_registers.c **** 				}				
 883              		.loc 1 149 6 is_stmt 1 view .LVU320
 149:../application/Src/shift_registers.c **** 				}				
 884              		.loc 1 149 14 is_stmt 0 view .LVU321
 885 00fa 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 886 00fc 41F04001 		orr	r1, r1, #64
 887 0100 1170     		strb	r1, [r2]
 888              	.L33:
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 889              		.loc 1 151 5 is_stmt 1 view .LVU322
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 890              		.loc 1 151 16 is_stmt 0 view .LVU323
 891 0102 D968     		ldr	r1, [r3, #12]
 892 0104 41F00801 		orr	r1, r1, #8
 893 0108 D960     		str	r1, [r3, #12]
 152:../application/Src/shift_registers.c **** 
 894              		.loc 1 152 5 is_stmt 1 view .LVU324
 895              	.LBB204:
 152:../application/Src/shift_registers.c **** 
 896              		.loc 1 152 10 view .LVU325
 897              	.LVL64:
 152:../application/Src/shift_registers.c **** 
 898              		.loc 1 152 19 view .LVU326
 152:../application/Src/shift_registers.c **** 
 899              		.loc 1 152 47 view .LVU327
 900              	.LBB168:
 901              		.loc 2 1210 22 view .LVU328
 902              	.LBB129:
 903              		.loc 2 1210 53 view .LVU329
 904              		.syntax unified
 905              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 906 010a 00BF     		nop
 907              	@ 0 "" 2
ARM GAS  /tmp/cci73dOf.s 			page 43


 908              		.thumb
 909              		.syntax unified
 910              	.LBE129:
 911              	.LBE168:
 152:../application/Src/shift_registers.c **** 
 912              		.loc 1 152 42 view .LVU330
 913              	.LVL65:
 152:../application/Src/shift_registers.c **** 
 914              		.loc 1 152 19 view .LVU331
 152:../application/Src/shift_registers.c **** 
 915              		.loc 1 152 47 view .LVU332
 916              	.LBB169:
 917              		.loc 2 1210 22 view .LVU333
 918              	.LBB130:
 919              		.loc 2 1210 53 view .LVU334
 920              		.syntax unified
 921              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 922 010c 00BF     		nop
 923              	@ 0 "" 2
 924              		.thumb
 925              		.syntax unified
 926              	.LBE130:
 927              	.LBE169:
 152:../application/Src/shift_registers.c **** 
 928              		.loc 1 152 42 view .LVU335
 929              	.LVL66:
 152:../application/Src/shift_registers.c **** 
 930              		.loc 1 152 19 view .LVU336
 152:../application/Src/shift_registers.c **** 
 931              		.loc 1 152 47 view .LVU337
 932              	.LBB170:
 933              		.loc 2 1210 22 view .LVU338
 934              	.LBB131:
 935              		.loc 2 1210 53 view .LVU339
 936              		.syntax unified
 937              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 938 010e 00BF     		nop
 939              	@ 0 "" 2
 940              		.thumb
 941              		.syntax unified
 942              	.LBE131:
 943              	.LBE170:
 152:../application/Src/shift_registers.c **** 
 944              		.loc 1 152 42 view .LVU340
 945              	.LVL67:
 152:../application/Src/shift_registers.c **** 
 946              		.loc 1 152 19 view .LVU341
 152:../application/Src/shift_registers.c **** 
 947              		.loc 1 152 47 view .LVU342
 948              	.LBB171:
 949              		.loc 2 1210 22 view .LVU343
 950              	.LBB132:
 951              		.loc 2 1210 53 view .LVU344
 952              		.syntax unified
 953              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 954 0110 00BF     		nop
 955              	@ 0 "" 2
ARM GAS  /tmp/cci73dOf.s 			page 44


 956              		.thumb
 957              		.syntax unified
 958              	.LBE132:
 959              	.LBE171:
 152:../application/Src/shift_registers.c **** 
 960              		.loc 1 152 42 view .LVU345
 961              	.LVL68:
 152:../application/Src/shift_registers.c **** 
 962              		.loc 1 152 19 view .LVU346
 152:../application/Src/shift_registers.c **** 
 963              		.loc 1 152 47 view .LVU347
 964              	.LBB172:
 965              		.loc 2 1210 22 view .LVU348
 966              	.LBB133:
 967              		.loc 2 1210 53 view .LVU349
 968              		.syntax unified
 969              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 970 0112 00BF     		nop
 971              	@ 0 "" 2
 972              		.thumb
 973              		.syntax unified
 974              	.LBE133:
 975              	.LBE172:
 152:../application/Src/shift_registers.c **** 
 976              		.loc 1 152 42 view .LVU350
 977              	.LVL69:
 152:../application/Src/shift_registers.c **** 
 978              		.loc 1 152 19 view .LVU351
 979              	.LBE204:
 154:../application/Src/shift_registers.c **** 			} while (mask);
 980              		.loc 1 154 5 view .LVU352
 981              		.loc 1 155 12 view .LVU353
 143:../application/Src/shift_registers.c **** 			{
 982              		.loc 1 143 4 view .LVU354
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 983              		.loc 1 145 5 view .LVU355
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 984              		.loc 1 145 16 is_stmt 0 view .LVU356
 985 0114 D968     		ldr	r1, [r3, #12]
 986 0116 21F00801 		bic	r1, r1, #8
 987 011a D960     		str	r1, [r3, #12]
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 988              		.loc 1 146 5 is_stmt 1 view .LVU357
 989              	.LBB205:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 990              		.loc 1 146 10 view .LVU358
 991              	.LVL70:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 992              		.loc 1 146 19 view .LVU359
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 993              		.loc 1 146 47 view .LVU360
 994              	.LBB92:
 995              		.loc 2 1210 22 view .LVU361
 996              	.LBB53:
 997              		.loc 2 1210 53 view .LVU362
 998              		.syntax unified
 999              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
ARM GAS  /tmp/cci73dOf.s 			page 45


 1000 011c 00BF     		nop
 1001              	@ 0 "" 2
 1002              		.thumb
 1003              		.syntax unified
 1004              	.LBE53:
 1005              	.LBE92:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1006              		.loc 1 146 42 view .LVU363
 1007              	.LVL71:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1008              		.loc 1 146 19 view .LVU364
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1009              		.loc 1 146 47 view .LVU365
 1010              	.LBB93:
 1011              		.loc 2 1210 22 view .LVU366
 1012              	.LBB54:
 1013              		.loc 2 1210 53 view .LVU367
 1014              		.syntax unified
 1015              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1016 011e 00BF     		nop
 1017              	@ 0 "" 2
 1018              		.thumb
 1019              		.syntax unified
 1020              	.LBE54:
 1021              	.LBE93:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1022              		.loc 1 146 42 view .LVU368
 1023              	.LVL72:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1024              		.loc 1 146 19 view .LVU369
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1025              		.loc 1 146 47 view .LVU370
 1026              	.LBB94:
 1027              		.loc 2 1210 22 view .LVU371
 1028              	.LBB55:
 1029              		.loc 2 1210 53 view .LVU372
 1030              		.syntax unified
 1031              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1032 0120 00BF     		nop
 1033              	@ 0 "" 2
 1034              		.thumb
 1035              		.syntax unified
 1036              	.LBE55:
 1037              	.LBE94:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1038              		.loc 1 146 42 view .LVU373
 1039              	.LVL73:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1040              		.loc 1 146 19 view .LVU374
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1041              		.loc 1 146 47 view .LVU375
 1042              	.LBB95:
 1043              		.loc 2 1210 22 view .LVU376
 1044              	.LBB56:
 1045              		.loc 2 1210 53 view .LVU377
 1046              		.syntax unified
 1047              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
ARM GAS  /tmp/cci73dOf.s 			page 46


 1048 0122 00BF     		nop
 1049              	@ 0 "" 2
 1050              		.thumb
 1051              		.syntax unified
 1052              	.LBE56:
 1053              	.LBE95:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1054              		.loc 1 146 42 view .LVU378
 1055              	.LVL74:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1056              		.loc 1 146 19 view .LVU379
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1057              		.loc 1 146 47 view .LVU380
 1058              	.LBB96:
 1059              		.loc 2 1210 22 view .LVU381
 1060              	.LBB57:
 1061              		.loc 2 1210 53 view .LVU382
 1062              		.syntax unified
 1063              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1064 0124 00BF     		nop
 1065              	@ 0 "" 2
 1066              		.thumb
 1067              		.syntax unified
 1068              	.LBE57:
 1069              	.LBE96:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1070              		.loc 1 146 42 view .LVU383
 1071              	.LVL75:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1072              		.loc 1 146 19 view .LVU384
 1073              	.LBE205:
 147:../application/Src/shift_registers.c **** 				{
 1074              		.loc 1 147 5 view .LVU385
 147:../application/Src/shift_registers.c **** 				{
 1075              		.loc 1 147 35 is_stmt 0 view .LVU386
 1076 0126 95F90310 		ldrsb	r1, [r5, #3]
 147:../application/Src/shift_registers.c **** 				{
 1077              		.loc 1 147 46 view .LVU387
 1078 012a 54F83170 		ldr	r7, [r4, r1, lsl #3]
 147:../application/Src/shift_registers.c **** 				{
 1079              		.loc 1 147 95 view .LVU388
 1080 012e 04EBC101 		add	r1, r4, r1, lsl #3
 147:../application/Src/shift_registers.c **** 				{
 1081              		.loc 1 147 51 view .LVU389
 1082 0132 BF68     		ldr	r7, [r7, #8]
 147:../application/Src/shift_registers.c **** 				{
 1083              		.loc 1 147 95 view .LVU390
 1084 0134 8988     		ldrh	r1, [r1, #4]
 147:../application/Src/shift_registers.c **** 				{
 1085              		.loc 1 147 7 view .LVU391
 1086 0136 3942     		tst	r1, r7
 1087 0138 03D1     		bne	.L34
 149:../application/Src/shift_registers.c **** 				}				
 1088              		.loc 1 149 6 is_stmt 1 view .LVU392
 149:../application/Src/shift_registers.c **** 				}				
 1089              		.loc 1 149 14 is_stmt 0 view .LVU393
 1090 013a 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
ARM GAS  /tmp/cci73dOf.s 			page 47


 1091 013c 41F02001 		orr	r1, r1, #32
 1092 0140 1170     		strb	r1, [r2]
 1093              	.L34:
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1094              		.loc 1 151 5 is_stmt 1 view .LVU394
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1095              		.loc 1 151 16 is_stmt 0 view .LVU395
 1096 0142 D968     		ldr	r1, [r3, #12]
 1097 0144 41F00801 		orr	r1, r1, #8
 1098 0148 D960     		str	r1, [r3, #12]
 152:../application/Src/shift_registers.c **** 
 1099              		.loc 1 152 5 is_stmt 1 view .LVU396
 1100              	.LBB206:
 152:../application/Src/shift_registers.c **** 
 1101              		.loc 1 152 10 view .LVU397
 1102              	.LVL76:
 152:../application/Src/shift_registers.c **** 
 1103              		.loc 1 152 19 view .LVU398
 152:../application/Src/shift_registers.c **** 
 1104              		.loc 1 152 47 view .LVU399
 1105              	.LBB173:
 1106              		.loc 2 1210 22 view .LVU400
 1107              	.LBB134:
 1108              		.loc 2 1210 53 view .LVU401
 1109              		.syntax unified
 1110              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1111 014a 00BF     		nop
 1112              	@ 0 "" 2
 1113              		.thumb
 1114              		.syntax unified
 1115              	.LBE134:
 1116              	.LBE173:
 152:../application/Src/shift_registers.c **** 
 1117              		.loc 1 152 42 view .LVU402
 1118              	.LVL77:
 152:../application/Src/shift_registers.c **** 
 1119              		.loc 1 152 19 view .LVU403
 152:../application/Src/shift_registers.c **** 
 1120              		.loc 1 152 47 view .LVU404
 1121              	.LBB174:
 1122              		.loc 2 1210 22 view .LVU405
 1123              	.LBB135:
 1124              		.loc 2 1210 53 view .LVU406
 1125              		.syntax unified
 1126              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1127 014c 00BF     		nop
 1128              	@ 0 "" 2
 1129              		.thumb
 1130              		.syntax unified
 1131              	.LBE135:
 1132              	.LBE174:
 152:../application/Src/shift_registers.c **** 
 1133              		.loc 1 152 42 view .LVU407
 1134              	.LVL78:
 152:../application/Src/shift_registers.c **** 
 1135              		.loc 1 152 19 view .LVU408
 152:../application/Src/shift_registers.c **** 
ARM GAS  /tmp/cci73dOf.s 			page 48


 1136              		.loc 1 152 47 view .LVU409
 1137              	.LBB175:
 1138              		.loc 2 1210 22 view .LVU410
 1139              	.LBB136:
 1140              		.loc 2 1210 53 view .LVU411
 1141              		.syntax unified
 1142              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1143 014e 00BF     		nop
 1144              	@ 0 "" 2
 1145              		.thumb
 1146              		.syntax unified
 1147              	.LBE136:
 1148              	.LBE175:
 152:../application/Src/shift_registers.c **** 
 1149              		.loc 1 152 42 view .LVU412
 1150              	.LVL79:
 152:../application/Src/shift_registers.c **** 
 1151              		.loc 1 152 19 view .LVU413
 152:../application/Src/shift_registers.c **** 
 1152              		.loc 1 152 47 view .LVU414
 1153              	.LBB176:
 1154              		.loc 2 1210 22 view .LVU415
 1155              	.LBB137:
 1156              		.loc 2 1210 53 view .LVU416
 1157              		.syntax unified
 1158              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1159 0150 00BF     		nop
 1160              	@ 0 "" 2
 1161              		.thumb
 1162              		.syntax unified
 1163              	.LBE137:
 1164              	.LBE176:
 152:../application/Src/shift_registers.c **** 
 1165              		.loc 1 152 42 view .LVU417
 1166              	.LVL80:
 152:../application/Src/shift_registers.c **** 
 1167              		.loc 1 152 19 view .LVU418
 152:../application/Src/shift_registers.c **** 
 1168              		.loc 1 152 47 view .LVU419
 1169              	.LBB177:
 1170              		.loc 2 1210 22 view .LVU420
 1171              	.LBB138:
 1172              		.loc 2 1210 53 view .LVU421
 1173              		.syntax unified
 1174              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1175 0152 00BF     		nop
 1176              	@ 0 "" 2
 1177              		.thumb
 1178              		.syntax unified
 1179              	.LBE138:
 1180              	.LBE177:
 152:../application/Src/shift_registers.c **** 
 1181              		.loc 1 152 42 view .LVU422
 1182              	.LVL81:
 152:../application/Src/shift_registers.c **** 
 1183              		.loc 1 152 19 view .LVU423
 1184              	.LBE206:
ARM GAS  /tmp/cci73dOf.s 			page 49


 154:../application/Src/shift_registers.c **** 			} while (mask);
 1185              		.loc 1 154 5 view .LVU424
 1186              		.loc 1 155 12 view .LVU425
 143:../application/Src/shift_registers.c **** 			{
 1187              		.loc 1 143 4 view .LVU426
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1188              		.loc 1 145 5 view .LVU427
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1189              		.loc 1 145 16 is_stmt 0 view .LVU428
 1190 0154 D968     		ldr	r1, [r3, #12]
 1191 0156 21F00801 		bic	r1, r1, #8
 1192 015a D960     		str	r1, [r3, #12]
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1193              		.loc 1 146 5 is_stmt 1 view .LVU429
 1194              	.LBB207:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1195              		.loc 1 146 10 view .LVU430
 1196              	.LVL82:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1197              		.loc 1 146 19 view .LVU431
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1198              		.loc 1 146 47 view .LVU432
 1199              	.LBB97:
 1200              		.loc 2 1210 22 view .LVU433
 1201              	.LBB58:
 1202              		.loc 2 1210 53 view .LVU434
 1203              		.syntax unified
 1204              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1205 015c 00BF     		nop
 1206              	@ 0 "" 2
 1207              		.thumb
 1208              		.syntax unified
 1209              	.LBE58:
 1210              	.LBE97:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1211              		.loc 1 146 42 view .LVU435
 1212              	.LVL83:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1213              		.loc 1 146 19 view .LVU436
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1214              		.loc 1 146 47 view .LVU437
 1215              	.LBB98:
 1216              		.loc 2 1210 22 view .LVU438
 1217              	.LBB59:
 1218              		.loc 2 1210 53 view .LVU439
 1219              		.syntax unified
 1220              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1221 015e 00BF     		nop
 1222              	@ 0 "" 2
 1223              		.thumb
 1224              		.syntax unified
 1225              	.LBE59:
 1226              	.LBE98:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1227              		.loc 1 146 42 view .LVU440
 1228              	.LVL84:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
ARM GAS  /tmp/cci73dOf.s 			page 50


 1229              		.loc 1 146 19 view .LVU441
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1230              		.loc 1 146 47 view .LVU442
 1231              	.LBB99:
 1232              		.loc 2 1210 22 view .LVU443
 1233              	.LBB60:
 1234              		.loc 2 1210 53 view .LVU444
 1235              		.syntax unified
 1236              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1237 0160 00BF     		nop
 1238              	@ 0 "" 2
 1239              		.thumb
 1240              		.syntax unified
 1241              	.LBE60:
 1242              	.LBE99:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1243              		.loc 1 146 42 view .LVU445
 1244              	.LVL85:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1245              		.loc 1 146 19 view .LVU446
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1246              		.loc 1 146 47 view .LVU447
 1247              	.LBB100:
 1248              		.loc 2 1210 22 view .LVU448
 1249              	.LBB61:
 1250              		.loc 2 1210 53 view .LVU449
 1251              		.syntax unified
 1252              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1253 0162 00BF     		nop
 1254              	@ 0 "" 2
 1255              		.thumb
 1256              		.syntax unified
 1257              	.LBE61:
 1258              	.LBE100:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1259              		.loc 1 146 42 view .LVU450
 1260              	.LVL86:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1261              		.loc 1 146 19 view .LVU451
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1262              		.loc 1 146 47 view .LVU452
 1263              	.LBB101:
 1264              		.loc 2 1210 22 view .LVU453
 1265              	.LBB62:
 1266              		.loc 2 1210 53 view .LVU454
 1267              		.syntax unified
 1268              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1269 0164 00BF     		nop
 1270              	@ 0 "" 2
 1271              		.thumb
 1272              		.syntax unified
 1273              	.LBE62:
 1274              	.LBE101:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1275              		.loc 1 146 42 view .LVU455
 1276              	.LVL87:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
ARM GAS  /tmp/cci73dOf.s 			page 51


 1277              		.loc 1 146 19 view .LVU456
 1278              	.LBE207:
 147:../application/Src/shift_registers.c **** 				{
 1279              		.loc 1 147 5 view .LVU457
 147:../application/Src/shift_registers.c **** 				{
 1280              		.loc 1 147 35 is_stmt 0 view .LVU458
 1281 0166 95F90310 		ldrsb	r1, [r5, #3]
 147:../application/Src/shift_registers.c **** 				{
 1282              		.loc 1 147 46 view .LVU459
 1283 016a 54F83170 		ldr	r7, [r4, r1, lsl #3]
 147:../application/Src/shift_registers.c **** 				{
 1284              		.loc 1 147 95 view .LVU460
 1285 016e 04EBC101 		add	r1, r4, r1, lsl #3
 147:../application/Src/shift_registers.c **** 				{
 1286              		.loc 1 147 51 view .LVU461
 1287 0172 BF68     		ldr	r7, [r7, #8]
 147:../application/Src/shift_registers.c **** 				{
 1288              		.loc 1 147 95 view .LVU462
 1289 0174 8988     		ldrh	r1, [r1, #4]
 147:../application/Src/shift_registers.c **** 				{
 1290              		.loc 1 147 7 view .LVU463
 1291 0176 3942     		tst	r1, r7
 1292 0178 03D1     		bne	.L35
 149:../application/Src/shift_registers.c **** 				}				
 1293              		.loc 1 149 6 is_stmt 1 view .LVU464
 149:../application/Src/shift_registers.c **** 				}				
 1294              		.loc 1 149 14 is_stmt 0 view .LVU465
 1295 017a 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1296 017c 41F01001 		orr	r1, r1, #16
 1297 0180 1170     		strb	r1, [r2]
 1298              	.L35:
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1299              		.loc 1 151 5 is_stmt 1 view .LVU466
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1300              		.loc 1 151 16 is_stmt 0 view .LVU467
 1301 0182 D968     		ldr	r1, [r3, #12]
 1302 0184 41F00801 		orr	r1, r1, #8
 1303 0188 D960     		str	r1, [r3, #12]
 152:../application/Src/shift_registers.c **** 
 1304              		.loc 1 152 5 is_stmt 1 view .LVU468
 1305              	.LBB208:
 152:../application/Src/shift_registers.c **** 
 1306              		.loc 1 152 10 view .LVU469
 1307              	.LVL88:
 152:../application/Src/shift_registers.c **** 
 1308              		.loc 1 152 19 view .LVU470
 152:../application/Src/shift_registers.c **** 
 1309              		.loc 1 152 47 view .LVU471
 1310              	.LBB178:
 1311              		.loc 2 1210 22 view .LVU472
 1312              	.LBB139:
 1313              		.loc 2 1210 53 view .LVU473
 1314              		.syntax unified
 1315              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1316 018a 00BF     		nop
 1317              	@ 0 "" 2
 1318              		.thumb
ARM GAS  /tmp/cci73dOf.s 			page 52


 1319              		.syntax unified
 1320              	.LBE139:
 1321              	.LBE178:
 152:../application/Src/shift_registers.c **** 
 1322              		.loc 1 152 42 view .LVU474
 1323              	.LVL89:
 152:../application/Src/shift_registers.c **** 
 1324              		.loc 1 152 19 view .LVU475
 152:../application/Src/shift_registers.c **** 
 1325              		.loc 1 152 47 view .LVU476
 1326              	.LBB179:
 1327              		.loc 2 1210 22 view .LVU477
 1328              	.LBB140:
 1329              		.loc 2 1210 53 view .LVU478
 1330              		.syntax unified
 1331              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1332 018c 00BF     		nop
 1333              	@ 0 "" 2
 1334              		.thumb
 1335              		.syntax unified
 1336              	.LBE140:
 1337              	.LBE179:
 152:../application/Src/shift_registers.c **** 
 1338              		.loc 1 152 42 view .LVU479
 1339              	.LVL90:
 152:../application/Src/shift_registers.c **** 
 1340              		.loc 1 152 19 view .LVU480
 152:../application/Src/shift_registers.c **** 
 1341              		.loc 1 152 47 view .LVU481
 1342              	.LBB180:
 1343              		.loc 2 1210 22 view .LVU482
 1344              	.LBB141:
 1345              		.loc 2 1210 53 view .LVU483
 1346              		.syntax unified
 1347              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1348 018e 00BF     		nop
 1349              	@ 0 "" 2
 1350              		.thumb
 1351              		.syntax unified
 1352              	.LBE141:
 1353              	.LBE180:
 152:../application/Src/shift_registers.c **** 
 1354              		.loc 1 152 42 view .LVU484
 1355              	.LVL91:
 152:../application/Src/shift_registers.c **** 
 1356              		.loc 1 152 19 view .LVU485
 152:../application/Src/shift_registers.c **** 
 1357              		.loc 1 152 47 view .LVU486
 1358              	.LBB181:
 1359              		.loc 2 1210 22 view .LVU487
 1360              	.LBB142:
 1361              		.loc 2 1210 53 view .LVU488
 1362              		.syntax unified
 1363              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1364 0190 00BF     		nop
 1365              	@ 0 "" 2
 1366              		.thumb
ARM GAS  /tmp/cci73dOf.s 			page 53


 1367              		.syntax unified
 1368              	.LBE142:
 1369              	.LBE181:
 152:../application/Src/shift_registers.c **** 
 1370              		.loc 1 152 42 view .LVU489
 1371              	.LVL92:
 152:../application/Src/shift_registers.c **** 
 1372              		.loc 1 152 19 view .LVU490
 152:../application/Src/shift_registers.c **** 
 1373              		.loc 1 152 47 view .LVU491
 1374              	.LBB182:
 1375              		.loc 2 1210 22 view .LVU492
 1376              	.LBB143:
 1377              		.loc 2 1210 53 view .LVU493
 1378              		.syntax unified
 1379              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1380 0192 00BF     		nop
 1381              	@ 0 "" 2
 1382              		.thumb
 1383              		.syntax unified
 1384              	.LBE143:
 1385              	.LBE182:
 152:../application/Src/shift_registers.c **** 
 1386              		.loc 1 152 42 view .LVU494
 1387              	.LVL93:
 152:../application/Src/shift_registers.c **** 
 1388              		.loc 1 152 19 view .LVU495
 1389              	.LBE208:
 154:../application/Src/shift_registers.c **** 			} while (mask);
 1390              		.loc 1 154 5 view .LVU496
 1391              		.loc 1 155 12 view .LVU497
 143:../application/Src/shift_registers.c **** 			{
 1392              		.loc 1 143 4 view .LVU498
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1393              		.loc 1 145 5 view .LVU499
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1394              		.loc 1 145 16 is_stmt 0 view .LVU500
 1395 0194 D968     		ldr	r1, [r3, #12]
 1396 0196 21F00801 		bic	r1, r1, #8
 1397 019a D960     		str	r1, [r3, #12]
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1398              		.loc 1 146 5 is_stmt 1 view .LVU501
 1399              	.LBB209:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1400              		.loc 1 146 10 view .LVU502
 1401              	.LVL94:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1402              		.loc 1 146 19 view .LVU503
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1403              		.loc 1 146 47 view .LVU504
 1404              	.LBB102:
 1405              		.loc 2 1210 22 view .LVU505
 1406              	.LBB63:
 1407              		.loc 2 1210 53 view .LVU506
 1408              		.syntax unified
 1409              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1410 019c 00BF     		nop
ARM GAS  /tmp/cci73dOf.s 			page 54


 1411              	@ 0 "" 2
 1412              		.thumb
 1413              		.syntax unified
 1414              	.LBE63:
 1415              	.LBE102:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1416              		.loc 1 146 42 view .LVU507
 1417              	.LVL95:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1418              		.loc 1 146 19 view .LVU508
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1419              		.loc 1 146 47 view .LVU509
 1420              	.LBB103:
 1421              		.loc 2 1210 22 view .LVU510
 1422              	.LBB64:
 1423              		.loc 2 1210 53 view .LVU511
 1424              		.syntax unified
 1425              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1426 019e 00BF     		nop
 1427              	@ 0 "" 2
 1428              		.thumb
 1429              		.syntax unified
 1430              	.LBE64:
 1431              	.LBE103:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1432              		.loc 1 146 42 view .LVU512
 1433              	.LVL96:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1434              		.loc 1 146 19 view .LVU513
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1435              		.loc 1 146 47 view .LVU514
 1436              	.LBB104:
 1437              		.loc 2 1210 22 view .LVU515
 1438              	.LBB65:
 1439              		.loc 2 1210 53 view .LVU516
 1440              		.syntax unified
 1441              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1442 01a0 00BF     		nop
 1443              	@ 0 "" 2
 1444              		.thumb
 1445              		.syntax unified
 1446              	.LBE65:
 1447              	.LBE104:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1448              		.loc 1 146 42 view .LVU517
 1449              	.LVL97:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1450              		.loc 1 146 19 view .LVU518
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1451              		.loc 1 146 47 view .LVU519
 1452              	.LBB105:
 1453              		.loc 2 1210 22 view .LVU520
 1454              	.LBB66:
 1455              		.loc 2 1210 53 view .LVU521
 1456              		.syntax unified
 1457              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1458 01a2 00BF     		nop
ARM GAS  /tmp/cci73dOf.s 			page 55


 1459              	@ 0 "" 2
 1460              		.thumb
 1461              		.syntax unified
 1462              	.LBE66:
 1463              	.LBE105:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1464              		.loc 1 146 42 view .LVU522
 1465              	.LVL98:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1466              		.loc 1 146 19 view .LVU523
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1467              		.loc 1 146 47 view .LVU524
 1468              	.LBB106:
 1469              		.loc 2 1210 22 view .LVU525
 1470              	.LBB67:
 1471              		.loc 2 1210 53 view .LVU526
 1472              		.syntax unified
 1473              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1474 01a4 00BF     		nop
 1475              	@ 0 "" 2
 1476              		.thumb
 1477              		.syntax unified
 1478              	.LBE67:
 1479              	.LBE106:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1480              		.loc 1 146 42 view .LVU527
 1481              	.LVL99:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1482              		.loc 1 146 19 view .LVU528
 1483              	.LBE209:
 147:../application/Src/shift_registers.c **** 				{
 1484              		.loc 1 147 5 view .LVU529
 147:../application/Src/shift_registers.c **** 				{
 1485              		.loc 1 147 35 is_stmt 0 view .LVU530
 1486 01a6 95F90310 		ldrsb	r1, [r5, #3]
 147:../application/Src/shift_registers.c **** 				{
 1487              		.loc 1 147 46 view .LVU531
 1488 01aa 54F83170 		ldr	r7, [r4, r1, lsl #3]
 147:../application/Src/shift_registers.c **** 				{
 1489              		.loc 1 147 95 view .LVU532
 1490 01ae 04EBC101 		add	r1, r4, r1, lsl #3
 147:../application/Src/shift_registers.c **** 				{
 1491              		.loc 1 147 51 view .LVU533
 1492 01b2 BF68     		ldr	r7, [r7, #8]
 147:../application/Src/shift_registers.c **** 				{
 1493              		.loc 1 147 95 view .LVU534
 1494 01b4 8988     		ldrh	r1, [r1, #4]
 147:../application/Src/shift_registers.c **** 				{
 1495              		.loc 1 147 7 view .LVU535
 1496 01b6 3942     		tst	r1, r7
 1497 01b8 03D1     		bne	.L36
 149:../application/Src/shift_registers.c **** 				}				
 1498              		.loc 1 149 6 is_stmt 1 view .LVU536
 149:../application/Src/shift_registers.c **** 				}				
 1499              		.loc 1 149 14 is_stmt 0 view .LVU537
 1500 01ba 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1501 01bc 41F00801 		orr	r1, r1, #8
ARM GAS  /tmp/cci73dOf.s 			page 56


 1502 01c0 1170     		strb	r1, [r2]
 1503              	.L36:
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1504              		.loc 1 151 5 is_stmt 1 view .LVU538
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1505              		.loc 1 151 16 is_stmt 0 view .LVU539
 1506 01c2 D968     		ldr	r1, [r3, #12]
 1507 01c4 41F00801 		orr	r1, r1, #8
 1508 01c8 D960     		str	r1, [r3, #12]
 152:../application/Src/shift_registers.c **** 
 1509              		.loc 1 152 5 is_stmt 1 view .LVU540
 1510              	.LBB210:
 152:../application/Src/shift_registers.c **** 
 1511              		.loc 1 152 10 view .LVU541
 1512              	.LVL100:
 152:../application/Src/shift_registers.c **** 
 1513              		.loc 1 152 19 view .LVU542
 152:../application/Src/shift_registers.c **** 
 1514              		.loc 1 152 47 view .LVU543
 1515              	.LBB183:
 1516              		.loc 2 1210 22 view .LVU544
 1517              	.LBB144:
 1518              		.loc 2 1210 53 view .LVU545
 1519              		.syntax unified
 1520              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1521 01ca 00BF     		nop
 1522              	@ 0 "" 2
 1523              		.thumb
 1524              		.syntax unified
 1525              	.LBE144:
 1526              	.LBE183:
 152:../application/Src/shift_registers.c **** 
 1527              		.loc 1 152 42 view .LVU546
 1528              	.LVL101:
 152:../application/Src/shift_registers.c **** 
 1529              		.loc 1 152 19 view .LVU547
 152:../application/Src/shift_registers.c **** 
 1530              		.loc 1 152 47 view .LVU548
 1531              	.LBB184:
 1532              		.loc 2 1210 22 view .LVU549
 1533              	.LBB145:
 1534              		.loc 2 1210 53 view .LVU550
 1535              		.syntax unified
 1536              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1537 01cc 00BF     		nop
 1538              	@ 0 "" 2
 1539              		.thumb
 1540              		.syntax unified
 1541              	.LBE145:
 1542              	.LBE184:
 152:../application/Src/shift_registers.c **** 
 1543              		.loc 1 152 42 view .LVU551
 1544              	.LVL102:
 152:../application/Src/shift_registers.c **** 
 1545              		.loc 1 152 19 view .LVU552
 152:../application/Src/shift_registers.c **** 
 1546              		.loc 1 152 47 view .LVU553
ARM GAS  /tmp/cci73dOf.s 			page 57


 1547              	.LBB185:
 1548              		.loc 2 1210 22 view .LVU554
 1549              	.LBB146:
 1550              		.loc 2 1210 53 view .LVU555
 1551              		.syntax unified
 1552              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1553 01ce 00BF     		nop
 1554              	@ 0 "" 2
 1555              		.thumb
 1556              		.syntax unified
 1557              	.LBE146:
 1558              	.LBE185:
 152:../application/Src/shift_registers.c **** 
 1559              		.loc 1 152 42 view .LVU556
 1560              	.LVL103:
 152:../application/Src/shift_registers.c **** 
 1561              		.loc 1 152 19 view .LVU557
 152:../application/Src/shift_registers.c **** 
 1562              		.loc 1 152 47 view .LVU558
 1563              	.LBB186:
 1564              		.loc 2 1210 22 view .LVU559
 1565              	.LBB147:
 1566              		.loc 2 1210 53 view .LVU560
 1567              		.syntax unified
 1568              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1569 01d0 00BF     		nop
 1570              	@ 0 "" 2
 1571              		.thumb
 1572              		.syntax unified
 1573              	.LBE147:
 1574              	.LBE186:
 152:../application/Src/shift_registers.c **** 
 1575              		.loc 1 152 42 view .LVU561
 1576              	.LVL104:
 152:../application/Src/shift_registers.c **** 
 1577              		.loc 1 152 19 view .LVU562
 152:../application/Src/shift_registers.c **** 
 1578              		.loc 1 152 47 view .LVU563
 1579              	.LBB187:
 1580              		.loc 2 1210 22 view .LVU564
 1581              	.LBB148:
 1582              		.loc 2 1210 53 view .LVU565
 1583              		.syntax unified
 1584              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1585 01d2 00BF     		nop
 1586              	@ 0 "" 2
 1587              		.thumb
 1588              		.syntax unified
 1589              	.LBE148:
 1590              	.LBE187:
 152:../application/Src/shift_registers.c **** 
 1591              		.loc 1 152 42 view .LVU566
 1592              	.LVL105:
 152:../application/Src/shift_registers.c **** 
 1593              		.loc 1 152 19 view .LVU567
 1594              	.LBE210:
 154:../application/Src/shift_registers.c **** 			} while (mask);
ARM GAS  /tmp/cci73dOf.s 			page 58


 1595              		.loc 1 154 5 view .LVU568
 1596              		.loc 1 155 12 view .LVU569
 143:../application/Src/shift_registers.c **** 			{
 1597              		.loc 1 143 4 view .LVU570
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1598              		.loc 1 145 5 view .LVU571
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1599              		.loc 1 145 16 is_stmt 0 view .LVU572
 1600 01d4 D968     		ldr	r1, [r3, #12]
 1601 01d6 21F00801 		bic	r1, r1, #8
 1602 01da D960     		str	r1, [r3, #12]
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1603              		.loc 1 146 5 is_stmt 1 view .LVU573
 1604              	.LBB211:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1605              		.loc 1 146 10 view .LVU574
 1606              	.LVL106:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1607              		.loc 1 146 19 view .LVU575
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1608              		.loc 1 146 47 view .LVU576
 1609              	.LBB107:
 1610              		.loc 2 1210 22 view .LVU577
 1611              	.LBB68:
 1612              		.loc 2 1210 53 view .LVU578
 1613              		.syntax unified
 1614              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1615 01dc 00BF     		nop
 1616              	@ 0 "" 2
 1617              		.thumb
 1618              		.syntax unified
 1619              	.LBE68:
 1620              	.LBE107:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1621              		.loc 1 146 42 view .LVU579
 1622              	.LVL107:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1623              		.loc 1 146 19 view .LVU580
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1624              		.loc 1 146 47 view .LVU581
 1625              	.LBB108:
 1626              		.loc 2 1210 22 view .LVU582
 1627              	.LBB69:
 1628              		.loc 2 1210 53 view .LVU583
 1629              		.syntax unified
 1630              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1631 01de 00BF     		nop
 1632              	@ 0 "" 2
 1633              		.thumb
 1634              		.syntax unified
 1635              	.LBE69:
 1636              	.LBE108:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1637              		.loc 1 146 42 view .LVU584
 1638              	.LVL108:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1639              		.loc 1 146 19 view .LVU585
ARM GAS  /tmp/cci73dOf.s 			page 59


 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1640              		.loc 1 146 47 view .LVU586
 1641              	.LBB109:
 1642              		.loc 2 1210 22 view .LVU587
 1643              	.LBB70:
 1644              		.loc 2 1210 53 view .LVU588
 1645              		.syntax unified
 1646              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1647 01e0 00BF     		nop
 1648              	@ 0 "" 2
 1649              		.thumb
 1650              		.syntax unified
 1651              	.LBE70:
 1652              	.LBE109:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1653              		.loc 1 146 42 view .LVU589
 1654              	.LVL109:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1655              		.loc 1 146 19 view .LVU590
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1656              		.loc 1 146 47 view .LVU591
 1657              	.LBB110:
 1658              		.loc 2 1210 22 view .LVU592
 1659              	.LBB71:
 1660              		.loc 2 1210 53 view .LVU593
 1661              		.syntax unified
 1662              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1663 01e2 00BF     		nop
 1664              	@ 0 "" 2
 1665              		.thumb
 1666              		.syntax unified
 1667              	.LBE71:
 1668              	.LBE110:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1669              		.loc 1 146 42 view .LVU594
 1670              	.LVL110:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1671              		.loc 1 146 19 view .LVU595
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1672              		.loc 1 146 47 view .LVU596
 1673              	.LBB111:
 1674              		.loc 2 1210 22 view .LVU597
 1675              	.LBB72:
 1676              		.loc 2 1210 53 view .LVU598
 1677              		.syntax unified
 1678              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1679 01e4 00BF     		nop
 1680              	@ 0 "" 2
 1681              		.thumb
 1682              		.syntax unified
 1683              	.LBE72:
 1684              	.LBE111:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1685              		.loc 1 146 42 view .LVU599
 1686              	.LVL111:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1687              		.loc 1 146 19 view .LVU600
ARM GAS  /tmp/cci73dOf.s 			page 60


 1688              	.LBE211:
 147:../application/Src/shift_registers.c **** 				{
 1689              		.loc 1 147 5 view .LVU601
 147:../application/Src/shift_registers.c **** 				{
 1690              		.loc 1 147 35 is_stmt 0 view .LVU602
 1691 01e6 95F90310 		ldrsb	r1, [r5, #3]
 147:../application/Src/shift_registers.c **** 				{
 1692              		.loc 1 147 46 view .LVU603
 1693 01ea 54F83170 		ldr	r7, [r4, r1, lsl #3]
 147:../application/Src/shift_registers.c **** 				{
 1694              		.loc 1 147 95 view .LVU604
 1695 01ee 04EBC101 		add	r1, r4, r1, lsl #3
 147:../application/Src/shift_registers.c **** 				{
 1696              		.loc 1 147 51 view .LVU605
 1697 01f2 BF68     		ldr	r7, [r7, #8]
 147:../application/Src/shift_registers.c **** 				{
 1698              		.loc 1 147 95 view .LVU606
 1699 01f4 8988     		ldrh	r1, [r1, #4]
 147:../application/Src/shift_registers.c **** 				{
 1700              		.loc 1 147 7 view .LVU607
 1701 01f6 3942     		tst	r1, r7
 1702 01f8 03D1     		bne	.L37
 149:../application/Src/shift_registers.c **** 				}				
 1703              		.loc 1 149 6 is_stmt 1 view .LVU608
 149:../application/Src/shift_registers.c **** 				}				
 1704              		.loc 1 149 14 is_stmt 0 view .LVU609
 1705 01fa 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1706 01fc 41F00401 		orr	r1, r1, #4
 1707 0200 1170     		strb	r1, [r2]
 1708              	.L37:
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1709              		.loc 1 151 5 is_stmt 1 view .LVU610
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1710              		.loc 1 151 16 is_stmt 0 view .LVU611
 1711 0202 D968     		ldr	r1, [r3, #12]
 1712 0204 41F00801 		orr	r1, r1, #8
 1713 0208 D960     		str	r1, [r3, #12]
 152:../application/Src/shift_registers.c **** 
 1714              		.loc 1 152 5 is_stmt 1 view .LVU612
 1715              	.LBB212:
 152:../application/Src/shift_registers.c **** 
 1716              		.loc 1 152 10 view .LVU613
 1717              	.LVL112:
 152:../application/Src/shift_registers.c **** 
 1718              		.loc 1 152 19 view .LVU614
 152:../application/Src/shift_registers.c **** 
 1719              		.loc 1 152 47 view .LVU615
 1720              	.LBB188:
 1721              		.loc 2 1210 22 view .LVU616
 1722              	.LBB149:
 1723              		.loc 2 1210 53 view .LVU617
 1724              		.syntax unified
 1725              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1726 020a 00BF     		nop
 1727              	@ 0 "" 2
 1728              		.thumb
 1729              		.syntax unified
ARM GAS  /tmp/cci73dOf.s 			page 61


 1730              	.LBE149:
 1731              	.LBE188:
 152:../application/Src/shift_registers.c **** 
 1732              		.loc 1 152 42 view .LVU618
 1733              	.LVL113:
 152:../application/Src/shift_registers.c **** 
 1734              		.loc 1 152 19 view .LVU619
 152:../application/Src/shift_registers.c **** 
 1735              		.loc 1 152 47 view .LVU620
 1736              	.LBB189:
 1737              		.loc 2 1210 22 view .LVU621
 1738              	.LBB150:
 1739              		.loc 2 1210 53 view .LVU622
 1740              		.syntax unified
 1741              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1742 020c 00BF     		nop
 1743              	@ 0 "" 2
 1744              		.thumb
 1745              		.syntax unified
 1746              	.LBE150:
 1747              	.LBE189:
 152:../application/Src/shift_registers.c **** 
 1748              		.loc 1 152 42 view .LVU623
 1749              	.LVL114:
 152:../application/Src/shift_registers.c **** 
 1750              		.loc 1 152 19 view .LVU624
 152:../application/Src/shift_registers.c **** 
 1751              		.loc 1 152 47 view .LVU625
 1752              	.LBB190:
 1753              		.loc 2 1210 22 view .LVU626
 1754              	.LBB151:
 1755              		.loc 2 1210 53 view .LVU627
 1756              		.syntax unified
 1757              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1758 020e 00BF     		nop
 1759              	@ 0 "" 2
 1760              		.thumb
 1761              		.syntax unified
 1762              	.LBE151:
 1763              	.LBE190:
 152:../application/Src/shift_registers.c **** 
 1764              		.loc 1 152 42 view .LVU628
 1765              	.LVL115:
 152:../application/Src/shift_registers.c **** 
 1766              		.loc 1 152 19 view .LVU629
 152:../application/Src/shift_registers.c **** 
 1767              		.loc 1 152 47 view .LVU630
 1768              	.LBB191:
 1769              		.loc 2 1210 22 view .LVU631
 1770              	.LBB152:
 1771              		.loc 2 1210 53 view .LVU632
 1772              		.syntax unified
 1773              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1774 0210 00BF     		nop
 1775              	@ 0 "" 2
 1776              		.thumb
 1777              		.syntax unified
ARM GAS  /tmp/cci73dOf.s 			page 62


 1778              	.LBE152:
 1779              	.LBE191:
 152:../application/Src/shift_registers.c **** 
 1780              		.loc 1 152 42 view .LVU633
 1781              	.LVL116:
 152:../application/Src/shift_registers.c **** 
 1782              		.loc 1 152 19 view .LVU634
 152:../application/Src/shift_registers.c **** 
 1783              		.loc 1 152 47 view .LVU635
 1784              	.LBB192:
 1785              		.loc 2 1210 22 view .LVU636
 1786              	.LBB153:
 1787              		.loc 2 1210 53 view .LVU637
 1788              		.syntax unified
 1789              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1790 0212 00BF     		nop
 1791              	@ 0 "" 2
 1792              		.thumb
 1793              		.syntax unified
 1794              	.LBE153:
 1795              	.LBE192:
 152:../application/Src/shift_registers.c **** 
 1796              		.loc 1 152 42 view .LVU638
 1797              	.LVL117:
 152:../application/Src/shift_registers.c **** 
 1798              		.loc 1 152 19 view .LVU639
 1799              	.LBE212:
 154:../application/Src/shift_registers.c **** 			} while (mask);
 1800              		.loc 1 154 5 view .LVU640
 1801              		.loc 1 155 12 view .LVU641
 143:../application/Src/shift_registers.c **** 			{
 1802              		.loc 1 143 4 view .LVU642
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1803              		.loc 1 145 5 view .LVU643
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1804              		.loc 1 145 16 is_stmt 0 view .LVU644
 1805 0214 D968     		ldr	r1, [r3, #12]
 1806 0216 21F00801 		bic	r1, r1, #8
 1807 021a D960     		str	r1, [r3, #12]
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1808              		.loc 1 146 5 is_stmt 1 view .LVU645
 1809              	.LBB213:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1810              		.loc 1 146 10 view .LVU646
 1811              	.LVL118:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1812              		.loc 1 146 19 view .LVU647
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1813              		.loc 1 146 47 view .LVU648
 1814              	.LBB112:
 1815              		.loc 2 1210 22 view .LVU649
 1816              	.LBB73:
 1817              		.loc 2 1210 53 view .LVU650
 1818              		.syntax unified
 1819              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1820 021c 00BF     		nop
 1821              	@ 0 "" 2
ARM GAS  /tmp/cci73dOf.s 			page 63


 1822              		.thumb
 1823              		.syntax unified
 1824              	.LBE73:
 1825              	.LBE112:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1826              		.loc 1 146 42 view .LVU651
 1827              	.LVL119:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1828              		.loc 1 146 19 view .LVU652
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1829              		.loc 1 146 47 view .LVU653
 1830              	.LBB113:
 1831              		.loc 2 1210 22 view .LVU654
 1832              	.LBB74:
 1833              		.loc 2 1210 53 view .LVU655
 1834              		.syntax unified
 1835              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1836 021e 00BF     		nop
 1837              	@ 0 "" 2
 1838              		.thumb
 1839              		.syntax unified
 1840              	.LBE74:
 1841              	.LBE113:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1842              		.loc 1 146 42 view .LVU656
 1843              	.LVL120:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1844              		.loc 1 146 19 view .LVU657
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1845              		.loc 1 146 47 view .LVU658
 1846              	.LBB114:
 1847              		.loc 2 1210 22 view .LVU659
 1848              	.LBB75:
 1849              		.loc 2 1210 53 view .LVU660
 1850              		.syntax unified
 1851              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1852 0220 00BF     		nop
 1853              	@ 0 "" 2
 1854              		.thumb
 1855              		.syntax unified
 1856              	.LBE75:
 1857              	.LBE114:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1858              		.loc 1 146 42 view .LVU661
 1859              	.LVL121:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1860              		.loc 1 146 19 view .LVU662
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1861              		.loc 1 146 47 view .LVU663
 1862              	.LBB115:
 1863              		.loc 2 1210 22 view .LVU664
 1864              	.LBB76:
 1865              		.loc 2 1210 53 view .LVU665
 1866              		.syntax unified
 1867              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1868 0222 00BF     		nop
 1869              	@ 0 "" 2
ARM GAS  /tmp/cci73dOf.s 			page 64


 1870              		.thumb
 1871              		.syntax unified
 1872              	.LBE76:
 1873              	.LBE115:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1874              		.loc 1 146 42 view .LVU666
 1875              	.LVL122:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1876              		.loc 1 146 19 view .LVU667
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1877              		.loc 1 146 47 view .LVU668
 1878              	.LBB116:
 1879              		.loc 2 1210 22 view .LVU669
 1880              	.LBB77:
 1881              		.loc 2 1210 53 view .LVU670
 1882              		.syntax unified
 1883              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1884 0224 00BF     		nop
 1885              	@ 0 "" 2
 1886              		.thumb
 1887              		.syntax unified
 1888              	.LBE77:
 1889              	.LBE116:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1890              		.loc 1 146 42 view .LVU671
 1891              	.LVL123:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 1892              		.loc 1 146 19 view .LVU672
 1893              	.LBE213:
 147:../application/Src/shift_registers.c **** 				{
 1894              		.loc 1 147 5 view .LVU673
 147:../application/Src/shift_registers.c **** 				{
 1895              		.loc 1 147 35 is_stmt 0 view .LVU674
 1896 0226 95F90310 		ldrsb	r1, [r5, #3]
 147:../application/Src/shift_registers.c **** 				{
 1897              		.loc 1 147 46 view .LVU675
 1898 022a 54F83170 		ldr	r7, [r4, r1, lsl #3]
 147:../application/Src/shift_registers.c **** 				{
 1899              		.loc 1 147 95 view .LVU676
 1900 022e 04EBC101 		add	r1, r4, r1, lsl #3
 147:../application/Src/shift_registers.c **** 				{
 1901              		.loc 1 147 51 view .LVU677
 1902 0232 BF68     		ldr	r7, [r7, #8]
 147:../application/Src/shift_registers.c **** 				{
 1903              		.loc 1 147 95 view .LVU678
 1904 0234 8988     		ldrh	r1, [r1, #4]
 147:../application/Src/shift_registers.c **** 				{
 1905              		.loc 1 147 7 view .LVU679
 1906 0236 3942     		tst	r1, r7
 1907 0238 03D1     		bne	.L38
 149:../application/Src/shift_registers.c **** 				}				
 1908              		.loc 1 149 6 is_stmt 1 view .LVU680
 149:../application/Src/shift_registers.c **** 				}				
 1909              		.loc 1 149 14 is_stmt 0 view .LVU681
 1910 023a 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1911 023c 41F00201 		orr	r1, r1, #2
 1912 0240 1170     		strb	r1, [r2]
ARM GAS  /tmp/cci73dOf.s 			page 65


 1913              	.L38:
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1914              		.loc 1 151 5 is_stmt 1 view .LVU682
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 1915              		.loc 1 151 16 is_stmt 0 view .LVU683
 1916 0242 D968     		ldr	r1, [r3, #12]
 1917 0244 41F00801 		orr	r1, r1, #8
 1918 0248 D960     		str	r1, [r3, #12]
 152:../application/Src/shift_registers.c **** 
 1919              		.loc 1 152 5 is_stmt 1 view .LVU684
 1920              	.LBB214:
 152:../application/Src/shift_registers.c **** 
 1921              		.loc 1 152 10 view .LVU685
 1922              	.LVL124:
 152:../application/Src/shift_registers.c **** 
 1923              		.loc 1 152 19 view .LVU686
 152:../application/Src/shift_registers.c **** 
 1924              		.loc 1 152 47 view .LVU687
 1925              	.LBB193:
 1926              		.loc 2 1210 22 view .LVU688
 1927              	.LBB154:
 1928              		.loc 2 1210 53 view .LVU689
 1929              		.syntax unified
 1930              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1931 024a 00BF     		nop
 1932              	@ 0 "" 2
 1933              		.thumb
 1934              		.syntax unified
 1935              	.LBE154:
 1936              	.LBE193:
 152:../application/Src/shift_registers.c **** 
 1937              		.loc 1 152 42 view .LVU690
 1938              	.LVL125:
 152:../application/Src/shift_registers.c **** 
 1939              		.loc 1 152 19 view .LVU691
 152:../application/Src/shift_registers.c **** 
 1940              		.loc 1 152 47 view .LVU692
 1941              	.LBB194:
 1942              		.loc 2 1210 22 view .LVU693
 1943              	.LBB155:
 1944              		.loc 2 1210 53 view .LVU694
 1945              		.syntax unified
 1946              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1947 024c 00BF     		nop
 1948              	@ 0 "" 2
 1949              		.thumb
 1950              		.syntax unified
 1951              	.LBE155:
 1952              	.LBE194:
 152:../application/Src/shift_registers.c **** 
 1953              		.loc 1 152 42 view .LVU695
 1954              	.LVL126:
 152:../application/Src/shift_registers.c **** 
 1955              		.loc 1 152 19 view .LVU696
 152:../application/Src/shift_registers.c **** 
 1956              		.loc 1 152 47 view .LVU697
 1957              	.LBB195:
ARM GAS  /tmp/cci73dOf.s 			page 66


 1958              		.loc 2 1210 22 view .LVU698
 1959              	.LBB156:
 1960              		.loc 2 1210 53 view .LVU699
 1961              		.syntax unified
 1962              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1963 024e 00BF     		nop
 1964              	@ 0 "" 2
 1965              		.thumb
 1966              		.syntax unified
 1967              	.LBE156:
 1968              	.LBE195:
 152:../application/Src/shift_registers.c **** 
 1969              		.loc 1 152 42 view .LVU700
 1970              	.LVL127:
 152:../application/Src/shift_registers.c **** 
 1971              		.loc 1 152 19 view .LVU701
 152:../application/Src/shift_registers.c **** 
 1972              		.loc 1 152 47 view .LVU702
 1973              	.LBB196:
 1974              		.loc 2 1210 22 view .LVU703
 1975              	.LBB157:
 1976              		.loc 2 1210 53 view .LVU704
 1977              		.syntax unified
 1978              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1979 0250 00BF     		nop
 1980              	@ 0 "" 2
 1981              		.thumb
 1982              		.syntax unified
 1983              	.LBE157:
 1984              	.LBE196:
 152:../application/Src/shift_registers.c **** 
 1985              		.loc 1 152 42 view .LVU705
 1986              	.LVL128:
 152:../application/Src/shift_registers.c **** 
 1987              		.loc 1 152 19 view .LVU706
 152:../application/Src/shift_registers.c **** 
 1988              		.loc 1 152 47 view .LVU707
 1989              	.LBB197:
 1990              		.loc 2 1210 22 view .LVU708
 1991              	.LBB158:
 1992              		.loc 2 1210 53 view .LVU709
 1993              		.syntax unified
 1994              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 1995 0252 00BF     		nop
 1996              	@ 0 "" 2
 1997              		.thumb
 1998              		.syntax unified
 1999              	.LBE158:
 2000              	.LBE197:
 152:../application/Src/shift_registers.c **** 
 2001              		.loc 1 152 42 view .LVU710
 2002              	.LVL129:
 152:../application/Src/shift_registers.c **** 
 2003              		.loc 1 152 19 view .LVU711
 2004              	.LBE214:
 154:../application/Src/shift_registers.c **** 			} while (mask);
 2005              		.loc 1 154 5 view .LVU712
ARM GAS  /tmp/cci73dOf.s 			page 67


 2006              		.loc 1 155 12 view .LVU713
 143:../application/Src/shift_registers.c **** 			{
 2007              		.loc 1 143 4 view .LVU714
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2008              		.loc 1 145 5 view .LVU715
 145:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2009              		.loc 1 145 16 is_stmt 0 view .LVU716
 2010 0254 D968     		ldr	r1, [r3, #12]
 2011 0256 21F00801 		bic	r1, r1, #8
 2012 025a D960     		str	r1, [r3, #12]
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2013              		.loc 1 146 5 is_stmt 1 view .LVU717
 2014              	.LBB215:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2015              		.loc 1 146 10 view .LVU718
 2016              	.LVL130:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2017              		.loc 1 146 19 view .LVU719
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2018              		.loc 1 146 47 view .LVU720
 2019              	.LBB117:
 2020              		.loc 2 1210 22 view .LVU721
 2021              	.LBB78:
 2022              		.loc 2 1210 53 view .LVU722
 2023              		.syntax unified
 2024              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2025 025c 00BF     		nop
 2026              	@ 0 "" 2
 2027              		.thumb
 2028              		.syntax unified
 2029              	.LBE78:
 2030              	.LBE117:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2031              		.loc 1 146 42 view .LVU723
 2032              	.LVL131:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2033              		.loc 1 146 19 view .LVU724
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2034              		.loc 1 146 47 view .LVU725
 2035              	.LBB118:
 2036              		.loc 2 1210 22 view .LVU726
 2037              	.LBB79:
 2038              		.loc 2 1210 53 view .LVU727
 2039              		.syntax unified
 2040              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2041 025e 00BF     		nop
 2042              	@ 0 "" 2
 2043              		.thumb
 2044              		.syntax unified
 2045              	.LBE79:
 2046              	.LBE118:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2047              		.loc 1 146 42 view .LVU728
 2048              	.LVL132:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2049              		.loc 1 146 19 view .LVU729
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
ARM GAS  /tmp/cci73dOf.s 			page 68


 2050              		.loc 1 146 47 view .LVU730
 2051              	.LBB119:
 2052              		.loc 2 1210 22 view .LVU731
 2053              	.LBB80:
 2054              		.loc 2 1210 53 view .LVU732
 2055              		.syntax unified
 2056              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2057 0260 00BF     		nop
 2058              	@ 0 "" 2
 2059              		.thumb
 2060              		.syntax unified
 2061              	.LBE80:
 2062              	.LBE119:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2063              		.loc 1 146 42 view .LVU733
 2064              	.LVL133:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2065              		.loc 1 146 19 view .LVU734
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2066              		.loc 1 146 47 view .LVU735
 2067              	.LBB120:
 2068              		.loc 2 1210 22 view .LVU736
 2069              	.LBB81:
 2070              		.loc 2 1210 53 view .LVU737
 2071              		.syntax unified
 2072              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2073 0262 00BF     		nop
 2074              	@ 0 "" 2
 2075              		.thumb
 2076              		.syntax unified
 2077              	.LBE81:
 2078              	.LBE120:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2079              		.loc 1 146 42 view .LVU738
 2080              	.LVL134:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2081              		.loc 1 146 19 view .LVU739
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2082              		.loc 1 146 47 view .LVU740
 2083              	.LBB121:
 2084              		.loc 2 1210 22 view .LVU741
 2085              	.LBB82:
 2086              		.loc 2 1210 53 view .LVU742
 2087              		.syntax unified
 2088              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2089 0264 00BF     		nop
 2090              	@ 0 "" 2
 2091              		.thumb
 2092              		.syntax unified
 2093              	.LBE82:
 2094              	.LBE121:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2095              		.loc 1 146 42 view .LVU743
 2096              	.LVL135:
 146:../application/Src/shift_registers.c **** 				if(!(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2097              		.loc 1 146 19 view .LVU744
 2098              	.LBE215:
ARM GAS  /tmp/cci73dOf.s 			page 69


 147:../application/Src/shift_registers.c **** 				{
 2099              		.loc 1 147 5 view .LVU745
 147:../application/Src/shift_registers.c **** 				{
 2100              		.loc 1 147 35 is_stmt 0 view .LVU746
 2101 0266 95F90310 		ldrsb	r1, [r5, #3]
 147:../application/Src/shift_registers.c **** 				{
 2102              		.loc 1 147 46 view .LVU747
 2103 026a 54F83170 		ldr	r7, [r4, r1, lsl #3]
 147:../application/Src/shift_registers.c **** 				{
 2104              		.loc 1 147 95 view .LVU748
 2105 026e 04EBC101 		add	r1, r4, r1, lsl #3
 147:../application/Src/shift_registers.c **** 				{
 2106              		.loc 1 147 51 view .LVU749
 2107 0272 BF68     		ldr	r7, [r7, #8]
 147:../application/Src/shift_registers.c **** 				{
 2108              		.loc 1 147 95 view .LVU750
 2109 0274 8988     		ldrh	r1, [r1, #4]
 147:../application/Src/shift_registers.c **** 				{
 2110              		.loc 1 147 7 view .LVU751
 2111 0276 3942     		tst	r1, r7
 2112 0278 03D1     		bne	.L39
 2113              	.LVL136:
 2114              	.L70:
 149:../application/Src/shift_registers.c **** 				}				
 2115              		.loc 1 149 6 is_stmt 1 view .LVU752
 149:../application/Src/shift_registers.c **** 				}				
 2116              		.loc 1 149 14 is_stmt 0 view .LVU753
 2117 027a 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 2118 027c 41F00101 		orr	r1, r1, #1
 2119 0280 1170     		strb	r1, [r2]
 2120              	.L39:
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2121              		.loc 1 151 5 is_stmt 1 view .LVU754
 151:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2122              		.loc 1 151 16 is_stmt 0 view .LVU755
 2123 0282 D968     		ldr	r1, [r3, #12]
 2124 0284 41F00801 		orr	r1, r1, #8
 2125 0288 D960     		str	r1, [r3, #12]
 152:../application/Src/shift_registers.c **** 
 2126              		.loc 1 152 5 is_stmt 1 view .LVU756
 2127              	.LBB216:
 152:../application/Src/shift_registers.c **** 
 2128              		.loc 1 152 10 view .LVU757
 2129              	.LVL137:
 152:../application/Src/shift_registers.c **** 
 2130              		.loc 1 152 19 view .LVU758
 152:../application/Src/shift_registers.c **** 
 2131              		.loc 1 152 47 view .LVU759
 2132              	.LBB198:
 2133              		.loc 2 1210 22 view .LVU760
 2134              	.LBB159:
 2135              		.loc 2 1210 53 view .LVU761
 2136              		.syntax unified
 2137              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2138 028a 00BF     		nop
 2139              	@ 0 "" 2
 2140              		.thumb
ARM GAS  /tmp/cci73dOf.s 			page 70


 2141              		.syntax unified
 2142              	.LBE159:
 2143              	.LBE198:
 152:../application/Src/shift_registers.c **** 
 2144              		.loc 1 152 42 view .LVU762
 2145              	.LVL138:
 152:../application/Src/shift_registers.c **** 
 2146              		.loc 1 152 19 view .LVU763
 152:../application/Src/shift_registers.c **** 
 2147              		.loc 1 152 47 view .LVU764
 2148              	.LBB199:
 2149              		.loc 2 1210 22 view .LVU765
 2150              	.LBB160:
 2151              		.loc 2 1210 53 view .LVU766
 2152              		.syntax unified
 2153              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2154 028c 00BF     		nop
 2155              	@ 0 "" 2
 2156              		.thumb
 2157              		.syntax unified
 2158              	.LBE160:
 2159              	.LBE199:
 152:../application/Src/shift_registers.c **** 
 2160              		.loc 1 152 42 view .LVU767
 2161              	.LVL139:
 152:../application/Src/shift_registers.c **** 
 2162              		.loc 1 152 19 view .LVU768
 152:../application/Src/shift_registers.c **** 
 2163              		.loc 1 152 47 view .LVU769
 2164              	.LBB200:
 2165              		.loc 2 1210 22 view .LVU770
 2166              	.LBB161:
 2167              		.loc 2 1210 53 view .LVU771
 2168              		.syntax unified
 2169              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2170 028e 00BF     		nop
 2171              	@ 0 "" 2
 2172              		.thumb
 2173              		.syntax unified
 2174              	.LBE161:
 2175              	.LBE200:
 152:../application/Src/shift_registers.c **** 
 2176              		.loc 1 152 42 view .LVU772
 2177              	.LVL140:
 152:../application/Src/shift_registers.c **** 
 2178              		.loc 1 152 19 view .LVU773
 152:../application/Src/shift_registers.c **** 
 2179              		.loc 1 152 47 view .LVU774
 2180              	.LBB201:
 2181              		.loc 2 1210 22 view .LVU775
 2182              	.LBB162:
 2183              		.loc 2 1210 53 view .LVU776
 2184              		.syntax unified
 2185              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2186 0290 00BF     		nop
 2187              	@ 0 "" 2
 2188              		.thumb
ARM GAS  /tmp/cci73dOf.s 			page 71


 2189              		.syntax unified
 2190              	.LBE162:
 2191              	.LBE201:
 152:../application/Src/shift_registers.c **** 
 2192              		.loc 1 152 42 view .LVU777
 2193              	.LVL141:
 152:../application/Src/shift_registers.c **** 
 2194              		.loc 1 152 19 view .LVU778
 152:../application/Src/shift_registers.c **** 
 2195              		.loc 1 152 47 view .LVU779
 2196              	.LBB202:
 2197              		.loc 2 1210 22 view .LVU780
 2198              	.LBB163:
 2199              		.loc 2 1210 53 view .LVU781
 2200              		.syntax unified
 2201              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2202 0292 00BF     		nop
 2203              	@ 0 "" 2
 2204              		.thumb
 2205              		.syntax unified
 2206              	.LBE163:
 2207              	.LBE202:
 152:../application/Src/shift_registers.c **** 
 2208              		.loc 1 152 42 view .LVU782
 2209              	.LVL142:
 152:../application/Src/shift_registers.c **** 
 2210              		.loc 1 152 19 view .LVU783
 2211              	.LBE216:
 154:../application/Src/shift_registers.c **** 			} while (mask);
 2212              		.loc 1 154 5 view .LVU784
 2213              		.loc 1 155 12 view .LVU785
 2214              	.LBE40:
 119:../application/Src/shift_registers.c **** 	{
 2215              		.loc 1 119 31 view .LVU786
 119:../application/Src/shift_registers.c **** 	{
 2216              		.loc 1 119 20 view .LVU787
 119:../application/Src/shift_registers.c **** 	{
 2217              		.loc 1 119 2 is_stmt 0 view .LVU788
 2218 0294 8242     		cmp	r2, r0
 2219 0296 00F0FB80 		beq	.L18
 2220              	.LVL143:
 2221              	.L40:
 2222              	.LBB382:
 121:../application/Src/shift_registers.c **** 		
 2223              		.loc 1 121 3 is_stmt 1 view .LVU789
 123:../application/Src/shift_registers.c **** 		
 2224              		.loc 1 123 3 view .LVU790
 123:../application/Src/shift_registers.c **** 		
 2225              		.loc 1 123 11 is_stmt 0 view .LVU791
 2226 029a 02F8016F 		strb	r6, [r2, #1]!
 2227              	.LVL144:
 125:../application/Src/shift_registers.c **** 		{
 2228              		.loc 1 125 3 is_stmt 1 view .LVU792
 125:../application/Src/shift_registers.c **** 		{
 2229              		.loc 1 125 6 is_stmt 0 view .LVU793
 2230 029e 2978     		ldrb	r1, [r5]	@ zero_extendqisi2
 2231 02a0 0129     		cmp	r1, #1
ARM GAS  /tmp/cci73dOf.s 			page 72


 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 2232              		.loc 1 129 16 view .LVU794
 2233 02a2 D968     		ldr	r1, [r3, #12]
 2234 02a4 21F00801 		bic	r1, r1, #8
 2235 02a8 D960     		str	r1, [r3, #12]
 125:../application/Src/shift_registers.c **** 		{
 2236              		.loc 1 125 6 view .LVU795
 2237 02aa 3FF6F7AE 		bhi	.L22
 127:../application/Src/shift_registers.c **** 			{
 2238              		.loc 1 127 4 is_stmt 1 view .LVU796
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 2239              		.loc 1 129 5 view .LVU797
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2240              		.loc 1 130 5 view .LVU798
 2241              	.LBB217:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2242              		.loc 1 130 10 view .LVU799
 2243              	.LVL145:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2244              		.loc 1 130 19 view .LVU800
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2245              		.loc 1 130 47 view .LVU801
 2246              	.LBB218:
 2247              	.LBI218:
 2248              		.loc 2 1210 22 view .LVU802
 2249              	.LBB219:
 2250              		.loc 2 1210 53 view .LVU803
 2251              		.syntax unified
 2252              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2253 02ae 00BF     		nop
 2254              	@ 0 "" 2
 2255              		.thumb
 2256              		.syntax unified
 2257              	.LBE219:
 2258              	.LBE218:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2259              		.loc 1 130 42 view .LVU804
 2260              	.LVL146:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2261              		.loc 1 130 19 view .LVU805
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2262              		.loc 1 130 47 view .LVU806
 2263              	.LBB259:
 2264              		.loc 2 1210 22 view .LVU807
 2265              	.LBB220:
 2266              		.loc 2 1210 53 view .LVU808
 2267              		.syntax unified
 2268              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2269 02b0 00BF     		nop
 2270              	@ 0 "" 2
 2271              		.thumb
 2272              		.syntax unified
 2273              	.LBE220:
 2274              	.LBE259:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2275              		.loc 1 130 42 view .LVU809
 2276              	.LVL147:
ARM GAS  /tmp/cci73dOf.s 			page 73


 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2277              		.loc 1 130 19 view .LVU810
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2278              		.loc 1 130 47 view .LVU811
 2279              	.LBB260:
 2280              		.loc 2 1210 22 view .LVU812
 2281              	.LBB221:
 2282              		.loc 2 1210 53 view .LVU813
 2283              		.syntax unified
 2284              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2285 02b2 00BF     		nop
 2286              	@ 0 "" 2
 2287              		.thumb
 2288              		.syntax unified
 2289              	.LBE221:
 2290              	.LBE260:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2291              		.loc 1 130 42 view .LVU814
 2292              	.LVL148:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2293              		.loc 1 130 19 view .LVU815
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2294              		.loc 1 130 47 view .LVU816
 2295              	.LBB261:
 2296              		.loc 2 1210 22 view .LVU817
 2297              	.LBB222:
 2298              		.loc 2 1210 53 view .LVU818
 2299              		.syntax unified
 2300              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2301 02b4 00BF     		nop
 2302              	@ 0 "" 2
 2303              		.thumb
 2304              		.syntax unified
 2305              	.LBE222:
 2306              	.LBE261:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2307              		.loc 1 130 42 view .LVU819
 2308              	.LVL149:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2309              		.loc 1 130 19 view .LVU820
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2310              		.loc 1 130 47 view .LVU821
 2311              	.LBB262:
 2312              		.loc 2 1210 22 view .LVU822
 2313              	.LBB223:
 2314              		.loc 2 1210 53 view .LVU823
 2315              		.syntax unified
 2316              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2317 02b6 00BF     		nop
 2318              	@ 0 "" 2
 2319              		.thumb
 2320              		.syntax unified
 2321              	.LBE223:
 2322              	.LBE262:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2323              		.loc 1 130 42 view .LVU824
 2324              	.LVL150:
ARM GAS  /tmp/cci73dOf.s 			page 74


 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2325              		.loc 1 130 19 view .LVU825
 2326              	.LBE217:
 131:../application/Src/shift_registers.c **** 				{
 2327              		.loc 1 131 5 view .LVU826
 131:../application/Src/shift_registers.c **** 				{
 2328              		.loc 1 131 33 is_stmt 0 view .LVU827
 2329 02b8 95F90310 		ldrsb	r1, [r5, #3]
 131:../application/Src/shift_registers.c **** 				{
 2330              		.loc 1 131 44 view .LVU828
 2331 02bc 54F83170 		ldr	r7, [r4, r1, lsl #3]
 131:../application/Src/shift_registers.c **** 				{
 2332              		.loc 1 131 93 view .LVU829
 2333 02c0 04EBC101 		add	r1, r4, r1, lsl #3
 131:../application/Src/shift_registers.c **** 				{
 2334              		.loc 1 131 49 view .LVU830
 2335 02c4 BF68     		ldr	r7, [r7, #8]
 131:../application/Src/shift_registers.c **** 				{
 2336              		.loc 1 131 93 view .LVU831
 2337 02c6 8988     		ldrh	r1, [r1, #4]
 131:../application/Src/shift_registers.c **** 				{
 2338              		.loc 1 131 7 view .LVU832
 2339 02c8 3942     		tst	r1, r7
 2340 02ca 03D0     		beq	.L23
 133:../application/Src/shift_registers.c **** 				}
 2341              		.loc 1 133 6 is_stmt 1 view .LVU833
 133:../application/Src/shift_registers.c **** 				}
 2342              		.loc 1 133 14 is_stmt 0 view .LVU834
 2343 02cc 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 2344 02ce 61F07F01 		orn	r1, r1, #127
 2345 02d2 1170     		strb	r1, [r2]
 2346              	.L23:
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2347              		.loc 1 135 5 is_stmt 1 view .LVU835
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2348              		.loc 1 135 16 is_stmt 0 view .LVU836
 2349 02d4 D968     		ldr	r1, [r3, #12]
 2350 02d6 41F00801 		orr	r1, r1, #8
 2351 02da D960     		str	r1, [r3, #12]
 136:../application/Src/shift_registers.c **** 				
 2352              		.loc 1 136 5 is_stmt 1 view .LVU837
 2353              	.LBB298:
 136:../application/Src/shift_registers.c **** 				
 2354              		.loc 1 136 10 view .LVU838
 2355              	.LVL151:
 136:../application/Src/shift_registers.c **** 				
 2356              		.loc 1 136 19 view .LVU839
 136:../application/Src/shift_registers.c **** 				
 2357              		.loc 1 136 47 view .LVU840
 2358              	.LBB299:
 2359              	.LBI299:
 2360              		.loc 2 1210 22 view .LVU841
 2361              	.LBB300:
 2362              		.loc 2 1210 53 view .LVU842
 2363              		.syntax unified
 2364              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2365 02dc 00BF     		nop
ARM GAS  /tmp/cci73dOf.s 			page 75


 2366              	@ 0 "" 2
 2367              		.thumb
 2368              		.syntax unified
 2369              	.LBE300:
 2370              	.LBE299:
 136:../application/Src/shift_registers.c **** 				
 2371              		.loc 1 136 42 view .LVU843
 2372              	.LVL152:
 136:../application/Src/shift_registers.c **** 				
 2373              		.loc 1 136 19 view .LVU844
 136:../application/Src/shift_registers.c **** 				
 2374              		.loc 1 136 47 view .LVU845
 2375              	.LBB335:
 2376              		.loc 2 1210 22 view .LVU846
 2377              	.LBB301:
 2378              		.loc 2 1210 53 view .LVU847
 2379              		.syntax unified
 2380              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2381 02de 00BF     		nop
 2382              	@ 0 "" 2
 2383              		.thumb
 2384              		.syntax unified
 2385              	.LBE301:
 2386              	.LBE335:
 136:../application/Src/shift_registers.c **** 				
 2387              		.loc 1 136 42 view .LVU848
 2388              	.LVL153:
 136:../application/Src/shift_registers.c **** 				
 2389              		.loc 1 136 19 view .LVU849
 136:../application/Src/shift_registers.c **** 				
 2390              		.loc 1 136 47 view .LVU850
 2391              	.LBB336:
 2392              		.loc 2 1210 22 view .LVU851
 2393              	.LBB302:
 2394              		.loc 2 1210 53 view .LVU852
 2395              		.syntax unified
 2396              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2397 02e0 00BF     		nop
 2398              	@ 0 "" 2
 2399              		.thumb
 2400              		.syntax unified
 2401              	.LBE302:
 2402              	.LBE336:
 136:../application/Src/shift_registers.c **** 				
 2403              		.loc 1 136 42 view .LVU853
 2404              	.LVL154:
 136:../application/Src/shift_registers.c **** 				
 2405              		.loc 1 136 19 view .LVU854
 136:../application/Src/shift_registers.c **** 				
 2406              		.loc 1 136 47 view .LVU855
 2407              	.LBB337:
 2408              		.loc 2 1210 22 view .LVU856
 2409              	.LBB303:
 2410              		.loc 2 1210 53 view .LVU857
 2411              		.syntax unified
 2412              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2413 02e2 00BF     		nop
ARM GAS  /tmp/cci73dOf.s 			page 76


 2414              	@ 0 "" 2
 2415              		.thumb
 2416              		.syntax unified
 2417              	.LBE303:
 2418              	.LBE337:
 136:../application/Src/shift_registers.c **** 				
 2419              		.loc 1 136 42 view .LVU858
 2420              	.LVL155:
 136:../application/Src/shift_registers.c **** 				
 2421              		.loc 1 136 19 view .LVU859
 136:../application/Src/shift_registers.c **** 				
 2422              		.loc 1 136 47 view .LVU860
 2423              	.LBB338:
 2424              		.loc 2 1210 22 view .LVU861
 2425              	.LBB304:
 2426              		.loc 2 1210 53 view .LVU862
 2427              		.syntax unified
 2428              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2429 02e4 00BF     		nop
 2430              	@ 0 "" 2
 2431              		.thumb
 2432              		.syntax unified
 2433              	.LBE304:
 2434              	.LBE338:
 136:../application/Src/shift_registers.c **** 				
 2435              		.loc 1 136 42 view .LVU863
 2436              	.LVL156:
 136:../application/Src/shift_registers.c **** 				
 2437              		.loc 1 136 19 view .LVU864
 2438              	.LBE298:
 138:../application/Src/shift_registers.c **** 			} while (mask);
 2439              		.loc 1 138 5 view .LVU865
 139:../application/Src/shift_registers.c **** 		}
 2440              		.loc 1 139 12 view .LVU866
 127:../application/Src/shift_registers.c **** 			{
 2441              		.loc 1 127 4 view .LVU867
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 2442              		.loc 1 129 5 view .LVU868
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 2443              		.loc 1 129 16 is_stmt 0 view .LVU869
 2444 02e6 D968     		ldr	r1, [r3, #12]
 2445 02e8 21F00801 		bic	r1, r1, #8
 2446 02ec D960     		str	r1, [r3, #12]
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2447              		.loc 1 130 5 is_stmt 1 view .LVU870
 2448              	.LBB369:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2449              		.loc 1 130 10 view .LVU871
 2450              	.LVL157:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2451              		.loc 1 130 19 view .LVU872
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2452              		.loc 1 130 47 view .LVU873
 2453              	.LBB263:
 2454              		.loc 2 1210 22 view .LVU874
 2455              	.LBB224:
 2456              		.loc 2 1210 53 view .LVU875
ARM GAS  /tmp/cci73dOf.s 			page 77


 2457              		.syntax unified
 2458              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2459 02ee 00BF     		nop
 2460              	@ 0 "" 2
 2461              		.thumb
 2462              		.syntax unified
 2463              	.LBE224:
 2464              	.LBE263:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2465              		.loc 1 130 42 view .LVU876
 2466              	.LVL158:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2467              		.loc 1 130 19 view .LVU877
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2468              		.loc 1 130 47 view .LVU878
 2469              	.LBB264:
 2470              		.loc 2 1210 22 view .LVU879
 2471              	.LBB225:
 2472              		.loc 2 1210 53 view .LVU880
 2473              		.syntax unified
 2474              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2475 02f0 00BF     		nop
 2476              	@ 0 "" 2
 2477              		.thumb
 2478              		.syntax unified
 2479              	.LBE225:
 2480              	.LBE264:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2481              		.loc 1 130 42 view .LVU881
 2482              	.LVL159:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2483              		.loc 1 130 19 view .LVU882
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2484              		.loc 1 130 47 view .LVU883
 2485              	.LBB265:
 2486              		.loc 2 1210 22 view .LVU884
 2487              	.LBB226:
 2488              		.loc 2 1210 53 view .LVU885
 2489              		.syntax unified
 2490              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2491 02f2 00BF     		nop
 2492              	@ 0 "" 2
 2493              		.thumb
 2494              		.syntax unified
 2495              	.LBE226:
 2496              	.LBE265:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2497              		.loc 1 130 42 view .LVU886
 2498              	.LVL160:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2499              		.loc 1 130 19 view .LVU887
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2500              		.loc 1 130 47 view .LVU888
 2501              	.LBB266:
 2502              		.loc 2 1210 22 view .LVU889
 2503              	.LBB227:
 2504              		.loc 2 1210 53 view .LVU890
ARM GAS  /tmp/cci73dOf.s 			page 78


 2505              		.syntax unified
 2506              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2507 02f4 00BF     		nop
 2508              	@ 0 "" 2
 2509              		.thumb
 2510              		.syntax unified
 2511              	.LBE227:
 2512              	.LBE266:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2513              		.loc 1 130 42 view .LVU891
 2514              	.LVL161:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2515              		.loc 1 130 19 view .LVU892
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2516              		.loc 1 130 47 view .LVU893
 2517              	.LBB267:
 2518              		.loc 2 1210 22 view .LVU894
 2519              	.LBB228:
 2520              		.loc 2 1210 53 view .LVU895
 2521              		.syntax unified
 2522              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2523 02f6 00BF     		nop
 2524              	@ 0 "" 2
 2525              		.thumb
 2526              		.syntax unified
 2527              	.LBE228:
 2528              	.LBE267:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2529              		.loc 1 130 42 view .LVU896
 2530              	.LVL162:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2531              		.loc 1 130 19 view .LVU897
 2532              	.LBE369:
 131:../application/Src/shift_registers.c **** 				{
 2533              		.loc 1 131 5 view .LVU898
 131:../application/Src/shift_registers.c **** 				{
 2534              		.loc 1 131 33 is_stmt 0 view .LVU899
 2535 02f8 95F90310 		ldrsb	r1, [r5, #3]
 131:../application/Src/shift_registers.c **** 				{
 2536              		.loc 1 131 44 view .LVU900
 2537 02fc 54F83170 		ldr	r7, [r4, r1, lsl #3]
 131:../application/Src/shift_registers.c **** 				{
 2538              		.loc 1 131 93 view .LVU901
 2539 0300 04EBC101 		add	r1, r4, r1, lsl #3
 131:../application/Src/shift_registers.c **** 				{
 2540              		.loc 1 131 49 view .LVU902
 2541 0304 BF68     		ldr	r7, [r7, #8]
 131:../application/Src/shift_registers.c **** 				{
 2542              		.loc 1 131 93 view .LVU903
 2543 0306 8988     		ldrh	r1, [r1, #4]
 131:../application/Src/shift_registers.c **** 				{
 2544              		.loc 1 131 7 view .LVU904
 2545 0308 3942     		tst	r1, r7
 2546 030a 03D0     		beq	.L24
 133:../application/Src/shift_registers.c **** 				}
 2547              		.loc 1 133 6 is_stmt 1 view .LVU905
 133:../application/Src/shift_registers.c **** 				}
ARM GAS  /tmp/cci73dOf.s 			page 79


 2548              		.loc 1 133 14 is_stmt 0 view .LVU906
 2549 030c 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 2550 030e 41F04001 		orr	r1, r1, #64
 2551 0312 1170     		strb	r1, [r2]
 2552              	.L24:
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2553              		.loc 1 135 5 is_stmt 1 view .LVU907
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2554              		.loc 1 135 16 is_stmt 0 view .LVU908
 2555 0314 D968     		ldr	r1, [r3, #12]
 2556 0316 41F00801 		orr	r1, r1, #8
 2557 031a D960     		str	r1, [r3, #12]
 136:../application/Src/shift_registers.c **** 				
 2558              		.loc 1 136 5 is_stmt 1 view .LVU909
 2559              	.LBB370:
 136:../application/Src/shift_registers.c **** 				
 2560              		.loc 1 136 10 view .LVU910
 2561              	.LVL163:
 136:../application/Src/shift_registers.c **** 				
 2562              		.loc 1 136 19 view .LVU911
 136:../application/Src/shift_registers.c **** 				
 2563              		.loc 1 136 47 view .LVU912
 2564              	.LBB339:
 2565              		.loc 2 1210 22 view .LVU913
 2566              	.LBB305:
 2567              		.loc 2 1210 53 view .LVU914
 2568              		.syntax unified
 2569              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2570 031c 00BF     		nop
 2571              	@ 0 "" 2
 2572              		.thumb
 2573              		.syntax unified
 2574              	.LBE305:
 2575              	.LBE339:
 136:../application/Src/shift_registers.c **** 				
 2576              		.loc 1 136 42 view .LVU915
 2577              	.LVL164:
 136:../application/Src/shift_registers.c **** 				
 2578              		.loc 1 136 19 view .LVU916
 136:../application/Src/shift_registers.c **** 				
 2579              		.loc 1 136 47 view .LVU917
 2580              	.LBB340:
 2581              		.loc 2 1210 22 view .LVU918
 2582              	.LBB306:
 2583              		.loc 2 1210 53 view .LVU919
 2584              		.syntax unified
 2585              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2586 031e 00BF     		nop
 2587              	@ 0 "" 2
 2588              		.thumb
 2589              		.syntax unified
 2590              	.LBE306:
 2591              	.LBE340:
 136:../application/Src/shift_registers.c **** 				
 2592              		.loc 1 136 42 view .LVU920
 2593              	.LVL165:
 136:../application/Src/shift_registers.c **** 				
ARM GAS  /tmp/cci73dOf.s 			page 80


 2594              		.loc 1 136 19 view .LVU921
 136:../application/Src/shift_registers.c **** 				
 2595              		.loc 1 136 47 view .LVU922
 2596              	.LBB341:
 2597              		.loc 2 1210 22 view .LVU923
 2598              	.LBB307:
 2599              		.loc 2 1210 53 view .LVU924
 2600              		.syntax unified
 2601              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2602 0320 00BF     		nop
 2603              	@ 0 "" 2
 2604              		.thumb
 2605              		.syntax unified
 2606              	.LBE307:
 2607              	.LBE341:
 136:../application/Src/shift_registers.c **** 				
 2608              		.loc 1 136 42 view .LVU925
 2609              	.LVL166:
 136:../application/Src/shift_registers.c **** 				
 2610              		.loc 1 136 19 view .LVU926
 136:../application/Src/shift_registers.c **** 				
 2611              		.loc 1 136 47 view .LVU927
 2612              	.LBB342:
 2613              		.loc 2 1210 22 view .LVU928
 2614              	.LBB308:
 2615              		.loc 2 1210 53 view .LVU929
 2616              		.syntax unified
 2617              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2618 0322 00BF     		nop
 2619              	@ 0 "" 2
 2620              		.thumb
 2621              		.syntax unified
 2622              	.LBE308:
 2623              	.LBE342:
 136:../application/Src/shift_registers.c **** 				
 2624              		.loc 1 136 42 view .LVU930
 2625              	.LVL167:
 136:../application/Src/shift_registers.c **** 				
 2626              		.loc 1 136 19 view .LVU931
 136:../application/Src/shift_registers.c **** 				
 2627              		.loc 1 136 47 view .LVU932
 2628              	.LBB343:
 2629              		.loc 2 1210 22 view .LVU933
 2630              	.LBB309:
 2631              		.loc 2 1210 53 view .LVU934
 2632              		.syntax unified
 2633              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2634 0324 00BF     		nop
 2635              	@ 0 "" 2
 2636              		.thumb
 2637              		.syntax unified
 2638              	.LBE309:
 2639              	.LBE343:
 136:../application/Src/shift_registers.c **** 				
 2640              		.loc 1 136 42 view .LVU935
 2641              	.LVL168:
 136:../application/Src/shift_registers.c **** 				
ARM GAS  /tmp/cci73dOf.s 			page 81


 2642              		.loc 1 136 19 view .LVU936
 2643              	.LBE370:
 138:../application/Src/shift_registers.c **** 			} while (mask);
 2644              		.loc 1 138 5 view .LVU937
 139:../application/Src/shift_registers.c **** 		}
 2645              		.loc 1 139 12 view .LVU938
 127:../application/Src/shift_registers.c **** 			{
 2646              		.loc 1 127 4 view .LVU939
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 2647              		.loc 1 129 5 view .LVU940
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 2648              		.loc 1 129 16 is_stmt 0 view .LVU941
 2649 0326 D968     		ldr	r1, [r3, #12]
 2650 0328 21F00801 		bic	r1, r1, #8
 2651 032c D960     		str	r1, [r3, #12]
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2652              		.loc 1 130 5 is_stmt 1 view .LVU942
 2653              	.LBB371:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2654              		.loc 1 130 10 view .LVU943
 2655              	.LVL169:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2656              		.loc 1 130 19 view .LVU944
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2657              		.loc 1 130 47 view .LVU945
 2658              	.LBB268:
 2659              		.loc 2 1210 22 view .LVU946
 2660              	.LBB229:
 2661              		.loc 2 1210 53 view .LVU947
 2662              		.syntax unified
 2663              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2664 032e 00BF     		nop
 2665              	@ 0 "" 2
 2666              		.thumb
 2667              		.syntax unified
 2668              	.LBE229:
 2669              	.LBE268:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2670              		.loc 1 130 42 view .LVU948
 2671              	.LVL170:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2672              		.loc 1 130 19 view .LVU949
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2673              		.loc 1 130 47 view .LVU950
 2674              	.LBB269:
 2675              		.loc 2 1210 22 view .LVU951
 2676              	.LBB230:
 2677              		.loc 2 1210 53 view .LVU952
 2678              		.syntax unified
 2679              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2680 0330 00BF     		nop
 2681              	@ 0 "" 2
 2682              		.thumb
 2683              		.syntax unified
 2684              	.LBE230:
 2685              	.LBE269:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
ARM GAS  /tmp/cci73dOf.s 			page 82


 2686              		.loc 1 130 42 view .LVU953
 2687              	.LVL171:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2688              		.loc 1 130 19 view .LVU954
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2689              		.loc 1 130 47 view .LVU955
 2690              	.LBB270:
 2691              		.loc 2 1210 22 view .LVU956
 2692              	.LBB231:
 2693              		.loc 2 1210 53 view .LVU957
 2694              		.syntax unified
 2695              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2696 0332 00BF     		nop
 2697              	@ 0 "" 2
 2698              		.thumb
 2699              		.syntax unified
 2700              	.LBE231:
 2701              	.LBE270:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2702              		.loc 1 130 42 view .LVU958
 2703              	.LVL172:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2704              		.loc 1 130 19 view .LVU959
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2705              		.loc 1 130 47 view .LVU960
 2706              	.LBB271:
 2707              		.loc 2 1210 22 view .LVU961
 2708              	.LBB232:
 2709              		.loc 2 1210 53 view .LVU962
 2710              		.syntax unified
 2711              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2712 0334 00BF     		nop
 2713              	@ 0 "" 2
 2714              		.thumb
 2715              		.syntax unified
 2716              	.LBE232:
 2717              	.LBE271:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2718              		.loc 1 130 42 view .LVU963
 2719              	.LVL173:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2720              		.loc 1 130 19 view .LVU964
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2721              		.loc 1 130 47 view .LVU965
 2722              	.LBB272:
 2723              		.loc 2 1210 22 view .LVU966
 2724              	.LBB233:
 2725              		.loc 2 1210 53 view .LVU967
 2726              		.syntax unified
 2727              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2728 0336 00BF     		nop
 2729              	@ 0 "" 2
 2730              		.thumb
 2731              		.syntax unified
 2732              	.LBE233:
 2733              	.LBE272:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
ARM GAS  /tmp/cci73dOf.s 			page 83


 2734              		.loc 1 130 42 view .LVU968
 2735              	.LVL174:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2736              		.loc 1 130 19 view .LVU969
 2737              	.LBE371:
 131:../application/Src/shift_registers.c **** 				{
 2738              		.loc 1 131 5 view .LVU970
 131:../application/Src/shift_registers.c **** 				{
 2739              		.loc 1 131 33 is_stmt 0 view .LVU971
 2740 0338 95F90310 		ldrsb	r1, [r5, #3]
 131:../application/Src/shift_registers.c **** 				{
 2741              		.loc 1 131 44 view .LVU972
 2742 033c 54F83170 		ldr	r7, [r4, r1, lsl #3]
 131:../application/Src/shift_registers.c **** 				{
 2743              		.loc 1 131 93 view .LVU973
 2744 0340 04EBC101 		add	r1, r4, r1, lsl #3
 131:../application/Src/shift_registers.c **** 				{
 2745              		.loc 1 131 49 view .LVU974
 2746 0344 BF68     		ldr	r7, [r7, #8]
 131:../application/Src/shift_registers.c **** 				{
 2747              		.loc 1 131 93 view .LVU975
 2748 0346 8988     		ldrh	r1, [r1, #4]
 131:../application/Src/shift_registers.c **** 				{
 2749              		.loc 1 131 7 view .LVU976
 2750 0348 3942     		tst	r1, r7
 2751 034a 03D0     		beq	.L25
 133:../application/Src/shift_registers.c **** 				}
 2752              		.loc 1 133 6 is_stmt 1 view .LVU977
 133:../application/Src/shift_registers.c **** 				}
 2753              		.loc 1 133 14 is_stmt 0 view .LVU978
 2754 034c 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 2755 034e 41F02001 		orr	r1, r1, #32
 2756 0352 1170     		strb	r1, [r2]
 2757              	.L25:
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2758              		.loc 1 135 5 is_stmt 1 view .LVU979
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2759              		.loc 1 135 16 is_stmt 0 view .LVU980
 2760 0354 D968     		ldr	r1, [r3, #12]
 2761 0356 41F00801 		orr	r1, r1, #8
 2762 035a D960     		str	r1, [r3, #12]
 136:../application/Src/shift_registers.c **** 				
 2763              		.loc 1 136 5 is_stmt 1 view .LVU981
 2764              	.LBB372:
 136:../application/Src/shift_registers.c **** 				
 2765              		.loc 1 136 10 view .LVU982
 2766              	.LVL175:
 136:../application/Src/shift_registers.c **** 				
 2767              		.loc 1 136 19 view .LVU983
 136:../application/Src/shift_registers.c **** 				
 2768              		.loc 1 136 47 view .LVU984
 2769              	.LBB344:
 2770              		.loc 2 1210 22 view .LVU985
 2771              	.LBB310:
 2772              		.loc 2 1210 53 view .LVU986
 2773              		.syntax unified
 2774              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
ARM GAS  /tmp/cci73dOf.s 			page 84


 2775 035c 00BF     		nop
 2776              	@ 0 "" 2
 2777              		.thumb
 2778              		.syntax unified
 2779              	.LBE310:
 2780              	.LBE344:
 136:../application/Src/shift_registers.c **** 				
 2781              		.loc 1 136 42 view .LVU987
 2782              	.LVL176:
 136:../application/Src/shift_registers.c **** 				
 2783              		.loc 1 136 19 view .LVU988
 136:../application/Src/shift_registers.c **** 				
 2784              		.loc 1 136 47 view .LVU989
 2785              	.LBB345:
 2786              		.loc 2 1210 22 view .LVU990
 2787              	.LBB311:
 2788              		.loc 2 1210 53 view .LVU991
 2789              		.syntax unified
 2790              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2791 035e 00BF     		nop
 2792              	@ 0 "" 2
 2793              		.thumb
 2794              		.syntax unified
 2795              	.LBE311:
 2796              	.LBE345:
 136:../application/Src/shift_registers.c **** 				
 2797              		.loc 1 136 42 view .LVU992
 2798              	.LVL177:
 136:../application/Src/shift_registers.c **** 				
 2799              		.loc 1 136 19 view .LVU993
 136:../application/Src/shift_registers.c **** 				
 2800              		.loc 1 136 47 view .LVU994
 2801              	.LBB346:
 2802              		.loc 2 1210 22 view .LVU995
 2803              	.LBB312:
 2804              		.loc 2 1210 53 view .LVU996
 2805              		.syntax unified
 2806              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2807 0360 00BF     		nop
 2808              	@ 0 "" 2
 2809              		.thumb
 2810              		.syntax unified
 2811              	.LBE312:
 2812              	.LBE346:
 136:../application/Src/shift_registers.c **** 				
 2813              		.loc 1 136 42 view .LVU997
 2814              	.LVL178:
 136:../application/Src/shift_registers.c **** 				
 2815              		.loc 1 136 19 view .LVU998
 136:../application/Src/shift_registers.c **** 				
 2816              		.loc 1 136 47 view .LVU999
 2817              	.LBB347:
 2818              		.loc 2 1210 22 view .LVU1000
 2819              	.LBB313:
 2820              		.loc 2 1210 53 view .LVU1001
 2821              		.syntax unified
 2822              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
ARM GAS  /tmp/cci73dOf.s 			page 85


 2823 0362 00BF     		nop
 2824              	@ 0 "" 2
 2825              		.thumb
 2826              		.syntax unified
 2827              	.LBE313:
 2828              	.LBE347:
 136:../application/Src/shift_registers.c **** 				
 2829              		.loc 1 136 42 view .LVU1002
 2830              	.LVL179:
 136:../application/Src/shift_registers.c **** 				
 2831              		.loc 1 136 19 view .LVU1003
 136:../application/Src/shift_registers.c **** 				
 2832              		.loc 1 136 47 view .LVU1004
 2833              	.LBB348:
 2834              		.loc 2 1210 22 view .LVU1005
 2835              	.LBB314:
 2836              		.loc 2 1210 53 view .LVU1006
 2837              		.syntax unified
 2838              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2839 0364 00BF     		nop
 2840              	@ 0 "" 2
 2841              		.thumb
 2842              		.syntax unified
 2843              	.LBE314:
 2844              	.LBE348:
 136:../application/Src/shift_registers.c **** 				
 2845              		.loc 1 136 42 view .LVU1007
 2846              	.LVL180:
 136:../application/Src/shift_registers.c **** 				
 2847              		.loc 1 136 19 view .LVU1008
 2848              	.LBE372:
 138:../application/Src/shift_registers.c **** 			} while (mask);
 2849              		.loc 1 138 5 view .LVU1009
 139:../application/Src/shift_registers.c **** 		}
 2850              		.loc 1 139 12 view .LVU1010
 127:../application/Src/shift_registers.c **** 			{
 2851              		.loc 1 127 4 view .LVU1011
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 2852              		.loc 1 129 5 view .LVU1012
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 2853              		.loc 1 129 16 is_stmt 0 view .LVU1013
 2854 0366 D968     		ldr	r1, [r3, #12]
 2855 0368 21F00801 		bic	r1, r1, #8
 2856 036c D960     		str	r1, [r3, #12]
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2857              		.loc 1 130 5 is_stmt 1 view .LVU1014
 2858              	.LBB373:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2859              		.loc 1 130 10 view .LVU1015
 2860              	.LVL181:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2861              		.loc 1 130 19 view .LVU1016
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2862              		.loc 1 130 47 view .LVU1017
 2863              	.LBB273:
 2864              		.loc 2 1210 22 view .LVU1018
 2865              	.LBB234:
ARM GAS  /tmp/cci73dOf.s 			page 86


 2866              		.loc 2 1210 53 view .LVU1019
 2867              		.syntax unified
 2868              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2869 036e 00BF     		nop
 2870              	@ 0 "" 2
 2871              		.thumb
 2872              		.syntax unified
 2873              	.LBE234:
 2874              	.LBE273:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2875              		.loc 1 130 42 view .LVU1020
 2876              	.LVL182:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2877              		.loc 1 130 19 view .LVU1021
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2878              		.loc 1 130 47 view .LVU1022
 2879              	.LBB274:
 2880              		.loc 2 1210 22 view .LVU1023
 2881              	.LBB235:
 2882              		.loc 2 1210 53 view .LVU1024
 2883              		.syntax unified
 2884              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2885 0370 00BF     		nop
 2886              	@ 0 "" 2
 2887              		.thumb
 2888              		.syntax unified
 2889              	.LBE235:
 2890              	.LBE274:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2891              		.loc 1 130 42 view .LVU1025
 2892              	.LVL183:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2893              		.loc 1 130 19 view .LVU1026
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2894              		.loc 1 130 47 view .LVU1027
 2895              	.LBB275:
 2896              		.loc 2 1210 22 view .LVU1028
 2897              	.LBB236:
 2898              		.loc 2 1210 53 view .LVU1029
 2899              		.syntax unified
 2900              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2901 0372 00BF     		nop
 2902              	@ 0 "" 2
 2903              		.thumb
 2904              		.syntax unified
 2905              	.LBE236:
 2906              	.LBE275:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2907              		.loc 1 130 42 view .LVU1030
 2908              	.LVL184:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2909              		.loc 1 130 19 view .LVU1031
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2910              		.loc 1 130 47 view .LVU1032
 2911              	.LBB276:
 2912              		.loc 2 1210 22 view .LVU1033
 2913              	.LBB237:
ARM GAS  /tmp/cci73dOf.s 			page 87


 2914              		.loc 2 1210 53 view .LVU1034
 2915              		.syntax unified
 2916              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2917 0374 00BF     		nop
 2918              	@ 0 "" 2
 2919              		.thumb
 2920              		.syntax unified
 2921              	.LBE237:
 2922              	.LBE276:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2923              		.loc 1 130 42 view .LVU1035
 2924              	.LVL185:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2925              		.loc 1 130 19 view .LVU1036
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2926              		.loc 1 130 47 view .LVU1037
 2927              	.LBB277:
 2928              		.loc 2 1210 22 view .LVU1038
 2929              	.LBB238:
 2930              		.loc 2 1210 53 view .LVU1039
 2931              		.syntax unified
 2932              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2933 0376 00BF     		nop
 2934              	@ 0 "" 2
 2935              		.thumb
 2936              		.syntax unified
 2937              	.LBE238:
 2938              	.LBE277:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2939              		.loc 1 130 42 view .LVU1040
 2940              	.LVL186:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 2941              		.loc 1 130 19 view .LVU1041
 2942              	.LBE373:
 131:../application/Src/shift_registers.c **** 				{
 2943              		.loc 1 131 5 view .LVU1042
 131:../application/Src/shift_registers.c **** 				{
 2944              		.loc 1 131 33 is_stmt 0 view .LVU1043
 2945 0378 95F90310 		ldrsb	r1, [r5, #3]
 131:../application/Src/shift_registers.c **** 				{
 2946              		.loc 1 131 44 view .LVU1044
 2947 037c 54F83170 		ldr	r7, [r4, r1, lsl #3]
 131:../application/Src/shift_registers.c **** 				{
 2948              		.loc 1 131 93 view .LVU1045
 2949 0380 04EBC101 		add	r1, r4, r1, lsl #3
 131:../application/Src/shift_registers.c **** 				{
 2950              		.loc 1 131 49 view .LVU1046
 2951 0384 BF68     		ldr	r7, [r7, #8]
 131:../application/Src/shift_registers.c **** 				{
 2952              		.loc 1 131 93 view .LVU1047
 2953 0386 8988     		ldrh	r1, [r1, #4]
 131:../application/Src/shift_registers.c **** 				{
 2954              		.loc 1 131 7 view .LVU1048
 2955 0388 3942     		tst	r1, r7
 2956 038a 03D0     		beq	.L26
 133:../application/Src/shift_registers.c **** 				}
 2957              		.loc 1 133 6 is_stmt 1 view .LVU1049
ARM GAS  /tmp/cci73dOf.s 			page 88


 133:../application/Src/shift_registers.c **** 				}
 2958              		.loc 1 133 14 is_stmt 0 view .LVU1050
 2959 038c 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 2960 038e 41F01001 		orr	r1, r1, #16
 2961 0392 1170     		strb	r1, [r2]
 2962              	.L26:
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2963              		.loc 1 135 5 is_stmt 1 view .LVU1051
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 2964              		.loc 1 135 16 is_stmt 0 view .LVU1052
 2965 0394 D968     		ldr	r1, [r3, #12]
 2966 0396 41F00801 		orr	r1, r1, #8
 2967 039a D960     		str	r1, [r3, #12]
 136:../application/Src/shift_registers.c **** 				
 2968              		.loc 1 136 5 is_stmt 1 view .LVU1053
 2969              	.LBB374:
 136:../application/Src/shift_registers.c **** 				
 2970              		.loc 1 136 10 view .LVU1054
 2971              	.LVL187:
 136:../application/Src/shift_registers.c **** 				
 2972              		.loc 1 136 19 view .LVU1055
 136:../application/Src/shift_registers.c **** 				
 2973              		.loc 1 136 47 view .LVU1056
 2974              	.LBB349:
 2975              		.loc 2 1210 22 view .LVU1057
 2976              	.LBB315:
 2977              		.loc 2 1210 53 view .LVU1058
 2978              		.syntax unified
 2979              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2980 039c 00BF     		nop
 2981              	@ 0 "" 2
 2982              		.thumb
 2983              		.syntax unified
 2984              	.LBE315:
 2985              	.LBE349:
 136:../application/Src/shift_registers.c **** 				
 2986              		.loc 1 136 42 view .LVU1059
 2987              	.LVL188:
 136:../application/Src/shift_registers.c **** 				
 2988              		.loc 1 136 19 view .LVU1060
 136:../application/Src/shift_registers.c **** 				
 2989              		.loc 1 136 47 view .LVU1061
 2990              	.LBB350:
 2991              		.loc 2 1210 22 view .LVU1062
 2992              	.LBB316:
 2993              		.loc 2 1210 53 view .LVU1063
 2994              		.syntax unified
 2995              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 2996 039e 00BF     		nop
 2997              	@ 0 "" 2
 2998              		.thumb
 2999              		.syntax unified
 3000              	.LBE316:
 3001              	.LBE350:
 136:../application/Src/shift_registers.c **** 				
 3002              		.loc 1 136 42 view .LVU1064
 3003              	.LVL189:
ARM GAS  /tmp/cci73dOf.s 			page 89


 136:../application/Src/shift_registers.c **** 				
 3004              		.loc 1 136 19 view .LVU1065
 136:../application/Src/shift_registers.c **** 				
 3005              		.loc 1 136 47 view .LVU1066
 3006              	.LBB351:
 3007              		.loc 2 1210 22 view .LVU1067
 3008              	.LBB317:
 3009              		.loc 2 1210 53 view .LVU1068
 3010              		.syntax unified
 3011              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3012 03a0 00BF     		nop
 3013              	@ 0 "" 2
 3014              		.thumb
 3015              		.syntax unified
 3016              	.LBE317:
 3017              	.LBE351:
 136:../application/Src/shift_registers.c **** 				
 3018              		.loc 1 136 42 view .LVU1069
 3019              	.LVL190:
 136:../application/Src/shift_registers.c **** 				
 3020              		.loc 1 136 19 view .LVU1070
 136:../application/Src/shift_registers.c **** 				
 3021              		.loc 1 136 47 view .LVU1071
 3022              	.LBB352:
 3023              		.loc 2 1210 22 view .LVU1072
 3024              	.LBB318:
 3025              		.loc 2 1210 53 view .LVU1073
 3026              		.syntax unified
 3027              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3028 03a2 00BF     		nop
 3029              	@ 0 "" 2
 3030              		.thumb
 3031              		.syntax unified
 3032              	.LBE318:
 3033              	.LBE352:
 136:../application/Src/shift_registers.c **** 				
 3034              		.loc 1 136 42 view .LVU1074
 3035              	.LVL191:
 136:../application/Src/shift_registers.c **** 				
 3036              		.loc 1 136 19 view .LVU1075
 136:../application/Src/shift_registers.c **** 				
 3037              		.loc 1 136 47 view .LVU1076
 3038              	.LBB353:
 3039              		.loc 2 1210 22 view .LVU1077
 3040              	.LBB319:
 3041              		.loc 2 1210 53 view .LVU1078
 3042              		.syntax unified
 3043              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3044 03a4 00BF     		nop
 3045              	@ 0 "" 2
 3046              		.thumb
 3047              		.syntax unified
 3048              	.LBE319:
 3049              	.LBE353:
 136:../application/Src/shift_registers.c **** 				
 3050              		.loc 1 136 42 view .LVU1079
 3051              	.LVL192:
ARM GAS  /tmp/cci73dOf.s 			page 90


 136:../application/Src/shift_registers.c **** 				
 3052              		.loc 1 136 19 view .LVU1080
 3053              	.LBE374:
 138:../application/Src/shift_registers.c **** 			} while (mask);
 3054              		.loc 1 138 5 view .LVU1081
 139:../application/Src/shift_registers.c **** 		}
 3055              		.loc 1 139 12 view .LVU1082
 127:../application/Src/shift_registers.c **** 			{
 3056              		.loc 1 127 4 view .LVU1083
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 3057              		.loc 1 129 5 view .LVU1084
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 3058              		.loc 1 129 16 is_stmt 0 view .LVU1085
 3059 03a6 D968     		ldr	r1, [r3, #12]
 3060 03a8 21F00801 		bic	r1, r1, #8
 3061 03ac D960     		str	r1, [r3, #12]
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3062              		.loc 1 130 5 is_stmt 1 view .LVU1086
 3063              	.LBB375:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3064              		.loc 1 130 10 view .LVU1087
 3065              	.LVL193:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3066              		.loc 1 130 19 view .LVU1088
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3067              		.loc 1 130 47 view .LVU1089
 3068              	.LBB278:
 3069              		.loc 2 1210 22 view .LVU1090
 3070              	.LBB239:
 3071              		.loc 2 1210 53 view .LVU1091
 3072              		.syntax unified
 3073              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3074 03ae 00BF     		nop
 3075              	@ 0 "" 2
 3076              		.thumb
 3077              		.syntax unified
 3078              	.LBE239:
 3079              	.LBE278:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3080              		.loc 1 130 42 view .LVU1092
 3081              	.LVL194:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3082              		.loc 1 130 19 view .LVU1093
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3083              		.loc 1 130 47 view .LVU1094
 3084              	.LBB279:
 3085              		.loc 2 1210 22 view .LVU1095
 3086              	.LBB240:
 3087              		.loc 2 1210 53 view .LVU1096
 3088              		.syntax unified
 3089              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3090 03b0 00BF     		nop
 3091              	@ 0 "" 2
 3092              		.thumb
 3093              		.syntax unified
 3094              	.LBE240:
 3095              	.LBE279:
ARM GAS  /tmp/cci73dOf.s 			page 91


 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3096              		.loc 1 130 42 view .LVU1097
 3097              	.LVL195:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3098              		.loc 1 130 19 view .LVU1098
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3099              		.loc 1 130 47 view .LVU1099
 3100              	.LBB280:
 3101              		.loc 2 1210 22 view .LVU1100
 3102              	.LBB241:
 3103              		.loc 2 1210 53 view .LVU1101
 3104              		.syntax unified
 3105              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3106 03b2 00BF     		nop
 3107              	@ 0 "" 2
 3108              		.thumb
 3109              		.syntax unified
 3110              	.LBE241:
 3111              	.LBE280:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3112              		.loc 1 130 42 view .LVU1102
 3113              	.LVL196:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3114              		.loc 1 130 19 view .LVU1103
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3115              		.loc 1 130 47 view .LVU1104
 3116              	.LBB281:
 3117              		.loc 2 1210 22 view .LVU1105
 3118              	.LBB242:
 3119              		.loc 2 1210 53 view .LVU1106
 3120              		.syntax unified
 3121              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3122 03b4 00BF     		nop
 3123              	@ 0 "" 2
 3124              		.thumb
 3125              		.syntax unified
 3126              	.LBE242:
 3127              	.LBE281:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3128              		.loc 1 130 42 view .LVU1107
 3129              	.LVL197:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3130              		.loc 1 130 19 view .LVU1108
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3131              		.loc 1 130 47 view .LVU1109
 3132              	.LBB282:
 3133              		.loc 2 1210 22 view .LVU1110
 3134              	.LBB243:
 3135              		.loc 2 1210 53 view .LVU1111
 3136              		.syntax unified
 3137              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3138 03b6 00BF     		nop
 3139              	@ 0 "" 2
 3140              		.thumb
 3141              		.syntax unified
 3142              	.LBE243:
 3143              	.LBE282:
ARM GAS  /tmp/cci73dOf.s 			page 92


 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3144              		.loc 1 130 42 view .LVU1112
 3145              	.LVL198:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3146              		.loc 1 130 19 view .LVU1113
 3147              	.LBE375:
 131:../application/Src/shift_registers.c **** 				{
 3148              		.loc 1 131 5 view .LVU1114
 131:../application/Src/shift_registers.c **** 				{
 3149              		.loc 1 131 33 is_stmt 0 view .LVU1115
 3150 03b8 95F90310 		ldrsb	r1, [r5, #3]
 131:../application/Src/shift_registers.c **** 				{
 3151              		.loc 1 131 44 view .LVU1116
 3152 03bc 54F83170 		ldr	r7, [r4, r1, lsl #3]
 131:../application/Src/shift_registers.c **** 				{
 3153              		.loc 1 131 93 view .LVU1117
 3154 03c0 04EBC101 		add	r1, r4, r1, lsl #3
 131:../application/Src/shift_registers.c **** 				{
 3155              		.loc 1 131 49 view .LVU1118
 3156 03c4 BF68     		ldr	r7, [r7, #8]
 131:../application/Src/shift_registers.c **** 				{
 3157              		.loc 1 131 93 view .LVU1119
 3158 03c6 8988     		ldrh	r1, [r1, #4]
 131:../application/Src/shift_registers.c **** 				{
 3159              		.loc 1 131 7 view .LVU1120
 3160 03c8 3942     		tst	r1, r7
 3161 03ca 03D0     		beq	.L27
 133:../application/Src/shift_registers.c **** 				}
 3162              		.loc 1 133 6 is_stmt 1 view .LVU1121
 133:../application/Src/shift_registers.c **** 				}
 3163              		.loc 1 133 14 is_stmt 0 view .LVU1122
 3164 03cc 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 3165 03ce 41F00801 		orr	r1, r1, #8
 3166 03d2 1170     		strb	r1, [r2]
 3167              	.L27:
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 3168              		.loc 1 135 5 is_stmt 1 view .LVU1123
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 3169              		.loc 1 135 16 is_stmt 0 view .LVU1124
 3170 03d4 D968     		ldr	r1, [r3, #12]
 3171 03d6 41F00801 		orr	r1, r1, #8
 3172 03da D960     		str	r1, [r3, #12]
 136:../application/Src/shift_registers.c **** 				
 3173              		.loc 1 136 5 is_stmt 1 view .LVU1125
 3174              	.LBB376:
 136:../application/Src/shift_registers.c **** 				
 3175              		.loc 1 136 10 view .LVU1126
 3176              	.LVL199:
 136:../application/Src/shift_registers.c **** 				
 3177              		.loc 1 136 19 view .LVU1127
 136:../application/Src/shift_registers.c **** 				
 3178              		.loc 1 136 47 view .LVU1128
 3179              	.LBB354:
 3180              		.loc 2 1210 22 view .LVU1129
 3181              	.LBB320:
 3182              		.loc 2 1210 53 view .LVU1130
 3183              		.syntax unified
ARM GAS  /tmp/cci73dOf.s 			page 93


 3184              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3185 03dc 00BF     		nop
 3186              	@ 0 "" 2
 3187              		.thumb
 3188              		.syntax unified
 3189              	.LBE320:
 3190              	.LBE354:
 136:../application/Src/shift_registers.c **** 				
 3191              		.loc 1 136 42 view .LVU1131
 3192              	.LVL200:
 136:../application/Src/shift_registers.c **** 				
 3193              		.loc 1 136 19 view .LVU1132
 136:../application/Src/shift_registers.c **** 				
 3194              		.loc 1 136 47 view .LVU1133
 3195              	.LBB355:
 3196              		.loc 2 1210 22 view .LVU1134
 3197              	.LBB321:
 3198              		.loc 2 1210 53 view .LVU1135
 3199              		.syntax unified
 3200              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3201 03de 00BF     		nop
 3202              	@ 0 "" 2
 3203              		.thumb
 3204              		.syntax unified
 3205              	.LBE321:
 3206              	.LBE355:
 136:../application/Src/shift_registers.c **** 				
 3207              		.loc 1 136 42 view .LVU1136
 3208              	.LVL201:
 136:../application/Src/shift_registers.c **** 				
 3209              		.loc 1 136 19 view .LVU1137
 136:../application/Src/shift_registers.c **** 				
 3210              		.loc 1 136 47 view .LVU1138
 3211              	.LBB356:
 3212              		.loc 2 1210 22 view .LVU1139
 3213              	.LBB322:
 3214              		.loc 2 1210 53 view .LVU1140
 3215              		.syntax unified
 3216              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3217 03e0 00BF     		nop
 3218              	@ 0 "" 2
 3219              		.thumb
 3220              		.syntax unified
 3221              	.LBE322:
 3222              	.LBE356:
 136:../application/Src/shift_registers.c **** 				
 3223              		.loc 1 136 42 view .LVU1141
 3224              	.LVL202:
 136:../application/Src/shift_registers.c **** 				
 3225              		.loc 1 136 19 view .LVU1142
 136:../application/Src/shift_registers.c **** 				
 3226              		.loc 1 136 47 view .LVU1143
 3227              	.LBB357:
 3228              		.loc 2 1210 22 view .LVU1144
 3229              	.LBB323:
 3230              		.loc 2 1210 53 view .LVU1145
 3231              		.syntax unified
ARM GAS  /tmp/cci73dOf.s 			page 94


 3232              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3233 03e2 00BF     		nop
 3234              	@ 0 "" 2
 3235              		.thumb
 3236              		.syntax unified
 3237              	.LBE323:
 3238              	.LBE357:
 136:../application/Src/shift_registers.c **** 				
 3239              		.loc 1 136 42 view .LVU1146
 3240              	.LVL203:
 136:../application/Src/shift_registers.c **** 				
 3241              		.loc 1 136 19 view .LVU1147
 136:../application/Src/shift_registers.c **** 				
 3242              		.loc 1 136 47 view .LVU1148
 3243              	.LBB358:
 3244              		.loc 2 1210 22 view .LVU1149
 3245              	.LBB324:
 3246              		.loc 2 1210 53 view .LVU1150
 3247              		.syntax unified
 3248              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3249 03e4 00BF     		nop
 3250              	@ 0 "" 2
 3251              		.thumb
 3252              		.syntax unified
 3253              	.LBE324:
 3254              	.LBE358:
 136:../application/Src/shift_registers.c **** 				
 3255              		.loc 1 136 42 view .LVU1151
 3256              	.LVL204:
 136:../application/Src/shift_registers.c **** 				
 3257              		.loc 1 136 19 view .LVU1152
 3258              	.LBE376:
 138:../application/Src/shift_registers.c **** 			} while (mask);
 3259              		.loc 1 138 5 view .LVU1153
 139:../application/Src/shift_registers.c **** 		}
 3260              		.loc 1 139 12 view .LVU1154
 127:../application/Src/shift_registers.c **** 			{
 3261              		.loc 1 127 4 view .LVU1155
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 3262              		.loc 1 129 5 view .LVU1156
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 3263              		.loc 1 129 16 is_stmt 0 view .LVU1157
 3264 03e6 D968     		ldr	r1, [r3, #12]
 3265 03e8 21F00801 		bic	r1, r1, #8
 3266 03ec D960     		str	r1, [r3, #12]
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3267              		.loc 1 130 5 is_stmt 1 view .LVU1158
 3268              	.LBB377:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3269              		.loc 1 130 10 view .LVU1159
 3270              	.LVL205:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3271              		.loc 1 130 19 view .LVU1160
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3272              		.loc 1 130 47 view .LVU1161
 3273              	.LBB283:
 3274              		.loc 2 1210 22 view .LVU1162
ARM GAS  /tmp/cci73dOf.s 			page 95


 3275              	.LBB244:
 3276              		.loc 2 1210 53 view .LVU1163
 3277              		.syntax unified
 3278              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3279 03ee 00BF     		nop
 3280              	@ 0 "" 2
 3281              		.thumb
 3282              		.syntax unified
 3283              	.LBE244:
 3284              	.LBE283:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3285              		.loc 1 130 42 view .LVU1164
 3286              	.LVL206:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3287              		.loc 1 130 19 view .LVU1165
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3288              		.loc 1 130 47 view .LVU1166
 3289              	.LBB284:
 3290              		.loc 2 1210 22 view .LVU1167
 3291              	.LBB245:
 3292              		.loc 2 1210 53 view .LVU1168
 3293              		.syntax unified
 3294              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3295 03f0 00BF     		nop
 3296              	@ 0 "" 2
 3297              		.thumb
 3298              		.syntax unified
 3299              	.LBE245:
 3300              	.LBE284:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3301              		.loc 1 130 42 view .LVU1169
 3302              	.LVL207:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3303              		.loc 1 130 19 view .LVU1170
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3304              		.loc 1 130 47 view .LVU1171
 3305              	.LBB285:
 3306              		.loc 2 1210 22 view .LVU1172
 3307              	.LBB246:
 3308              		.loc 2 1210 53 view .LVU1173
 3309              		.syntax unified
 3310              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3311 03f2 00BF     		nop
 3312              	@ 0 "" 2
 3313              		.thumb
 3314              		.syntax unified
 3315              	.LBE246:
 3316              	.LBE285:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3317              		.loc 1 130 42 view .LVU1174
 3318              	.LVL208:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3319              		.loc 1 130 19 view .LVU1175
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3320              		.loc 1 130 47 view .LVU1176
 3321              	.LBB286:
 3322              		.loc 2 1210 22 view .LVU1177
ARM GAS  /tmp/cci73dOf.s 			page 96


 3323              	.LBB247:
 3324              		.loc 2 1210 53 view .LVU1178
 3325              		.syntax unified
 3326              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3327 03f4 00BF     		nop
 3328              	@ 0 "" 2
 3329              		.thumb
 3330              		.syntax unified
 3331              	.LBE247:
 3332              	.LBE286:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3333              		.loc 1 130 42 view .LVU1179
 3334              	.LVL209:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3335              		.loc 1 130 19 view .LVU1180
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3336              		.loc 1 130 47 view .LVU1181
 3337              	.LBB287:
 3338              		.loc 2 1210 22 view .LVU1182
 3339              	.LBB248:
 3340              		.loc 2 1210 53 view .LVU1183
 3341              		.syntax unified
 3342              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3343 03f6 00BF     		nop
 3344              	@ 0 "" 2
 3345              		.thumb
 3346              		.syntax unified
 3347              	.LBE248:
 3348              	.LBE287:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3349              		.loc 1 130 42 view .LVU1184
 3350              	.LVL210:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3351              		.loc 1 130 19 view .LVU1185
 3352              	.LBE377:
 131:../application/Src/shift_registers.c **** 				{
 3353              		.loc 1 131 5 view .LVU1186
 131:../application/Src/shift_registers.c **** 				{
 3354              		.loc 1 131 33 is_stmt 0 view .LVU1187
 3355 03f8 95F90310 		ldrsb	r1, [r5, #3]
 131:../application/Src/shift_registers.c **** 				{
 3356              		.loc 1 131 44 view .LVU1188
 3357 03fc 54F83170 		ldr	r7, [r4, r1, lsl #3]
 131:../application/Src/shift_registers.c **** 				{
 3358              		.loc 1 131 93 view .LVU1189
 3359 0400 04EBC101 		add	r1, r4, r1, lsl #3
 131:../application/Src/shift_registers.c **** 				{
 3360              		.loc 1 131 49 view .LVU1190
 3361 0404 BF68     		ldr	r7, [r7, #8]
 131:../application/Src/shift_registers.c **** 				{
 3362              		.loc 1 131 93 view .LVU1191
 3363 0406 8988     		ldrh	r1, [r1, #4]
 131:../application/Src/shift_registers.c **** 				{
 3364              		.loc 1 131 7 view .LVU1192
 3365 0408 3942     		tst	r1, r7
 3366 040a 03D0     		beq	.L28
 133:../application/Src/shift_registers.c **** 				}
ARM GAS  /tmp/cci73dOf.s 			page 97


 3367              		.loc 1 133 6 is_stmt 1 view .LVU1193
 133:../application/Src/shift_registers.c **** 				}
 3368              		.loc 1 133 14 is_stmt 0 view .LVU1194
 3369 040c 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 3370 040e 41F00401 		orr	r1, r1, #4
 3371 0412 1170     		strb	r1, [r2]
 3372              	.L28:
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 3373              		.loc 1 135 5 is_stmt 1 view .LVU1195
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 3374              		.loc 1 135 16 is_stmt 0 view .LVU1196
 3375 0414 D968     		ldr	r1, [r3, #12]
 3376 0416 41F00801 		orr	r1, r1, #8
 3377 041a D960     		str	r1, [r3, #12]
 136:../application/Src/shift_registers.c **** 				
 3378              		.loc 1 136 5 is_stmt 1 view .LVU1197
 3379              	.LBB378:
 136:../application/Src/shift_registers.c **** 				
 3380              		.loc 1 136 10 view .LVU1198
 3381              	.LVL211:
 136:../application/Src/shift_registers.c **** 				
 3382              		.loc 1 136 19 view .LVU1199
 136:../application/Src/shift_registers.c **** 				
 3383              		.loc 1 136 47 view .LVU1200
 3384              	.LBB359:
 3385              		.loc 2 1210 22 view .LVU1201
 3386              	.LBB325:
 3387              		.loc 2 1210 53 view .LVU1202
 3388              		.syntax unified
 3389              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3390 041c 00BF     		nop
 3391              	@ 0 "" 2
 3392              		.thumb
 3393              		.syntax unified
 3394              	.LBE325:
 3395              	.LBE359:
 136:../application/Src/shift_registers.c **** 				
 3396              		.loc 1 136 42 view .LVU1203
 3397              	.LVL212:
 136:../application/Src/shift_registers.c **** 				
 3398              		.loc 1 136 19 view .LVU1204
 136:../application/Src/shift_registers.c **** 				
 3399              		.loc 1 136 47 view .LVU1205
 3400              	.LBB360:
 3401              		.loc 2 1210 22 view .LVU1206
 3402              	.LBB326:
 3403              		.loc 2 1210 53 view .LVU1207
 3404              		.syntax unified
 3405              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3406 041e 00BF     		nop
 3407              	@ 0 "" 2
 3408              		.thumb
 3409              		.syntax unified
 3410              	.LBE326:
 3411              	.LBE360:
 136:../application/Src/shift_registers.c **** 				
 3412              		.loc 1 136 42 view .LVU1208
ARM GAS  /tmp/cci73dOf.s 			page 98


 3413              	.LVL213:
 136:../application/Src/shift_registers.c **** 				
 3414              		.loc 1 136 19 view .LVU1209
 136:../application/Src/shift_registers.c **** 				
 3415              		.loc 1 136 47 view .LVU1210
 3416              	.LBB361:
 3417              		.loc 2 1210 22 view .LVU1211
 3418              	.LBB327:
 3419              		.loc 2 1210 53 view .LVU1212
 3420              		.syntax unified
 3421              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3422 0420 00BF     		nop
 3423              	@ 0 "" 2
 3424              		.thumb
 3425              		.syntax unified
 3426              	.LBE327:
 3427              	.LBE361:
 136:../application/Src/shift_registers.c **** 				
 3428              		.loc 1 136 42 view .LVU1213
 3429              	.LVL214:
 136:../application/Src/shift_registers.c **** 				
 3430              		.loc 1 136 19 view .LVU1214
 136:../application/Src/shift_registers.c **** 				
 3431              		.loc 1 136 47 view .LVU1215
 3432              	.LBB362:
 3433              		.loc 2 1210 22 view .LVU1216
 3434              	.LBB328:
 3435              		.loc 2 1210 53 view .LVU1217
 3436              		.syntax unified
 3437              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3438 0422 00BF     		nop
 3439              	@ 0 "" 2
 3440              		.thumb
 3441              		.syntax unified
 3442              	.LBE328:
 3443              	.LBE362:
 136:../application/Src/shift_registers.c **** 				
 3444              		.loc 1 136 42 view .LVU1218
 3445              	.LVL215:
 136:../application/Src/shift_registers.c **** 				
 3446              		.loc 1 136 19 view .LVU1219
 136:../application/Src/shift_registers.c **** 				
 3447              		.loc 1 136 47 view .LVU1220
 3448              	.LBB363:
 3449              		.loc 2 1210 22 view .LVU1221
 3450              	.LBB329:
 3451              		.loc 2 1210 53 view .LVU1222
 3452              		.syntax unified
 3453              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3454 0424 00BF     		nop
 3455              	@ 0 "" 2
 3456              		.thumb
 3457              		.syntax unified
 3458              	.LBE329:
 3459              	.LBE363:
 136:../application/Src/shift_registers.c **** 				
 3460              		.loc 1 136 42 view .LVU1223
ARM GAS  /tmp/cci73dOf.s 			page 99


 3461              	.LVL216:
 136:../application/Src/shift_registers.c **** 				
 3462              		.loc 1 136 19 view .LVU1224
 3463              	.LBE378:
 138:../application/Src/shift_registers.c **** 			} while (mask);
 3464              		.loc 1 138 5 view .LVU1225
 139:../application/Src/shift_registers.c **** 		}
 3465              		.loc 1 139 12 view .LVU1226
 127:../application/Src/shift_registers.c **** 			{
 3466              		.loc 1 127 4 view .LVU1227
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 3467              		.loc 1 129 5 view .LVU1228
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 3468              		.loc 1 129 16 is_stmt 0 view .LVU1229
 3469 0426 D968     		ldr	r1, [r3, #12]
 3470 0428 21F00801 		bic	r1, r1, #8
 3471 042c D960     		str	r1, [r3, #12]
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3472              		.loc 1 130 5 is_stmt 1 view .LVU1230
 3473              	.LBB379:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3474              		.loc 1 130 10 view .LVU1231
 3475              	.LVL217:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3476              		.loc 1 130 19 view .LVU1232
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3477              		.loc 1 130 47 view .LVU1233
 3478              	.LBB288:
 3479              		.loc 2 1210 22 view .LVU1234
 3480              	.LBB249:
 3481              		.loc 2 1210 53 view .LVU1235
 3482              		.syntax unified
 3483              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3484 042e 00BF     		nop
 3485              	@ 0 "" 2
 3486              		.thumb
 3487              		.syntax unified
 3488              	.LBE249:
 3489              	.LBE288:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3490              		.loc 1 130 42 view .LVU1236
 3491              	.LVL218:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3492              		.loc 1 130 19 view .LVU1237
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3493              		.loc 1 130 47 view .LVU1238
 3494              	.LBB289:
 3495              		.loc 2 1210 22 view .LVU1239
 3496              	.LBB250:
 3497              		.loc 2 1210 53 view .LVU1240
 3498              		.syntax unified
 3499              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3500 0430 00BF     		nop
 3501              	@ 0 "" 2
 3502              		.thumb
 3503              		.syntax unified
 3504              	.LBE250:
ARM GAS  /tmp/cci73dOf.s 			page 100


 3505              	.LBE289:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3506              		.loc 1 130 42 view .LVU1241
 3507              	.LVL219:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3508              		.loc 1 130 19 view .LVU1242
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3509              		.loc 1 130 47 view .LVU1243
 3510              	.LBB290:
 3511              		.loc 2 1210 22 view .LVU1244
 3512              	.LBB251:
 3513              		.loc 2 1210 53 view .LVU1245
 3514              		.syntax unified
 3515              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3516 0432 00BF     		nop
 3517              	@ 0 "" 2
 3518              		.thumb
 3519              		.syntax unified
 3520              	.LBE251:
 3521              	.LBE290:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3522              		.loc 1 130 42 view .LVU1246
 3523              	.LVL220:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3524              		.loc 1 130 19 view .LVU1247
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3525              		.loc 1 130 47 view .LVU1248
 3526              	.LBB291:
 3527              		.loc 2 1210 22 view .LVU1249
 3528              	.LBB252:
 3529              		.loc 2 1210 53 view .LVU1250
 3530              		.syntax unified
 3531              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3532 0434 00BF     		nop
 3533              	@ 0 "" 2
 3534              		.thumb
 3535              		.syntax unified
 3536              	.LBE252:
 3537              	.LBE291:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3538              		.loc 1 130 42 view .LVU1251
 3539              	.LVL221:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3540              		.loc 1 130 19 view .LVU1252
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3541              		.loc 1 130 47 view .LVU1253
 3542              	.LBB292:
 3543              		.loc 2 1210 22 view .LVU1254
 3544              	.LBB253:
 3545              		.loc 2 1210 53 view .LVU1255
 3546              		.syntax unified
 3547              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3548 0436 00BF     		nop
 3549              	@ 0 "" 2
 3550              		.thumb
 3551              		.syntax unified
 3552              	.LBE253:
ARM GAS  /tmp/cci73dOf.s 			page 101


 3553              	.LBE292:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3554              		.loc 1 130 42 view .LVU1256
 3555              	.LVL222:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3556              		.loc 1 130 19 view .LVU1257
 3557              	.LBE379:
 131:../application/Src/shift_registers.c **** 				{
 3558              		.loc 1 131 5 view .LVU1258
 131:../application/Src/shift_registers.c **** 				{
 3559              		.loc 1 131 33 is_stmt 0 view .LVU1259
 3560 0438 95F90310 		ldrsb	r1, [r5, #3]
 131:../application/Src/shift_registers.c **** 				{
 3561              		.loc 1 131 44 view .LVU1260
 3562 043c 54F83170 		ldr	r7, [r4, r1, lsl #3]
 131:../application/Src/shift_registers.c **** 				{
 3563              		.loc 1 131 93 view .LVU1261
 3564 0440 04EBC101 		add	r1, r4, r1, lsl #3
 131:../application/Src/shift_registers.c **** 				{
 3565              		.loc 1 131 49 view .LVU1262
 3566 0444 BF68     		ldr	r7, [r7, #8]
 131:../application/Src/shift_registers.c **** 				{
 3567              		.loc 1 131 93 view .LVU1263
 3568 0446 8988     		ldrh	r1, [r1, #4]
 131:../application/Src/shift_registers.c **** 				{
 3569              		.loc 1 131 7 view .LVU1264
 3570 0448 3942     		tst	r1, r7
 3571 044a 03D0     		beq	.L29
 133:../application/Src/shift_registers.c **** 				}
 3572              		.loc 1 133 6 is_stmt 1 view .LVU1265
 133:../application/Src/shift_registers.c **** 				}
 3573              		.loc 1 133 14 is_stmt 0 view .LVU1266
 3574 044c 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 3575 044e 41F00201 		orr	r1, r1, #2
 3576 0452 1170     		strb	r1, [r2]
 3577              	.L29:
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 3578              		.loc 1 135 5 is_stmt 1 view .LVU1267
 135:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 3579              		.loc 1 135 16 is_stmt 0 view .LVU1268
 3580 0454 D968     		ldr	r1, [r3, #12]
 3581 0456 41F00801 		orr	r1, r1, #8
 3582 045a D960     		str	r1, [r3, #12]
 136:../application/Src/shift_registers.c **** 				
 3583              		.loc 1 136 5 is_stmt 1 view .LVU1269
 3584              	.LBB380:
 136:../application/Src/shift_registers.c **** 				
 3585              		.loc 1 136 10 view .LVU1270
 3586              	.LVL223:
 136:../application/Src/shift_registers.c **** 				
 3587              		.loc 1 136 19 view .LVU1271
 136:../application/Src/shift_registers.c **** 				
 3588              		.loc 1 136 47 view .LVU1272
 3589              	.LBB364:
 3590              		.loc 2 1210 22 view .LVU1273
 3591              	.LBB330:
 3592              		.loc 2 1210 53 view .LVU1274
ARM GAS  /tmp/cci73dOf.s 			page 102


 3593              		.syntax unified
 3594              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3595 045c 00BF     		nop
 3596              	@ 0 "" 2
 3597              		.thumb
 3598              		.syntax unified
 3599              	.LBE330:
 3600              	.LBE364:
 136:../application/Src/shift_registers.c **** 				
 3601              		.loc 1 136 42 view .LVU1275
 3602              	.LVL224:
 136:../application/Src/shift_registers.c **** 				
 3603              		.loc 1 136 19 view .LVU1276
 136:../application/Src/shift_registers.c **** 				
 3604              		.loc 1 136 47 view .LVU1277
 3605              	.LBB365:
 3606              		.loc 2 1210 22 view .LVU1278
 3607              	.LBB331:
 3608              		.loc 2 1210 53 view .LVU1279
 3609              		.syntax unified
 3610              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3611 045e 00BF     		nop
 3612              	@ 0 "" 2
 3613              		.thumb
 3614              		.syntax unified
 3615              	.LBE331:
 3616              	.LBE365:
 136:../application/Src/shift_registers.c **** 				
 3617              		.loc 1 136 42 view .LVU1280
 3618              	.LVL225:
 136:../application/Src/shift_registers.c **** 				
 3619              		.loc 1 136 19 view .LVU1281
 136:../application/Src/shift_registers.c **** 				
 3620              		.loc 1 136 47 view .LVU1282
 3621              	.LBB366:
 3622              		.loc 2 1210 22 view .LVU1283
 3623              	.LBB332:
 3624              		.loc 2 1210 53 view .LVU1284
 3625              		.syntax unified
 3626              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3627 0460 00BF     		nop
 3628              	@ 0 "" 2
 3629              		.thumb
 3630              		.syntax unified
 3631              	.LBE332:
 3632              	.LBE366:
 136:../application/Src/shift_registers.c **** 				
 3633              		.loc 1 136 42 view .LVU1285
 3634              	.LVL226:
 136:../application/Src/shift_registers.c **** 				
 3635              		.loc 1 136 19 view .LVU1286
 136:../application/Src/shift_registers.c **** 				
 3636              		.loc 1 136 47 view .LVU1287
 3637              	.LBB367:
 3638              		.loc 2 1210 22 view .LVU1288
 3639              	.LBB333:
 3640              		.loc 2 1210 53 view .LVU1289
ARM GAS  /tmp/cci73dOf.s 			page 103


 3641              		.syntax unified
 3642              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3643 0462 00BF     		nop
 3644              	@ 0 "" 2
 3645              		.thumb
 3646              		.syntax unified
 3647              	.LBE333:
 3648              	.LBE367:
 136:../application/Src/shift_registers.c **** 				
 3649              		.loc 1 136 42 view .LVU1290
 3650              	.LVL227:
 136:../application/Src/shift_registers.c **** 				
 3651              		.loc 1 136 19 view .LVU1291
 136:../application/Src/shift_registers.c **** 				
 3652              		.loc 1 136 47 view .LVU1292
 3653              	.LBB368:
 3654              		.loc 2 1210 22 view .LVU1293
 3655              	.LBB334:
 3656              		.loc 2 1210 53 view .LVU1294
 3657              		.syntax unified
 3658              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3659 0464 00BF     		nop
 3660              	@ 0 "" 2
 3661              		.thumb
 3662              		.syntax unified
 3663              	.LBE334:
 3664              	.LBE368:
 136:../application/Src/shift_registers.c **** 				
 3665              		.loc 1 136 42 view .LVU1295
 3666              	.LVL228:
 136:../application/Src/shift_registers.c **** 				
 3667              		.loc 1 136 19 view .LVU1296
 3668              	.LBE380:
 138:../application/Src/shift_registers.c **** 			} while (mask);
 3669              		.loc 1 138 5 view .LVU1297
 139:../application/Src/shift_registers.c **** 		}
 3670              		.loc 1 139 12 view .LVU1298
 127:../application/Src/shift_registers.c **** 			{
 3671              		.loc 1 127 4 view .LVU1299
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 3672              		.loc 1 129 5 view .LVU1300
 129:../application/Src/shift_registers.c **** 				for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();				
 3673              		.loc 1 129 16 is_stmt 0 view .LVU1301
 3674 0466 D968     		ldr	r1, [r3, #12]
 3675 0468 21F00801 		bic	r1, r1, #8
 3676 046c D960     		str	r1, [r3, #12]
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3677              		.loc 1 130 5 is_stmt 1 view .LVU1302
 3678              	.LBB381:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3679              		.loc 1 130 10 view .LVU1303
 3680              	.LVL229:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3681              		.loc 1 130 19 view .LVU1304
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3682              		.loc 1 130 47 view .LVU1305
 3683              	.LBB293:
ARM GAS  /tmp/cci73dOf.s 			page 104


 3684              		.loc 2 1210 22 view .LVU1306
 3685              	.LBB254:
 3686              		.loc 2 1210 53 view .LVU1307
 3687              		.syntax unified
 3688              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3689 046e 00BF     		nop
 3690              	@ 0 "" 2
 3691              		.thumb
 3692              		.syntax unified
 3693              	.LBE254:
 3694              	.LBE293:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3695              		.loc 1 130 42 view .LVU1308
 3696              	.LVL230:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3697              		.loc 1 130 19 view .LVU1309
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3698              		.loc 1 130 47 view .LVU1310
 3699              	.LBB294:
 3700              		.loc 2 1210 22 view .LVU1311
 3701              	.LBB255:
 3702              		.loc 2 1210 53 view .LVU1312
 3703              		.syntax unified
 3704              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3705 0470 00BF     		nop
 3706              	@ 0 "" 2
 3707              		.thumb
 3708              		.syntax unified
 3709              	.LBE255:
 3710              	.LBE294:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3711              		.loc 1 130 42 view .LVU1313
 3712              	.LVL231:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3713              		.loc 1 130 19 view .LVU1314
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3714              		.loc 1 130 47 view .LVU1315
 3715              	.LBB295:
 3716              		.loc 2 1210 22 view .LVU1316
 3717              	.LBB256:
 3718              		.loc 2 1210 53 view .LVU1317
 3719              		.syntax unified
 3720              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3721 0472 00BF     		nop
 3722              	@ 0 "" 2
 3723              		.thumb
 3724              		.syntax unified
 3725              	.LBE256:
 3726              	.LBE295:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3727              		.loc 1 130 42 view .LVU1318
 3728              	.LVL232:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3729              		.loc 1 130 19 view .LVU1319
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3730              		.loc 1 130 47 view .LVU1320
 3731              	.LBB296:
ARM GAS  /tmp/cci73dOf.s 			page 105


 3732              		.loc 2 1210 22 view .LVU1321
 3733              	.LBB257:
 3734              		.loc 2 1210 53 view .LVU1322
 3735              		.syntax unified
 3736              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3737 0474 00BF     		nop
 3738              	@ 0 "" 2
 3739              		.thumb
 3740              		.syntax unified
 3741              	.LBE257:
 3742              	.LBE296:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3743              		.loc 1 130 42 view .LVU1323
 3744              	.LVL233:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3745              		.loc 1 130 19 view .LVU1324
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3746              		.loc 1 130 47 view .LVU1325
 3747              	.LBB297:
 3748              		.loc 2 1210 22 view .LVU1326
 3749              	.LBB258:
 3750              		.loc 2 1210 53 view .LVU1327
 3751              		.syntax unified
 3752              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3753 0476 00BF     		nop
 3754              	@ 0 "" 2
 3755              		.thumb
 3756              		.syntax unified
 3757              	.LBE258:
 3758              	.LBE297:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3759              		.loc 1 130 42 view .LVU1328
 3760              	.LVL234:
 130:../application/Src/shift_registers.c **** 				if(pin_config[shift_register->pin_data].port->IDR & pin_config[shift_register->pin_data].pin)
 3761              		.loc 1 130 19 view .LVU1329
 3762              	.LBE381:
 131:../application/Src/shift_registers.c **** 				{
 3763              		.loc 1 131 5 view .LVU1330
 131:../application/Src/shift_registers.c **** 				{
 3764              		.loc 1 131 33 is_stmt 0 view .LVU1331
 3765 0478 95F90310 		ldrsb	r1, [r5, #3]
 131:../application/Src/shift_registers.c **** 				{
 3766              		.loc 1 131 44 view .LVU1332
 3767 047c 54F83170 		ldr	r7, [r4, r1, lsl #3]
 131:../application/Src/shift_registers.c **** 				{
 3768              		.loc 1 131 93 view .LVU1333
 3769 0480 04EBC101 		add	r1, r4, r1, lsl #3
 131:../application/Src/shift_registers.c **** 				{
 3770              		.loc 1 131 49 view .LVU1334
 3771 0484 BF68     		ldr	r7, [r7, #8]
 131:../application/Src/shift_registers.c **** 				{
 3772              		.loc 1 131 93 view .LVU1335
 3773 0486 8988     		ldrh	r1, [r1, #4]
 131:../application/Src/shift_registers.c **** 				{
 3774              		.loc 1 131 7 view .LVU1336
 3775 0488 3942     		tst	r1, r7
 3776 048a 3FF4FAAE 		beq	.L39
ARM GAS  /tmp/cci73dOf.s 			page 106


 3777 048e F4E6     		b	.L70
 3778              	.LVL235:
 3779              	.L18:
 131:../application/Src/shift_registers.c **** 				{
 3780              		.loc 1 131 7 view .LVU1337
 3781              	.LBE382:
 3782              	.LBE39:
 156:../application/Src/shift_registers.c **** 		}
 157:../application/Src/shift_registers.c **** 	}
 158:../application/Src/shift_registers.c **** }
 3783              		.loc 1 158 1 view .LVU1338
 3784 0490 03B0     		add	sp, sp, #12
 3785              	.LCFI4:
 3786              		.cfi_remember_state
 3787              		.cfi_def_cfa_offset 20
 3788              		@ sp needed
 3789 0492 F0BD     		pop	{r4, r5, r6, r7, pc}
 3790              	.LVL236:
 3791              	.L71:
 3792              	.LCFI5:
 3793              		.cfi_restore_state
 101:../application/Src/shift_registers.c **** 		// Latch impulse
 3794              		.loc 1 101 3 is_stmt 1 view .LVU1339
 101:../application/Src/shift_registers.c **** 		// Latch impulse
 3795              		.loc 1 101 14 is_stmt 0 view .LVU1340
 3796 0494 23F00803 		bic	r3, r3, #8
 3797 0498 F360     		str	r3, [r6, #12]
 103:../application/Src/shift_registers.c **** 		for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 3798              		.loc 1 103 3 is_stmt 1 view .LVU1341
 103:../application/Src/shift_registers.c **** 		for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 3799              		.loc 1 103 28 is_stmt 0 view .LVU1342
 3800 049a 95F90230 		ldrsb	r3, [r5, #2]
 103:../application/Src/shift_registers.c **** 		for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 3801              		.loc 1 103 40 view .LVU1343
 3802 049e 54F83320 		ldr	r2, [r4, r3, lsl #3]
 103:../application/Src/shift_registers.c **** 		for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 3803              		.loc 1 103 91 view .LVU1344
 3804 04a2 04EBC303 		add	r3, r4, r3, lsl #3
 3805 04a6 9B88     		ldrh	r3, [r3, #4]
 103:../application/Src/shift_registers.c **** 		for (int i=0; i<SHIFTREG_TICK_DELAY; i++) __NOP();
 3806              		.loc 1 103 51 view .LVU1345
 3807 04a8 D168     		ldr	r1, [r2, #12]
 3808 04aa 0B43     		orrs	r3, r3, r1
 3809 04ac D360     		str	r3, [r2, #12]
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3810              		.loc 1 104 3 is_stmt 1 view .LVU1346
 3811              	.LBB383:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3812              		.loc 1 104 8 view .LVU1347
 3813              	.LVL237:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3814              		.loc 1 104 17 view .LVU1348
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3815              		.loc 1 104 45 view .LVU1349
 3816              	.LBB384:
 3817              	.LBI384:
 3818              		.loc 2 1210 22 view .LVU1350
ARM GAS  /tmp/cci73dOf.s 			page 107


 3819              	.LBB385:
 3820              		.loc 2 1210 53 view .LVU1351
 3821              		.syntax unified
 3822              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3823 04ae 00BF     		nop
 3824              	@ 0 "" 2
 3825              		.thumb
 3826              		.syntax unified
 3827              	.LBE385:
 3828              	.LBE384:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3829              		.loc 1 104 40 view .LVU1352
 3830              	.LVL238:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3831              		.loc 1 104 17 view .LVU1353
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3832              		.loc 1 104 45 view .LVU1354
 3833              	.LBB390:
 3834              		.loc 2 1210 22 view .LVU1355
 3835              	.LBB386:
 3836              		.loc 2 1210 53 view .LVU1356
 3837              		.syntax unified
 3838              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3839 04b0 00BF     		nop
 3840              	@ 0 "" 2
 3841              		.thumb
 3842              		.syntax unified
 3843              	.LBE386:
 3844              	.LBE390:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3845              		.loc 1 104 40 view .LVU1357
 3846              	.LVL239:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3847              		.loc 1 104 17 view .LVU1358
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3848              		.loc 1 104 45 view .LVU1359
 3849              	.LBB391:
 3850              		.loc 2 1210 22 view .LVU1360
 3851              	.LBB387:
 3852              		.loc 2 1210 53 view .LVU1361
 3853              		.syntax unified
 3854              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3855 04b2 00BF     		nop
 3856              	@ 0 "" 2
 3857              		.thumb
 3858              		.syntax unified
 3859              	.LBE387:
 3860              	.LBE391:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3861              		.loc 1 104 40 view .LVU1362
 3862              	.LVL240:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3863              		.loc 1 104 17 view .LVU1363
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3864              		.loc 1 104 45 view .LVU1364
 3865              	.LBB392:
 3866              		.loc 2 1210 22 view .LVU1365
ARM GAS  /tmp/cci73dOf.s 			page 108


 3867              	.LBB388:
 3868              		.loc 2 1210 53 view .LVU1366
 3869              		.syntax unified
 3870              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3871 04b4 00BF     		nop
 3872              	@ 0 "" 2
 3873              		.thumb
 3874              		.syntax unified
 3875              	.LBE388:
 3876              	.LBE392:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3877              		.loc 1 104 40 view .LVU1367
 3878              	.LVL241:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3879              		.loc 1 104 17 view .LVU1368
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3880              		.loc 1 104 45 view .LVU1369
 3881              	.LBB393:
 3882              		.loc 2 1210 22 view .LVU1370
 3883              	.LBB389:
 3884              		.loc 2 1210 53 view .LVU1371
 3885              		.syntax unified
 3886              	@ 1210 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 3887 04b6 00BF     		nop
 3888              	@ 0 "" 2
 3889              		.thumb
 3890              		.syntax unified
 3891              	.LBE389:
 3892              	.LBE393:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3893              		.loc 1 104 40 view .LVU1372
 3894              	.LVL242:
 104:../application/Src/shift_registers.c **** 		pin_config[shift_register->pin_latch].port->ODR &= ~pin_config[shift_register->pin_latch].pin;
 3895              		.loc 1 104 17 view .LVU1373
 3896              	.LBE383:
 105:../application/Src/shift_registers.c **** 			
 3897              		.loc 1 105 3 view .LVU1374
 105:../application/Src/shift_registers.c **** 			
 3898              		.loc 1 105 28 is_stmt 0 view .LVU1375
 3899 04b8 95F90230 		ldrsb	r3, [r5, #2]
 105:../application/Src/shift_registers.c **** 			
 3900              		.loc 1 105 40 view .LVU1376
 3901 04bc 54F83320 		ldr	r2, [r4, r3, lsl #3]
 105:../application/Src/shift_registers.c **** 			
 3902              		.loc 1 105 92 view .LVU1377
 3903 04c0 04EBC303 		add	r3, r4, r3, lsl #3
 3904 04c4 9988     		ldrh	r1, [r3, #4]
 105:../application/Src/shift_registers.c **** 			
 3905              		.loc 1 105 51 view .LVU1378
 3906 04c6 D368     		ldr	r3, [r2, #12]
 3907 04c8 23EA0103 		bic	r3, r3, r1
 3908 04cc D360     		str	r3, [r2, #12]
 3909 04ce C7E5     		b	.L20
 3910              		.cfi_endproc
 3911              	.LFE30:
 3913              		.section	.text.ShiftRegistersGet,"ax",%progbits
 3914              		.align	1
ARM GAS  /tmp/cci73dOf.s 			page 109


 3915              		.p2align 2,,3
 3916              		.global	ShiftRegistersGet
 3917              		.syntax unified
 3918              		.thumb
 3919              		.thumb_func
 3920              		.fpu softvfp
 3922              	ShiftRegistersGet:
 3923              	.LVL243:
 3924              	.LFB31:
 159:../application/Src/shift_registers.c **** 
 160:../application/Src/shift_registers.c **** /**
 161:../application/Src/shift_registers.c ****   * @brief  Getting buttons states from shift registers
 162:../application/Src/shift_registers.c **** 	* @param  raw_button_data_buf: Pointer to raw buttons data buffer
 163:../application/Src/shift_registers.c **** 	* @param  p_dev_config: Pointer to device configuration
 164:../application/Src/shift_registers.c **** 	* @param  pos: Pointer to button position counter
 165:../application/Src/shift_registers.c ****   * @retval None
 166:../application/Src/shift_registers.c ****   */
 167:../application/Src/shift_registers.c **** void ShiftRegistersGet (uint8_t * raw_button_data_buf, dev_config_t * p_dev_config, uint8_t * pos)
 168:../application/Src/shift_registers.c **** {	
 3925              		.loc 1 168 1 is_stmt 1 view -0
 3926              		.cfi_startproc
 3927              		@ args = 0, pretend = 0, frame = 16
 3928              		@ frame_needed = 0, uses_anonymous_args = 0
 169:../application/Src/shift_registers.c **** 	uint8_t input_data[16];
 3929              		.loc 1 169 2 view .LVU1380
 170:../application/Src/shift_registers.c **** 	for (uint8_t i=0; i<MAX_SHIFT_REG_NUM; i++)
 3930              		.loc 1 170 2 view .LVU1381
 3931              	.LBB394:
 3932              		.loc 1 170 7 view .LVU1382
 3933              		.loc 1 170 20 view .LVU1383
 3934              	.LBE394:
 168:../application/Src/shift_registers.c **** 	uint8_t input_data[16];
 3935              		.loc 1 168 1 is_stmt 0 view .LVU1384
 3936 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 3937              	.LCFI6:
 3938              		.cfi_def_cfa_offset 24
 3939              		.cfi_offset 4, -24
 3940              		.cfi_offset 5, -20
 3941              		.cfi_offset 6, -16
 3942              		.cfi_offset 7, -12
 3943              		.cfi_offset 8, -8
 3944              		.cfi_offset 14, -4
 3945 0004 0646     		mov	r6, r0
 3946 0006 1546     		mov	r5, r2
 3947              	.LBB397:
 3948              	.LBB395:
 171:../application/Src/shift_registers.c **** 	{
 172:../application/Src/shift_registers.c **** 		if (shift_registers[i].pin_latch >=0 && shift_registers[i].pin_data >=0)
 173:../application/Src/shift_registers.c **** 		{
 174:../application/Src/shift_registers.c **** 			ShiftRegisterRead(&shift_registers[i], input_data);
 175:../application/Src/shift_registers.c **** 			
 176:../application/Src/shift_registers.c **** 			for (uint8_t j=0; j<shift_registers[i].button_cnt; j++)
 177:../application/Src/shift_registers.c **** 			{
 178:../application/Src/shift_registers.c **** 				if ((*pos) <128)
 179:../application/Src/shift_registers.c **** 				{
 180:../application/Src/shift_registers.c **** 					raw_button_data_buf[(*pos)] = (input_data[(j & 0xF8)>>3] & (1<<(j & 0x07))) > 0 ? 1 : 0;
 3949              		.loc 1 180 67 view .LVU1385
ARM GAS  /tmp/cci73dOf.s 			page 110


 3950 0008 0127     		movs	r7, #1
 3951 000a 1C4C     		ldr	r4, .L89
 3952              	.LBE395:
 3953              	.LBE397:
 168:../application/Src/shift_registers.c **** 	uint8_t input_data[16];
 3954              		.loc 1 168 1 view .LVU1386
 3955 000c 84B0     		sub	sp, sp, #16
 3956              	.LCFI7:
 3957              		.cfi_def_cfa_offset 40
 3958 000e 04F11008 		add	r8, r4, #16
 3959              	.LVL244:
 3960              	.L76:
 3961              	.LBB398:
 172:../application/Src/shift_registers.c **** 		{
 3962              		.loc 1 172 3 is_stmt 1 view .LVU1387
 172:../application/Src/shift_registers.c **** 		{
 3963              		.loc 1 172 6 is_stmt 0 view .LVU1388
 3964 0012 94F90230 		ldrsb	r3, [r4, #2]
 3965 0016 002B     		cmp	r3, #0
 3966 0018 03DB     		blt	.L78
 172:../application/Src/shift_registers.c **** 		{
 3967              		.loc 1 172 40 discriminator 1 view .LVU1389
 3968 001a 94F90330 		ldrsb	r3, [r4, #3]
 3969 001e 002B     		cmp	r3, #0
 3970 0020 05DA     		bge	.L87
 3971              	.L78:
 170:../application/Src/shift_registers.c **** 	{
 3972              		.loc 1 170 41 is_stmt 1 view .LVU1390
 170:../application/Src/shift_registers.c **** 	{
 3973              		.loc 1 170 20 view .LVU1391
 3974 0022 0434     		adds	r4, r4, #4
 170:../application/Src/shift_registers.c **** 	{
 3975              		.loc 1 170 2 is_stmt 0 view .LVU1392
 3976 0024 4445     		cmp	r4, r8
 3977 0026 F4D1     		bne	.L76
 3978              	.LBE398:
 181:../application/Src/shift_registers.c **** 									
 182:../application/Src/shift_registers.c **** 					(*pos)++;
 183:../application/Src/shift_registers.c **** 				}
 184:../application/Src/shift_registers.c **** 				else break;
 185:../application/Src/shift_registers.c **** 			}
 186:../application/Src/shift_registers.c **** 
 187:../application/Src/shift_registers.c **** 		}
 188:../application/Src/shift_registers.c **** 	}
 189:../application/Src/shift_registers.c **** }
 3979              		.loc 1 189 1 view .LVU1393
 3980 0028 04B0     		add	sp, sp, #16
 3981              	.LCFI8:
 3982              		.cfi_remember_state
 3983              		.cfi_def_cfa_offset 24
 3984              		@ sp needed
 3985 002a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3986              	.LVL245:
 3987              	.L87:
 3988              	.LCFI9:
 3989              		.cfi_restore_state
 3990              	.LBB399:
ARM GAS  /tmp/cci73dOf.s 			page 111


 174:../application/Src/shift_registers.c **** 			
 3991              		.loc 1 174 4 is_stmt 1 view .LVU1394
 3992 002e 6946     		mov	r1, sp
 3993 0030 2046     		mov	r0, r4
 3994 0032 FFF7FEFF 		bl	ShiftRegisterRead
 3995              	.LVL246:
 176:../application/Src/shift_registers.c **** 			{
 3996              		.loc 1 176 4 view .LVU1395
 3997              	.LBB396:
 176:../application/Src/shift_registers.c **** 			{
 3998              		.loc 1 176 9 view .LVU1396
 176:../application/Src/shift_registers.c **** 			{
 3999              		.loc 1 176 22 view .LVU1397
 176:../application/Src/shift_registers.c **** 			{
 4000              		.loc 1 176 4 is_stmt 0 view .LVU1398
 4001 0036 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 4002 0038 002B     		cmp	r3, #0
 4003 003a F2D0     		beq	.L78
 4004 003c 0020     		movs	r0, #0
 4005 003e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 4006 0040 0146     		mov	r1, r0
 4007 0042 0EE0     		b	.L79
 4008              	.LVL247:
 4009              	.L88:
 180:../application/Src/shift_registers.c **** 									
 4010              		.loc 1 180 47 discriminator 2 view .LVU1399
 4011 0044 1CF810CC 		ldrb	ip, [ip, #-16]	@ zero_extendqisi2
 180:../application/Src/shift_registers.c **** 									
 4012              		.loc 1 180 90 discriminator 2 view .LVU1400
 4013 0048 1CEA020F 		tst	ip, r2
 4014 004c 14BF     		ite	ne
 4015 004e 0122     		movne	r2, #1
 4016 0050 0022     		moveq	r2, #0
 4017 0052 F254     		strb	r2, [r6, r3]
 182:../application/Src/shift_registers.c **** 				}
 4018              		.loc 1 182 6 is_stmt 1 discriminator 2 view .LVU1401
 182:../application/Src/shift_registers.c **** 				}
 4019              		.loc 1 182 12 is_stmt 0 discriminator 2 view .LVU1402
 4020 0054 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 4021 0056 0133     		adds	r3, r3, #1
 4022 0058 DBB2     		uxtb	r3, r3
 4023 005a 2B70     		strb	r3, [r5]
 176:../application/Src/shift_registers.c **** 			{
 4024              		.loc 1 176 55 is_stmt 1 discriminator 2 view .LVU1403
 176:../application/Src/shift_registers.c **** 			{
 4025              		.loc 1 176 22 discriminator 2 view .LVU1404
 176:../application/Src/shift_registers.c **** 			{
 4026              		.loc 1 176 4 is_stmt 0 discriminator 2 view .LVU1405
 4027 005c 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
 4028 005e 8A42     		cmp	r2, r1
 4029 0060 DFD9     		bls	.L78
 4030              	.L79:
 178:../application/Src/shift_registers.c **** 				{
 4031              		.loc 1 178 5 is_stmt 1 view .LVU1406
 180:../application/Src/shift_registers.c **** 									
 4032              		.loc 1 180 6 view .LVU1407
 180:../application/Src/shift_registers.c **** 									
ARM GAS  /tmp/cci73dOf.s 			page 112


 4033              		.loc 1 180 47 is_stmt 0 view .LVU1408
 4034 0062 04AA     		add	r2, sp, #16
 4035 0064 02EBD10C 		add	ip, r2, r1, lsr #3
 4036 0068 0130     		adds	r0, r0, #1
 180:../application/Src/shift_registers.c **** 									
 4037              		.loc 1 180 72 view .LVU1409
 4038 006a 01F00701 		and	r1, r1, #7
 178:../application/Src/shift_registers.c **** 				{
 4039              		.loc 1 178 8 view .LVU1410
 4040 006e 13F0800F 		tst	r3, #128
 180:../application/Src/shift_registers.c **** 									
 4041              		.loc 1 180 67 view .LVU1411
 4042 0072 07FA01F2 		lsl	r2, r7, r1
 176:../application/Src/shift_registers.c **** 			{
 4043              		.loc 1 176 4 view .LVU1412
 4044 0076 C1B2     		uxtb	r1, r0
 178:../application/Src/shift_registers.c **** 				{
 4045              		.loc 1 178 8 view .LVU1413
 4046 0078 E4D0     		beq	.L88
 4047 007a D2E7     		b	.L78
 4048              	.L90:
 4049              		.align	2
 4050              	.L89:
 4051 007c 00000000 		.word	shift_registers
 4052              	.LBE396:
 4053              	.LBE399:
 4054              		.cfi_endproc
 4055              	.LFE31:
 4057              		.comm	shift_registers,16,4
 4058              		.text
 4059              	.Letext0:
 4060              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 4061              		.file 4 "../application/Inc/common_types.h"
 4062              		.file 5 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 4063              		.file 6 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 4064              		.file 7 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h"
 4065              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 4066              		.file 9 "/usr/include/newlib/sys/_types.h"
 4067              		.file 10 "/usr/include/newlib/sys/reent.h"
 4068              		.file 11 "/usr/include/newlib/sys/lock.h"
 4069              		.file 12 "../application/Inc/periphery.h"
 4070              		.file 13 "../application/Inc/analog.h"
 4071              		.file 14 "../application/Inc/buttons.h"
ARM GAS  /tmp/cci73dOf.s 			page 113


DEFINED SYMBOLS
                            *ABS*:0000000000000000 shift_registers.c
     /tmp/cci73dOf.s:16     .text.ShiftRegistersInit:0000000000000000 $t
     /tmp/cci73dOf.s:25     .text.ShiftRegistersInit:0000000000000000 ShiftRegistersInit
     /tmp/cci73dOf.s:343    .text.ShiftRegistersInit:0000000000000110 $d
                            *COM*:0000000000000010 shift_registers
     /tmp/cci73dOf.s:352    .text.ShiftRegisterRead:0000000000000000 $t
     /tmp/cci73dOf.s:360    .text.ShiftRegisterRead:0000000000000000 ShiftRegisterRead
     /tmp/cci73dOf.s:570    .text.ShiftRegisterRead:0000000000000090 $d
     /tmp/cci73dOf.s:589    .text.ShiftRegisterRead:000000000000009c $t
     /tmp/cci73dOf.s:3914   .text.ShiftRegistersGet:0000000000000000 $t
     /tmp/cci73dOf.s:3922   .text.ShiftRegistersGet:0000000000000000 ShiftRegistersGet
     /tmp/cci73dOf.s:4051   .text.ShiftRegistersGet:000000000000007c $d

UNDEFINED SYMBOLS
__aeabi_ui2f
__aeabi_f2d
__aeabi_dmul
__aeabi_d2uiz
GPIO_Init
pin_config
