(librepcb_symbol 1c6a2542-a01f-4be2-97d7-2abbe41d43a2
 (name "4072_1")
 (description "created from file---  ./kicad_logic_IEEE/F4072_1.csv.\nVariant-default\nGenerated with librepcb-parts-generator (generate_sym.py)")
 (keywords "   ")
 (author "John E.")
 (version "0.1")
 (created 2019-12-17T00:00:00Z)
 (deprecated false)
 (category 4ce24e0c-eaf9-47d2-9498-e461d46707d8)
 (pin 816fd555-886c-4e49-aec6-2c7e005bf98a (name "Vss")
  (position 7.62 -15.24) (rotation 90.0) (length 2.54)
 )
 (pin ac05f70b-6d21-467c-8c35-105e573a13bf (name "n3")
  (position -20.32 7.62) (rotation 0.0) (length 2.54)
 )
 (pin dfdeff16-5de9-42ab-b331-a80503a2d587 (name "n4")
  (position -20.32 5.08) (rotation 0.0) (length 2.54)
 )
 (pin 53290bd6-6150-4f88-88cb-d997749da6fd (name "n5")
  (position -20.32 2.54) (rotation 0.0) (length 2.54)
 )
 (pin 063181ad-3374-438c-b132-edd27705c8de (name "n2")
  (position -20.32 -0.0) (rotation 0.0) (length 2.54)
 )
 (pin 1b5a6025-8314-43ee-a327-10c55456419d (name "n1")
  (position 20.32 7.62) (rotation 180.0) (length 2.54)
 )
 (pin cf48e7ca-f0bd-41f5-9ee1-678f586d9be8 (name "Vdd")
  (position 2.54 15.24) (rotation 270.0) (length 2.54)
 )
 (polygon 671f5a9f-2b3b-4fcd-927d-f3249c983e98 (layer sym_outlines)
  (width 0.25) (fill false) (grab_area true)
  (vertex (position -17.78 12.7) (angle 0.0))
  (vertex (position 17.78 12.7) (angle 0.0))
  (vertex (position 17.78 -12.7) (angle 0.0))
  (vertex (position -17.78 -12.7) (angle 0.0))
  (vertex (position -17.78 12.7) (angle 0.0))
 )
 (text a5fe8f60-1a64-4b79-964a-d6f64ee9dda4 (layer sym_names) (value "{{NAME}}")
  (align center bottom) (height 2.54) (position -12.7 12.7) (rotation 0.0)
 )
 (text af4548b5-74a6-45d0-b41b-181ea85d9869 (layer sym_values) (value "{{VALUE}}")
  (align center top) (height 2.54) (position -12.7 -12.7) (rotation 0.0)
 )
)
