{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628705430668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628705430670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 21:10:30 2021 " "Processing started: Wed Aug 11 21:10:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628705430670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705430670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blinker -c blinker " "Command: quartus_map --read_settings_files=on --write_settings_files=off blinker -c blinker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705430670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628705431312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628705431312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_virtual_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_virtual_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 virtual_wire " "Found entity 1: virtual_wire" {  } { { "altera_virtual_wire.v" "" { Text "D:/backup12072021/altera/1/blinker/altera_virtual_wire.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705448405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705448405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "altera_ram.v" "" { Text "D:/backup12072021/altera/1/blinker/altera_ram.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705448405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705448405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_pll " "Found entity 1: main_pll" {  } { { "altera_pll.v" "" { Text "D:/backup12072021/altera/1/blinker/altera_pll.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705448405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705448405 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "blinker.v(43) " "Verilog HDL information at blinker.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1628705448405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705448421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705448421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTN_plus blinker.v(148) " "Verilog HDL Implicit Net warning at blinker.v(148): created implicit net for \"BTN_plus\"" {  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705448421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blinker " "Elaborating entity \"blinker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628705448475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BTN_plus blinker.v(148) " "Verilog HDL or VHDL warning at blinker.v(148): object \"BTN_plus\" assigned a value but never read" {  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628705448475 "|blinker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll main_pll:pll_blk " "Elaborating entity \"main_pll\" for hierarchy \"main_pll:pll_blk\"" {  } { { "blinker.v" "pll_blk" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705448506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll main_pll:pll_blk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"main_pll:pll_blk\|altpll:altpll_component\"" {  } { { "altera_pll.v" "altpll_component" { Text "D:/backup12072021/altera/1/blinker/altera_pll.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705448575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_pll:pll_blk\|altpll:altpll_component " "Elaborated megafunction instantiation \"main_pll:pll_blk\|altpll:altpll_component\"" {  } { { "altera_pll.v" "" { Text "D:/backup12072021/altera/1/blinker/altera_pll.v" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705448590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_pll:pll_blk\|altpll:altpll_component " "Instantiated megafunction \"main_pll:pll_blk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 100 " "Parameter \"vco_phase_shift_step\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448590 ""}  } { { "altera_pll.v" "" { Text "D:/backup12072021/altera/1/blinker/altera_pll.v" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628705448590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_fjh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_fjh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_fjh1 " "Found entity 1: altpll_fjh1" {  } { { "db/altpll_fjh1.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/altpll_fjh1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705448659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705448659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_fjh1 main_pll:pll_blk\|altpll:altpll_component\|altpll_fjh1:auto_generated " "Elaborating entity \"altpll_fjh1\" for hierarchy \"main_pll:pll_blk\|altpll:altpll_component\|altpll_fjh1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705448659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "virtual_wire virtual_wire:golden_nonce_vw_blk " "Elaborating entity \"virtual_wire\" for hierarchy \"virtual_wire:golden_nonce_vw_blk\"" {  } { { "blinker.v" "golden_nonce_vw_blk" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705448659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\"" {  } { { "altera_virtual_wire.v" "altsource_probe_component" { Text "D:/backup12072021/altera/1/blinker/altera_virtual_wire.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705448691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\"" {  } { { "altera_virtual_wire.v" "" { Text "D:/backup12072021/altera/1/blinker/altera_virtual_wire.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705448706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id QONE " "Parameter \"instance_id\" = \"QONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 32 " "Parameter \"probe_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 0 " "Parameter \"source_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705448706 ""}  } { { "altera_virtual_wire.v" "" { Text "D:/backup12072021/altera/1/blinker/altera_virtual_wire.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628705448706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705449447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705449652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705449743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705449763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705449912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "virtual_wire virtual_wire:nonce_vw_blk " "Elaborating entity \"virtual_wire\" for hierarchy \"virtual_wire:nonce_vw_blk\"" {  } { { "blinker.v" "nonce_vw_blk" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705449975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component\"" {  } { { "altera_virtual_wire.v" "altsource_probe_component" { Text "D:/backup12072021/altera/1/blinker/altera_virtual_wire.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705449985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component\"" {  } { { "altera_virtual_wire.v" "" { Text "D:/backup12072021/altera/1/blinker/altera_virtual_wire.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705449995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705449995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id QTWO " "Parameter \"instance_id\" = \"QTWO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705449995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 32 " "Parameter \"probe_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705449995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705449995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705449995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705449995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 0 " "Parameter \"source_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705449995 ""}  } { { "altera_virtual_wire.v" "" { Text "D:/backup12072021/altera/1/blinker/altera_virtual_wire.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628705449995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705450003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705450013 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phasecounterselect altpll_component 4 3 " "Port \"phasecounterselect\" on the entity instantiation of \"altpll_component\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "altera_pll.v" "altpll_component" { Text "D:/backup12072021/altera/1/blinker/altera_pll.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1628705450096 "|blinker|main_pll:pll_blk|altpll:altpll_component"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1628705450288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.08.11.21:10:57 Progress: Loading slddf24ab46/alt_sld_fab_wrapper_hw.tcl " "2021.08.11.21:10:57 Progress: Loading slddf24ab46/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705457955 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705463588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705463857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705469130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705469453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705469788 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705470149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705470151 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705470151 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1628705470884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf24ab46/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddf24ab46/alt_sld_fab.v" "" { Text "D:/backup12072021/altera/1/blinker/db/ip/slddf24ab46/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705471224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705471224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/backup12072021/altera/1/blinker/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705471377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705471377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/backup12072021/altera/1/blinker/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705471385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705471385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/backup12072021/altera/1/blinker/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705471487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705471487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/backup12072021/altera/1/blinker/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705471628 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/backup12072021/altera/1/blinker/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705471628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705471628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/backup12072021/altera/1/blinker/db/ip/slddf24ab46/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705471740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705471740 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "blinker.v" "Div1" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705474059 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "blinker.v" "Div2" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705474059 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "blinker.v" "Div3" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705474059 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "blinker.v" "Div4" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705474059 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "blinker.v" "Mult0" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 89 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705474059 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "blinker.v" "Div0" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705474059 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1628705474059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705474127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 22 " "Parameter \"LPM_WIDTHD\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474127 ""}  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628705474127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705474190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705474190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705474228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705474228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705474301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705474301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705474502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705474502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705474572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705474572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705474592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474592 ""}  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628705474592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705474652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705474652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705474683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705474683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705474743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705474743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705474862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705474862 ""}  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628705474862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705474934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705474934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705474964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705474964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705475043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705475043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705475234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475234 ""}  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628705475234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aft " "Found entity 1: mult_aft" {  } { { "db/mult_aft.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/mult_aft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705475314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705475314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705475346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628705475346 ""}  } { { "blinker.v" "" { Text "D:/backup12072021/altera/1/blinker/blinker.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628705475346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705475407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705475407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705475427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705475427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628705475505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705475505 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628705476523 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1628705476605 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1628705476605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705489672 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_7_result_int\[6\]~4 " "Logic cell \"lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_7_result_int\[6\]~4\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_7_result_int\[6\]~4" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_aaf.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_9_result_int\[6\]~8 " "Logic cell \"lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_9_result_int\[6\]~8\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_9_result_int\[6\]~8" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_aaf.tdf" 151 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_1~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_1~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_11_result_int\[6\]~12 " "Logic cell \"lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_11_result_int\[6\]~12\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_11_result_int\[6\]~12" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_aaf.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_12_result_int\[6\]~14 " "Logic cell \"lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_12_result_int\[6\]~14\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_12_result_int\[6\]~14" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_aaf.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_13_result_int\[6\]~16 " "Logic cell \"lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_13_result_int\[6\]~16\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_13_result_int\[6\]~16" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_aaf.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_6~20 " "Logic cell \"lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_6~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_8~24 " "Logic cell \"lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_8~24\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_9~26 " "Logic cell \"lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_9~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_19_result_int\[6\]~28 " "Logic cell \"lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_19_result_int\[6\]~28\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_19_result_int\[6\]~28" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_aaf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_12~30 " "Logic cell \"lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_12~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_5_result_int\[0\]~12" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 151 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_19_result_int\[0\]~30 " "Logic cell \"lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_caf:divider\|add_sub_19_result_int\[0\]~30\"" {  } { { "db/alt_u_div_caf.tdf" "add_sub_19_result_int\[0\]~30" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_caf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_5_result_int\[0\]~12" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 151 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[0\]~32 " "Logic cell \"lpm_divide:Div2\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[0\]~32\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_19_result_int\[0\]~32" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_eaf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_5_result_int\[0\]~12" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 151 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_19_result_int\[0\]~34 " "Logic cell \"lpm_divide:Div4\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_19_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_19_result_int\[0\]~34" { Text "D:/backup12072021/altera/1/blinker/db/alt_u_div_gaf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628705491977 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1628705491977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/backup12072021/altera/1/blinker/output_files/blinker.map.smsg " "Generated suppressed messages file D:/backup12072021/altera/1/blinker/output_files/blinker.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705492331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628705493478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628705493478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3628 " "Implemented 3628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628705493747 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628705493747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3612 " "Implemented 3612 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628705493747 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1628705493747 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1628705493747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628705493747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628705493779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 21:11:33 2021 " "Processing ended: Wed Aug 11 21:11:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628705493779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628705493779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628705493779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628705493779 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1628705495529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628705495539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 21:11:34 2021 " "Processing started: Wed Aug 11 21:11:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628705495539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1628705495539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off blinker -c blinker " "Command: quartus_fit --read_settings_files=off --write_settings_files=off blinker -c blinker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1628705495539 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1628705495720 ""}
{ "Info" "0" "" "Project  = blinker" {  } {  } 0 0 "Project  = blinker" 0 0 "Fitter" 0 0 1628705495720 ""}
{ "Info" "0" "" "Revision = blinker" {  } {  } 0 0 "Revision = blinker" 0 0 "Fitter" 0 0 1628705495720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1628705495931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1628705495931 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "blinker EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"blinker\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1628705495990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628705496072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628705496072 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "main_pll:pll_blk\|altpll:altpll_component\|altpll_fjh1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"main_pll:pll_blk\|altpll:altpll_component\|altpll_fjh1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "main_pll:pll_blk\|altpll:altpll_component\|altpll_fjh1:auto_generated\|clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for main_pll:pll_blk\|altpll:altpll_component\|altpll_fjh1:auto_generated\|clk\[0\] port" {  } { { "db/altpll_fjh1.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/altpll_fjh1.tdf" 27 2 0 } } { "" "" { Generic "D:/backup12072021/altera/1/blinker/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1628705496143 ""}  } { { "db/altpll_fjh1.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/altpll_fjh1.tdf" 27 2 0 } } { "" "" { Generic "D:/backup12072021/altera/1/blinker/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1628705496143 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1628705496264 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628705496675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628705496675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628705496675 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1628705496675 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/backup12072021/altera/1/blinker/" { { 0 { 0 ""} 0 7983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628705496685 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/backup12072021/altera/1/blinker/" { { 0 { 0 ""} 0 7985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628705496685 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/backup12072021/altera/1/blinker/" { { 0 { 0 ""} 0 7987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628705496685 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/backup12072021/altera/1/blinker/" { { 0 { 0 ""} 0 7989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628705496685 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/backup12072021/altera/1/blinker/" { { 0 { 0 ""} 0 7991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628705496685 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1628705496685 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1628705496685 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 7 " "No exact pin location assignment(s) for 3 pins of 7 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1628705497199 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628705497882 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628705497882 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1628705497882 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1628705497882 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "blinker.sdc " "Synopsys Design Constraints File file not found: 'blinker.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1628705497900 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq1\[7\] clk " "Register freq1\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628705497902 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628705497902 "|blinker|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_blk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_blk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1628705497922 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1628705497922 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1628705497922 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1628705497922 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1628705497922 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1628705497922 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628705497922 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628705497922 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628705497922 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1628705497922 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_pll:pll_blk\|altpll:altpll_component\|altpll_fjh1:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node main_pll:pll_blk\|altpll:altpll_component\|altpll_fjh1:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628705498334 ""}  } { { "db/altpll_fjh1.tdf" "" { Text "D:/backup12072021/altera/1/blinker/db/altpll_fjh1.tdf" 31 2 0 } } { "temporary_test_loc" "" { Generic "D:/backup12072021/altera/1/blinker/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628705498334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628705498334 ""}  } { { "temporary_test_loc" "" { Generic "D:/backup12072021/altera/1/blinker/" { { 0 { 0 ""} 0 7492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628705498334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1628705498827 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628705498827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628705498827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628705498867 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628705498867 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1628705498875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1628705498967 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1628705498967 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1628705498967 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1628705498976 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1628705498976 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1628705498976 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 9 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628705498976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628705498976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628705498976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628705498976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 11 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628705498976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628705498976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628705498976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628705498976 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1628705498976 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1628705498976 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628705499088 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1628705499098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1628705500053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628705501184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1628705501247 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1628705502519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628705502519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1628705503268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/backup12072021/altera/1/blinker/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1628705505121 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1628705505121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1628705505393 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1628705505393 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1628705505393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628705505393 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1628705505594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628705505634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628705506428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628705506428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628705507443 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628705508329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/backup12072021/altera/1/blinker/output_files/blinker.fit.smsg " "Generated suppressed messages file D:/backup12072021/altera/1/blinker/output_files/blinker.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1628705509092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5295 " "Peak virtual memory: 5295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628705510088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 21:11:50 2021 " "Processing ended: Wed Aug 11 21:11:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628705510088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628705510088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628705510088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1628705510088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1628705511546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628705511546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 21:11:51 2021 " "Processing started: Wed Aug 11 21:11:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628705511546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1628705511546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off blinker -c blinker " "Command: quartus_asm --read_settings_files=off --write_settings_files=off blinker -c blinker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1628705511546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1628705512013 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1628705513097 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1628705513117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628705513459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 21:11:53 2021 " "Processing ended: Wed Aug 11 21:11:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628705513459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628705513459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628705513459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1628705513459 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1628705514122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1628705515146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628705515146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 21:11:54 2021 " "Processing started: Wed Aug 11 21:11:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628705515146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1628705515146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta blinker -c blinker " "Command: quartus_sta blinker -c blinker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1628705515146 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1628705515337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1628705515898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1628705515898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705515960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705515960 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628705516361 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628705516361 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1628705516361 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1628705516361 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "blinker.sdc " "Synopsys Design Constraints File file not found: 'blinker.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1628705516373 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq1\[7\] clk " "Register freq1\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628705516383 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1628705516383 "|blinker|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_blk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_blk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1628705516391 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628705516391 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1628705516391 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1628705516391 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1628705516391 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1628705516393 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1628705516401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.294 " "Worst-case setup slack is 41.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.294               0.000 altera_reserved_tck  " "   41.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705516423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705516431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.234 " "Worst-case recovery slack is 95.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.234               0.000 altera_reserved_tck  " "   95.234               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705516431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.623 " "Worst-case removal slack is 1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.623               0.000 altera_reserved_tck  " "    1.623               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705516431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.502 " "Worst-case minimum pulse width slack is 49.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.502               0.000 altera_reserved_tck  " "   49.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705516431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705516431 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705516472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705516472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705516472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705516472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.270 ns " "Worst Case Available Settling Time: 342.270 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705516472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705516472 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628705516472 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628705516472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1628705516519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1628705517629 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq1\[7\] clk " "Register freq1\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628705517870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1628705517870 "|blinker|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_blk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_blk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1628705517870 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628705517870 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1628705517870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1628705517870 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1628705517870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.882 " "Worst-case setup slack is 41.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.882               0.000 altera_reserved_tck  " "   41.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705517888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705517888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.572 " "Worst-case recovery slack is 95.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.572               0.000 altera_reserved_tck  " "   95.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705517898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.442 " "Worst-case removal slack is 1.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442               0.000 altera_reserved_tck  " "    1.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705517900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.379 " "Worst-case minimum pulse width slack is 49.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.379               0.000 altera_reserved_tck  " "   49.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705517908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705517908 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705517961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705517961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705517961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705517961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.941 ns " "Worst Case Available Settling Time: 342.941 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705517961 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705517961 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628705517961 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628705517961 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq1\[7\] clk " "Register freq1\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628705518182 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1628705518182 "|blinker|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_blk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_blk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1628705518182 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628705518182 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1628705518182 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1628705518182 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1628705518182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.969 " "Worst-case setup slack is 45.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.969               0.000 altera_reserved_tck  " "   45.969               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705518192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705518202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.904 " "Worst-case recovery slack is 97.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.904               0.000 altera_reserved_tck  " "   97.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705518202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.665 " "Worst-case removal slack is 0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 altera_reserved_tck  " "    0.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705518212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.469 " "Worst-case minimum pulse width slack is 49.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.469               0.000 altera_reserved_tck  " "   49.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628705518212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628705518212 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705518263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705518263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705518263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705518263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.810 ns " "Worst Case Available Settling Time: 346.810 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705518263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1628705518263 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628705518263 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628705518765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628705518796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628705518904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 21:11:58 2021 " "Processing ended: Wed Aug 11 21:11:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628705518904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628705518904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628705518904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1628705518904 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1628705519660 ""}
