#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024e18ee2c40 .scope module, "UART_RX_MUX" "UART_RX_MUX" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "prescale";
    .port_info 1 /OUTPUT 4 "OUT";
v0000024e18ee3320_0 .var "OUT", 3 0;
o0000024e18f16f28 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000024e18ee2dd0_0 .net "prescale", 5 0, o0000024e18f16f28;  0 drivers
E_0000024e18f15870 .event anyedge, v0000024e18ee2dd0_0;
    .scope S_0000024e18ee2c40;
T_0 ;
    %wait E_0000024e18f15870;
    %load/vec4 v0000024e18ee2dd0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024e18ee3320_0, 0, 4;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000024e18ee3320_0, 0, 4;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024e18ee3320_0, 0, 4;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024e18ee3320_0, 0, 4;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "UART_RX_MUX.v";
