3 de set 15:27

(P.2013101))-/home/aluno/Bagglo/dlsp_component/disp_componentxise-[principal.vhd*]
rvigator
pools WIndom Layout delp
2 library IEEE;
use IEEE.STD LOGIC 1164.ALL;
3
4
5 entity principal is
Port ( numero : in integer range 0 to 9;
STD_LOGIC_vector(6 downto 0);
6
d: out
STD_LOGIC_vector(3 downto 0)
7
sel : out
8
9
)
10 end principal;
11
12
1s architecture Behavloral of principal is
13

16 component disp
Port (n: in integer range 0 to 9;
d: out STD_LOGIC_vector (6 downto 0)
))
end component;

17
18
19
20
21
22
23
24
25
26
27

begin

sel <= "1110")
ul: disp port map(numero, d);
end Behavioral,

prinopal.vhd"

Design Summary

disp.vhd

ta "/homa/a luna/tagg1o/disp_compenont/d1sp.vhd" into Llbrary work
tchy complstad succassfully,

