# Reading C:/altera/12.1sp1/modelsim_ase/tcl/vsim/pref.tcl 
do runlab.o
# Cannot open macro file: runlab.o
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# 
# Top level modules:
# 	shifter_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# ** Error: This version of vsim is incompatible with file "C:/Users/14253/ee469/cpu/work/cpu_testbench/_primary.dat".
# ** Fatal: (vsim-3382) New library format is incompatible with this version of the simulator.  Design unit 'C:/Users/14253/ee469/cpu/work.cpu_testbench'
#    Time: 0 ps  Iteration: 0  Root: / File: NOFILE
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 19
