#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Mar  4 19:17:56 2023
# Process ID: 6626
# Current directory: /home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_UART_0_synth_1
# Command line: vivado -log riscv_UART_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_UART_0.tcl
# Log file: /home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_UART_0_synth_1/riscv_UART_0.vds
# Journal file: /home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_UART_0_synth_1/vivado.jou
# Running On: lee-virtual-machine, OS: Linux, CPU Frequency: 3600.006 MHz, CPU Physical cores: 6, Host memory: 63805 MB
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source riscv_UART_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top riscv_UART_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2756.344 ; gain = 0.000 ; free physical = 54361 ; free virtual = 75715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_UART_0' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/synth/riscv_UART_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/uart/uart.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/uart/uart.v:178]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/uart/uart.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/uart/uart.v:281]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/uart/uart.v:303]
INFO: [Synth 8-6155] done synthesizing module 'uart' (1#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/uart/uart.v:25]
INFO: [Synth 8-6155] done synthesizing module 'riscv_UART_0' (2#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/synth/riscv_UART_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2756.344 ; gain = 0.000 ; free physical = 53816 ; free virtual = 75171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2756.344 ; gain = 0.000 ; free physical = 53816 ; free virtual = 75171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2756.344 ; gain = 0.000 ; free physical = 53816 ; free virtual = 75171
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.344 ; gain = 0.000 ; free physical = 54749 ; free virtual = 76104
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.348 ; gain = 0.000 ; free physical = 54656 ; free virtual = 76011
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2764.348 ; gain = 0.000 ; free physical = 54656 ; free virtual = 76011
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54710 ; free virtual = 76065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54710 ; free virtual = 76065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54710 ; free virtual = 76065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54710 ; free virtual = 76065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 7     
	   3 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---RAMs : 
	              128 Bit	(16 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	  11 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54682 ; free virtual = 76042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------+-----------------+-----------+----------------------+-------------+
|Module Name  | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+-------------+-----------------+-----------+----------------------+-------------+
|riscv_UART_0 | inst/rx_buf_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|riscv_UART_0 | inst/tx_buf_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+-------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54578 ; free virtual = 75938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54578 ; free virtual = 75938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------+-----------------+-----------+----------------------+-------------+
|Module Name  | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+-------------+-----------------+-----------+----------------------+-------------+
|riscv_UART_0 | inst/rx_buf_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|riscv_UART_0 | inst/tx_buf_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+-------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54561 ; free virtual = 75921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54561 ; free virtual = 75921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54561 ; free virtual = 75921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54561 ; free virtual = 75921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54561 ; free virtual = 75921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54561 ; free virtual = 75921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54561 ; free virtual = 75921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     5|
|3     |LUT2     |    21|
|4     |LUT3     |    28|
|5     |LUT4     |    36|
|6     |LUT5     |    33|
|7     |LUT6     |    72|
|8     |RAM32M   |     2|
|9     |RAM32X1D |     4|
|10    |FDRE     |   149|
|11    |FDSE     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.348 ; gain = 8.004 ; free physical = 54561 ; free virtual = 75921
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2764.348 ; gain = 0.000 ; free physical = 54612 ; free virtual = 75972
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.355 ; gain = 8.004 ; free physical = 54612 ; free virtual = 75972
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.355 ; gain = 0.000 ; free physical = 54703 ; free virtual = 76063
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.355 ; gain = 0.000 ; free physical = 54648 ; free virtual = 76008
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: c21126b1
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2764.355 ; gain = 16.016 ; free physical = 54834 ; free virtual = 76194
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_UART_0_synth_1/riscv_UART_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP riscv_UART_0, cache-ID = 400e5465862c80f7
INFO: [Common 17-1381] The checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_UART_0_synth_1/riscv_UART_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_UART_0_utilization_synth.rpt -pb riscv_UART_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar  4 19:18:28 2023...
