<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICC_BPR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">GICC_BPR, CPU Interface Binary Point Register</h1><p>The GICC_BPR characteristics are:</p><h2>Purpose</h2>
        <p>Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field.</p>
      <h2>Configuration</h2><p></p>
        <p>In systems that support two Security states:</p>

      
        <ul>
<li>This register is Banked.
</li><li>The Secure instance of this register determines Group 0 interrupt preemption.
</li><li>The Non-secure instance of this register determines Group 1 interrupt preemption.
</li></ul>

      
        <p>In systems that support only one Security state, when <a href="ext-gicc_ctlr.html">GICC_CTLR</a>.CBPR == 0, this register determines only Group 0 interrupt preemption.</p>

      
        <p>When <a href="ext-gicc_ctlr.html">GICC_CTLR</a>.CBPR == 1, this register determines interrupt preemption for both Group 0 and Group 1 interrupts.</p>
      <h2>Attributes</h2>
            <p>GICC_BPR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The GICC_BPR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="29"><a href="#0_31">RES0</a></td><td class="lr" colspan="3"><a href="#Binary_Point_2">Binary_Point</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:3]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="Binary_Point_2">Binary_Point, bits [2:0]
                  </h4>
          
  <p>Controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field. The following list describes how this field determines the interrupt priority bits assigned to the group priority field:</p>
<ul>
<li><span class="xref">Priority grouping for Group 1 interrupts when CBPR==0</span>, for the processing of Group 1 interrupts in a GIC implementation that supports interrupt grouping, when <a href="ext-gicc_ctlr.html">GICC_CTLR</a>.CBPR == 0.
</li><li><span class="xref">Priority grouping for Group 0 interrupts, or Group 1 interrupts when CBPR==1</span>, for all other cases.
</li></ul>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  <div class="note"><span class="note-header">Note</span><p>Aliasing the Non-secure GICC_BPR as <a href="ext-gicc_abpr.html">GICC_ABPR</a> in a multiprocessor system permits a PE that can make only Secure accesses to configure the preemption setting for Group 1 interrupts by accessing <a href="ext-gicc_abpr.html">GICC_ABPR</a>.</p></div>

    </div><h2>Accessing the GICC_BPR</h2>
        <p>This register is used only when System register access is not enabled. When System register access is enabled this register is RAZ/WI, and the System registers <a href="AArch64-icc_bpr0_el1.html">ICC_BPR0_EL1</a> and <a href="AArch64-icc_bpr1_el1.html">ICC_BPR1_EL1</a> provide equivalent functionality.</p>
      <h4>GICC_BPR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC CPU interface</td><td><span class="hexnumber">0x0008</span></td><td>GICC_BPR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
