Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Aug 17 15:39:23 2016
| Host         : LAPTOP-LOUIS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file misc_control_sets_placed.rpt
| Design       : misc
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------+------------------+------------------+----------------+
|               Clock Signal               | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------+------------------+------------------+----------------+
|  processor1/spc_reg[12]_i_2_n_0          |               |                  |                2 |              5 |
|  processor1/spointer_reg[12]_i_1_n_0     |               |                  |                4 |              5 |
|  processor1/ssp_reg[12]_i_2_n_0          |               |                  |                2 |              5 |
|  processor1/sdout_reg[7]_i_2_n_0         |               |                  |                4 |              8 |
|  processor1/sinstruction_reg[15]_i_1_n_0 |               |                  |                6 |              8 |
|  processor1/sinstruction_reg[7]_i_1_n_0  |               |                  |                3 |              8 |
|  processor1/spc_reg[7]_i_2_n_0           |               |                  |                6 |              8 |
|  processor1/spointer_reg[7]_i_1_n_0      |               |                  |                3 |              8 |
|  processor1/ssp_reg[7]_i_2_n_0           |               |                  |                4 |              8 |
|  processor1/saddr_reg[12]_i_2_n_0        |               |                  |                7 |             13 |
|  clk_IBUF_BUFG                           |               |                  |               10 |             26 |
+------------------------------------------+---------------+------------------+------------------+----------------+


