0.6
2019.1
May 24 2019
14:51:52
/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sim_1/imports/src/tb_bip_BIP.v,1574983321,verilog,,,,tb_bip_BIP,,,../../../../TP3_BIP.srcs/sources_1/imports/src,,,,,
/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_BIP.v,1574981166,verilog,,/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_control.v,,bip_BIP,,,../../../../TP3_BIP.srcs/sources_1/imports/src,,,,,
/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_control.v,1574983571,verilog,,/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_cpu.v,,bip_control,,,../../../../TP3_BIP.srcs/sources_1/imports/src,,,,,
/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_cpu.v,1574981219,verilog,,/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_data_memory.v,,bip_cpu,,,../../../../TP3_BIP.srcs/sources_1/imports/src,,,,,
/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_data_memory.v,1542663346,verilog,,/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_datapath.v,,bip_data_memory,,,../../../../TP3_BIP.srcs/sources_1/imports/src,,,,,
/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_datapath.v,1574982631,verilog,,/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_program_memory.v,,bip_datapath,,,../../../../TP3_BIP.srcs/sources_1/imports/src,,,,,
/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_program_memory.v,1574896867,verilog,,/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/new/counter.v,,bip_program_memory,,,../../../../TP3_BIP.srcs/sources_1/imports/src,,,,,
/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/new/counter.v,1574896572,verilog,,/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sim_1/imports/src/tb_bip_BIP.v,,counter,,,../../../../TP3_BIP.srcs/sources_1/imports/src,,,,,
