// Seed: 1881756402
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply1 id_6
);
  wand id_8 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd80,
    parameter id_4  = 32'd2
) (
    input wand id_0,
    output supply0 id_1,
    input supply0 id_2,
    output tri id_3,
    input supply0 _id_4,
    input supply0 id_5,
    input tri id_6,
    input uwire id_7,
    output tri1 id_8,
    input wor id_9,
    input wire id_10
    , id_22,
    input wire _id_11,
    input tri id_12,
    output supply1 id_13,
    input uwire id_14,
    output wire id_15,
    input wire id_16,
    input supply1 id_17,
    input tri0 id_18,
    input wor id_19,
    input wand id_20
);
  logic id_23;
  reg [{  id_11  &  id_4  {  -1  }  } : ""]
      id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_3,
      id_12,
      id_13,
      id_0,
      id_8
  );
  assign modCall_1.id_3 = 0;
  wire id_34;
  always @(posedge "") begin : LABEL_0
    id_33 <= id_12;
    id_22 <= -1;
  end
endmodule
