### ğŸ“ Getting Started
- ğŸ“„ [Getting Started](https://github.com/t-swami/HDL-Bits/tree/main/Getting%20Started/Getting%20Started)  
- ğŸ“„ [Output Zero](https://github.com/t-swami/HDL-Bits/tree/main/Getting%20Started/Output%20Zero)

### ğŸ“ Verilog Language
- ğŸ“ Basics  
  &nbsp;&nbsp;&nbsp;&nbsp;â””â”€â”€ ğŸ“„ [Simple Wire](https://github.com/t-swami/HDL-Bits/blob/main/Verilog%20Language/Basics/Simple%20wire.v)
