Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Mar 18 22:35:27 2025
| Host         : DESKTOP-O4N5DF9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_top_control_sets_placed.rpt
| Design       : project_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   144 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             178 |           54 |
| No           | No                    | Yes                    |             103 |           41 |
| No           | Yes                   | No                     |              72 |           30 |
| Yes          | No                    | No                     |              15 |            7 |
| Yes          | No                    | Yes                    |              13 |            3 |
| Yes          | Yes                   | No                     |             179 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                            Enable Signal                                           |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG                                   |                                                                                                    | dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]          |                1 |              1 |         1.00 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                    | dvi2rgb_0_inst/U0/TMDS_ClockingX/in0                                             |                1 |              2 |         2.00 |
|  i_clk_IBUF_BUFG                                   |                                                                                                    | dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/aRst_int                           |                1 |              2 |         2.00 |
|  i_clk_IBUF_BUFG                                   |                                                                                                    | rgb2gray_inst/pRst                                                               |                1 |              2 |         2.00 |
|  i_clk_IBUF_BUFG                                   |                                                                                                    | dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]         |                2 |              3 |         1.50 |
|  i_clk_IBUF_BUFG                                   | dvi2rgb_0_inst/U0/TMDS_ClockingX/sel                                                               | dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]         |                1 |              4 |         4.00 |
|  dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                    | i_rst_n_IBUF                                                                     |                3 |              4 |         1.33 |
|  dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK | uart_tx_inst/tx_cnt[3]_i_1_n_0                                                                     | rgb2gray_inst/pRst                                                               |                1 |              4 |         4.00 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                      | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0            |                1 |              5 |         5.00 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                    |                                                                                  |                2 |              5 |         2.50 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                  | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst               |                1 |              5 |         5.00 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                      | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0            |                1 |              5 |         5.00 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                  | dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst               |                2 |              5 |         2.50 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                       |                                                                                  |                2 |              5 |         2.50 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                    |                                                                                  |                3 |              5 |         1.67 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                  | dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst               |                1 |              5 |         5.00 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                      | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0            |                1 |              5 |         5.00 |
|  i_clk_IBUF_BUFG                                   |                                                                                                    |                                                                                  |                4 |              7 |         1.75 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                    | dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                |                3 |              7 |         2.33 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                    | dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                |                3 |              7 |         2.33 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                    | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                |                3 |              7 |         2.33 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                    | dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                    |                3 |              8 |         2.67 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                    | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_0[0]      |                4 |              8 |         2.00 |
|  i_clk_IBUF_BUFG                                   |                                                                                                    | dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                        |                5 |              9 |         1.80 |
|  dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK | uart_tx_inst/tx_data_t[7]_i_1_n_0                                                                  | rgb2gray_inst/pRst                                                               |                2 |              9 |         4.50 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                    | dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                    |                3 |              9 |         3.00 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                       | dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                     |                3 |             11 |         3.67 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                       | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                     |                4 |             11 |         2.75 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                          | dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                     |                2 |             11 |         5.50 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                    | dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                        |                8 |             12 |         1.50 |
|  dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK | fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | i_rst_n_IBUF                                                                     |                3 |             20 |         6.67 |
|  dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK | fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | i_rst_n_IBUF                                                                     |                4 |             20 |         5.00 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                    | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0            |                7 |             21 |         3.00 |
|  i_clk_IBUF_BUFG                                   | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                               | dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1] |                6 |             24 |         4.00 |
|  i_clk_IBUF_BUFG                                   | dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                  | dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1] |                6 |             24 |         4.00 |
|  i_clk_IBUF_BUFG                                   | dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                               | dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1] |                6 |             24 |         4.00 |
|  dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                    |                                                                                  |                8 |             25 |         3.12 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                     |                                                                                  |                6 |             48 |         8.00 |
|  dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                    | rgb2gray_inst/pRst                                                               |               23 |             73 |         3.17 |
|  dvi2rgb_0_inst/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                    |                                                                                  |               42 |            146 |         3.48 |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+


