<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pcscpreg.h source code [netbsd/sys/dev/pci/pcscpreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pcscpreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pcscpreg.h.html'>pcscpreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pcscpreg.h,v 1.2 2008/04/28 20:23:55 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Izumi Tsutsui.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Am53c974 DMA engine registers</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/DMA_CMD" data-ref="_M/DMA_CMD">DMA_CMD</dfn>		0x40 		/* Command */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	 <dfn class="macro" id="_M/DMACMD_RSVD" data-ref="_M/DMACMD_RSVD">DMACMD_RSVD</dfn>	0xFFFFFF28	/* reserved */</u></td></tr>
<tr><th id="38">38</th><td><u>#define	 <dfn class="macro" id="_M/DMACMD_DIR" data-ref="_M/DMACMD_DIR">DMACMD_DIR</dfn>	0x00000080	/* Transfer Direction (read:1) */</u></td></tr>
<tr><th id="39">39</th><td><u>#define	 <dfn class="macro" id="_M/DMACMD_INTE" data-ref="_M/DMACMD_INTE">DMACMD_INTE</dfn>	0x00000040	/* DMA Interrupt Enable	*/</u></td></tr>
<tr><th id="40">40</th><td><u>#define	 <dfn class="macro" id="_M/DMACMD_MDL" data-ref="_M/DMACMD_MDL">DMACMD_MDL</dfn>	0x00000010	/* Map to Memory Description List */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	 <dfn class="macro" id="_M/DMACMD_DIAG" data-ref="_M/DMACMD_DIAG">DMACMD_DIAG</dfn>	0x00000004	/* Diagnostic */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	 <dfn class="macro" id="_M/DMACMD_CMD" data-ref="_M/DMACMD_CMD">DMACMD_CMD</dfn>	0x00000003	/* Command Code Bit */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	  <dfn class="macro" id="_M/DMACMD_IDLE" data-ref="_M/DMACMD_IDLE">DMACMD_IDLE</dfn>	0x00000000	/*  Idle */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	  <dfn class="macro" id="_M/DMACMD_BLAST" data-ref="_M/DMACMD_BLAST">DMACMD_BLAST</dfn>	0x00000001	/*  Blast */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	  <dfn class="macro" id="_M/DMACMD_ABORT" data-ref="_M/DMACMD_ABORT">DMACMD_ABORT</dfn>	0x00000002	/*  Abort */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	  <dfn class="macro" id="_M/DMACMD_START" data-ref="_M/DMACMD_START">DMACMD_START</dfn>	0x00000003	/*  Start */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/DMA_STC" data-ref="_M/DMA_STC">DMA_STC</dfn>		0x44		/* Start Transfer Count */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/DMA_SPA" data-ref="_M/DMA_SPA">DMA_SPA</dfn>		0x48		/* Start Physical Address */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/DMA_WBC" data-ref="_M/DMA_WBC">DMA_WBC</dfn>		0x4C		/* Working Byte Counter */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/DMA_WAC" data-ref="_M/DMA_WAC">DMA_WAC</dfn>		0x50		/* Working Address Counter */</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/DMA_STAT" data-ref="_M/DMA_STAT">DMA_STAT</dfn>	0x54		/* Status Register */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	 <dfn class="macro" id="_M/DMASTAT_RSVD" data-ref="_M/DMASTAT_RSVD">DMASTAT_RSVD</dfn>	0xFFFFFF80	/* reserved */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	 <dfn class="macro" id="_M/DMASTAT_PABT" data-ref="_M/DMASTAT_PABT">DMASTAT_PABT</dfn>	0x00000040	/* PCI master/target Abort */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	 <dfn class="macro" id="_M/DMASTAT_BCMP" data-ref="_M/DMASTAT_BCMP">DMASTAT_BCMP</dfn>	0x00000020	/* BLAST Complete */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	 <dfn class="macro" id="_M/DMASTAT_SINT" data-ref="_M/DMASTAT_SINT">DMASTAT_SINT</dfn>	0x00000010	/* SCSI Interrupt */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	 <dfn class="macro" id="_M/DMASTAT_DONE" data-ref="_M/DMASTAT_DONE">DMASTAT_DONE</dfn>	0x00000008	/* DMA Transfer Terminated */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	 <dfn class="macro" id="_M/DMASTAT_ABT" data-ref="_M/DMASTAT_ABT">DMASTAT_ABT</dfn>	0x00000004	/* DMA Transfer Aborted */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	 <dfn class="macro" id="_M/DMASTAT_ERR" data-ref="_M/DMASTAT_ERR">DMASTAT_ERR</dfn>	0x00000002	/* DMA Transfer Error */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	 <dfn class="macro" id="_M/DMASTAT_PWDN" data-ref="_M/DMASTAT_PWDN">DMASTAT_PWDN</dfn>	0x00000001	/* Power Down Indicator */</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/DMA_SMDLA" data-ref="_M/DMA_SMDLA">DMA_SMDLA</dfn>	0x58	/* Starting Memory Descpritor List Address */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/DMA_WMAC" data-ref="_M/DMA_WMAC">DMA_WMAC</dfn>	0x5C	/* Working MDL Counter */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/DMA_SBAC" data-ref="_M/DMA_SBAC">DMA_SBAC</dfn>	0x70	/* SCSI Bus and Control */</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='pcscp.c.html'>netbsd/sys/dev/pci/pcscp.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
