#define HDMIRX_P0_ANA_FUNC_2_BASE 0x220600
#define REG_0000_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE + 0x00)//0x2206_00h
    #define REG_0000_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PLL_L3_MOD_FIX_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0004_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE + 0x02)//0x2206_01h
    #define REG_0004_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PLL_L3_MOD_FIX_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0008_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE + 0x04)//0x2206_02h
    #define REG_0008_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_CLKAMP_MOD_FIX Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0008_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_L0_MOD_FIX Fld(8,2,AC_MSKW10)//[9:2]
#define REG_000C_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE + 0x06)//0x2206_03h
    #define REG_000C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_L1_MOD_FIX Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_000C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_L2_MOD_FIX Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0010_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE + 0x08)//0x2206_04h
    #define REG_0010_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_L3_MOD_FIX Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0010_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EN_CLKO_PIX_4X_MOD_FIX Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0010_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_LDO_MOD_FIX Fld(1,9,AC_MSKB1)//[9:9]
#define REG_0118_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE +0x8c)//0x2206_46h
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DFE_BW_L0_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DFE_BW_L1_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DFE_BW_L2_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DFE_BW_L3_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DFE_MODE_L0_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DFE_MODE_L1_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DFE_MODE_L2_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DFE_MODE_L3_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L0_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L1_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L2_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_IN_L3_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L0_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L1_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L2_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0118_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_PLL_L3_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_011C_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE +0x8e)//0x2206_47h
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L0_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L1_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L2_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_POST_L3_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_RX2TX_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L0_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L1_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L2_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L3_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DLPF_KI_L0_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DLPF_KI_L1_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DLPF_KI_L2_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DLPF_KI_L3_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DLPF_KP_L0_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DLPF_KP_L1_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_011C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DLPF_KP_L2_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0120_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE +0x90)//0x2206_48h
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_DLPF_KP_L3_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EN_ACDR_MODE_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EN_CLKO_PIX_2X_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EN_CLKO_RX2TX_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L0_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L1_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L2_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L3_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EN_DATARATE_DIV36_2X_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EN_HDMI2P1_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EQ_BW_L0_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EQ_BW_L1_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EQ_BW_L2_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EQ_BW_L3_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L0_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0120_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L1_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0124_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE +0x92)//0x2206_49h
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L2_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L3_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_ICTRL_PD_L0_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_ICTRL_PD_L1_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_ICTRL_PD_L2_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_ICTRL_PD_L3_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L0_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L1_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_BG_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_CLKIN_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L0_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L1_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L2_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0124_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L3_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0128_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE +0x94)//0x2206_4ah
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_DLPF_L0_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_DLPF_L1_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_DLPF_L2_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_DLPF_L3_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_LANE_L0_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_LANE_L1_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_LANE_L2_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_LANE_L3_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L0_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L1_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L2_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L3_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PHDAC_L0_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PHDAC_L1_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PHDAC_L2_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0128_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PHDAC_L3_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_012C_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE +0x96)//0x2206_4bh
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PLL_L0_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PLL_L1_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PLL_L2_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_PLL_L3_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L0_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L1_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L2_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L3_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_QD_L0_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_QD_L1_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_QD_L2_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_012C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_QD_L3_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0130_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE +0x98)//0x2206_4ch
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PGA_BW_L0_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PGA_BW_L1_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PGA_BW_L2_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PGA_BW_L3_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0130_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0134_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE + 0x9a)//0x2206_4dh
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_IEDATA_LOAD_SYNC_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DPLPH_L0_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DPLPH_L1_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DPLPH_L2_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DPLPH_L3_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_EQRS_L0_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_EQRS_L1_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_EQRS_L2_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_EQRS_L3_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_RL_L0_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_RL_L1_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_RL_L2_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_RL_L3_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L0_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L1_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0134_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L2_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0138_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE + 0x9c)//0x2206_4eh
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L3_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DLPF_L0_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DLPF_L1_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DLPF_L2_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DLPF_L3_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX0N_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX0P_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX1N_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX1P_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX2N_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX2P_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RXCN_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RXCP_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX0N_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX0P_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0138_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX1N_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_013C_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE + 0x9e)//0x2206_4fh
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX1P_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX2N_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX2P_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_I_PAD_RXCN_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_I_PAD_RXCP_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX0N_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX0P_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX1N_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX1P_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX2N_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX2P_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RXCN_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RXCP_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_ATOP_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_ATOP2_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_013C_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_BIST_L0_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0140_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE + 0xa0)//0x2206_50h
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_BIST_L1_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_BIST_L2_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_BIST_L3_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_CAL_L0_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_CAL_L1_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_CAL_L2_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_CAL_L3_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_CH_L0_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_CH_L1_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_CH_L2_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_CH_L3_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DFE_L0_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DFE_L1_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DFE_L2_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DFE_L3_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0140_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_DVICLK_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0144_P0_HDMIRX_ANA_FUNC_2 (HDMIRX_P0_ANA_FUNC_2_BASE + 0xa2)//0x2206_51h
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_IO_LOOPBK_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_LANE_L0_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_LANE_L1_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_LANE_L2_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_LANE_L3_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PLL_L0_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PLL_L1_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PLL_L2_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PLL_L3_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_CLKAMP_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_L0_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_L1_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_L2_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_TEST_PGA_L3_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_EN_CLKO_PIX_4X_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0144_P0_HDMIRX_ANA_FUNC_2_REG_RG_HDMI2P1RX_PD_LDO_SEL Fld(1,15,AC_MSKB1)//[15:15]
