<stg><name>sign</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="256" op_0_bw="32">
<![CDATA[
entry:1 %output_write_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_write_assign"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2 %store_ln174 = store i9 0, i9 %m

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
entry:3 %br_ln174 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc:0 %m_1 = load i9 %m

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:2 %icmp_ln174 = icmp_eq  i9 %m_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:4 %add_ln174 = add i9 %m_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln174 = br i1 %icmp_ln174, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:1 %m_cast = zext i9 %m_1

]]></Node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %input_addr = getelementptr i11 %input_r, i64 0, i64 %m_cast

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="8">
<![CDATA[
for.inc.split:4 %input_load = load i8 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:8 %store_ln174 = store i9 %add_ln174, i9 %m

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="256" op_0_bw="256">
<![CDATA[
for.end:0 %output_write_assign_load_1 = load i256 %output_write_assign

]]></Node>
<StgValue><ssdm name="output_write_assign_load_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="256">
<![CDATA[
for.end:1 %ret_ln177 = ret i256 %output_write_assign_load_1

]]></Node>
<StgValue><ssdm name="ret_ln177"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="256">
<![CDATA[
for.inc.split:0 %output_write_assign_load = load i256 %output_write_assign

]]></Node>
<StgValue><ssdm name="output_write_assign_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln174"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="8">
<![CDATA[
for.inc.split:4 %input_load = load i8 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:5 %icmp_ln1081 = icmp_sgt  i11 %input_load, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln1081"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc.split:6 %tmp = bitset i256 @_ssdm_op_BitSet.i256.i256.i64.i1, i256 %output_write_assign_load, i64 %m_cast, i1 %icmp_ln1081

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.inc.split:7 %store_ln174 = store i256 %tmp, i256 %output_write_assign

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:9 %br_ln174 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="m" fromId="38" toId="5">
</dataflow>
<dataflow id="40" from="StgValue_38" to="output_write_assign" fromId="38" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_41" to="store_ln174" fromId="41" toId="7">
</dataflow>
<dataflow id="43" from="m" to="store_ln174" fromId="5" toId="7">
</dataflow>
<dataflow id="44" from="m" to="m_1" fromId="5" toId="9">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_38" to="specpipeline_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="52" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="54" from="p_str" to="specpipeline_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="m_1" to="icmp_ln174" fromId="9" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="icmp_ln174" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="58" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_60" to="empty" fromId="60" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_60" to="empty" fromId="60" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_60" to="empty" fromId="60" toId="12">
</dataflow>
<dataflow id="64" from="m_1" to="add_ln174" fromId="9" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_65" to="add_ln174" fromId="65" toId="13">
</dataflow>
<dataflow id="67" from="icmp_ln174" to="br_ln174" fromId="11" toId="14">
</dataflow>
<dataflow id="68" from="m_1" to="m_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="69" from="input_r" to="input_addr" fromId="37" toId="16">
</dataflow>
<dataflow id="71" from="StgValue_70" to="input_addr" fromId="70" toId="16">
</dataflow>
<dataflow id="72" from="m_cast" to="input_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="73" from="input_addr" to="input_load" fromId="16" toId="17">
</dataflow>
<dataflow id="74" from="add_ln174" to="store_ln174" fromId="13" toId="18">
</dataflow>
<dataflow id="75" from="m" to="store_ln174" fromId="5" toId="18">
</dataflow>
<dataflow id="76" from="output_write_assign" to="output_write_assign_load" fromId="6" toId="19">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecLoopName" to="specloopname_ln174" fromId="77" toId="20">
</dataflow>
<dataflow id="80" from="empty_4" to="specloopname_ln174" fromId="79" toId="20">
</dataflow>
<dataflow id="81" from="input_addr" to="input_load" fromId="16" toId="21">
</dataflow>
<dataflow id="82" from="input_load" to="icmp_ln1081" fromId="21" toId="22">
</dataflow>
<dataflow id="84" from="StgValue_83" to="icmp_ln1081" fromId="83" toId="22">
</dataflow>
<dataflow id="86" from="_ssdm_op_BitSet.i256.i256.i64.i1" to="tmp" fromId="85" toId="23">
</dataflow>
<dataflow id="87" from="output_write_assign_load" to="tmp" fromId="19" toId="23">
</dataflow>
<dataflow id="88" from="m_cast" to="tmp" fromId="15" toId="23">
</dataflow>
<dataflow id="89" from="icmp_ln1081" to="tmp" fromId="22" toId="23">
</dataflow>
<dataflow id="90" from="tmp" to="store_ln174" fromId="23" toId="24">
</dataflow>
<dataflow id="91" from="output_write_assign" to="store_ln174" fromId="6" toId="24">
</dataflow>
<dataflow id="92" from="output_write_assign" to="output_write_assign_load_1" fromId="6" toId="26">
</dataflow>
<dataflow id="93" from="output_write_assign_load_1" to="ret_ln177" fromId="26" toId="27">
</dataflow>
<dataflow id="94" from="icmp_ln174" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
