<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/regs/mod.rs`."><title>mod.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-0ce1a80b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="x86_vlapic" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (60dabef95 2025-05-19)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../../../static.files/src-script-63605ae7.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">x86_vlapic/regs/</div>mod.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="kw">pub mod </span>lvt;
<a href=#2 id=2 data-nosnippet>2</a><span class="kw">pub mod </span>timer;
<a href=#3 id=3 data-nosnippet>3</a>
<a href=#4 id=4 data-nosnippet>4</a><span class="kw">mod </span>apic_base;
<a href=#5 id=5 data-nosnippet>5</a><span class="kw">mod </span>dfr;
<a href=#6 id=6 data-nosnippet>6</a><span class="kw">mod </span>esr;
<a href=#7 id=7 data-nosnippet>7</a><span class="kw">mod </span>icr;
<a href=#8 id=8 data-nosnippet>8</a><span class="kw">mod </span>svr;
<a href=#9 id=9 data-nosnippet>9</a>
<a href=#10 id=10 data-nosnippet>10</a><span class="kw">pub use </span>apic_base::<span class="kw-2">*</span>;
<a href=#11 id=11 data-nosnippet>11</a><span class="kw">pub use </span>dfr::<span class="kw-2">*</span>;
<a href=#12 id=12 data-nosnippet>12</a><span class="kw">pub use </span>esr::<span class="kw-2">*</span>;
<a href=#13 id=13 data-nosnippet>13</a><span class="kw">pub use </span>icr::<span class="kw-2">*</span>;
<a href=#14 id=14 data-nosnippet>14</a><span class="kw">pub use </span>svr::<span class="kw-2">*</span>;
<a href=#15 id=15 data-nosnippet>15</a>
<a href=#16 id=16 data-nosnippet>16</a><span class="kw">use </span>tock_registers::register_structs;
<a href=#17 id=17 data-nosnippet>17</a><span class="kw">use </span>tock_registers::registers::{ReadOnly, ReadWrite, WriteOnly};
<a href=#18 id=18 data-nosnippet>18</a>
<a href=#19 id=19 data-nosnippet>19</a><span class="kw">use </span>lvt::{
<a href=#20 id=20 data-nosnippet>20</a>    LvtCmciRegisterMmio, LvtErrorRegisterMmio, LvtLint0RegisterMmio, LvtLint1RegisterMmio,
<a href=#21 id=21 data-nosnippet>21</a>    LvtPerformanceCounterRegisterMmio, LvtThermalMonitorRegisterMmio, LvtTimerRegisterMmio,
<a href=#22 id=22 data-nosnippet>22</a>};
<a href=#23 id=23 data-nosnippet>23</a><span class="kw">use </span>timer::DivideConfigurationRegisterMmio;
<a href=#24 id=24 data-nosnippet>24</a>
<a href=#25 id=25 data-nosnippet>25</a><span class="macro">register_structs!</span> {
<a href=#26 id=26 data-nosnippet>26</a>    <span class="attr">#[allow(non_snake_case)]
<a href=#27 id=27 data-nosnippet>27</a>    </span><span class="kw">pub </span>LocalAPICRegs {
<a href=#28 id=28 data-nosnippet>28</a>        (<span class="number">0x00 </span>=&gt; _reserved0),
<a href=#29 id=29 data-nosnippet>29</a>        <span class="doccomment">/// Local APIC ID register (VID): the 32-bit field located at offset 000H on the virtual-APIC page.
<a href=#30 id=30 data-nosnippet>30</a>        </span>(<span class="number">0x20 </span>=&gt; <span class="kw">pub </span>ID: ReadWrite&lt;u32&gt;),
<a href=#31 id=31 data-nosnippet>31</a>        (<span class="number">0x24 </span>=&gt; _reserved1),
<a href=#32 id=32 data-nosnippet>32</a>        <span class="doccomment">/// Local APIC Version register (VVER): the 32-bit field located at offset 030H on the virtual-APIC page.
<a href=#33 id=33 data-nosnippet>33</a>        </span>(<span class="number">0x30 </span>=&gt; <span class="kw">pub </span>VERSION: ReadOnly&lt;u32&gt;),
<a href=#34 id=34 data-nosnippet>34</a>        (<span class="number">0x34 </span>=&gt; _reserved2),
<a href=#35 id=35 data-nosnippet>35</a>        <span class="doccomment">/// Virtual task-priority register (VTPR): the 32-bit field located at offset 080H on the virtual-APIC page.
<a href=#36 id=36 data-nosnippet>36</a>        </span>(<span class="number">0x80 </span>=&gt; <span class="kw">pub </span>TPR: ReadWrite&lt;u32&gt;),
<a href=#37 id=37 data-nosnippet>37</a>        (<span class="number">0x84 </span>=&gt; _reserved3),
<a href=#38 id=38 data-nosnippet>38</a>        <span class="doccomment">/// Virtual APIC-priority register (VAPR): the 32-bit field located at offset 090H on the virtual-APIC page.
<a href=#39 id=39 data-nosnippet>39</a>        </span>(<span class="number">0x90 </span>=&gt; <span class="kw">pub </span>APR: ReadOnly&lt;u32&gt;),
<a href=#40 id=40 data-nosnippet>40</a>        (<span class="number">0x94 </span>=&gt; _reserved4),
<a href=#41 id=41 data-nosnippet>41</a>        <span class="doccomment">/// Virtual processor-priority register (VPPR): the 32-bit field located at offset 0A0H on the virtual-APIC page.
<a href=#42 id=42 data-nosnippet>42</a>        </span>(<span class="number">0xA0 </span>=&gt; <span class="kw">pub </span>PPR: ReadWrite&lt;u32&gt;),
<a href=#43 id=43 data-nosnippet>43</a>        (<span class="number">0xA4 </span>=&gt; _reserved5),
<a href=#44 id=44 data-nosnippet>44</a>        <span class="doccomment">/// Virtual end-of-interrupt register (VEOI): the 32-bit field located at offset 0B0H on the virtual-APIC page.
<a href=#45 id=45 data-nosnippet>45</a>        </span>(<span class="number">0xB0 </span>=&gt; <span class="kw">pub </span>EOI: WriteOnly&lt;u32&gt;),
<a href=#46 id=46 data-nosnippet>46</a>        (<span class="number">0xB4 </span>=&gt; _reserved6),
<a href=#47 id=47 data-nosnippet>47</a>        <span class="doccomment">/// Virtual Remote Read Register (RRD): the 32-bit field located at offset 0C0H on the virtual-APIC page.
<a href=#48 id=48 data-nosnippet>48</a>        </span>(<span class="number">0xC0 </span>=&gt; <span class="kw">pub </span>RRD: ReadOnly&lt;u32&gt;),
<a href=#49 id=49 data-nosnippet>49</a>        (<span class="number">0xC4 </span>=&gt; _reserved7),
<a href=#50 id=50 data-nosnippet>50</a>        <span class="doccomment">/// Virtual Logical Destination Register (LDR): the 32-bit field located at offset 0D0H on the virtual-APIC page.
<a href=#51 id=51 data-nosnippet>51</a>        </span>(<span class="number">0xD0 </span>=&gt; <span class="kw">pub </span>LDR: ReadWrite&lt;u32&gt;),
<a href=#52 id=52 data-nosnippet>52</a>        (<span class="number">0xD4 </span>=&gt; _reserved8),
<a href=#53 id=53 data-nosnippet>53</a>        <span class="doccomment">/// Virtual Destination Format Register (DFR): the 32-bit field located at offset 0E0H on the virtual-APIC page.
<a href=#54 id=54 data-nosnippet>54</a>        </span>(<span class="number">0xE0 </span>=&gt; <span class="kw">pub </span>DFR: DestinationFormatRegisterMmio),
<a href=#55 id=55 data-nosnippet>55</a>        (<span class="number">0xE4 </span>=&gt; _reserved9),
<a href=#56 id=56 data-nosnippet>56</a>        <span class="doccomment">/// Virtual Spurious Interrupt Vector Register (SVR): the 32-bit field located at offset 0F0H on the virtual-APIC page.
<a href=#57 id=57 data-nosnippet>57</a>        </span>(<span class="number">0xF0 </span>=&gt; <span class="kw">pub </span>SVR: SpuriousInterruptVectorRegisterMmio),
<a href=#58 id=58 data-nosnippet>58</a>        (<span class="number">0xF4 </span>=&gt; _reserved10),
<a href=#59 id=59 data-nosnippet>59</a>        <span class="doccomment">/// Virtual interrupt-service register (VISR):
<a href=#60 id=60 data-nosnippet>60</a>        /// the 256-bit value comprising eight non-contiguous 32-bit fields at offsets
<a href=#61 id=61 data-nosnippet>61</a>        /// 100H, 110H, 120H, 130H, 140H, 150H, 160H, and 170H on the virtual-APIC page.
<a href=#62 id=62 data-nosnippet>62</a>        </span>(<span class="number">0x100 </span>=&gt; <span class="kw">pub </span>ISR: [ReadWrite&lt;u128&gt;; <span class="number">8</span>]),
<a href=#63 id=63 data-nosnippet>63</a>        <span class="doccomment">/// Virtual trigger-mode register (VTMR):
<a href=#64 id=64 data-nosnippet>64</a>        /// the 256-bit value comprising eight non-contiguous 32-bit fields at offsets
<a href=#65 id=65 data-nosnippet>65</a>        /// 180H, 190H, 1A0H, 1B0H, 1C0H, 1D0H, 1E0H, and 1F0H on the virtual-APIC page.
<a href=#66 id=66 data-nosnippet>66</a>        </span>(<span class="number">0x180 </span>=&gt; <span class="kw">pub </span>TMR: [ReadOnly&lt;u128&gt;; <span class="number">8</span>]),
<a href=#67 id=67 data-nosnippet>67</a>        <span class="doccomment">/// Virtual interrupt-request register (VIRR):
<a href=#68 id=68 data-nosnippet>68</a>        /// the 256-bit value comprising eight non-contiguous 32-bit fields at offsets
<a href=#69 id=69 data-nosnippet>69</a>        /// 200H, 210H, 220H, 230H, 240H, 250H, 260H, and 270H on the virtual-APIC page.
<a href=#70 id=70 data-nosnippet>70</a>        /// Bit x of the VIRR is at bit position (x &amp; 1FH) at offset (200H | ((x &amp; E0H) Â» 1)).
<a href=#71 id=71 data-nosnippet>71</a>        /// The processor uses only the low 4 bytes of each of the 16-Byte fields at offsets 200H, 210H, 220H, 230H, 240H, 250H, 260H, and 270H.
<a href=#72 id=72 data-nosnippet>72</a>        </span>(<span class="number">0x200 </span>=&gt; <span class="kw">pub </span>IRR: [ReadOnly&lt;u128&gt;; <span class="number">8</span>]),
<a href=#73 id=73 data-nosnippet>73</a>        <span class="doccomment">/// Virtual error-status register (VESR): the 32-bit field located at offset 280H on the virtual-APIC page.
<a href=#74 id=74 data-nosnippet>74</a>        </span>(<span class="number">0x280 </span>=&gt; <span class="kw">pub </span>ESR: ErrorStatusRegisterMmio),
<a href=#75 id=75 data-nosnippet>75</a>        (<span class="number">0x284 </span>=&gt; _reserved11),
<a href=#76 id=76 data-nosnippet>76</a>        <span class="doccomment">/// Virtual LVT Corrected Machine Check Interrupt (CMCI) Register
<a href=#77 id=77 data-nosnippet>77</a>        </span>(<span class="number">0x2F0 </span>=&gt; <span class="kw">pub </span>LVT_CMCI: LvtCmciRegisterMmio),
<a href=#78 id=78 data-nosnippet>78</a>        (<span class="number">0x2F4 </span>=&gt; _reserved12),
<a href=#79 id=79 data-nosnippet>79</a>        <span class="doccomment">/// Virtual Interrupt Command Register (ICR): the 64-bit field located at offset 300H on the virtual-APIC page.
<a href=#80 id=80 data-nosnippet>80</a>        </span>(<span class="number">0x300 </span>=&gt; <span class="kw">pub </span>ICR_LO: InterruptCommandRegisterLowMmio),
<a href=#81 id=81 data-nosnippet>81</a>        (<span class="number">0x304 </span>=&gt; _reserved13),
<a href=#82 id=82 data-nosnippet>82</a>        (<span class="number">0x310 </span>=&gt; <span class="kw">pub </span>ICR_HI: InterruptCommandRegisterHighMmio),
<a href=#83 id=83 data-nosnippet>83</a>        (<span class="number">0x314 </span>=&gt; _reserved14),
<a href=#84 id=84 data-nosnippet>84</a>        <span class="doccomment">/// Virtual LVT Timer Register: the 32-bit field located at offset 320H on the virtual-APIC page.
<a href=#85 id=85 data-nosnippet>85</a>        </span>(<span class="number">0x320 </span>=&gt; <span class="kw">pub </span>LVT_TIMER: LvtTimerRegisterMmio),
<a href=#86 id=86 data-nosnippet>86</a>        (<span class="number">0x324 </span>=&gt; _reserved15),
<a href=#87 id=87 data-nosnippet>87</a>        <span class="doccomment">/// Virtual LVT Thermal Sensor register: the 32-bit field located at offset 330H on the virtual-APIC page.
<a href=#88 id=88 data-nosnippet>88</a>        </span>(<span class="number">0x330 </span>=&gt; <span class="kw">pub </span>LVT_THERMAL: LvtThermalMonitorRegisterMmio),
<a href=#89 id=89 data-nosnippet>89</a>        (<span class="number">0x334 </span>=&gt; _reserved16),
<a href=#90 id=90 data-nosnippet>90</a>        <span class="doccomment">/// Virtual LVT Performance Monitoring Counters register: the 32-bit field located at offset 340H on the virtual-APIC page.
<a href=#91 id=91 data-nosnippet>91</a>        </span>(<span class="number">0x340 </span>=&gt; <span class="kw">pub </span>LVT_PMI: LvtPerformanceCounterRegisterMmio),
<a href=#92 id=92 data-nosnippet>92</a>        (<span class="number">0x344 </span>=&gt; _reserved17),
<a href=#93 id=93 data-nosnippet>93</a>        <span class="doccomment">/// Virtual LVT LINT0 register: the 32-bit field located at offset 350H on the virtual-APIC page.
<a href=#94 id=94 data-nosnippet>94</a>        </span>(<span class="number">0x350 </span>=&gt; <span class="kw">pub </span>LVT_LINT0: LvtLint0RegisterMmio),
<a href=#95 id=95 data-nosnippet>95</a>        (<span class="number">0x354 </span>=&gt; _reserved18),
<a href=#96 id=96 data-nosnippet>96</a>        <span class="doccomment">/// Virtual LVT LINT1 register: the 32-bit field located at offset 360H on the virtual-APIC page.
<a href=#97 id=97 data-nosnippet>97</a>        </span>(<span class="number">0x360 </span>=&gt; <span class="kw">pub </span>LVT_LINT1: LvtLint1RegisterMmio),
<a href=#98 id=98 data-nosnippet>98</a>        (<span class="number">0x364 </span>=&gt; _reserved19),
<a href=#99 id=99 data-nosnippet>99</a>        <span class="doccomment">/// Virtual LVT Error register: the 32-bit field located at offset 370H on the virtual-APIC page.
<a href=#100 id=100 data-nosnippet>100</a>        </span>(<span class="number">0x370 </span>=&gt; <span class="kw">pub </span>LVT_ERROR: LvtErrorRegisterMmio),
<a href=#101 id=101 data-nosnippet>101</a>        (<span class="number">0x374 </span>=&gt; _reserved20),
<a href=#102 id=102 data-nosnippet>102</a>        <span class="doccomment">/// Virtual Initial Count Register (for Timer): the 32-bit field located at offset 380H on the virtual-APIC page.
<a href=#103 id=103 data-nosnippet>103</a>        </span>(<span class="number">0x380 </span>=&gt; <span class="kw">pub </span>ICR_TIMER: ReadWrite&lt;u32&gt;),
<a href=#104 id=104 data-nosnippet>104</a>        (<span class="number">0x384 </span>=&gt; _reserved21),
<a href=#105 id=105 data-nosnippet>105</a>        <span class="doccomment">/// Virtual Current Count Register (for Timer): the 32-bit field located at offset 390H on the virtual-APIC page.
<a href=#106 id=106 data-nosnippet>106</a>        </span>(<span class="number">0x390 </span>=&gt; <span class="kw">pub </span>CCR_TIMER: ReadOnly&lt;u32&gt;),
<a href=#107 id=107 data-nosnippet>107</a>        (<span class="number">0x394 </span>=&gt; _reserved22),
<a href=#108 id=108 data-nosnippet>108</a>        <span class="doccomment">/// Virtual Divide Configuration Register (for Timer): the 32-bit field located at offset 3E0H on the virtual-APIC page.
<a href=#109 id=109 data-nosnippet>109</a>        </span>(<span class="number">0x3E0 </span>=&gt; <span class="kw">pub </span>DCR_TIMER: DivideConfigurationRegisterMmio),
<a href=#110 id=110 data-nosnippet>110</a>        (<span class="number">0x3E4 </span>=&gt; _reserved23),
<a href=#111 id=111 data-nosnippet>111</a>        <span class="doccomment">/// Virtual SELF IPI Register: the 32-bit field located at offset 3F0H on the virtual-APIC page.
<a href=#112 id=112 data-nosnippet>112</a>        /// Available only in x2APIC mode.
<a href=#113 id=113 data-nosnippet>113</a>        </span>(<span class="number">0x3F0 </span>=&gt; <span class="kw">pub </span>SELF_IPI: WriteOnly&lt;u32&gt;),
<a href=#114 id=114 data-nosnippet>114</a>        (<span class="number">0x3F4 </span>=&gt; _reserved24),
<a href=#115 id=115 data-nosnippet>115</a>        (<span class="number">0x1000 </span>=&gt; @END),
<a href=#116 id=116 data-nosnippet>116</a>    }
<a href=#117 id=117 data-nosnippet>117</a>}</code></pre></div></section></main></body></html>