#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jun  3 16:35:31 2025
# Process ID: 12556
# Current directory: C:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.runs/ldpc_0_synth_1
# Command line: vivado.exe -log ldpc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ldpc_0.tcl
# Log file: C:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.runs/ldpc_0_synth_1/ldpc_0.vds
# Journal file: C:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.runs/ldpc_0_synth_1\vivado.jou
# Running On: DESKTOP-UDM1N2Q, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16469 MB
#-----------------------------------------------------------
source ldpc_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ldpc_0
Command: synth_design -top ldpc_0 -part xc7vx485tffg1157-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11812
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [M:/Vivado_2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'rdata', assumed default net type 'wire' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/fec_5g_common_v1_1_rfs.sv:1691]
WARNING: [Synth 8-11067] parameter 'MAX_N' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:99]
WARNING: [Synth 8-11067] parameter 'N_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:100]
WARNING: [Synth 8-11067] parameter 'MAX_K' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:102]
WARNING: [Synth 8-11067] parameter 'K_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:103]
WARNING: [Synth 8-11067] parameter 'MAX_PSIZE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:105]
WARNING: [Synth 8-11067] parameter 'PSIZE_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:106]
WARNING: [Synth 8-11067] parameter 'MAX_NLAYERS' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:108]
WARNING: [Synth 8-11067] parameter 'NLAYERS_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:109]
WARNING: [Synth 8-11067] parameter 'MAX_NMQC' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:111]
WARNING: [Synth 8-11067] parameter 'NMQC_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:112]
WARNING: [Synth 8-11067] parameter 'NORM_TYPE_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:114]
WARNING: [Synth 8-11067] parameter 'LAT_CTRL_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:116]
WARNING: [Synth 8-11067] parameter 'SC_OFF_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:118]
WARNING: [Synth 8-11067] parameter 'LA_OFF_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:119]
WARNING: [Synth 8-11067] parameter 'QC_OFF_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:120]
WARNING: [Synth 8-11067] parameter 'SC_OFF_ADDR_ALIGN' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:122]
WARNING: [Synth 8-11067] parameter 'LA_OFF_ADDR_ALIGN' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:123]
WARNING: [Synth 8-11067] parameter 'M_VSIZE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:129]
WARNING: [Synth 8-11067] parameter 'M_AVSIZE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:130]
WARNING: [Synth 8-11067] parameter 'FE_E0' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:137]
WARNING: [Synth 8-11067] parameter 'FE_E1' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:138]
WARNING: [Synth 8-11067] parameter 'FE_E2' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:139]
WARNING: [Synth 8-11067] parameter 'FE_E3' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:140]
WARNING: [Synth 8-11067] parameter 'FE_E4' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:141]
WARNING: [Synth 8-11067] parameter 'FE_E5' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:142]
WARNING: [Synth 8-11067] parameter 'FE_E6' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:143]
WARNING: [Synth 8-11067] parameter 'FE_E7' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:144]
WARNING: [Synth 8-11067] parameter 'FE_E8' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:145]
WARNING: [Synth 8-11067] parameter 'FE_E9' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:146]
WARNING: [Synth 8-11067] parameter 'FE_EA' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:147]
WARNING: [Synth 8-11067] parameter 'FE_EB' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:148]
WARNING: [Synth 8-11067] parameter 'FE_EC' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:149]
WARNING: [Synth 8-11067] parameter 'FE_ED' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:150]
WARNING: [Synth 8-11067] parameter 'FE_EE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:151]
WARNING: [Synth 8-11067] parameter 'FE_EF' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:152]
WARNING: [Synth 8-11067] parameter 'FE_EMAX' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:153]
WARNING: [Synth 8-11067] parameter 'MAX_LD_BLK_SIZE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:163]
WARNING: [Synth 8-11067] parameter 'LD_BLK_M_SIZE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:164]
WARNING: [Synth 8-11067] parameter 'LD_BLK_M_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:165]
WARNING: [Synth 8-11067] parameter 'FM_LATENCY' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:167]
WARNING: [Synth 8-11067] parameter 'MAX_LCODE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:170]
WARNING: [Synth 8-11067] parameter 'LCODE_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:171]
WARNING: [Synth 8-11067] parameter 'MAX_NCW' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:174]
WARNING: [Synth 8-11067] parameter 'CW_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:175]
WARNING: [Synth 8-11067] parameter 'EARLY_LAT_LD' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:177]
WARNING: [Synth 8-11067] parameter 'OPC_EARLY_LAT_LD' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:179]
WARNING: [Synth 8-11067] parameter 'MAX_LAYERS' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:181]
WARNING: [Synth 8-11067] parameter 'MAX_LAYERS_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:182]
WARNING: [Synth 8-11067] parameter 'MAX_LAYERS_M1' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:183]
WARNING: [Synth 8-11067] parameter 'MAX_LAYERS_M1_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:184]
WARNING: [Synth 8-11067] parameter 'MAX_BV' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:186]
WARNING: [Synth 8-11067] parameter 'BV_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:187]
WARNING: [Synth 8-11067] parameter 'MAX_MV' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:188]
WARNING: [Synth 8-11067] parameter 'MAX_MV_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:189]
WARNING: [Synth 8-11067] parameter 'BVMV_MAX' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:191]
WARNING: [Synth 8-11067] parameter 'BVMV_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:192]
WARNING: [Synth 8-11067] parameter 'MAX_MV_M1' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:194]
WARNING: [Synth 8-11067] parameter 'MAX_MV_M1_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:195]
WARNING: [Synth 8-11067] parameter 'MV_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:196]
WARNING: [Synth 8-11067] parameter 'MMV_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:198]
WARNING: [Synth 8-11067] parameter 'MM_AVSIZE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:199]
WARNING: [Synth 8-11067] parameter 'MAX_DC' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:201]
WARNING: [Synth 8-11067] parameter 'MAX_DCM1' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:202]
WARNING: [Synth 8-11067] parameter 'MAX_DCM1_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:203]
WARNING: [Synth 8-11067] parameter 'MAX_DCM1_NP_5G_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:204]
WARNING: [Synth 8-11067] parameter 'SDC_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:205]
WARNING: [Synth 8-11067] parameter 'MAX_DC_MV' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:207]
WARNING: [Synth 8-11067] parameter 'MAX_DC_MV_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:208]
WARNING: [Synth 8-11067] parameter 'SCALE_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:210]
WARNING: [Synth 8-11067] parameter 'FE_DEFAULT_SCALE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:211]
WARNING: [Synth 8-11067] parameter 'MIN_STALL_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:212]
WARNING: [Synth 8-11067] parameter 'MAX_STALL_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:213]
WARNING: [Synth 8-11067] parameter 'L_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:215]
WARNING: [Synth 8-11067] parameter 'LE_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:216]
WARNING: [Synth 8-11067] parameter 'LLR_VSIZE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:218]
WARNING: [Synth 8-11067] parameter 'LLR_BSIZE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:219]
WARNING: [Synth 8-11067] parameter 'V_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:221]
WARNING: [Synth 8-11067] parameter 'B_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:222]
WARNING: [Synth 8-11067] parameter 'MAX_LSL' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:224]
WARNING: [Synth 8-11067] parameter 'NLSL' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:225]
WARNING: [Synth 8-11067] parameter 'NLSL5' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:226]
WARNING: [Synth 8-11067] parameter 'CKC_SIGNS_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:228]
WARNING: [Synth 8-11067] parameter 'SCALE_WIDTH_LD' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:230]
WARNING: [Synth 8-11067] parameter 'MINS_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:232]
WARNING: [Synth 8-11067] parameter 'CPM_LIMIT_DIV4' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:235]
WARNING: [Synth 8-11067] parameter 'DM_ADDR_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:242]
WARNING: [Synth 8-11067] parameter 'LE_DM_ADDR_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:243]
WARNING: [Synth 8-11067] parameter 'CM_BANKS' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:247]
WARNING: [Synth 8-11067] parameter 'CM_VSIZE' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:248]
WARNING: [Synth 8-11067] parameter 'CM_EN_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:249]
WARNING: [Synth 8-11067] parameter 'CM_DEPTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:250]
WARNING: [Synth 8-11067] parameter 'CM_DEPTH_NON_5G' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:251]
WARNING: [Synth 8-11067] parameter 'CM_ADDR_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:252]
WARNING: [Synth 8-11067] parameter 'CM_ADDR_WIDTH_NON_5G' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:253]
WARNING: [Synth 8-11067] parameter 'CM_DATA_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:254]
WARNING: [Synth 8-11067] parameter 'CM_N_RAM' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:255]
WARNING: [Synth 8-11067] parameter 'FM_ADDR_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:258]
WARNING: [Synth 8-11067] parameter 'FM_DEPTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:259]
WARNING: [Synth 8-11067] parameter 'FM_DATA_WIDTH' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:260]
WARNING: [Synth 8-11067] parameter 'QM_BANKS' declared inside package 'ldpc_v2_0_11_pkg' shall be treated as localparam [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:270]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.492 ; gain = 407.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ldpc_0' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/synth/ldpc_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [M:/Vivado_2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [M:/Vivado_2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1S' [M:/Vivado_2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:124254]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1S' (0#1) [M:/Vivado_2022.2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:124254]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_0' (0#1) [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/synth/ldpc_0.sv:53]
WARNING: [Synth 8-6014] Unused sequential element param_i2_reg[sm_max] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:10305]
WARNING: [Synth 8-6014] Unused sequential element param_i3_reg[sm_max] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:10309]
WARNING: [Synth 8-6014] Unused sequential element param_i4_reg[sm_max] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:10313]
WARNING: [Synth 8-6014] Unused sequential element early_precomp_i2_reg was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:10381]
WARNING: [Synth 8-6014] Unused sequential element cpm_agu_e1_reg[offset_addr] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:10899]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][3][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][3][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][3][rotation] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][3][address] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][2][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][2][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][2][rotation] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][2][address] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][1][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][1][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][1][rotation] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][1][address] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][0][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][0][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][0][rotation] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[10][0][address] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][3][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][3][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][3][rotation] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][3][address] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][2][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][2][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][2][rotation] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][2][address] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][1][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][1][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][1][rotation] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][1][address] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][0][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][0][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][0][rotation] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
WARNING: [Synth 8-6014] Unused sequential element fm_ldpc_reg[6][0][address] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:11012]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7128] 4 input Mux optimized to 2 input Mux. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:4776]
INFO: [Synth 8-7128] 4 input Mux optimized to 2 input Mux. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:4776]
INFO: [Synth 8-7128] 4 input Mux optimized to 2 input Mux. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:10968]
INFO: [Synth 8-5857] Detected RAM param_ctrl_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:17623]
INFO: [Synth 8-3936] Found unconnected internal register 'new_cw_array_w_reg' and it is trimmed from '10' to '4' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:17438]
INFO: [Synth 8-3936] Found unconnected internal register 'cw_term_array_w_reg' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:17516]
INFO: [Synth 8-7154] Comparator node is optimized using Range information. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16988]
INFO: [Synth 8-7128] 2 input Mux optimized to 1 input Mux. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16988]
INFO: [Synth 8-5857] Detected RAM param_free_ld_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16182]
INFO: [Synth 8-5857] Detected RAM param_cnfg_wod_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16202]
INFO: [Synth 8-5857] Detected RAM param_status_wod_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16268]
INFO: [Synth 8-5857] Detected RAM param_opc_free_ld_reg from Abstract Data Type (record/struct). This will most likely be implemented in Block/Distributed/Ultra RAMs.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16372]
WARNING: [Synth 8-6014] Unused sequential element opc_free_pass_array_reg was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16090]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[0][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[0][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[0][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[1][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[1][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[1][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[2][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[2][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[2][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[3][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[3][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[3][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[4][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[4][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[4][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[5][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[5][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[5][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[6][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[6][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[6][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[7][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[7][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[7][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[8][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[8][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[8][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[9][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[9][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[9][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[10][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[10][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[10][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[11][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[11][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[11][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[12][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[12][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[12][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[13][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[13][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[13][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[14][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[14][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[14][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[15][id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[15][decode_end] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element done_array_reg[15][no_final_parity_check] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16121]
WARNING: [Synth 8-6014] Unused sequential element param_status_wod_reg[0][crc_type] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16268]
WARNING: [Synth 8-6014] Unused sequential element s_axis_op_free_tdata_d_reg[id] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:16485]
WARNING: [Synth 8-6014] Unused sequential element cm_base_raddr_w_i3_reg was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:14956]
WARNING: [Synth 8-6014] Unused sequential element read_qc_i4_reg was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:14969]
WARNING: [Synth 8-6014] Unused sequential element cm_agu_e1_reg[offset_addr] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24475]
WARNING: [Synth 8-6014] Unused sequential element cpm_wdata_e2_reg[0][3][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24603]
WARNING: [Synth 8-6014] Unused sequential element cpm_wdata_e2_reg[0][3][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24603]
WARNING: [Synth 8-6014] Unused sequential element cpm_wdata_e2_reg[0][2][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24603]
WARNING: [Synth 8-6014] Unused sequential element cpm_wdata_e2_reg[0][2][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24603]
WARNING: [Synth 8-6014] Unused sequential element cpm_wdata_e2_reg[0][1][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24603]
WARNING: [Synth 8-6014] Unused sequential element cpm_wdata_e2_reg[0][1][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24603]
WARNING: [Synth 8-6014] Unused sequential element cpm_wdata_e2_reg[0][0][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24603]
WARNING: [Synth 8-6014] Unused sequential element cpm_wdata_e2_reg[0][0][first_use] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24603]
WARNING: [Synth 8-6014] Unused sequential element cpm_wdata_e2_reg[1][3][last_cir] was removed.  [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24603]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'read_from_sm_w_e2_reg' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24675]
INFO: [Synth 8-4471] merging register 'bit_cnt_e3_reg[1:0]' into 'ckc_signs_agu_e3_reg[bit_cnt][1:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24794]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[126][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[125][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[124][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[123][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[122][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[121][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[120][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[119][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[118][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[117][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[116][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[115][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[114][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[113][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[112][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[111][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[110][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[109][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[108][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[107][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[106][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[105][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[104][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[103][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[102][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[101][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[100][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[99][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[98][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[97][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[96][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[95][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[94][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[93][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[92][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[91][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[90][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[89][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[88][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[87][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[86][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[85][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[84][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[83][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[82][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[81][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[80][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[79][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[78][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[77][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[76][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[75][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[74][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[73][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[72][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[71][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[70][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[69][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[68][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[67][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[66][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[65][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[64][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[63][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[62][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[61][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[60][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[59][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[58][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[57][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[56][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[55][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[54][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[53][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[52][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[51][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[50][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[49][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[48][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[47][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[46][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[45][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[44][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[43][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[42][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[41][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[40][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[39][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[38][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[37][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[36][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[35][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[34][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[33][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[32][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[31][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[30][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[29][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Synth 8-4471] merging register 'vm_factor_e9_reg[28][3:0]' into 'vm_factor_e9_reg[127][3:0]' [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:25218]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7128] 4 input Mux optimized to 2 input Mux. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:4776]
INFO: [Synth 8-7128] 4 input Mux optimized to 2 input Mux. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:24670]
INFO: [Synth 8-7128] 4 input Mux optimized to 2 input Mux. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:4776]
INFO: [Synth 8-3936] Found unconnected internal register 'dist_m_e1_reg[0]' and it is trimmed from '5' to '2' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8673]
INFO: [Synth 8-3936] Found unconnected internal register 'PIPE_G.dist_m_e0_reg[0]' and it is trimmed from '5' to '4' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8659]
INFO: [Synth 8-3936] Found unconnected internal register 'dist_m_e1_reg[1]' and it is trimmed from '5' to '2' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8673]
INFO: [Synth 8-3936] Found unconnected internal register 'PIPE_G.dist_m_e0_reg[1]' and it is trimmed from '5' to '4' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8659]
INFO: [Synth 8-3936] Found unconnected internal register 'dist_m_e1_reg[2]' and it is trimmed from '5' to '2' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8673]
INFO: [Synth 8-3936] Found unconnected internal register 'PIPE_G.dist_m_e0_reg[2]' and it is trimmed from '5' to '4' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8659]
INFO: [Synth 8-3936] Found unconnected internal register 'dist_m_e1_reg[3]' and it is trimmed from '5' to '2' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8673]
INFO: [Synth 8-3936] Found unconnected internal register 'PIPE_G.dist_m_e0_reg[3]' and it is trimmed from '5' to '4' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8659]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[31]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[31]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[30]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[30]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[29]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[29]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[28]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[28]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[27]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[27]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[26]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[26]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[25]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[25]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[24]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[24]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[23]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[23]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[22]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[22]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[21]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[21]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[20]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[20]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[19]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[19]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[18]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[18]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[17]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[17]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[16]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[16]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[15]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[15]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[14]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[14]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[13]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[13]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[12]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[12]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[11]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[11]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[10]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[10]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[9]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[9]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[8]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[8]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[7]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[7]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[6]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[6]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[5]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[5]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[4]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[4]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[3]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[3]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[2]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[2]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[1]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[1]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_smin_reg[0]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13299]
INFO: [Synth 8-3936] Found unconnected internal register 'fmag_lt_fmin_reg[0]' and it is trimmed from '4' to '3' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:13297]
INFO: [Synth 8-7156] Variable shifter node is optimized using Range optimization [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/fec_5g_common_v1_1_rfs.sv:4272]
WARNING: [Synth 8-7129] Port s_axis_size_tdata[p][9] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[p][8] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[p][7] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[p][6] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[p][5] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[p][4] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[p][3] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[p][2] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[p][1] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[p][0] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[nm][8] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[nm][7] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[nm][6] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[nm][5] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[nm][4] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[nm][3] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[nm][2] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[nm][1] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[nm][0] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[lsl][1] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[lsl][0] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[encode] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[crc_type] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][20] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][19] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][18] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][17] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][16] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][15] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][14] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][13] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][12] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][11] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][10] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][9] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][8] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][7] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][6] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][5] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][4] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][3] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][2] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][1] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[code][0] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[term_on_pass] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[term_on_no_change] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[max_it_m1][5] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[max_it_m1][4] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[max_it_m1][3] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[max_it_m1][2] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[max_it_m1][1] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[max_it_m1][0] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[user_id][7] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[user_id][6] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[user_id][5] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[user_id][4] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[user_id][3] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[user_id][2] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[user_id][1] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[user_id][0] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[id][3] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[id][2] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[id][1] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_size_tdata[id][0] in module fec_5g_common_v1_1_1_words_if__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_a][4] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_a][3] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_a][2] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_a][1] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_a][0] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_b][4] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_b][3] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_b][2] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_b][1] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_b][0] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_c][4] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_c][3] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_c][2] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_c][1] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rot[addr_c][0] in module ldpc_v2_0_11_op_rotate is either unconnected or has no load
WARNING: [Synth 8-7129] Port cntrl_if[ctrl_enable] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port cntrl_if[din_enable] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port cntrl_if[din_words_enable] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port cntrl_if[status_enable] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port cntrl_if[dout_words_enable] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port cntrl_if[dout_enable] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port cntrl_if[din_words] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port cntrl_if[dout_words] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[p_start] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[p][9] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[p][8] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[p][7] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[p][6] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[p][5] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[p][4] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[p][3] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[p][2] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[p][1] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[p][0] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[lsl][1] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ld_cmd_tdata[lsl][0] in module ldpc_v2_0_11_op_data_mem_if is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2238.836 ; gain = 1253.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2250.438 ; gain = 1265.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2250.438 ; gain = 1265.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2293.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/ldpc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/ldpc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.runs/ldpc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.runs/ldpc_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2850.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2927.461 ; gain = 76.906
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [M:/Vivado_2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:34 ; elapsed = 00:01:56 . Memory (MB): peak = 2927.461 ; gain = 1942.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:34 ; elapsed = 00:01:56 . Memory (MB): peak = 2927.461 ; gain = 1942.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.runs/ldpc_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:56 . Memory (MB): peak = 2927.461 ; gain = 1942.047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ldpc_v2_0_11_axi_lite_conv_rd'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ldpc_v2_0_11_reg_decode_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 ST_READ |                               01 |                               01
            ST_READ_RESP |                               10 |                               10
                 ST_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ldpc_v2_0_11_axi_lite_conv_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
*
               ST_DECODE |                             0010 |                               01
             ST_READ_RSP |                             0100 |                               10
                  ST_ACK |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ldpc_v2_0_11_reg_decode_rd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:13 ; elapsed = 00:02:36 . Memory (MB): peak = 2927.461 ; gain = 1942.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "inst/REGFILE_G[3].REGFILE_3R_I/mem_array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/REGFILE_G[2].REGFILE_3R_I/mem_array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/REGFILE_G[1].REGFILE_3R_I/mem_array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/REGFILE_G[0].REGFILE_3R_I/mem_array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/REGFILE_G[3].REGFILE_3R_I/mem_array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/REGFILE_G[2].REGFILE_3R_I/mem_array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/REGFILE_G[1].REGFILE_3R_I/mem_array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/REGFILE_G[0].REGFILE_3R_I/mem_array_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3936] Found unconnected internal register 'PIPE_G.dist_m_e0_reg[3]' and it is trimmed from '4' to '2' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8659]
INFO: [Synth 8-3886] merging instance 'PIPE_G.dist_m_e0_reg[3][-1111111110]' (FD) to 'PIPE_G.dist_m_e0_reg[2][-1111111110]'
INFO: [Synth 8-3886] merging instance 'PIPE_G.dist_m_e0_reg[3][-1111111111]' (FD) to 'PIPE_G.dist_m_e0_reg[2][-1111111110]'
INFO: [Synth 8-3886] merging instance 'PIPE_G.dist_m_e0_reg[2][-1111111110]' (FD) to 'PIPE_G.dist_m_e0_reg[2][-1111111111]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PIPE_G.dist_m_e0_reg[2][-1111111111] )
INFO: [Synth 8-3936] Found unconnected internal register 'PIPE_G.dist_m_e0_reg[1]' and it is trimmed from '4' to '2' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8659]
INFO: [Synth 8-3936] Found unconnected internal register 'PIPE_G.dist_m_e0_reg[2]' and it is trimmed from '4' to '2' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8659]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PIPE_G.dist_m_e0_reg[1][-1111111111] )
INFO: [Synth 8-3936] Found unconnected internal register 'PIPE_G.dist_m_e0_reg[0]' and it is trimmed from '4' to '2' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8659]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PIPE_G.dist_m_e0_reg[0][-1111111111] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_e2_reg[1][address][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_e2_reg[2][address][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_reg[3][1][address][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_reg[3][2][address][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_reg[3][2][address][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_reg[3][3][address][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_reg[3][3][address][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/VAR_DEL_MV_C_ROTS_I/data_out_reg[3][address][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_reg[4][1][address][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_reg[4][2][address][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_reg[4][2][address][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_reg[4][3][address][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc_reg[4][3][address][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/p_11_out[-1111111104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/p_13_out[-1111111104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/p_13_out[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/p_15_out[-1111111104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/p_15_out[-1111111105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/qm_wdata_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/qm_wdata_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/qm_wdata_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/qm_wdata_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/qm_wdata_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc2_reg[6][1][address][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc2_reg[6][2][address][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc2_reg[6][2][address][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc2_reg[6][3][address][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LD_FIND_MINS_CMD_I/fm_ldpc2_reg[6][3][address][6] )
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LD_MEM_IF_I/MB_MEM_RTM_I/BANK_0_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LD_MEM_IF_I/MB_MEM_RTM_I/BANK_1_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LD_MEM_IF_I/MB_MEM_RTM_I/BANK_2_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LD_MEM_IF_I/MB_MEM_RTM_I/BANK_3_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LD_MEM_IF_I/MB_MEM_ORM_I/BANK_0_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LD_MEM_IF_I/MB_MEM_ORM_I/BANK_1_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LD_MEM_IF_I/MB_MEM_ORM_I/BANK_2_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LD_MEM_IF_I/MB_MEM_ORM_I/BANK_3_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[3]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[2]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[1]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[0]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[3]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[2]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[1]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[0]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[3]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[2]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[1]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[0]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[3]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[2]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[1]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-3936] Found unconnected internal register 'ah_e1_reg[0]' and it is trimmed from '64' to '35' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:8674]
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM MB_MEM_CPM_I/BANK_0_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MB_MEM_RPM_I/BANK_0_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MB_MEM_RPM_I/BANK_1_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MB_MEM_RPM_I/BANK_2_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MB_MEM_RPM_I/BANK_3_G.SDP_RAM_I/NO_ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/LD_OP_PAR_CHK_CTRL_I/param_i3_reg[mv_max_p1][1]' (FDRE) to 'OPC_G.LD_OP_PAR_CHK_I/LD_OP_PAR_CHK_CTRL_I/early_precomp_i3_reg[1]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/fm_ldpc_e2_reg[2][address][7]' (FDRE) to 'OPC_G.LD_OP_PAR_CHK_I/fm_ldpc_e2_reg[3][address][6]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/fm_ldpc_e2_reg[2][address][6]' (FDRE) to 'OPC_G.LD_OP_PAR_CHK_I/fm_ldpc_e2_reg[3][address][6]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/fm_ldpc_e2_reg[3][address][7]' (FDRE) to 'OPC_G.LD_OP_PAR_CHK_I/fm_ldpc_e2_reg[3][address][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /\fm_ldpc_e2_reg[3][address][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /\fm_ldpc_e2_reg[1][address][7] )
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][0]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][0]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][0]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][1]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][1]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][1]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][2]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][2]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][2]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][3]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][3]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][3]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][4]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][4]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][4]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][5]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][5]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][5]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][6]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][6]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][6]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][7]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][7]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][7]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][8]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][8]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][8]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][9]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][9]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][9]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][10]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][10]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][10]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][11]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][11]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][11]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][12]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][12]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][12]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][13]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][13]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][13]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][14]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_CPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][14]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_BPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][14]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /MC_ROTATE_BIT_I/\ROTATE_I/LD_SHIFT4_CPS_I /\PIPE_G.ah_e0_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /MC_ROTATE_BIT_I/\ROTATE_I/LD_SHIFT4_BPS_I /\PIPE_G.ah_e0_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /MC_ROTATE_BIT_I/\ROTATE_I/LD_SHIFT4_MPS_I /\PIPE_G.ah_e0_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][16]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][17]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][18]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][19]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][20]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][21]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][22]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][23]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][24]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][25]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][26]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][27]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][28]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][29]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][30]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][43]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][39]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][35]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][44]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][44]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][40]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][36]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][32]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][45]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][45]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][41]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][37]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][33]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][46]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][46]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][42]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][42]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][38]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][0]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][1]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][2]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][3]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][4]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][5]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][6]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][7]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][8]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][9]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][10]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][11]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][12]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][13]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][14]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][16]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][17]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][18]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][19]' (FD) to 'OPC_G.LD_OP_PAR_CHK_I/MC_ROTATE_BIT_I/ROTATE_I/LD_SHIFT4_MPS_I/PIPE_G.ah_e0_reg[1][20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /MC_ROTATE_BIT_I/\ROTATE_I/LD_SHIFT4_APS_I /\PIPE_G.ah_e0_reg[3][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /LD_OP_PAR_CHK_CTRL_I/\outer_count_rf_i0_reg[it][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /LD_OP_PAR_CHK_CTRL_I/\outer_count_rf_i0_reg[it][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /LD_OP_PAR_CHK_CTRL_I/\outer_count_rf_i0_reg[it][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /LD_OP_PAR_CHK_CTRL_I/\outer_count_rf_i0_reg[it][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /LD_OP_PAR_CHK_CTRL_I/\outer_count_rf_i0_reg[it][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /LD_OP_PAR_CHK_CTRL_I/\outer_count_rf_i0_reg[it][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /LD_OP_PAR_CHK_CTRL_I/early_precomp_i41)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /MC_ROTATE_BIT_I/\ROTATE_I/LD_SHIFT4_CPS_I /\ah_e1_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /MC_ROTATE_BIT_I/\ROTATE_I/LD_SHIFT4_BPS_I /\ah_e1_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /MC_ROTATE_BIT_I/\ROTATE_I/LD_SHIFT4_MPS_I /\ah_e1_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /MC_ROTATE_BIT_I/\ROTATE_I/LD_SHIFT4_APS_I /\ah_e1_reg[3][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /LD_OP_PAR_CHK_CTRL_I/early_precomp_i41__3)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /MC_ROTATE_BIT_I/\ROTATE_I/LD_SHIFT4_MPS_I /\PIPE_G.ah_e0_reg[3][34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\OPC_G.LD_OP_PAR_CHK_I /MC_ROTATE_BIT_I/\ROTATE_I/LD_SHIFT4_MPS_I /\PIPE_G.ah_e0_reg[3][34] )
INFO: [Synth 8-3936] Found unconnected internal register 'OP_ADDR_GEN_I/SIZE_REG_I/m_axis_tdata_reg[start_addr]' and it is trimmed from '12' to '9' bits. [c:/Users/arty/Documents/GitHub/LDPC/ip_core/ip_core.gen/sources_1/ip/ldpc_0/hdl/ldpc_v2_0_rfs.sv:28401]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GEARBOX_I/\E0_FF_G.wr_mask_pt_aligned_e1_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OP_ROTATE_I/\mps_e1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (OP_ROTATE_I/\mps_e1_reg[135] )
INFO: [Synth 8-3917] design ldpc_v2_0_11_inner_core__GC0 has port m_axis_status_tdata[13] driven by constant 0
INFO: [Synth 8-3917] design ldpc_v2_0_11_inner_core__GC0 has port m_axis_status_tdata[12] driven by constant 0
INFO: [Synth 8-3917] design ldpc_v2_0_11_inner_core__GC0 has port m_axis_status_tdata[11] driven by constant 0
INFO: [Synth 8-3917] design ldpc_v2_0_11_inner_core__GC0 has port m_axis_status_tdata[10] driven by constant 0
INFO: [Synth 8-3917] design ldpc_v2_0_11_inner_core__GC0 has port m_axis_status_tdata[9] driven by constant 0
INFO: [Synth 8-3917] design ldpc_v2_0_11_inner_core__GC0 has port m_axis_status_tdata[8] driven by constant 0
INFO: [Synth 8-3917] design ldpc_v2_0_11_inner_core__GC0 has port m_axis_status_tdata[7] driven by constant 0
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ECC_G.SDP_RAM_RTL_I/SINGLE_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ECC_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM BANK_0_G.SDP_RAM_I/ECC_G.SDP_RAM_RTL_I/SINGLE_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM BANK_1_G.SDP_RAM_I/ECC_G.SDP_RAM_RTL_I/SINGLE_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM BANK_2_G.SDP_RAM_I/ECC_G.SDP_RAM_RTL_I/SINGLE_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM BANK_3_G.SDP_RAM_I/ECC_G.SDP_RAM_RTL_I/SINGLE_G.SDP_RAM_RTL_I/mem_array_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.mem_array_reg[1][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IP_IF_I/AXIS_FORK2_I/FIFO_M0_I/REG_G.mem_array_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\XYM1_G.SDP_RAM_XYM_I /\ECC_G.PIPE_REG_WADDR_I/REG_G.q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\XYM2_G.SDP_RAM_XYM_I /\ECC_G.PIPE_REG_WADDR_I/REG_G.q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\XYM3_G.SDP_RAM_XYM_I /\ECC_G.PIPE_REG_WADDR_I/REG_G.q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\XYM0_G.SDP_RAM_XYM_I /\ECC_G.PIPE_REG_WADDR_I/REG_G.q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\xym_core_raddr_reg[0][8] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IP_IF_I/GEARBOX_I /\E0_FF_G.wr_mask_pt_aligned_e1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\IP_IF_I/IP_ADDR_GEN_I/count_ld_reg[base][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\IP_IF_I/IP_ADDR_GEN_I/count_ld_reg[base][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IP_IF_I/FIFO_I/REG_G.mem_array_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IP_IF_I/FIFO_I/REG_G.mem_array_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/SDP_RAM_2RO_LAM_I/\ECC_G.ECC_ENCODE_I/hsiao_ecc_enc_gen.hsiao_enc_inst/enc_pipe_reg_stage_inst/data_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/MB_MEM_QCM_I/\BANK_3_G.SDP_RAM_I/ECC_G.ECC_ENCODE_I/hsiao_ecc_enc_gen.hsiao_enc_inst/enc_pipe_reg_stage_inst/data_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/MB_MEM_QCM_I/\BANK_3_G.SDP_RAM_I/ECC_G.PIPE_REG_WADDR_I/REG_G.q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\XYM1_G.SDP_RAM_XYM_I /\ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\XYM2_G.SDP_RAM_XYM_I /\ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\XYM3_G.SDP_RAM_XYM_I /\ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\XYM0_G.SDP_RAM_XYM_I /\ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\SCM_LD_G.SDP_RAM_SCM_I /\ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PARAM_I/AXIS_REG_I/m_axis_tdata_reg[max_dcm1_np_5g][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\OPC_LPM_G.SDP_RAM_LPM_I /\ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/SDP_RAM_2RO_LAM_I/\ECC_G.ECC_DECODE_1_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/SDP_RAM_2RO_LAM_I/\ECC_G.ECC_DECODE_0_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/MB_MEM_QCM_I/\BANK_0_G.SDP_RAM_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/MB_MEM_QCM_I/\BANK_1_G.SDP_RAM_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/MB_MEM_QCM_I/\BANK_2_G.SDP_RAM_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/MB_MEM_QCM_I/\BANK_3_G.SDP_RAM_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXI_LITE_IF_I/\NON_5G_G.REG_DECODE_RD_I /\reg_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IP_IF_I/IP_ADDR_GEN_I/SIZE_REG_I/m_axis_tdata_reg[code][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IP_IF_I/GEARBOX_I /GEARBOX_CTRL_I/\E3_FF_G.m_axis_dout_tuser_reg[hard] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IP_IF_I/iom_whard_reg )
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[0]) is unused and will be removed from module ldpc_v2_0_11_reg_decode_rd.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:04:15 . Memory (MB): peak = 2927.461 ; gain = 1942.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:01 ; elapsed = 00:04:25 . Memory (MB): peak = 2927.461 ; gain = 1942.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
