

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s'
================================================================
* Date:           Thu Aug 11 23:24:59 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.224 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2937|     2937| 14.685 us | 14.685 us |  2937|  2937|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CnnShiftLoop2         |     2336|     2336|        73|          -|          -|    32|    no    |
        | + CnnShiftLoop2.1      |       70|       70|        35|          -|          -|     2|    no    |
        |  ++ CnnShiftLoop2.1.1  |       32|       32|         2|          -|          -|    16|    no    |
        |- ShiftRLoop            |      400|      400|       200|          -|          -|     2|    no    |
        | + ShiftRLoop.1         |      198|      198|        66|          -|          -|     3|    no    |
        |  ++ ShiftRLoop.1.1     |       64|       64|         2|          -|          -|    32|    no    |
        |- ShiftRPush            |      198|      198|        66|          -|          -|     3|    no    |
        | + ShiftRPush.1         |       64|       64|         2|          -|          -|    32|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      223|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       18|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      372|     -|
|Register             |        -|      -|      287|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       18|      0|      287|      595|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuffer_V_3_0_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_16_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_1_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_2_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_3_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_4_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_5_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_6_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_7_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_8_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_9_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_10_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_11_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_12_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_13_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_14_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |linebuffer_V_3_15_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_linebNgs  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |tmpinput_V_U         |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpinbjl  |        1|  0|   0|    0|    96|   16|     1|         1536|
    +---------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                              |       18|  0|   0|    0|  1184|  288|    18|        18944|
    +---------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln192_1_fu_815_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln192_2_fu_806_p2  |     +    |      0|  0|   7|           7|           7|
    |add_ln192_3_fu_820_p2  |     +    |      0|  0|   7|           7|           7|
    |add_ln192_4_fu_829_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln192_fu_742_p2    |     +    |      0|  0|   7|           6|           7|
    |add_ln203_1_fu_698_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln203_2_fu_926_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln203_fu_917_p2    |     +    |      0|  0|   9|           9|           9|
    |add_ln252_fu_629_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln255_1_fu_657_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln255_fu_639_p2    |     +    |      0|  0|   3|           2|           2|
    |i0_1_fu_720_p2         |     +    |      0|  0|   3|           2|           1|
    |i0_fu_581_p2           |     +    |      0|  0|   6|           6|           1|
    |i1_1_fu_754_p2         |     +    |      0|  0|   3|           2|           1|
    |i1_2_fu_857_p2         |     +    |      0|  0|   3|           2|           1|
    |i1_fu_708_p2           |     +    |      0|  0|   3|           2|           1|
    |i2_1_fu_800_p2         |     +    |      0|  0|   6|           6|           1|
    |i2_2_fu_674_p2         |     +    |      0|  0|   6|           5|           1|
    |i2_fu_899_p2           |     +    |      0|  0|   6|           6|           1|
    |sub_ln192_fu_784_p2    |     -    |      0|  0|  10|          10|          10|
    |sub_ln203_fu_883_p2    |     -    |      0|  0|   9|           9|           9|
    |sub_ln265_fu_680_p2    |     -    |      0|  0|   4|           3|           2|
    |icmp_ln188_fu_714_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln190_fu_748_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln191_fu_794_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln200_fu_851_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln202_fu_893_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln246_fu_575_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln250_fu_605_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln258_fu_668_p2   |   icmp   |      0|  0|  11|           5|           6|
    |xor_ln252_fu_611_p2    |    xor   |      0|  0|   2|           2|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 223|         169|         151|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  62|         15|    1|         15|
    |ap_phi_mux_phi_ln203_phi_fu_455_p32  |  65|         16|   16|        256|
    |i0_0_i_reg_520                       |   9|          2|    2|          4|
    |i0_0_reg_416                         |   9|          2|    6|         12|
    |i11_0_i_reg_553                      |   9|          2|    2|          4|
    |i1_0_i_reg_531                       |   9|          2|    2|          4|
    |i1_0_reg_428                         |   9|          2|    2|          4|
    |i22_0_i_reg_564                      |   9|          2|    6|         12|
    |i2_0_i_reg_542                       |   9|          2|    6|         12|
    |i2_0_reg_440                         |   9|          2|    5|         10|
    |linebuffer_V_3_0_address0            |  15|          3|    6|         18|
    |linebuffer_V_3_16_address0           |  15|          3|    6|         18|
    |output_V_address0                    |  21|          4|    9|         36|
    |output_V_d0                          |  15|          3|   16|         48|
    |phi_ln203_reg_452                    |  65|         16|   16|        256|
    |tmpinput_V_address0                  |  27|          5|    7|         35|
    |tmpinput_V_d0                        |  15|          3|   16|         48|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 372|         84|  124|        792|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln192_1_reg_1140             |  10|   0|   10|          0|
    |add_ln192_reg_1113               |   2|   0|    7|          5|
    |add_ln203_reg_1176               |   9|   0|    9|          0|
    |ap_CS_fsm                        |  14|   0|   14|          0|
    |i0_0_i_reg_520                   |   2|   0|    2|          0|
    |i0_0_reg_416                     |   6|   0|    6|          0|
    |i0_1_reg_1103                    |   2|   0|    2|          0|
    |i0_reg_943                       |   6|   0|    6|          0|
    |i11_0_i_reg_553                  |   2|   0|    2|          0|
    |i1_0_i_reg_531                   |   2|   0|    2|          0|
    |i1_0_reg_428                     |   2|   0|    2|          0|
    |i1_1_reg_1121                    |   2|   0|    2|          0|
    |i1_2_reg_1153                    |   2|   0|    2|          0|
    |i22_0_i_reg_564                  |   6|   0|    6|          0|
    |i2_0_i_reg_542                   |   6|   0|    6|          0|
    |i2_0_reg_440                     |   5|   0|    5|          0|
    |i2_1_reg_1135                    |   6|   0|    6|          0|
    |i2_2_reg_1090                    |   5|   0|    5|          0|
    |i2_reg_1171                      |   6|   0|    6|          0|
    |linebuffer_V_3_0_addr_reg_987    |   6|   0|    6|          0|
    |linebuffer_V_3_10_addr_reg_1007  |   6|   0|    6|          0|
    |linebuffer_V_3_11_addr_reg_1012  |   6|   0|    6|          0|
    |linebuffer_V_3_12_addr_reg_1017  |   6|   0|    6|          0|
    |linebuffer_V_3_13_addr_reg_1022  |   6|   0|    6|          0|
    |linebuffer_V_3_14_addr_reg_1027  |   6|   0|    6|          0|
    |linebuffer_V_3_15_addr_reg_1032  |   6|   0|    6|          0|
    |linebuffer_V_3_16_addr_reg_992   |   6|   0|    6|          0|
    |linebuffer_V_3_16_load_reg_1082  |  16|   0|   16|          0|
    |linebuffer_V_3_1_addr_reg_1002   |   6|   0|    6|          0|
    |linebuffer_V_3_2_addr_reg_1037   |   6|   0|    6|          0|
    |linebuffer_V_3_3_addr_reg_1042   |   6|   0|    6|          0|
    |linebuffer_V_3_4_addr_reg_1047   |   6|   0|    6|          0|
    |linebuffer_V_3_5_addr_reg_1052   |   6|   0|    6|          0|
    |linebuffer_V_3_6_addr_reg_1057   |   6|   0|    6|          0|
    |linebuffer_V_3_7_addr_reg_1062   |   6|   0|    6|          0|
    |linebuffer_V_3_8_addr_reg_1067   |   6|   0|    6|          0|
    |linebuffer_V_3_9_addr_reg_1072   |   6|   0|    6|          0|
    |phi_ln203_reg_452                |  16|   0|   16|          0|
    |sub_ln192_reg_1126               |   5|   0|   10|          5|
    |sub_ln203_reg_1158               |   4|   0|    9|          5|
    |tmp1_V_reg_997                   |  16|   0|   16|          0|
    |tmp_V_reg_1077                   |  16|   0|   16|          0|
    |zext_ln192_2_reg_1108            |   1|   0|    7|          6|
    |zext_ln202_reg_1163              |   2|   0|    8|          6|
    |zext_ln203_4_reg_953             |   6|   0|    8|          2|
    |zext_ln255_1_reg_968             |   8|   0|   64|         56|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 287|   0|  372|         85|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|data_V_address0    | out |    5|  ap_memory |                        data_V                       |     array    |
|data_V_ce0         | out |    1|  ap_memory |                        data_V                       |     array    |
|data_V_q0          |  in |   16|  ap_memory |                        data_V                       |     array    |
|output_V_address0  | out |    9|  ap_memory |                       output_V                      |     array    |
|output_V_ce0       | out |    1|  ap_memory |                       output_V                      |     array    |
|output_V_we0       | out |    1|  ap_memory |                       output_V                      |     array    |
|output_V_d0        | out |   16|  ap_memory |                       output_V                      |     array    |
|output_V_q0        |  in |   16|  ap_memory |                       output_V                      |     array    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+

