<!-- Aesthetic GitHub Profile README for indiravarman -->

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&duration=3000&pause=1000&center=true&width=435&lines=Hi+%F0%9F%91%8B%2C+I'm+Indiravarman!;FPGA+%7C+VLSI+%7C+Embedded+Systems+%7C+RTL;Welcome+to+my+Hardware+World+%F0%9F%8C%90" alt="Typing SVG" />
</p>

---

### 👨‍💻 About Me

```yaml
Name: Indiravarman A.S
Role: FPGA + RTL + Embedded Systems Developer
Interests:
  - Digital IC Design & Layout
  - SoC Design, UVM Verification
  - Robotics + Automation
  - Failure Analysis & Testability
Tools:
  - Cadence Virtuoso
  - Xilinx Vivado
  - ModelSim, LTspice
  - Arduino, STM32, Python
```

---

### ⚙️ My Core Stack

<p align="center">
  <img src="https://skillicons.dev/icons?i=verilog,vhdl,vivado,c,arduino,git,github,py,cadence" />
</p>

> 🧠 I love making digital systems that work in real time — from **RTL** to **PCB** and from **RTL simulation** to **FPGA prototyping**.

---

### 🛠 Projects I'm Proud Of

| 🚀 Project | 🔍 Description | 📂 Tech Stack |
|-----------|----------------|----------------|
| **16x1 Multiplexer in Verilog** | Designed & verified using testbenches | `Verilog`, `ModelSim` |
| **FPGA Traffic Controller** | Vivado project to control signal lights | `Vivado`, `VHDL`, `FSM` |
| **Line Follower Bot** | Arduino + IR array + PID logic | `Arduino`, `C`, `Motor Driver`, `IR Sensor` |
| **Case Study on SMT Failures** | Failure analysis in automotive PCBs | `Engineering Analysis`, `Solder Stress`, `Potting`, `SMT` |

---

### 📚 I'm Currently Exploring

- 🔬 **UVM Verification Flow** & reusable testbenches  
- ⛓️ **Synthesis and STA** (Static Timing Analysis)  
- 🎛️ **Digital Filters** on FPGA using HDL  
- 🧩 Python scripts to auto-generate test vectors

---

### 📈 GitHub Stats & Activity

<div align="center">
  <img width="49%" src="https://github-readme-stats.vercel.app/api?username=indiravarman&show_icons=true&theme=github_dark&hide_border=true" />
  <img width="49%" src="https://github-readme-streak-stats.herokuapp.com/?user=indiravarman&theme=github-dark&hide_border=true" />
  <br><br>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=indiravarman&layout=compact&theme=github_dark&hide_border=true" />
</div>

---

### 💬 Quote I Like

> “Chips are not just silicon — they are dreams crystallized in logic.” 💡

---

### 🤝 Connect With Me

<p align="center">
  <a href="mailto:asindiravarman@gmail.com"><img src="https://img.shields.io/badge/Gmail-asindiravarman@gmail.com-D14836?style=for-the-badge&logo=gmail&logoColor=white"/></a>
  <a href="https://linkedin.com/in/indiravarmanAS"><img src="https://img.shields.io/badge/LinkedIn-Indiravarman-blue?style=for-the-badge&logo=linkedin&logoColor=white"/></a>
</p>

---

### 🐍 GitHub Activity Snake

<p align="center">
  <img src="https://github.com/indiravarman/indiravarman/blob/output/github-contribution-grid-snake.svg" alt="snake gif"/>
</p>

---

<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=120&section=footer"/>
</p>
