<h1 id="SRAM-basedFIFOwithMemoryProtection-module_name"><strong>module_name</strong></h1><p>com_fifo_mem_2p</p><h1 id="SRAM-basedFIFOwithMemoryProtection-parameters"><strong>parameters</strong></h1><h2 id="SRAM-basedFIFOwithMemoryProtection-java_script:"><strong>java_script:</strong></h2><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">&quot;width&quot; : any positive integer 
&quot;depth&quot; : any positive integer 4 or greater 
&quot;memoryType&quot; : string //&quot;NONE&quot; or &quot;SYNOPSYS&quot;,   
&quot;protectionStyle&quot; : protectionStyle, 
&quot;protectionInterface&quot; : protectionInterface, 
&quot;genInterfaceNew&quot; : {InterfaceGeneric} // Used to bring customer defined I/O to SRAM
&quot;fnErrDetectCorrect&quot; : string //&quot;NONE&quot; or &quot;PARITY&quot; or &quot;SECDED&quot;
&quot;useExternalMemory&quot; : int //0 or 1</pre>
</div></div><h2 id="SRAM-basedFIFOwithMemoryProtection-verilog:"><br/><strong>verilog:</strong></h2><p>none.</p><h1 id="SRAM-basedFIFOwithMemoryProtection-I/O"><strong>I/O</strong></h1><p>u.port('input', 'clk', 1);<br/>u.port('input', 'reset_n', 1);<br/>u.port('input', 'in_valid', 1);<br/>u.port('output', 'in_ready', 1);<br/>u.port('input', 'in_data', width);<br/>u.port('output', 'out_valid', 1);<br/>u.port('input', 'out_ready', 1);<br/>u.port('output', 'out_data', width);</p><p>u.port('output', 'out_cerr', 1); //asserted if correctable error is detected in out_data when out_valid=1 (NOTE: out_data is corrected in the next clock cycle with out_valid=1)</p><p>u.port('output', 'out_uerr', 1); //asserted if uncorrectable error is detected in out data when out_valid=1.</p><p><br/>u.interface(genInterfaceNew.name, 'master', genInterfaceSignals);<br/>u.interface(protectionInterface.name, 'master', protectionInterface.signal); </p><p /><h1 id="SRAM-basedFIFOwithMemoryProtection-ModulesUsed"><strong>Modules Used</strong></h1><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163258" rel="nofollow">prot_mux</a></p><p>em_mem_encode_sym</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167059/self_correcting_fifo" data-linked-resource-id="16167059" data-linked-resource-version="7" data-linked-resource-type="page">self_correcting_fifo</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163252/prot_reg" data-linked-resource-id="16163252" data-linked-resource-version="4" data-linked-resource-type="page">prot_reg</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167580" rel="nofollow">logic_tree_bus</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169283" rel="nofollow">HW-SYM sym_fifo_mem_2p_ctl</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169254" rel="nofollow">HW-SYM sym_mem_2p</a></p><h1 id="SRAM-basedFIFOwithMemoryProtection-Description"><strong>Description</strong></h1><p>SRAM-based FIFO with Memory Protection.</p><p /><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="com_fifo_mem_2p.svg" width="250" src="https://arterisip.atlassian.net/wiki/download/attachments/742359045/com_fifo_mem_2p.svg?api=v2"></span><p /><p>The SRAM has 1 Read Port and 1 Write Port.</p><p>Memory Protection can be configured as NONE, PARITYENTRY, or SECDED.</p><p>When Memory Protection is configured as PARITYENTRY or SECDED, the SRAM address is included in the protection, together with the data.</p><p>When the FIFO is empty, input valid/ready/data is bypassed to output valid/ready/data.</p><p>The control module “sym_fifo_mem_2p_ctl” interfaces with the input valid/ready and the output valid/ready, and generates SRAM write and SRAM read, and interfaces with the “self_correcting_fifo” module’s input valid/ready and output valid/ready. The SRAM read data is directly written to the “self_correcting_fifo”.</p><p>Write data forwarding is provided in the clock cycle when SRAM Is being read and the read data is not available yet. This can happen when there is back-to-back writes coming in when the SRAM-based FIFO is empty. Write data forwarding ensures that the output valid remains high with forwarded write data.</p>