Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 06:40:20 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                            Path #1                                                                                            |                                                                               WorstPath from Dst                                                                               |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                          6.250 |
| Path Delay                |                0.579 |                                                                                                                                                                                        20.511 |                                                                                                                                                                         20.008 |
| Logic Delay               | 0.099(18%)           | 4.647(23%)                                                                                                                                                                                    | 4.202(22%)                                                                                                                                                                     |
| Net Delay                 | 0.480(82%)           | 15.864(77%)                                                                                                                                                                                   | 15.806(78%)                                                                                                                                                                    |
| Clock Skew                |               -0.022 |                                                                                                                                                                                        -0.053 |                                                                                                                                                                         -0.019 |
| Slack                     |                5.641 |                                                                                                                                                                                       -14.322 |                                                                                                                                                                        -13.786 |
| Timing Exception          |                      |                                                                                                                                                                                               |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 0%              | 22% x 4%                                                                                                                                                                                      | 26% x 2%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                        | (1, 0)                                                                                                                                                                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                           252 |                                                                                                                                                                            213 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                    0 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Routes                    |                    1 |                                                                                                                                                                                            36 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| End Point Clock           | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                            |
| DSP Block                 | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| BRAM                      | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                           |
| IO Crossings              |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              3 |
| SLR Crossings             |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| High Fanout               |                    1 |                                                                                                                                                                                            44 |                                                                                                                                                                             15 |
| Dont Touch                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[180]/C    | muon_cand_11.pt[0]/C                                                                                                                                                                          | sr_p.sr_1_7.roi_ret_517/C                                                                                                                                                      |
| End Point Pin             | muon_cand_11.pt[0]/D | sr_p.sr_1_7.roi_ret_517/D                                                                                                                                                                     | sr_p.sr_2_15.sector_ret_291/D                                                                                                                                                  |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                              WorstPath to Src                                                                             |                                                                                     Path #2                                                                                    |       WorstPath from Dst      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                     6.250 |                                                                                                                                                                          6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                    18.396 |                                                                                                                                                                         20.527 |                         3.044 |
| Logic Delay               | 4.035(22%)                                                                                                                                                                | 3.694(18%)                                                                                                                                                                     | 0.519(18%)                    |
| Net Delay                 | 14.361(78%)                                                                                                                                                               | 16.833(82%)                                                                                                                                                                    | 2.525(82%)                    |
| Clock Skew                |                                                                                                                                                                    -0.053 |                                                                                                                                                                         -0.036 |                        -0.146 |
| Slack                     |                                                                                                                                                                   -12.207 |                                                                                                                                                                        -14.322 |                         3.051 |
| Timing Exception          |                                                                                                                                                                           |                                                                                                                                                                                |                               |
| Bounding Box Size         | 22% x 4%                                                                                                                                                                  | 24% x 3%                                                                                                                                                                       | 4% x 1%                       |
| Clock Region Distance     | (0, 0)                                                                                                                                                                    | (1, 0)                                                                                                                                                                         | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                       233 |                                                                                                                                                                            215 |                            19 |
| Fixed Loc                 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                             0 |
| Fixed Route               |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                   | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                        32 |                                                                                                                                                                             33 |                             3 |
| Routes                    |                                                                                                                                                                        33 |                                                                                                                                                                             33 |                             3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE      |
| Start Point Clock         | clk                                                                                                                                                                       | clk                                                                                                                                                                            | clk                           |
| End Point Clock           | clk                                                                                                                                                                       | clk                                                                                                                                                                            | clk                           |
| DSP Block                 | None                                                                                                                                                                      | None                                                                                                                                                                           | None                          |
| BRAM                      | None                                                                                                                                                                      | None                                                                                                                                                                           | None                          |
| IO Crossings              |                                                                                                                                                                         0 |                                                                                                                                                                              3 |                             0 |
| SLR Crossings             |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                             0 |
| PBlocks                   |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                             0 |
| High Fanout               |                                                                                                                                                                        44 |                                                                                                                                                                             16 |                            16 |
| Dont Touch                |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                             0 |
| Mark Debug                |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                         | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                         | FDRE/D                        |
| Start Point Pin           | muon_cand_11.pt[0]/C                                                                                                                                                      | sr_p.sr_1_8.pt_ret_51/C                                                                                                                                                        | sr_p.sr_2_15.sector_ret_301/C |
| End Point Pin             | sr_p.sr_1_8.pt_ret_51/D                                                                                                                                                   | sr_p.sr_2_15.sector_ret_301/D                                                                                                                                                  | sr_p.sr_1[241]/D              |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |                                                                           WorstPath to Src                                                                           |                                                                                     Path #3                                                                                    |         WorstPath from Dst         |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                                                                                                                                                6.250 |                                                                                                                                                                          6.250 |                              6.250 |
| Path Delay                |                                                                                                                                                               18.208 |                                                                                                                                                                         20.619 |                              3.427 |
| Logic Delay               | 3.989(22%)                                                                                                                                                           | 3.914(19%)                                                                                                                                                                     | 0.618(19%)                         |
| Net Delay                 | 14.219(78%)                                                                                                                                                          | 16.705(81%)                                                                                                                                                                    | 2.809(81%)                         |
| Clock Skew                |                                                                                                                                                               -0.115 |                                                                                                                                                                          0.085 |                             -0.242 |
| Slack                     |                                                                                                                                                              -12.082 |                                                                                                                                                                        -14.292 |                              2.573 |
| Timing Exception          |                                                                                                                                                                      |                                                                                                                                                                                |                                    |
| Bounding Box Size         | 22% x 3%                                                                                                                                                             | 25% x 3%                                                                                                                                                                       | 8% x 2%                            |
| Clock Region Distance     | (0, 0)                                                                                                                                                               | (1, 0)                                                                                                                                                                         | (0, 1)                             |
| Cumulative Fanout         |                                                                                                                                                                  240 |                                                                                                                                                                            199 |                                 21 |
| Fixed Loc                 |                                                                                                                                                                    0 |                                                                                                                                                                              0 |                                  0 |
| Fixed Route               |                                                                                                                                                                    0 |                                                                                                                                                                              0 |                                  0 |
| Hold Fix Detour           |                                                                                                                                                                    0 |                                                                                                                                                                              0 |                                  0 |
| Combined LUT Pairs        |                                                                                                                                                                    0 |                                                                                                                                                                              0 |                                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                                                                   | Safely Timed                       |
| Logic Levels              |                                                                                                                                                                   31 |                                                                                                                                                                             33 |                                  5 |
| Routes                    |                                                                                                                                                                   32 |                                                                                                                                                                             33 |                                  5 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                  | clk                                                                                                                                                                            | clk                                |
| End Point Clock           | clk                                                                                                                                                                  | clk                                                                                                                                                                            | clk                                |
| DSP Block                 | None                                                                                                                                                                 | None                                                                                                                                                                           | None                               |
| BRAM                      | None                                                                                                                                                                 | None                                                                                                                                                                           | None                               |
| IO Crossings              |                                                                                                                                                                    0 |                                                                                                                                                                              3 |                                  0 |
| SLR Crossings             |                                                                                                                                                                    0 |                                                                                                                                                                              0 |                                  0 |
| PBlocks                   |                                                                                                                                                                    0 |                                                                                                                                                                              0 |                                  0 |
| High Fanout               |                                                                                                                                                                   44 |                                                                                                                                                                             16 |                                 16 |
| Dont Touch                |                                                                                                                                                                    0 |                                                                                                                                                                              0 |                                  0 |
| Mark Debug                |                                                                                                                                                                    0 |                                                                                                                                                                              0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                                                                         | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                                                                                         | FDRE/D                             |
| Start Point Pin           | muon_cand_11.pt[0]/C                                                                                                                                                 | sr_p.sr_1_6.roi_ret_71_fast/C                                                                                                                                                  | sr_p.sr_2_15.sector_ret_334/C      |
| End Point Pin             | sr_p.sr_1_6.roi_ret_71_fast/D                                                                                                                                        | sr_p.sr_2_15.sector_ret_334/D                                                                                                                                                  | sr_p.sr_1[246]/D                   |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                          Path #4                                                                                         |                                                                             WorstPath from Dst                                                                            |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                     6.250 |
| Path Delay                |                0.579 |                                                                                                                                                                                   20.474 |                                                                                                                                                                    19.849 |
| Logic Delay               | 0.099(18%)           | 4.289(21%)                                                                                                                                                                               | 3.687(19%)                                                                                                                                                                |
| Net Delay                 | 0.480(82%)           | 16.185(79%)                                                                                                                                                                              | 16.162(81%)                                                                                                                                                               |
| Clock Skew                |               -0.022 |                                                                                                                                                                                   -0.052 |                                                                                                                                                                     0.020 |
| Slack                     |                5.641 |                                                                                                                                                                                  -14.284 |                                                                                                                                                                   -13.588 |
| Timing Exception          |                      |                                                                                                                                                                                          |                                                                                                                                                                           |
| Bounding Box Size         | 0% x 0%              | 22% x 4%                                                                                                                                                                                 | 25% x 3%                                                                                                                                                                  |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                   | (1, 0)                                                                                                                                                                    |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                      252 |                                                                                                                                                                       202 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                         0 |
| Fixed Route               |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                         0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                         0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                              |
| Logic Levels              |                    0 |                                                                                                                                                                                       35 |                                                                                                                                                                        32 |
| Routes                    |                    1 |                                                                                                                                                                                       35 |                                                                                                                                                                        32 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                      | clk                                                                                                                                                                       |
| End Point Clock           | clk                  | clk                                                                                                                                                                                      | clk                                                                                                                                                                       |
| DSP Block                 | None                 | None                                                                                                                                                                                     | None                                                                                                                                                                      |
| BRAM                      | None                 | None                                                                                                                                                                                     | None                                                                                                                                                                      |
| IO Crossings              |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                         3 |
| SLR Crossings             |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                         0 |
| PBlocks                   |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                         0 |
| High Fanout               |                    1 |                                                                                                                                                                                       44 |                                                                                                                                                                        16 |
| Dont Touch                |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                         0 |
| Mark Debug                |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_15[180]/C    | muon_cand_11.pt[0]/C                                                                                                                                                                     | sr_p.sr_1_15.roi_ret_28781/C                                                                                                                                              |
| End Point Pin             | muon_cand_11.pt[0]/D | sr_p.sr_1_15.roi_ret_28781/D                                                                                                                                                             | sr_p.sr_2_15.sector_ret_334/D                                                                                                                                             |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                WorstPath to Src                                                                                |                                                                                       Path #5                                                                                       |       WorstPath from Dst      |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                          6.250 |                                                                                                                                                                               6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                         19.278 |                                                                                                                                                                              20.528 |                         2.991 |
| Logic Delay               | 4.284(23%)                                                                                                                                                                     | 4.358(22%)                                                                                                                                                                          | 0.447(15%)                    |
| Net Delay                 | 14.994(77%)                                                                                                                                                                    | 16.170(78%)                                                                                                                                                                         | 2.544(85%)                    |
| Clock Skew                |                                                                                                                                                                         -0.100 |                                                                                                                                                                               0.027 |                        -0.160 |
| Slack                     |                                                                                                                                                                        -13.137 |                                                                                                                                                                             -14.259 |                         3.090 |
| Timing Exception          |                                                                                                                                                                                |                                                                                                                                                                                     |                               |
| Bounding Box Size         | 20% x 3%                                                                                                                                                                       | 25% x 2%                                                                                                                                                                            | 4% x 1%                       |
| Clock Region Distance     | (0, 0)                                                                                                                                                                         | (1, 0)                                                                                                                                                                              | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                            221 |                                                                                                                                                                                 217 |                            19 |
| Fixed Loc                 |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                             0 |
| Fixed Route               |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                        | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                             33 |                                                                                                                                                                                  34 |                             3 |
| Routes                    |                                                                                                                                                                             34 |                                                                                                                                                                                  34 |                             3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE      |
| Start Point Clock         | clk                                                                                                                                                                            | clk                                                                                                                                                                                 | clk                           |
| End Point Clock           | clk                                                                                                                                                                            | clk                                                                                                                                                                                 | clk                           |
| DSP Block                 | None                                                                                                                                                                           | None                                                                                                                                                                                | None                          |
| BRAM                      | None                                                                                                                                                                           | None                                                                                                                                                                                | None                          |
| IO Crossings              |                                                                                                                                                                              0 |                                                                                                                                                                                   3 |                             0 |
| SLR Crossings             |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                             0 |
| PBlocks                   |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                             0 |
| High Fanout               |                                                                                                                                                                             44 |                                                                                                                                                                                  16 |                            16 |
| Dont Touch                |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                             0 |
| Mark Debug                |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                              | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                              | FDRE/D                        |
| Start Point Pin           | muon_cand_11.pt[0]/C                                                                                                                                                           | sr_p.sr_1_8.pt_ret_119/C                                                                                                                                                            | sr_p.sr_2_15.sector_ret_291/C |
| End Point Pin             | sr_p.sr_1_8.pt_ret_119/D                                                                                                                                                       | sr_p.sr_2_15.sector_ret_291/D                                                                                                                                                       | sr_p.sr_1[244]/D              |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |                                                                              WorstPath to Src                                                                             |                                                                                     Path #6                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                                                                                                                                                                     6.250 |                                                                                                                                                                          6.250 |                     6.250 |
| Path Delay                |                                                                                                                                                                    18.396 |                                                                                                                                                                         20.404 |                     0.335 |
| Logic Delay               | 4.035(22%)                                                                                                                                                                | 3.693(19%)                                                                                                                                                                     | 0.160(48%)                |
| Net Delay                 | 14.361(78%)                                                                                                                                                               | 16.711(81%)                                                                                                                                                                    | 0.175(52%)                |
| Clock Skew                |                                                                                                                                                                    -0.053 |                                                                                                                                                                         -0.038 |                    -0.094 |
| Slack                     |                                                                                                                                                                   -12.207 |                                                                                                                                                                        -14.201 |                     5.812 |
| Timing Exception          |                                                                                                                                                                           |                                                                                                                                                                                |                           |
| Bounding Box Size         | 22% x 4%                                                                                                                                                                  | 24% x 3%                                                                                                                                                                       | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                                                                                                                                                                    | (1, 0)                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                                                                                                                                                                       233 |                                                                                                                                                                            215 |                         2 |
| Fixed Loc                 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                   | Safely Timed              |
| Logic Levels              |                                                                                                                                                                        32 |                                                                                                                                                                             33 |                         1 |
| Routes                    |                                                                                                                                                                        33 |                                                                                                                                                                             33 |                         1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE            |
| Start Point Clock         | clk                                                                                                                                                                       | clk                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                                                                                                                                                                       | clk                                                                                                                                                                            | clk                       |
| DSP Block                 | None                                                                                                                                                                      | None                                                                                                                                                                           | None                      |
| BRAM                      | None                                                                                                                                                                      | None                                                                                                                                                                           | None                      |
| IO Crossings              |                                                                                                                                                                         0 |                                                                                                                                                                              3 |                         0 |
| SLR Crossings             |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                         0 |
| High Fanout               |                                                                                                                                                                        44 |                                                                                                                                                                             16 |                         1 |
| Dont Touch                |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | muon_cand_11.pt[0]/C                                                                                                                                                      | sr_p.sr_1_8.pt_ret_51/C                                                                                                                                                        | sr_p.sr_2_14.roi_ret_10/C |
| End Point Pin             | sr_p.sr_1_8.pt_ret_51/D                                                                                                                                                   | sr_p.sr_2_14.roi_ret_10/D                                                                                                                                                      | sr_p.sr_1[238]/D          |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                     Path #7                                                                                    |                                                                WorstPath from Dst                                                                |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                          6.250 |                                                                                                                                            6.250 |
| Path Delay                |                0.579 |                                                                                                                                                                         20.312 |                                                                                                                                           16.166 |
| Logic Delay               | 0.099(18%)           | 4.112(21%)                                                                                                                                                                     | 3.044(19%)                                                                                                                                       |
| Net Delay                 | 0.480(82%)           | 16.200(79%)                                                                                                                                                                    | 13.122(81%)                                                                                                                                      |
| Clock Skew                |               -0.022 |                                                                                                                                                                         -0.122 |                                                                                                                                            0.103 |
| Slack                     |                5.641 |                                                                                                                                                                        -14.193 |                                                                                                                                           -9.821 |
| Timing Exception          |                      |                                                                                                                                                                                |                                                                                                                                                  |
| Bounding Box Size         | 0% x 0%              | 22% x 4%                                                                                                                                                                       | 25% x 2%                                                                                                                                         |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                         | (1, 0)                                                                                                                                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                                            250 |                                                                                                                                              161 |
| Fixed Loc                 |                    0 |                                                                                                                                                                              0 |                                                                                                                                                0 |
| Fixed Route               |                    0 |                                                                                                                                                                              0 |                                                                                                                                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                              0 |                                                                                                                                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                              0 |                                                                                                                                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                     |
| Logic Levels              |                    0 |                                                                                                                                                                             33 |                                                                                                                                               27 |
| Routes                    |                    1 |                                                                                                                                                                             34 |                                                                                                                                               27 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                            | clk                                                                                                                                              |
| End Point Clock           | clk                  | clk                                                                                                                                                                            | clk                                                                                                                                              |
| DSP Block                 | None                 | None                                                                                                                                                                           | None                                                                                                                                             |
| BRAM                      | None                 | None                                                                                                                                                                           | None                                                                                                                                             |
| IO Crossings              |                    0 |                                                                                                                                                                              0 |                                                                                                                                                3 |
| SLR Crossings             |                    0 |                                                                                                                                                                              0 |                                                                                                                                                0 |
| PBlocks                   |                    0 |                                                                                                                                                                              0 |                                                                                                                                                0 |
| High Fanout               |                    1 |                                                                                                                                                                             44 |                                                                                                                                               16 |
| Dont Touch                |                    0 |                                                                                                                                                                              0 |                                                                                                                                                0 |
| Mark Debug                |                    0 |                                                                                                                                                                              0 |                                                                                                                                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                           |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                           |
| Start Point Pin           | sr_p.sr_15[180]/C    | muon_cand_11.pt[0]/C                                                                                                                                                           | sr_p.sr_1_15.roi_ret_25446/C                                                                                                                     |
| End Point Pin             | muon_cand_11.pt[0]/D | sr_p.sr_1_15.roi_ret_25446/D                                                                                                                                                   | sr_p.sr_2_15.sector_ret_334/D                                                                                                                    |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |                                                                                WorstPath to Src                                                                                |                                                                                     Path #8                                                                                    |            WorstPath from Dst           |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                                                                                                                                                                          6.250 |                                                                                                                                                                          6.250 |                                   6.250 |
| Path Delay                |                                                                                                                                                                         19.278 |                                                                                                                                                                         20.440 |                                   5.122 |
| Logic Delay               | 4.284(23%)                                                                                                                                                                     | 4.160(21%)                                                                                                                                                                     | 0.649(13%)                              |
| Net Delay                 | 14.994(77%)                                                                                                                                                                    | 16.280(79%)                                                                                                                                                                    | 4.473(87%)                              |
| Clock Skew                |                                                                                                                                                                         -0.100 |                                                                                                                                                                          0.017 |                                  -0.182 |
| Slack                     |                                                                                                                                                                        -13.137 |                                                                                                                                                                        -14.181 |                                   0.938 |
| Timing Exception          |                                                                                                                                                                                |                                                                                                                                                                                |                                         |
| Bounding Box Size         | 20% x 3%                                                                                                                                                                       | 26% x 2%                                                                                                                                                                       | 13% x 2%                                |
| Clock Region Distance     | (0, 0)                                                                                                                                                                         | (1, 0)                                                                                                                                                                         | (0, 1)                                  |
| Cumulative Fanout         |                                                                                                                                                                            221 |                                                                                                                                                                            208 |                                      22 |
| Fixed Loc                 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                                       0 |
| Fixed Route               |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                                       0 |
| Hold Fix Detour           |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                                       0 |
| Combined LUT Pairs        |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                                       0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                   | Safely Timed                            |
| Logic Levels              |                                                                                                                                                                             33 |                                                                                                                                                                             33 |                                       6 |
| Routes                    |                                                                                                                                                                             34 |                                                                                                                                                                             33 |                                       6 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                            | clk                                                                                                                                                                            | clk                                     |
| End Point Clock           | clk                                                                                                                                                                            | clk                                                                                                                                                                            | clk                                     |
| DSP Block                 | None                                                                                                                                                                           | None                                                                                                                                                                           | None                                    |
| BRAM                      | None                                                                                                                                                                           | None                                                                                                                                                                           | None                                    |
| IO Crossings              |                                                                                                                                                                              0 |                                                                                                                                                                              3 |                                       0 |
| SLR Crossings             |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                                       0 |
| PBlocks                   |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                                       0 |
| High Fanout               |                                                                                                                                                                             44 |                                                                                                                                                                             16 |                                      16 |
| Dont Touch                |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                                       0 |
| Mark Debug                |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                         | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                         | FDRE/D                                  |
| Start Point Pin           | muon_cand_11.pt[0]/C                                                                                                                                                           | sr_p.sr_1_8.pt_ret_119/C                                                                                                                                                       | sr_p.sr_2_15.sector_ret_417/C           |
| End Point Pin             | sr_p.sr_1_8.pt_ret_119/D                                                                                                                                                       | sr_p.sr_2_15.sector_ret_417/D                                                                                                                                                  | sr_p.sr_1[246]/D                        |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                              WorstPath to Src                                                                             |                                                                                       Path #9                                                                                       |       WorstPath from Dst      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                     6.250 |                                                                                                                                                                               6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                    18.396 |                                                                                                                                                                              20.286 |                         2.688 |
| Logic Delay               | 4.035(22%)                                                                                                                                                                | 3.820(19%)                                                                                                                                                                          | 0.585(22%)                    |
| Net Delay                 | 14.361(78%)                                                                                                                                                               | 16.466(81%)                                                                                                                                                                         | 2.103(78%)                    |
| Clock Skew                |                                                                                                                                                                    -0.053 |                                                                                                                                                                              -0.065 |                        -0.140 |
| Slack                     |                                                                                                                                                                   -12.207 |                                                                                                                                                                             -14.110 |                         3.414 |
| Timing Exception          |                                                                                                                                                                           |                                                                                                                                                                                     |                               |
| Bounding Box Size         | 22% x 4%                                                                                                                                                                  | 21% x 3%                                                                                                                                                                            | 4% x 2%                       |
| Clock Region Distance     | (0, 0)                                                                                                                                                                    | (1, 0)                                                                                                                                                                              | (0, 1)                        |
| Cumulative Fanout         |                                                                                                                                                                       233 |                                                                                                                                                                                 208 |                            20 |
| Fixed Loc                 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                             0 |
| Fixed Route               |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                        | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                        32 |                                                                                                                                                                                  34 |                             4 |
| Routes                    |                                                                                                                                                                        33 |                                                                                                                                                                                  34 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                       | clk                                                                                                                                                                                 | clk                           |
| End Point Clock           | clk                                                                                                                                                                       | clk                                                                                                                                                                                 | clk                           |
| DSP Block                 | None                                                                                                                                                                      | None                                                                                                                                                                                | None                          |
| BRAM                      | None                                                                                                                                                                      | None                                                                                                                                                                                | None                          |
| IO Crossings              |                                                                                                                                                                         0 |                                                                                                                                                                                   3 |                             0 |
| SLR Crossings             |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                             0 |
| PBlocks                   |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                             0 |
| High Fanout               |                                                                                                                                                                        44 |                                                                                                                                                                                  16 |                            16 |
| Dont Touch                |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                             0 |
| Mark Debug                |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                              | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                              | FDRE/D                        |
| Start Point Pin           | muon_cand_11.pt[0]/C                                                                                                                                                      | sr_p.sr_1_8.pt_ret_51/C                                                                                                                                                             | sr_p.sr_2_15.roi_ret_835/C    |
| End Point Pin             | sr_p.sr_1_8.pt_ret_51/D                                                                                                                                                   | sr_p.sr_2_15.roi_ret_835/D                                                                                                                                                          | sr_p.sr_1[243]/D              |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |                                                                              WorstPath to Src                                                                             |                                                                                    Path #10                                                                                    |      WorstPath from Dst      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |                                                                                                                                                                     6.250 |                                                                                                                                                                          6.250 |                        6.250 |
| Path Delay                |                                                                                                                                                                    18.396 |                                                                                                                                                                         20.310 |                        0.466 |
| Logic Delay               | 4.035(22%)                                                                                                                                                                | 3.616(18%)                                                                                                                                                                     | 0.136(30%)                   |
| Net Delay                 | 14.361(78%)                                                                                                                                                               | 16.694(82%)                                                                                                                                                                    | 0.330(70%)                   |
| Clock Skew                |                                                                                                                                                                    -0.053 |                                                                                                                                                                         -0.037 |                       -0.098 |
| Slack                     |                                                                                                                                                                   -12.207 |                                                                                                                                                                        -14.106 |                        5.677 |
| Timing Exception          |                                                                                                                                                                           |                                                                                                                                                                                |                              |
| Bounding Box Size         | 22% x 4%                                                                                                                                                                  | 26% x 3%                                                                                                                                                                       | 1% x 0%                      |
| Clock Region Distance     | (0, 0)                                                                                                                                                                    | (1, 0)                                                                                                                                                                         | (0, 0)                       |
| Cumulative Fanout         |                                                                                                                                                                       233 |                                                                                                                                                                            215 |                            2 |
| Fixed Loc                 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                            0 |
| Fixed Route               |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                            0 |
| Hold Fix Detour           |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                            0 |
| Combined LUT Pairs        |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                            0 |
| Clock Relationship        | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                   | Safely Timed                 |
| Logic Levels              |                                                                                                                                                                        32 |                                                                                                                                                                             33 |                            1 |
| Routes                    |                                                                                                                                                                        33 |                                                                                                                                                                             33 |                            1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE               |
| Start Point Clock         | clk                                                                                                                                                                       | clk                                                                                                                                                                            | clk                          |
| End Point Clock           | clk                                                                                                                                                                       | clk                                                                                                                                                                            | clk                          |
| DSP Block                 | None                                                                                                                                                                      | None                                                                                                                                                                           | None                         |
| BRAM                      | None                                                                                                                                                                      | None                                                                                                                                                                           | None                         |
| IO Crossings              |                                                                                                                                                                         0 |                                                                                                                                                                              3 |                            0 |
| SLR Crossings             |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                            0 |
| PBlocks                   |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                            0 |
| High Fanout               |                                                                                                                                                                        44 |                                                                                                                                                                             16 |                            1 |
| Dont Touch                |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                            0 |
| Mark Debug                |                                                                                                                                                                         0 |                                                                                                                                                                              0 |                            0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                         | FDRE/C                       |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                         | FDRE/D                       |
| Start Point Pin           | muon_cand_11.pt[0]/C                                                                                                                                                      | sr_p.sr_1_8.pt_ret_51/C                                                                                                                                                        | sr_p.sr_2_14.sector_ret_10/C |
| End Point Pin             | sr_p.sr_1_8.pt_ret_51/D                                                                                                                                                   | sr_p.sr_2_14.sector_ret_10/D                                                                                                                                                   | sr_p.sr_1[227]/D             |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+-----+----+----+----+----+
| End Point Clock | Requirement | 28 | 29 | 30 |  31 |  32 |  33 | 34 | 35 | 36 | 37 |
+-----------------+-------------+----+----+----+-----+-----+-----+----+----+----+----+
| clk             | 6.250ns     | 11 | 14 | 51 | 284 | 295 | 218 | 91 | 27 |  8 |  1 |
+-----------------+-------------+----+----+----+-----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.56 |           3.44 |           38097 | 0(0.0%) | 329(1.5%) | 1133(5.2%) | 2263(10.5%) | 5854(27.1%) | 12037(55.7%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D002-freq160retfan16_rev_1 | 0.96 |           4.32 |           25096 | 0(0.0%) | 326(1.5%) | 1132(5.3%) | 2177(10.1%) | 5844(27.2%) | 12027(55.9%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       124% | (CLEM_X54Y482,CLEM_X61Y497)     | muon_sorter_1(93%),wrapper(6%)  |            0% |       5.19727 | 97%          | 0%         |  18% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                5 |       119% | (CLEM_X44Y474,CLEL_R_X58Y505)   | muon_sorter_1(88%),wrapper(11%) |            0% |        4.6262 | 85%          | 0%         |  17% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                5 |       109% | (CLEL_R_X36Y475,NULL_X327Y524)  | muon_sorter_1(94%)              |            0% |       4.93134 | 92%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |       137% | (CLEL_R_X41Y491,CLEL_R_X49Y506) | muon_sorter_1(92%),wrapper(7%)  |            0% |       4.71771 | 88%          | 0%         |  19% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                6 |           0.978% | (CLEL_R_X32Y481,CLEM_X63Y544) | muon_sorter_1(80%),wrapper(19%) |            0% |       3.77792 | 71%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.413% | (CLEM_X35Y477,CLEM_X66Y492)   | muon_sorter_1(86%),wrapper(13%) |            0% |       4.88391 | 90%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           1.219% | (CLEM_X33Y469,CLEM_X64Y548)   | muon_sorter_1(74%),wrapper(25%) |            0% |       3.48933 | 65%          | 0%         |  18% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.713% | (CLEL_R_X32Y484,CLEM_X63Y515) | muon_sorter_1(93%),wrapper(6%)  |            0% |       4.13752 | 77%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                4 |           0.369% | (CLEM_X42Y517,CLEM_X65Y540)   | muon_sorter_1(67%),wrapper(32%) |            0% |       4.15449 | 78%          | 0%         |  21% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                3 |           0.080% | (CLEM_X52Y480,CLEM_X59Y487)   | muon_sorter_1(89%),wrapper(10%) |            0% |       5.15495 | 93%          | 0%         |  19% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.876% | (CLEL_R_X32Y471,CLEM_X63Y534) | muon_sorter_1(84%),wrapper(15%) |            0% |       3.88516 | 72%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.381% | (CLEM_X35Y494,CLEM_X66Y509)   | muon_sorter_1(91%),wrapper(8%)  |            0% |       4.00969 | 75%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.290% | (CLEL_R_X32Y484,CLEM_X63Y547) | muon_sorter_1(78%),wrapper(21%) |            0% |       3.57162 | 67%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.878% | (CLEL_R_X32Y468,CLEM_X63Y531) | muon_sorter_1(82%),wrapper(17%) |            0% |       3.72465 | 69%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.489% | (CLEL_R_X32Y457,CLEM_X63Y552) | muon_sorter_1(70%),wrapper(29%) |            0% |       2.85504 | 53%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.164% | (CLEL_R_X32Y476,CLEM_X63Y539) | muon_sorter_1(84%),wrapper(15%) |            0% |       3.96054 | 74%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        88% | (CLEM_X44Y524,CLEM_X47Y527)   | muon_sorter_1(89%),wrapper(10%) |            0% |       5.25893 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        86% | (CLEM_X44Y520,CLEM_X47Y523)   | muon_sorter_1(86%),wrapper(13%) |            0% |       5.09821 | 100%         | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        85% | (CLEM_X44Y504,CLEM_X47Y507)   | muon_sorter_1(82%),wrapper(17%) |            0% |       3.40179 | 64%          | 0%         |  34% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |        85% | (CLEM_X40Y508,CLEM_X47Y515)   | muon_sorter_1(88%),wrapper(11%) |            0% |       4.42308 | 83%          | 0%         |   6% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                3 |        86% | (CLEM_X40Y484,CLEM_X47Y491)   | muon_sorter_1(89%),wrapper(10%) |            0% |       5.05529 | 96%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X48Y476,CLEM_X51Y479)   | muon_sorter_1(95%)              |            0% |       4.80804 | 91%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X44Y472,CLEM_X47Y475)   | muon_sorter_1(79%),wrapper(20%) |            0% |       2.19643 | 42%          | 0%         |   8% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |        86% | (CLEM_X48Y500,CLEL_R_X55Y507) | muon_sorter_1(96%)              |            0% |       4.21995 | 79%          | 0%         |  31% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X58Y487 | 356             | 427          | 64%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X58Y488 | 356             | 426          | 63%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X58Y490 | 356             | 424          | 63%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X59Y486   | 359             | 428          | 63%                  | muon_sorter_1(93%),wrapper(6%)  | Y                   |
| CLEM_X59Y489   | 359             | 425          | 62%                  | muon_sorter_1(92%),wrapper(7%)  | Y                   |
| CLEM_X59Y487   | 359             | 427          | 62%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X58Y486 | 356             | 428          | 62%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X61Y489   | 368             | 425          | 62%                  | muon_sorter_1(68%),wrapper(31%) | Y                   |
| CLEL_R_X58Y489 | 356             | 425          | 62%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X58Y515   | 354             | 398          | 62%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X51Y504   | 324             | 410          | 88%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y518   | 337             | 395          | 85%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
| CLEM_X52Y504   | 328             | 410          | 84%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X55Y518 | 343             | 395          | 83%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X54Y517 | 339             | 396          | 83%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X54Y518 | 339             | 395          | 83%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y517   | 337             | 396          | 83%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X48Y485 | 312             | 429          | 82%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X52Y518 | 330             | 395          | 82%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X51Y505   | 324             | 409          | 82%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


