// Seed: 912018903
module module_0 (
    input tri0 id_0,
    input wor  id_1
);
  tri0 id_3 = id_3 - -1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    input wand id_7,
    input wand id_8,
    input tri id_9,
    output wor id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd4,
    parameter id_1 = 32'd11
) (
    output wand _id_0,
    inout uwire _id_1,
    input supply1 id_2
    , id_8,
    input tri id_3,
    input wire id_4,
    input tri id_5,
    output tri0 id_6
);
  struct packed {
    logic [id_1 : id_0] id_9;
    logic id_10;
  } id_11;
  supply0 [1 : -1] id_12;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
