#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 14 11:30:14 2016
# Process ID: 19274
# Current directory: /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3884 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_1/design_1_rst_processing_system7_0_100M_1_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_1/design_1_rst_processing_system7_0_100M_1_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_1/design_1_rst_processing_system7_0_100M_1.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_1/design_1_rst_processing_system7_0_100M_1.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.598 ; gain = 416.805 ; free physical = 3555 ; free virtual = 26707
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1445.629 ; gain = 64.023 ; free physical = 3555 ; free virtual = 26708
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1802be591

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f38bf573

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1863.121 ; gain = 0.000 ; free physical = 3198 ; free virtual = 26351

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-10] Eliminated 745 cells.
Phase 2 Constant Propagation | Checksum: 1747c87d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1863.121 ; gain = 0.000 ; free physical = 3198 ; free virtual = 26351

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 13870 unconnected nets.
INFO: [Opt 31-11] Eliminated 722 unconnected cells.
Phase 3 Sweep | Checksum: 1514693c4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1863.121 ; gain = 0.000 ; free physical = 3198 ; free virtual = 26351

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1863.121 ; gain = 0.000 ; free physical = 3198 ; free virtual = 26351
Ending Logic Optimization Task | Checksum: 1514693c4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1863.121 ; gain = 0.000 ; free physical = 3198 ; free virtual = 26351

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 260 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 520
Ending PowerOpt Patch Enables Task | Checksum: 166973cbf

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2433.551 ; gain = 0.000 ; free physical = 2709 ; free virtual = 25862
Ending Power Optimization Task | Checksum: 166973cbf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2433.551 ; gain = 570.430 ; free physical = 2709 ; free virtual = 25862
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2433.551 ; gain = 1051.945 ; free physical = 2709 ; free virtual = 25862
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2433.551 ; gain = 0.000 ; free physical = 2705 ; free virtual = 25861
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2434.539 ; gain = 0.000 ; free physical = 2697 ; free virtual = 25857
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2434.539 ; gain = 0.000 ; free physical = 2696 ; free virtual = 25857

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2434.539 ; gain = 0.000 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2434.539 ; gain = 0.000 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.4 ClockRegionPlacementChecker

Phase 1.1.1.5 IOLockPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.6 DSPChecker | Checksum: 98566580

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 98566580

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 98566580

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857
Phase 1.1.1.5 IOLockPlacementChecker | Checksum: 98566580

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 98566580

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 98566580

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.11 DisallowedInsts
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.12 HdioRelatedChecker
Phase 1.1.1.11 DisallowedInsts | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.12 HdioRelatedChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857
Phase 1.1.1.4 ClockRegionPlacementChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2696 ; free virtual = 25857
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 98566580

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2695 ; free virtual = 25856
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 98566580

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2695 ; free virtual = 25855
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2695 ; free virtual = 25855

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2695 ; free virtual = 25855

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2695 ; free virtual = 25855
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 15cdf3a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2695 ; free virtual = 25855
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 101417dea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2695 ; free virtual = 25855

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 681d3320

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2695 ; free virtual = 25855

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 681d3320

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2694 ; free virtual = 25855
Phase 1.2.1 Place Init Design | Checksum: 538fe830

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2694 ; free virtual = 25855
Phase 1.2 Build Placer Netlist Model | Checksum: 538fe830

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2694 ; free virtual = 25855

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 538fe830

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2694 ; free virtual = 25855
Phase 1 Placer Initialization | Checksum: 538fe830

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2450.547 ; gain = 16.008 ; free physical = 2694 ; free virtual = 25855

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b3d70ca8

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2693 ; free virtual = 25854

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b3d70ca8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2693 ; free virtual = 25854

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15ad81362

Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2692 ; free virtual = 25853

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 95454360

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2692 ; free virtual = 25853

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 95454360

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2692 ; free virtual = 25853

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 109a18a1c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2692 ; free virtual = 25853

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 146163c21

Time (s): cpu = 00:01:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2691 ; free virtual = 25852

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 10f4ce558

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2690 ; free virtual = 25851

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17900b446

Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2691 ; free virtual = 25852

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13ffceeac

Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2691 ; free virtual = 25852

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 162433989

Time (s): cpu = 00:01:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2689 ; free virtual = 25850
Phase 3 Detail Placement | Checksum: 162433989

Time (s): cpu = 00:01:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2689 ; free virtual = 25850

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 14262d6c4

Time (s): cpu = 00:01:30 ; elapsed = 00:00:40 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2690 ; free virtual = 25851

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.007. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1c1b4fff9

Time (s): cpu = 00:01:39 ; elapsed = 00:00:48 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2690 ; free virtual = 25851
Phase 4.1 Post Commit Optimization | Checksum: 1c1b4fff9

Time (s): cpu = 00:01:39 ; elapsed = 00:00:48 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2690 ; free virtual = 25851

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1c1b4fff9

Time (s): cpu = 00:01:39 ; elapsed = 00:00:48 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2690 ; free virtual = 25851

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1c1b4fff9

Time (s): cpu = 00:01:39 ; elapsed = 00:00:48 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2690 ; free virtual = 25851

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1c1b4fff9

Time (s): cpu = 00:01:39 ; elapsed = 00:00:49 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2690 ; free virtual = 25851

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1c1b4fff9

Time (s): cpu = 00:01:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2688 ; free virtual = 25849

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: c90b346f

Time (s): cpu = 00:01:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2683 ; free virtual = 25844
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c90b346f

Time (s): cpu = 00:01:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2683 ; free virtual = 25844
Ending Placer Task | Checksum: 8a37b886

Time (s): cpu = 00:01:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2683 ; free virtual = 25844
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2490.566 ; gain = 56.027 ; free physical = 2683 ; free virtual = 25844
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2640 ; free virtual = 25845
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2671 ; free virtual = 25843
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2670 ; free virtual = 25842
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2669 ; free virtual = 25842
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 883238c0 ConstDB: 0 ShapeSum: 2057fc6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17ee37616

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2661 ; free virtual = 25833

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17ee37616

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2661 ; free virtual = 25833

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17ee37616

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2660 ; free virtual = 25832

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17ee37616

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2660 ; free virtual = 25832
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22e699311

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2660 ; free virtual = 25832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.047  | TNS=0.000  | WHS=-0.238 | THS=-273.295|

Phase 2 Router Initialization | Checksum: 18cb0be25

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2660 ; free virtual = 25832

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 185fe079a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2343
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 28a8e0cad

Time (s): cpu = 00:01:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.141 | TNS=-0.165 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1d8c7b40e

Time (s): cpu = 00:01:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1c372fa76

Time (s): cpu = 00:01:59 ; elapsed = 00:00:33 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778
Phase 4.1.2 GlobIterForTiming | Checksum: 12e252957

Time (s): cpu = 00:01:59 ; elapsed = 00:00:33 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778
Phase 4.1 Global Iteration 0 | Checksum: 12e252957

Time (s): cpu = 00:01:59 ; elapsed = 00:00:33 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 21e2b45fa

Time (s): cpu = 00:02:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.121  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c7ebf2ce

Time (s): cpu = 00:02:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778
Phase 4 Rip-up And Reroute | Checksum: 1c7ebf2ce

Time (s): cpu = 00:02:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bd53908f

Time (s): cpu = 00:02:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.121  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bd53908f

Time (s): cpu = 00:02:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bd53908f

Time (s): cpu = 00:02:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778
Phase 5 Delay and Skew Optimization | Checksum: 1bd53908f

Time (s): cpu = 00:02:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 130a6584c

Time (s): cpu = 00:02:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.121  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16d62bce3

Time (s): cpu = 00:02:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778
Phase 6 Post Hold Fix | Checksum: 16d62bce3

Time (s): cpu = 00:02:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.5968 %
  Global Horizontal Routing Utilization  = 13.1551 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c568044b

Time (s): cpu = 00:02:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c568044b

Time (s): cpu = 00:02:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 247fea4e3

Time (s): cpu = 00:02:13 ; elapsed = 00:00:38 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.121  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 247fea4e3

Time (s): cpu = 00:02:13 ; elapsed = 00:00:38 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:13 ; elapsed = 00:00:38 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2605 ; free virtual = 25778

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:15 ; elapsed = 00:00:40 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2603 ; free virtual = 25776
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2490.566 ; gain = 0.000 ; free physical = 2549 ; free virtual = 25777
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 11:32:52 2016...
