<div id="pf168" class="pf w0 h0" data-page-no="168"><div class="pc pc168 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg168.png"/><div class="t m0 xb4 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">DMA_DCR<span class="ff7">n</span><span class="ws0"> field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">1010<span class="_ _189"> </span>Circular buffer size is 8 KB</div><div class="t m0 x83 h7 y11cc ff2 fs4 fc0 sc0 ls0 ws0">1011<span class="_ _189"> </span>Circular buffer size is 16 KB</div><div class="t m0 x83 h7 y1ff9 ff2 fs4 fc0 sc0 ls0 ws0">1100<span class="_ _189"> </span>Circular buffer size is 32 KB</div><div class="t m0 x83 h7 y1ffa ff2 fs4 fc0 sc0 ls0 ws0">1101<span class="_ _189"> </span>Circular buffer size is 64 KB</div><div class="t m0 x83 h7 y13b7 ff2 fs4 fc0 sc0 ls0 ws0">1110<span class="_ _189"> </span>Circular buffer size is 128 KB</div><div class="t m0 x83 h7 y1ffb ff2 fs4 fc0 sc0 ls0 ws0">1111<span class="_ _189"> </span>Circular buffer size is 256 KB</div><div class="t m0 x97 h7 y1ffc ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y1a69 ff2 fs4 fc0 sc0 ls0">D_REQ</div><div class="t m0 x83 h7 y1ffc ff2 fs4 fc0 sc0 ls0 ws0">Disable request</div><div class="t m0 x83 h7 yf8d ff2 fs4 fc0 sc0 ls0 ws0">DMA hardware automatically clears the corresponding DCRn[ERQ] bit when the byte count register</div><div class="t m0 x83 h7 y11d2 ff2 fs4 fc0 sc0 ls0 ws0">reaches zero.</div><div class="t m0 x83 h7 y1ffd ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>ERQ bit is not affected.</div><div class="t m0 x83 h7 y1ffe ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>ERQ bit is cleared when the BCR is exhausted.</div><div class="t m0 x97 h7 y162d ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x91 h7 y1209 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y162d ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1209 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y1126 ff2 fs4 fc0 sc0 ls0">5–4</div><div class="t m0 x60 h7 y1fff ff2 fs4 fc0 sc0 ls0">LINKCC</div><div class="t m0 x83 h7 y1126 ff2 fs4 fc0 sc0 ls0 ws0">Link channel control</div><div class="t m0 x83 h7 y2000 ff2 fs4 fc0 sc0 ls0 ws0">Allows DMA channels to have their transfers linked. The current DMA channel triggers a DMA request to</div><div class="t m0 x83 h7 y2001 ff2 fs4 fc0 sc0 ls0 ws0">the linked channels (LCH1 or LCH2) depending on the condition described by the LINKCC bits.</div><div class="t m0 x83 h7 y2002 ff2 fs4 fc0 sc0 ls0 ws0">If not in cycle steal mode (DCRn[CS]=0) and LINKCC equals 01 or 10, no link to LCH1 occurs.</div><div class="t m0 x83 h7 y2003 ff2 fs4 fc0 sc0 ls0 ws0">If LINKCC equals 01, a link to LCH1 is created after each cycle-steal transfer performed by the current</div><div class="t m0 x83 h7 y2004 ff2 fs4 fc0 sc0 ls0 ws0">DMA channel is completed. As the last cycle-steal is performed and the BCR reaches zero, then the link to</div><div class="t m0 x83 h7 y2005 ff2 fs4 fc0 sc0 ls0 ws0">LCH1 is closed and a link to LCH2 is created.</div><div class="t m0 x83 h7 y2006 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>No channel-to-channel linking</div><div class="t m0 x83 h7 y2007 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the</div><div class="t m0 x10c h7 y2008 ff2 fs4 fc0 sc0 ls0 ws0">BCR decrements to zero</div><div class="t m0 x83 h7 y2009 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>Perform a link to channel LCH1 after each cycle-steal transfer</div><div class="t m0 x83 h7 y200a ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>Perform a link to channel LCH1 after the BCR decrements to zero</div><div class="t m0 x1 h7 y200b ff2 fs4 fc0 sc0 ls0">3–2</div><div class="t m0 x3a h7 y200c ff2 fs4 fc0 sc0 ls0">LCH1</div><div class="t m0 x83 h7 y200b ff2 fs4 fc0 sc0 ls0 ws0">Link channel 1</div><div class="t m0 x83 h7 y200d ff2 fs4 fc0 sc0 ls0 ws0">Indicates the DMA channel assigned as link channel 1. The link channel number cannot be the same as</div><div class="t m0 x83 h7 y200e ff2 fs4 fc0 sc0 ls0 ws0">the currently executing channel, and generates a configuration error if this is attempted (DSRn[CE] is set).</div><div class="t m0 x83 h7 y200f ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>DMA Channel 0</div><div class="t m0 x83 h7 y2010 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>DMA Channel 1</div><div class="t m0 x83 h7 y2011 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>DMA Channel 2</div><div class="t m0 x83 h7 y2012 ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>DMA Channel 3</div><div class="t m0 x1 h7 y2013 ff2 fs4 fc0 sc0 ls0">1–0</div><div class="t m0 x3a h7 y2014 ff2 fs4 fc0 sc0 ls0">LCH2</div><div class="t m0 x83 h7 y2013 ff2 fs4 fc0 sc0 ls0 ws0">Link channel 2</div><div class="t m0 x83 h7 y2015 ff2 fs4 fc0 sc0 ls0 ws0">Indicates the DMA channel assigned as link channel 2. The link channel number cannot be the same as</div><div class="t m0 x83 h7 y2016 ff2 fs4 fc0 sc0 ls0 ws0">the currently executing channel, and generates a configuration error if this is attempted (DSRn[CE] is set).</div><div class="t m0 x83 h7 y2017 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>DMA Channel 0</div><div class="t m0 x83 h7 y2018 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>DMA Channel 1</div><div class="t m0 x83 h7 y2019 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>DMA Channel 2</div><div class="t m0 x83 h7 y201a ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>DMA Channel 3</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map and Registers</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">360<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
