// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_graph_top_rfi_C_MADCpt_2048_3_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write
);

parameter    ap_ST_fsm_state1 = 65'd1;
parameter    ap_ST_fsm_state2 = 65'd2;
parameter    ap_ST_fsm_state3 = 65'd4;
parameter    ap_ST_fsm_state4 = 65'd8;
parameter    ap_ST_fsm_state5 = 65'd16;
parameter    ap_ST_fsm_state6 = 65'd32;
parameter    ap_ST_fsm_state7 = 65'd64;
parameter    ap_ST_fsm_state8 = 65'd128;
parameter    ap_ST_fsm_state9 = 65'd256;
parameter    ap_ST_fsm_state10 = 65'd512;
parameter    ap_ST_fsm_state11 = 65'd1024;
parameter    ap_ST_fsm_state12 = 65'd2048;
parameter    ap_ST_fsm_state13 = 65'd4096;
parameter    ap_ST_fsm_state14 = 65'd8192;
parameter    ap_ST_fsm_state15 = 65'd16384;
parameter    ap_ST_fsm_state16 = 65'd32768;
parameter    ap_ST_fsm_state17 = 65'd65536;
parameter    ap_ST_fsm_state18 = 65'd131072;
parameter    ap_ST_fsm_state19 = 65'd262144;
parameter    ap_ST_fsm_state20 = 65'd524288;
parameter    ap_ST_fsm_state21 = 65'd1048576;
parameter    ap_ST_fsm_state22 = 65'd2097152;
parameter    ap_ST_fsm_state23 = 65'd4194304;
parameter    ap_ST_fsm_state24 = 65'd8388608;
parameter    ap_ST_fsm_state25 = 65'd16777216;
parameter    ap_ST_fsm_state26 = 65'd33554432;
parameter    ap_ST_fsm_state27 = 65'd67108864;
parameter    ap_ST_fsm_state28 = 65'd134217728;
parameter    ap_ST_fsm_state29 = 65'd268435456;
parameter    ap_ST_fsm_state30 = 65'd536870912;
parameter    ap_ST_fsm_state31 = 65'd1073741824;
parameter    ap_ST_fsm_state32 = 65'd2147483648;
parameter    ap_ST_fsm_state33 = 65'd4294967296;
parameter    ap_ST_fsm_state34 = 65'd8589934592;
parameter    ap_ST_fsm_state35 = 65'd17179869184;
parameter    ap_ST_fsm_state36 = 65'd34359738368;
parameter    ap_ST_fsm_state37 = 65'd68719476736;
parameter    ap_ST_fsm_state38 = 65'd137438953472;
parameter    ap_ST_fsm_state39 = 65'd274877906944;
parameter    ap_ST_fsm_state40 = 65'd549755813888;
parameter    ap_ST_fsm_state41 = 65'd1099511627776;
parameter    ap_ST_fsm_state42 = 65'd2199023255552;
parameter    ap_ST_fsm_state43 = 65'd4398046511104;
parameter    ap_ST_fsm_state44 = 65'd8796093022208;
parameter    ap_ST_fsm_state45 = 65'd17592186044416;
parameter    ap_ST_fsm_state46 = 65'd35184372088832;
parameter    ap_ST_fsm_state47 = 65'd70368744177664;
parameter    ap_ST_fsm_state48 = 65'd140737488355328;
parameter    ap_ST_fsm_state49 = 65'd281474976710656;
parameter    ap_ST_fsm_state50 = 65'd562949953421312;
parameter    ap_ST_fsm_state51 = 65'd1125899906842624;
parameter    ap_ST_fsm_state52 = 65'd2251799813685248;
parameter    ap_ST_fsm_state53 = 65'd4503599627370496;
parameter    ap_ST_fsm_state54 = 65'd9007199254740992;
parameter    ap_ST_fsm_state55 = 65'd18014398509481984;
parameter    ap_ST_fsm_state56 = 65'd36028797018963968;
parameter    ap_ST_fsm_state57 = 65'd72057594037927936;
parameter    ap_ST_fsm_state58 = 65'd144115188075855872;
parameter    ap_ST_fsm_state59 = 65'd288230376151711744;
parameter    ap_ST_fsm_state60 = 65'd576460752303423488;
parameter    ap_ST_fsm_state61 = 65'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 65'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 65'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 65'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 65'd18446744073709551616;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout;
input   stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n;
output   stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read;
input  [63:0] stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout;
input   stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n;
output   stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read;
output  [63:0] stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din;
input   stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n;
output   stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write;
output  [63:0] stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din;
input   stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n;
output   stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read;
reg stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read;
reg stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write;
reg stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [64:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] grp_fu_254_p2;
reg   [63:0] reg_276;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state36;
wire   [63:0] grp_fu_258_p2;
reg   [63:0] reg_281;
wire   [63:0] grp_fu_262_p2;
reg   [63:0] reg_286;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state61;
wire   [63:0] grp_fu_267_p2;
reg   [63:0] reg_293;
wire   [31:0] grp_fu_240_p1;
reg   [31:0] reg_300;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state45;
wire   [31:0] grp_fu_243_p1;
reg   [31:0] reg_305;
wire   [63:0] grp_fu_246_p1;
reg   [63:0] reg_310;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state47;
wire   [63:0] grp_fu_250_p1;
reg   [63:0] reg_316;
wire    ap_CS_fsm_state5;
wire   [63:0] sorted_list_R_i_q1;
reg   [63:0] sorted_list_R_i_load_reg_342;
wire    ap_CS_fsm_state6;
wire   [63:0] sorted_list_R_i_q0;
reg   [63:0] sorted_list_R_i_load_1_reg_347;
wire   [63:0] sorted_list_I_i_q1;
reg   [63:0] sorted_list_I_i_load_reg_352;
wire   [63:0] sorted_list_I_i_q0;
reg   [63:0] sorted_list_I_i_load_1_reg_357;
wire    ap_CS_fsm_state28;
wire   [63:0] sorted_deviated_list_R_i_q1;
reg   [63:0] sorted_deviated_list_R_i_load_reg_382;
wire    ap_CS_fsm_state29;
wire   [63:0] sorted_deviated_list_R_i_q0;
reg   [63:0] sorted_deviated_list_R_i_load_1_reg_387;
wire   [63:0] sorted_deviated_list_I_i_q1;
reg   [63:0] sorted_deviated_list_I_i_load_reg_392;
wire   [63:0] sorted_deviated_list_I_i_q0;
reg   [63:0] sorted_deviated_list_I_i_load_1_reg_397;
reg   [10:0] sorted_list_R_i_address0;
reg    sorted_list_R_i_ce0;
reg    sorted_list_R_i_we0;
wire   [10:0] sorted_list_R_i_address1;
reg    sorted_list_R_i_ce1;
reg   [10:0] sorted_list_I_i_address0;
reg    sorted_list_I_i_ce0;
reg    sorted_list_I_i_we0;
wire   [10:0] sorted_list_I_i_address1;
reg    sorted_list_I_i_ce1;
reg   [10:0] RDRi_address0;
reg    RDRi_ce0;
reg    RDRi_we0;
wire   [63:0] RDRi_q0;
reg   [10:0] RDIi_address0;
reg    RDIi_ce0;
reg    RDIi_we0;
wire   [63:0] RDIi_q0;
reg   [10:0] deviation_list_R_address0;
reg    deviation_list_R_ce0;
reg    deviation_list_R_we0;
wire   [63:0] deviation_list_R_q0;
reg   [10:0] deviation_list_I_address0;
reg    deviation_list_I_ce0;
reg    deviation_list_I_we0;
wire   [63:0] deviation_list_I_q0;
reg   [10:0] sorted_deviated_list_R_i_address0;
reg    sorted_deviated_list_R_i_ce0;
reg    sorted_deviated_list_R_i_we0;
wire   [10:0] sorted_deviated_list_R_i_address1;
reg    sorted_deviated_list_R_i_ce1;
reg   [10:0] sorted_deviated_list_I_i_address0;
reg    sorted_deviated_list_I_i_ce0;
reg    sorted_deviated_list_I_i_we0;
wire   [10:0] sorted_deviated_list_I_i_address1;
reg    sorted_deviated_list_I_i_ce1;
reg   [10:0] MRo_address0;
reg    MRo_ce0;
reg    MRo_we0;
wire   [63:0] MRo_q0;
reg   [10:0] MIo_address0;
reg    MIo_ce0;
reg    MIo_we0;
wire   [63:0] MIo_q0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_done;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_idle;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_ready;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read;
wire   [10:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_address0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_ce0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_we0;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_d0;
wire   [10:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_address0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_ce0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_we0;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_d0;
wire    grp_sortList_fu_196_ap_start;
wire    grp_sortList_fu_196_ap_done;
wire    grp_sortList_fu_196_ap_idle;
wire    grp_sortList_fu_196_ap_ready;
wire   [10:0] grp_sortList_fu_196_data_address0;
wire    grp_sortList_fu_196_data_ce0;
reg   [63:0] grp_sortList_fu_196_data_q0;
wire   [10:0] grp_sortList_fu_196_sorted_list_address0;
wire    grp_sortList_fu_196_sorted_list_ce0;
wire    grp_sortList_fu_196_sorted_list_we0;
wire   [63:0] grp_sortList_fu_196_sorted_list_d0;
wire    grp_sortList_fu_202_ap_start;
wire    grp_sortList_fu_202_ap_done;
wire    grp_sortList_fu_202_ap_idle;
wire    grp_sortList_fu_202_ap_ready;
wire   [10:0] grp_sortList_fu_202_data_address0;
wire    grp_sortList_fu_202_data_ce0;
reg   [63:0] grp_sortList_fu_202_data_q0;
wire   [10:0] grp_sortList_fu_202_sorted_list_address0;
wire    grp_sortList_fu_202_sorted_list_ce0;
wire    grp_sortList_fu_202_sorted_list_we0;
wire   [63:0] grp_sortList_fu_202_sorted_list_d0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_done;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_idle;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_ready;
wire   [10:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_address0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_ce0;
wire   [10:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_address0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_ce0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_we0;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_d0;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din0;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din1;
wire   [0:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_opcode;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_ce;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_done;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_idle;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_ready;
wire   [10:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_address0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_ce0;
wire   [10:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_address0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_ce0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_we0;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_d0;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din0;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din1;
wire   [0:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_opcode;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_ce;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_done;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_idle;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_ready;
wire   [10:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_address0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_ce0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_we0;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_d0;
wire   [10:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_address0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_ce0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_we0;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_d0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_idle;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_ready;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write;
wire   [63:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write;
wire   [10:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_address0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_ce0;
wire   [10:0] grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_address0;
wire    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_ce0;
reg    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg;
reg    ap_block_state1_ignore_call27;
wire    ap_CS_fsm_state2;
reg    grp_sortList_fu_196_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state27;
reg    grp_sortList_fu_202_ap_start_reg;
reg    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg;
wire    ap_CS_fsm_state25;
reg    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg;
reg    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
reg    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state46;
reg   [63:0] grp_fu_254_p0;
reg   [63:0] grp_fu_254_p1;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state30;
reg   [63:0] grp_fu_258_p0;
reg   [63:0] grp_fu_258_p1;
reg   [63:0] grp_fu_262_p0;
reg   [63:0] grp_fu_262_p1;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state55;
reg   [63:0] grp_fu_267_p0;
reg   [63:0] grp_fu_267_p1;
reg   [1:0] grp_fu_254_opcode;
reg    grp_fu_254_ce;
reg   [1:0] grp_fu_258_opcode;
reg    grp_fu_258_ce;
reg   [64:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_block_state4_on_subcall_done;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_block_state25_on_subcall_done;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_block_state27_on_subcall_done;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
reg    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
reg    ap_ST_fsm_state65_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 65'd1;
#0 grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg = 1'b0;
#0 grp_sortList_fu_196_ap_start_reg = 1'b0;
#0 grp_sortList_fu_202_ap_start_reg = 1'b0;
#0 grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg = 1'b0;
#0 grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg = 1'b0;
#0 grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg = 1'b0;
#0 grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg = 1'b0;
end

top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
sorted_list_R_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorted_list_R_i_address0),
    .ce0(sorted_list_R_i_ce0),
    .we0(sorted_list_R_i_we0),
    .d0(grp_sortList_fu_196_sorted_list_d0),
    .q0(sorted_list_R_i_q0),
    .address1(sorted_list_R_i_address1),
    .ce1(sorted_list_R_i_ce1),
    .q1(sorted_list_R_i_q1)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
sorted_list_I_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorted_list_I_i_address0),
    .ce0(sorted_list_I_i_ce0),
    .we0(sorted_list_I_i_we0),
    .d0(grp_sortList_fu_202_sorted_list_d0),
    .q0(sorted_list_I_i_q0),
    .address1(sorted_list_I_i_address1),
    .ce1(sorted_list_I_i_ce1),
    .q1(sorted_list_I_i_q1)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RDRi_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RDRi_address0),
    .ce0(RDRi_ce0),
    .we0(RDRi_we0),
    .d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_d0),
    .q0(RDRi_q0)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RDIi_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RDIi_address0),
    .ce0(RDIi_ce0),
    .we0(RDIi_we0),
    .d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_d0),
    .q0(RDIi_q0)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
deviation_list_R_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(deviation_list_R_address0),
    .ce0(deviation_list_R_ce0),
    .we0(deviation_list_R_we0),
    .d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_d0),
    .q0(deviation_list_R_q0)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
deviation_list_I_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(deviation_list_I_address0),
    .ce0(deviation_list_I_ce0),
    .we0(deviation_list_I_we0),
    .d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_d0),
    .q0(deviation_list_I_q0)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
sorted_deviated_list_R_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorted_deviated_list_R_i_address0),
    .ce0(sorted_deviated_list_R_i_ce0),
    .we0(sorted_deviated_list_R_i_we0),
    .d0(grp_sortList_fu_196_sorted_list_d0),
    .q0(sorted_deviated_list_R_i_q0),
    .address1(sorted_deviated_list_R_i_address1),
    .ce1(sorted_deviated_list_R_i_ce1),
    .q1(sorted_deviated_list_R_i_q1)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
sorted_deviated_list_I_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorted_deviated_list_I_i_address0),
    .ce0(sorted_deviated_list_I_i_ce0),
    .we0(sorted_deviated_list_I_i_we0),
    .d0(grp_sortList_fu_202_sorted_list_d0),
    .q0(sorted_deviated_list_I_i_q0),
    .address1(sorted_deviated_list_I_i_address1),
    .ce1(sorted_deviated_list_I_i_ce1),
    .q1(sorted_deviated_list_I_i_q1)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
MRo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(MRo_address0),
    .ce0(MRo_ce0),
    .we0(MRo_we0),
    .d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_d0),
    .q0(MRo_q0)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
MIo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(MIo_address0),
    .ce0(MIo_ce0),
    .we0(MIo_we0),
    .d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_d0),
    .q0(MIo_q0)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start),
    .ap_done(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_done),
    .ap_idle(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_idle),
    .ap_ready(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_ready),
    .stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout(stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout),
    .stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n(stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n),
    .stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read),
    .stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout(stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout),
    .stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n(stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n),
    .stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read),
    .RDRi_address0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_address0),
    .RDRi_ce0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_ce0),
    .RDRi_we0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_we0),
    .RDRi_d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_d0),
    .RDIi_address0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_address0),
    .RDIi_ce0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_ce0),
    .RDIi_we0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_we0),
    .RDIi_d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_d0)
);

top_graph_top_rfi_C_sortList grp_sortList_fu_196(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sortList_fu_196_ap_start),
    .ap_done(grp_sortList_fu_196_ap_done),
    .ap_idle(grp_sortList_fu_196_ap_idle),
    .ap_ready(grp_sortList_fu_196_ap_ready),
    .data_address0(grp_sortList_fu_196_data_address0),
    .data_ce0(grp_sortList_fu_196_data_ce0),
    .data_q0(grp_sortList_fu_196_data_q0),
    .sorted_list_address0(grp_sortList_fu_196_sorted_list_address0),
    .sorted_list_ce0(grp_sortList_fu_196_sorted_list_ce0),
    .sorted_list_we0(grp_sortList_fu_196_sorted_list_we0),
    .sorted_list_d0(grp_sortList_fu_196_sorted_list_d0)
);

top_graph_top_rfi_C_sortList grp_sortList_fu_202(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sortList_fu_202_ap_start),
    .ap_done(grp_sortList_fu_202_ap_done),
    .ap_idle(grp_sortList_fu_202_ap_idle),
    .ap_ready(grp_sortList_fu_202_ap_ready),
    .data_address0(grp_sortList_fu_202_data_address0),
    .data_ce0(grp_sortList_fu_202_data_ce0),
    .data_q0(grp_sortList_fu_202_data_q0),
    .sorted_list_address0(grp_sortList_fu_202_sorted_list_address0),
    .sorted_list_ce0(grp_sortList_fu_202_sorted_list_ce0),
    .sorted_list_we0(grp_sortList_fu_202_sorted_list_we0),
    .sorted_list_d0(grp_sortList_fu_202_sorted_list_d0)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start),
    .ap_done(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_done),
    .ap_idle(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_idle),
    .ap_ready(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_ready),
    .sorted_list_R_i_address0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_address0),
    .sorted_list_R_i_ce0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_ce0),
    .sorted_list_R_i_q0(sorted_list_R_i_q0),
    .median_R(reg_310),
    .deviation_list_R_address0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_address0),
    .deviation_list_R_ce0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_ce0),
    .deviation_list_R_we0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_we0),
    .deviation_list_R_d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_d0),
    .grp_fu_258_p_din0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din0),
    .grp_fu_258_p_din1(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din1),
    .grp_fu_258_p_opcode(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_opcode),
    .grp_fu_258_p_dout0(grp_fu_258_p2),
    .grp_fu_258_p_ce(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_ce)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start),
    .ap_done(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_done),
    .ap_idle(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_idle),
    .ap_ready(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_ready),
    .sorted_list_I_i_address0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_address0),
    .sorted_list_I_i_ce0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_ce0),
    .sorted_list_I_i_q0(sorted_list_I_i_q0),
    .median_I_i(reg_316),
    .deviation_list_I_address0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_address0),
    .deviation_list_I_ce0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_ce0),
    .deviation_list_I_we0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_we0),
    .deviation_list_I_d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_d0),
    .grp_fu_254_p_din0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din0),
    .grp_fu_254_p_din1(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din1),
    .grp_fu_254_p_opcode(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_opcode),
    .grp_fu_254_p_dout0(grp_fu_254_p2),
    .grp_fu_254_p_ce(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_ce)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start),
    .ap_done(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_done),
    .ap_idle(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_idle),
    .ap_ready(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_ready),
    .MRo_address0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_address0),
    .MRo_ce0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_ce0),
    .MRo_we0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_we0),
    .MRo_d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_d0),
    .mul_i(reg_286),
    .MIo_address0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_address0),
    .MIo_ce0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_ce0),
    .MIo_we0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_we0),
    .MIo_d0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_d0),
    .mul2_i(reg_293)
);

top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start),
    .ap_done(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done),
    .ap_idle(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_idle),
    .ap_ready(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_ready),
    .stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din),
    .stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n(stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n),
    .stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write),
    .stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din),
    .stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n(stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n),
    .stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write),
    .MRo_address0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_address0),
    .MRo_ce0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_ce0),
    .MRo_q0(MRo_q0),
    .MIo_address0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_address0),
    .MIo_ce0(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_ce0),
    .MIo_q0(MIo_q0)
);

top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fptrunc_64ns_32_2_no_dsp_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_286),
    .ce(1'b1),
    .dout(grp_fu_240_p1)
);

top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fptrunc_64ns_32_2_no_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_293),
    .ce(1'b1),
    .dout(grp_fu_243_p1)
);

top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_300),
    .ce(1'b1),
    .dout(grp_fu_246_p1)
);

top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_305),
    .ce(1'b1),
    .dout(grp_fu_250_p1)
);

top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_7_full_dsp_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_254_p0),
    .din1(grp_fu_254_p1),
    .opcode(grp_fu_254_opcode),
    .ce(grp_fu_254_ce),
    .dout(grp_fu_254_p2)
);

top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_7_full_dsp_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_258_p0),
    .din1(grp_fu_258_p1),
    .opcode(grp_fu_258_opcode),
    .ce(grp_fu_258_ce),
    .dout(grp_fu_258_p2)
);

top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_262_p0),
    .din1(grp_fu_262_p1),
    .ce(1'b1),
    .dout(grp_fu_262_p2)
);

top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_267_p0),
    .din1(grp_fu_267_p1),
    .ce(1'b1),
    .dout(grp_fu_267_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state65))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state62)) begin
            grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_ready == 1'b1)) begin
            grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state64)) begin
            grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg <= 1'b1;
        end else if ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_ready == 1'b1)) begin
            grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg <= 1'b1;
        end else if ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_ready == 1'b1)) begin
            grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg <= 1'b1;
        end else if ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_ready == 1'b1)) begin
            grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg <= 1'b1;
        end else if ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_ready == 1'b1)) begin
            grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sortList_fu_196_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
            grp_sortList_fu_196_ap_start_reg <= 1'b1;
        end else if ((grp_sortList_fu_196_ap_ready == 1'b1)) begin
            grp_sortList_fu_196_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sortList_fu_202_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3))) begin
            grp_sortList_fu_202_ap_start_reg <= 1'b1;
        end else if ((grp_sortList_fu_202_ap_ready == 1'b1)) begin
            grp_sortList_fu_202_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_276 <= grp_fu_254_p2;
        reg_281 <= grp_fu_258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state20))) begin
        reg_286 <= grp_fu_262_p2;
        reg_293 <= grp_fu_267_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state22))) begin
        reg_300 <= grp_fu_240_p1;
        reg_305 <= grp_fu_243_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state24))) begin
        reg_310 <= grp_fu_246_p1;
        reg_316 <= grp_fu_250_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        sorted_deviated_list_I_i_load_1_reg_397 <= sorted_deviated_list_I_i_q0;
        sorted_deviated_list_I_i_load_reg_392 <= sorted_deviated_list_I_i_q1;
        sorted_deviated_list_R_i_load_1_reg_387 <= sorted_deviated_list_R_i_q0;
        sorted_deviated_list_R_i_load_reg_382 <= sorted_deviated_list_R_i_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sorted_list_I_i_load_1_reg_357 <= sorted_list_I_i_q0;
        sorted_list_I_i_load_reg_352 <= sorted_list_I_i_q1;
        sorted_list_R_i_load_1_reg_347 <= sorted_list_R_i_q0;
        sorted_list_R_i_load_reg_342 <= sorted_list_R_i_q1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        MIo_address0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_address0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        MIo_address0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_address0;
    end else begin
        MIo_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        MIo_ce0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_ce0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        MIo_ce0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_ce0;
    end else begin
        MIo_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        MIo_we0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_we0;
    end else begin
        MIo_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        MRo_address0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_address0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        MRo_address0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_address0;
    end else begin
        MRo_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        MRo_ce0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_ce0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        MRo_ce0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_ce0;
    end else begin
        MRo_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        MRo_we0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_we0;
    end else begin
        MRo_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        RDIi_address0 = grp_sortList_fu_202_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RDIi_address0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_address0;
    end else begin
        RDIi_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        RDIi_ce0 = grp_sortList_fu_202_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RDIi_ce0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_ce0;
    end else begin
        RDIi_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        RDIi_we0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_we0;
    end else begin
        RDIi_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        RDRi_address0 = grp_sortList_fu_196_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RDRi_address0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_address0;
    end else begin
        RDRi_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        RDRi_ce0 = grp_sortList_fu_196_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RDRi_ce0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_ce0;
    end else begin
        RDRi_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        RDRi_we0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_we0;
    end else begin
        RDRi_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state25_on_subcall_done)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state27_on_subcall_done)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

always @ (*) begin
    if ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state63_blk = 1'b1;
    end else begin
        ap_ST_fsm_state63_blk = 1'b0;
    end
end

assign ap_ST_fsm_state64_blk = 1'b0;

always @ (*) begin
    if ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done == 1'b0)) begin
        ap_ST_fsm_state65_blk = 1'b1;
    end else begin
        ap_ST_fsm_state65_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state65))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state65))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        deviation_list_I_address0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        deviation_list_I_address0 = grp_sortList_fu_202_data_address0;
    end else begin
        deviation_list_I_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        deviation_list_I_ce0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        deviation_list_I_ce0 = grp_sortList_fu_202_data_ce0;
    end else begin
        deviation_list_I_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        deviation_list_I_we0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_we0;
    end else begin
        deviation_list_I_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        deviation_list_R_address0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        deviation_list_R_address0 = grp_sortList_fu_196_data_address0;
    end else begin
        deviation_list_R_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        deviation_list_R_ce0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        deviation_list_R_ce0 = grp_sortList_fu_196_data_ce0;
    end else begin
        deviation_list_R_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        deviation_list_R_we0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_we0;
    end else begin
        deviation_list_R_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_254_ce = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_ce;
    end else begin
        grp_fu_254_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_254_opcode = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_fu_254_opcode = 2'd0;
    end else begin
        grp_fu_254_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_254_p0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_254_p0 = sorted_deviated_list_R_i_load_reg_382;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_254_p0 = sorted_list_R_i_load_reg_342;
    end else begin
        grp_fu_254_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_254_p1 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_254_p1 = sorted_deviated_list_R_i_load_1_reg_387;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_254_p1 = sorted_list_R_i_load_1_reg_347;
    end else begin
        grp_fu_254_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_258_ce = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_ce;
    end else begin
        grp_fu_258_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_258_opcode = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_fu_258_opcode = 2'd0;
    end else begin
        grp_fu_258_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_258_p0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_258_p0 = sorted_deviated_list_I_i_load_reg_392;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_258_p0 = sorted_list_I_i_load_reg_352;
    end else begin
        grp_fu_258_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_258_p1 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_258_p1 = sorted_deviated_list_I_i_load_1_reg_397;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_258_p1 = sorted_list_I_i_load_1_reg_357;
    end else begin
        grp_fu_258_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_262_p0 = reg_286;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_262_p0 = reg_310;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_262_p0 = reg_276;
    end else begin
        grp_fu_262_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_262_p1 = 64'd4613937818241073152;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_262_p1 = 64'd4609355855980186409;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_262_p1 = 64'd4602678819172646912;
    end else begin
        grp_fu_262_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_267_p0 = reg_293;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_267_p0 = reg_316;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_267_p0 = reg_281;
    end else begin
        grp_fu_267_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_267_p1 = 64'd4613937818241073152;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_267_p1 = 64'd4609355855980186409;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_267_p1 = 64'd4602678819172646912;
    end else begin
        grp_fu_267_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_sortList_fu_196_data_q0 = deviation_list_R_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_sortList_fu_196_data_q0 = RDRi_q0;
    end else begin
        grp_sortList_fu_196_data_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_sortList_fu_202_data_q0 = deviation_list_I_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_sortList_fu_202_data_q0 = RDIi_q0;
    end else begin
        grp_sortList_fu_202_data_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        sorted_deviated_list_I_i_address0 = 64'd1024;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        sorted_deviated_list_I_i_address0 = grp_sortList_fu_202_sorted_list_address0;
    end else begin
        sorted_deviated_list_I_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        sorted_deviated_list_I_i_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        sorted_deviated_list_I_i_ce0 = grp_sortList_fu_202_sorted_list_ce0;
    end else begin
        sorted_deviated_list_I_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        sorted_deviated_list_I_i_ce1 = 1'b1;
    end else begin
        sorted_deviated_list_I_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sorted_deviated_list_I_i_we0 = grp_sortList_fu_202_sorted_list_we0;
    end else begin
        sorted_deviated_list_I_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        sorted_deviated_list_R_i_address0 = 64'd1024;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        sorted_deviated_list_R_i_address0 = grp_sortList_fu_196_sorted_list_address0;
    end else begin
        sorted_deviated_list_R_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        sorted_deviated_list_R_i_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        sorted_deviated_list_R_i_ce0 = grp_sortList_fu_196_sorted_list_ce0;
    end else begin
        sorted_deviated_list_R_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        sorted_deviated_list_R_i_ce1 = 1'b1;
    end else begin
        sorted_deviated_list_R_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sorted_deviated_list_R_i_we0 = grp_sortList_fu_196_sorted_list_we0;
    end else begin
        sorted_deviated_list_R_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sorted_list_I_i_address0 = 64'd1024;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        sorted_list_I_i_address0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sorted_list_I_i_address0 = grp_sortList_fu_202_sorted_list_address0;
    end else begin
        sorted_list_I_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sorted_list_I_i_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        sorted_list_I_i_ce0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sorted_list_I_i_ce0 = grp_sortList_fu_202_sorted_list_ce0;
    end else begin
        sorted_list_I_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sorted_list_I_i_ce1 = 1'b1;
    end else begin
        sorted_list_I_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sorted_list_I_i_we0 = grp_sortList_fu_202_sorted_list_we0;
    end else begin
        sorted_list_I_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sorted_list_R_i_address0 = 64'd1024;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        sorted_list_R_i_address0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sorted_list_R_i_address0 = grp_sortList_fu_196_sorted_list_address0;
    end else begin
        sorted_list_R_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sorted_list_R_i_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        sorted_list_R_i_ce0 = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sorted_list_R_i_ce0 = grp_sortList_fu_196_sorted_list_ce0;
    end else begin
        sorted_list_R_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sorted_list_R_i_ce1 = 1'b1;
    end else begin
        sorted_list_R_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sorted_list_R_i_we0 = grp_sortList_fu_196_sorted_list_we0;
    end else begin
        sorted_list_R_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read;
    end else begin
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read;
    end else begin
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write;
    end else begin
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write;
    end else begin
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b0 == ap_block_state25_on_subcall_done) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b0 == ap_block_state27_on_subcall_done) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            if (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state63))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            if (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state65))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call27 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state25_on_subcall_done = ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_done == 1'b0) | (grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state27_on_subcall_done = ((grp_sortList_fu_202_ap_done == 1'b0) | (grp_sortList_fu_196_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_sortList_fu_202_ap_done == 1'b0) | (grp_sortList_fu_196_ap_done == 1'b0));
end

assign grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg;

assign grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg;

assign grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg;

assign grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg;

assign grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg;

assign grp_sortList_fu_196_ap_start = grp_sortList_fu_196_ap_start_reg;

assign grp_sortList_fu_202_ap_start = grp_sortList_fu_202_ap_start_reg;

assign sorted_deviated_list_I_i_address1 = 64'd1023;

assign sorted_deviated_list_R_i_address1 = 64'd1023;

assign sorted_list_I_i_address1 = 64'd1023;

assign sorted_list_R_i_address1 = 64'd1023;

assign stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din;

assign stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din = grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din;

endmodule //top_graph_top_rfi_C_MADCpt_2048_3_double_s
