$date
	Mon Sep 08 21:09:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a1_tb $end
$var wire 1 ! or_calc $end
$var wire 1 " and_calc $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module G1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & w $end
$var wire 1 ! y $end
$upscope $end
$scope module G2 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 ' w $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1&
1#
#20
1$
0#
#30
1'
1#
#40
0&
0'
1%
0$
0#
#50
1&
1#
#60
1$
0#
#70
1"
1'
1#
#80
