Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 21 09:49:53 2019
| Host         : angstrom running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LAB4_timing_summary_routed.rpt -pb LAB4_timing_summary_routed.pb -rpx LAB4_timing_summary_routed.rpx -warn_on_violation
| Design       : LAB4
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     75.684        0.000                      0                   92        0.187        0.000                      0                   92        2.000        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 4.000}        8.000           125.000         
  clk_out1_mclk_gen  {0.000 40.696}       81.391          12.286          
  clkfbout_mclk_gen  {0.000 12.000}       24.000          41.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_mclk_gen       75.684        0.000                      0                   92        0.187        0.000                      0                   92       40.196        0.000                       0                    53  
  clkfbout_mclk_gen                                                                                                                                                   21.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mclk_gen
  To Clock:  clk_out1_mclk_gen

Setup :            0  Failing Endpoints,  Worst Slack       75.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.684ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.828ns (16.208%)  route 4.280ns (83.792%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 79.409 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.863    -2.337    mclk_OBUF
    SLICE_X111Y59        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.881 f  count_reg[1]/Q
                         net (fo=2, routed)           1.005    -0.876    count_reg_n_0_[1]
    SLICE_X110Y64        LUT3 (Prop_lut3_I2_O)        0.124    -0.752 f  count[0]_i_4/O
                         net (fo=1, routed)           1.079     0.327    count[0]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I1_O)        0.124     0.451 f  count[0]_i_2/O
                         net (fo=2, routed)           0.952     1.403    count[0]_i_2_n_0
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     1.527 r  count[23]_i_1/O
                         net (fo=24, routed)          1.244     2.771    count[23]_i_1_n_0
    SLICE_X111Y64        FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.796 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.976    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    75.630 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    77.637    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.728 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.681    79.409    mclk_OBUF
    SLICE_X111Y64        FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.383    79.026    
                         clock uncertainty           -0.141    78.885    
    SLICE_X111Y64        FDRE (Setup_fdre_C_R)       -0.429    78.456    count_reg[21]
  -------------------------------------------------------------------
                         required time                         78.456    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                 75.684    

Slack (MET) :             75.684ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.828ns (16.208%)  route 4.280ns (83.792%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 79.409 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.863    -2.337    mclk_OBUF
    SLICE_X111Y59        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.881 f  count_reg[1]/Q
                         net (fo=2, routed)           1.005    -0.876    count_reg_n_0_[1]
    SLICE_X110Y64        LUT3 (Prop_lut3_I2_O)        0.124    -0.752 f  count[0]_i_4/O
                         net (fo=1, routed)           1.079     0.327    count[0]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I1_O)        0.124     0.451 f  count[0]_i_2/O
                         net (fo=2, routed)           0.952     1.403    count[0]_i_2_n_0
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     1.527 r  count[23]_i_1/O
                         net (fo=24, routed)          1.244     2.771    count[23]_i_1_n_0
    SLICE_X111Y64        FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.796 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.976    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    75.630 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    77.637    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.728 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.681    79.409    mclk_OBUF
    SLICE_X111Y64        FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.383    79.026    
                         clock uncertainty           -0.141    78.885    
    SLICE_X111Y64        FDRE (Setup_fdre_C_R)       -0.429    78.456    count_reg[22]
  -------------------------------------------------------------------
                         required time                         78.456    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                 75.684    

Slack (MET) :             75.684ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.828ns (16.208%)  route 4.280ns (83.792%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 79.409 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.863    -2.337    mclk_OBUF
    SLICE_X111Y59        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.881 f  count_reg[1]/Q
                         net (fo=2, routed)           1.005    -0.876    count_reg_n_0_[1]
    SLICE_X110Y64        LUT3 (Prop_lut3_I2_O)        0.124    -0.752 f  count[0]_i_4/O
                         net (fo=1, routed)           1.079     0.327    count[0]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I1_O)        0.124     0.451 f  count[0]_i_2/O
                         net (fo=2, routed)           0.952     1.403    count[0]_i_2_n_0
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     1.527 r  count[23]_i_1/O
                         net (fo=24, routed)          1.244     2.771    count[23]_i_1_n_0
    SLICE_X111Y64        FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.796 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.976    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    75.630 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    77.637    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.728 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.681    79.409    mclk_OBUF
    SLICE_X111Y64        FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.383    79.026    
                         clock uncertainty           -0.141    78.885    
    SLICE_X111Y64        FDRE (Setup_fdre_C_R)       -0.429    78.456    count_reg[23]
  -------------------------------------------------------------------
                         required time                         78.456    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                 75.684    

Slack (MET) :             75.826ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.828ns (16.671%)  route 4.139ns (83.329%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 79.409 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.863    -2.337    mclk_OBUF
    SLICE_X111Y59        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.881 f  count_reg[1]/Q
                         net (fo=2, routed)           1.005    -0.876    count_reg_n_0_[1]
    SLICE_X110Y64        LUT3 (Prop_lut3_I2_O)        0.124    -0.752 f  count[0]_i_4/O
                         net (fo=1, routed)           1.079     0.327    count[0]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I1_O)        0.124     0.451 f  count[0]_i_2/O
                         net (fo=2, routed)           0.952     1.403    count[0]_i_2_n_0
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     1.527 r  count[23]_i_1/O
                         net (fo=24, routed)          1.102     2.629    count[23]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.796 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.976    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    75.630 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    77.637    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.728 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.681    79.409    mclk_OBUF
    SLICE_X111Y63        FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.383    79.026    
                         clock uncertainty           -0.141    78.885    
    SLICE_X111Y63        FDRE (Setup_fdre_C_R)       -0.429    78.456    count_reg[17]
  -------------------------------------------------------------------
                         required time                         78.456    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                 75.826    

Slack (MET) :             75.826ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.828ns (16.671%)  route 4.139ns (83.329%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 79.409 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.863    -2.337    mclk_OBUF
    SLICE_X111Y59        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.881 f  count_reg[1]/Q
                         net (fo=2, routed)           1.005    -0.876    count_reg_n_0_[1]
    SLICE_X110Y64        LUT3 (Prop_lut3_I2_O)        0.124    -0.752 f  count[0]_i_4/O
                         net (fo=1, routed)           1.079     0.327    count[0]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I1_O)        0.124     0.451 f  count[0]_i_2/O
                         net (fo=2, routed)           0.952     1.403    count[0]_i_2_n_0
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     1.527 r  count[23]_i_1/O
                         net (fo=24, routed)          1.102     2.629    count[23]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.796 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.976    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    75.630 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    77.637    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.728 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.681    79.409    mclk_OBUF
    SLICE_X111Y63        FDRE                                         r  count_reg[18]/C
                         clock pessimism             -0.383    79.026    
                         clock uncertainty           -0.141    78.885    
    SLICE_X111Y63        FDRE (Setup_fdre_C_R)       -0.429    78.456    count_reg[18]
  -------------------------------------------------------------------
                         required time                         78.456    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                 75.826    

Slack (MET) :             75.826ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.828ns (16.671%)  route 4.139ns (83.329%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 79.409 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.863    -2.337    mclk_OBUF
    SLICE_X111Y59        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.881 f  count_reg[1]/Q
                         net (fo=2, routed)           1.005    -0.876    count_reg_n_0_[1]
    SLICE_X110Y64        LUT3 (Prop_lut3_I2_O)        0.124    -0.752 f  count[0]_i_4/O
                         net (fo=1, routed)           1.079     0.327    count[0]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I1_O)        0.124     0.451 f  count[0]_i_2/O
                         net (fo=2, routed)           0.952     1.403    count[0]_i_2_n_0
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     1.527 r  count[23]_i_1/O
                         net (fo=24, routed)          1.102     2.629    count[23]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.796 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.976    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    75.630 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    77.637    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.728 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.681    79.409    mclk_OBUF
    SLICE_X111Y63        FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.383    79.026    
                         clock uncertainty           -0.141    78.885    
    SLICE_X111Y63        FDRE (Setup_fdre_C_R)       -0.429    78.456    count_reg[19]
  -------------------------------------------------------------------
                         required time                         78.456    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                 75.826    

Slack (MET) :             75.826ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.828ns (16.671%)  route 4.139ns (83.329%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 79.409 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.863    -2.337    mclk_OBUF
    SLICE_X111Y59        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.881 f  count_reg[1]/Q
                         net (fo=2, routed)           1.005    -0.876    count_reg_n_0_[1]
    SLICE_X110Y64        LUT3 (Prop_lut3_I2_O)        0.124    -0.752 f  count[0]_i_4/O
                         net (fo=1, routed)           1.079     0.327    count[0]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I1_O)        0.124     0.451 f  count[0]_i_2/O
                         net (fo=2, routed)           0.952     1.403    count[0]_i_2_n_0
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     1.527 r  count[23]_i_1/O
                         net (fo=24, routed)          1.102     2.629    count[23]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.796 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.976    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    75.630 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    77.637    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.728 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.681    79.409    mclk_OBUF
    SLICE_X111Y63        FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.383    79.026    
                         clock uncertainty           -0.141    78.885    
    SLICE_X111Y63        FDRE (Setup_fdre_C_R)       -0.429    78.456    count_reg[20]
  -------------------------------------------------------------------
                         required time                         78.456    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                 75.826    

Slack (MET) :             75.979ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.828ns (17.197%)  route 3.987ns (82.803%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 79.410 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.863    -2.337    mclk_OBUF
    SLICE_X111Y59        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.881 f  count_reg[1]/Q
                         net (fo=2, routed)           1.005    -0.876    count_reg_n_0_[1]
    SLICE_X110Y64        LUT3 (Prop_lut3_I2_O)        0.124    -0.752 f  count[0]_i_4/O
                         net (fo=1, routed)           1.079     0.327    count[0]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I1_O)        0.124     0.451 f  count[0]_i_2/O
                         net (fo=2, routed)           0.952     1.403    count[0]_i_2_n_0
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     1.527 r  count[23]_i_1/O
                         net (fo=24, routed)          0.951     2.478    count[23]_i_1_n_0
    SLICE_X111Y62        FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.796 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.976    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    75.630 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    77.637    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.728 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.682    79.410    mclk_OBUF
    SLICE_X111Y62        FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.383    79.027    
                         clock uncertainty           -0.141    78.886    
    SLICE_X111Y62        FDRE (Setup_fdre_C_R)       -0.429    78.457    count_reg[13]
  -------------------------------------------------------------------
                         required time                         78.457    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                 75.979    

Slack (MET) :             75.979ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.828ns (17.197%)  route 3.987ns (82.803%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 79.410 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.863    -2.337    mclk_OBUF
    SLICE_X111Y59        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.881 f  count_reg[1]/Q
                         net (fo=2, routed)           1.005    -0.876    count_reg_n_0_[1]
    SLICE_X110Y64        LUT3 (Prop_lut3_I2_O)        0.124    -0.752 f  count[0]_i_4/O
                         net (fo=1, routed)           1.079     0.327    count[0]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I1_O)        0.124     0.451 f  count[0]_i_2/O
                         net (fo=2, routed)           0.952     1.403    count[0]_i_2_n_0
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     1.527 r  count[23]_i_1/O
                         net (fo=24, routed)          0.951     2.478    count[23]_i_1_n_0
    SLICE_X111Y62        FDRE                                         r  count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.796 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.976    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    75.630 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    77.637    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.728 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.682    79.410    mclk_OBUF
    SLICE_X111Y62        FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.383    79.027    
                         clock uncertainty           -0.141    78.886    
    SLICE_X111Y62        FDRE (Setup_fdre_C_R)       -0.429    78.457    count_reg[14]
  -------------------------------------------------------------------
                         required time                         78.457    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                 75.979    

Slack (MET) :             75.979ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.828ns (17.197%)  route 3.987ns (82.803%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 79.410 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.863    -2.337    mclk_OBUF
    SLICE_X111Y59        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDRE (Prop_fdre_C_Q)         0.456    -1.881 f  count_reg[1]/Q
                         net (fo=2, routed)           1.005    -0.876    count_reg_n_0_[1]
    SLICE_X110Y64        LUT3 (Prop_lut3_I2_O)        0.124    -0.752 f  count[0]_i_4/O
                         net (fo=1, routed)           1.079     0.327    count[0]_i_4_n_0
    SLICE_X110Y61        LUT6 (Prop_lut6_I1_O)        0.124     0.451 f  count[0]_i_2/O
                         net (fo=2, routed)           0.952     1.403    count[0]_i_2_n_0
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     1.527 r  count[23]_i_1/O
                         net (fo=24, routed)          0.951     2.478    count[23]_i_1_n_0
    SLICE_X111Y62        FDRE                                         r  count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.796 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.976    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    75.630 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    77.637    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.728 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          1.682    79.410    mclk_OBUF
    SLICE_X111Y62        FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.383    79.027    
                         clock uncertainty           -0.141    78.886    
    SLICE_X111Y62        FDRE (Setup_fdre_C_R)       -0.429    78.457    count_reg[15]
  -------------------------------------------------------------------
                         required time                         78.457    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                 75.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            codec/lr_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.636    -0.520    codec/clk_out1
    SLICE_X111Y55        FDRE                                         r  codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  codec/lr_cnt_reg[0]/Q
                         net (fo=7, routed)           0.138    -0.240    codec/lr_cnt_reg[0]
    SLICE_X112Y55        LUT6 (Prop_lut6_I2_O)        0.045    -0.195 r  codec/lr_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    codec/plusOp[5]
    SLICE_X112Y55        FDRE                                         r  codec/lr_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.908    -0.286    codec/clk_out1
    SLICE_X112Y55        FDRE                                         r  codec/lr_cnt_reg[5]/C
                         clock pessimism             -0.217    -0.504    
    SLICE_X112Y55        FDRE (Hold_fdre_C_D)         0.121    -0.383    codec/lr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tone_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            tone_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.246%)  route 0.159ns (45.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.635    -0.521    mclk_OBUF
    SLICE_X113Y58        FDRE                                         r  tone_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  tone_counter_reg[0]/Q
                         net (fo=10, routed)          0.159    -0.220    tone_counter_reg[0]
    SLICE_X113Y57        LUT3 (Prop_lut3_I1_O)        0.048    -0.172 r  tone_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    plusOp[2]
    SLICE_X113Y57        FDRE                                         r  tone_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.907    -0.287    mclk_OBUF
    SLICE_X113Y57        FDRE                                         r  tone_counter_reg[2]/C
                         clock pessimism             -0.217    -0.505    
    SLICE_X113Y57        FDRE (Hold_fdre_C_D)         0.107    -0.398    tone_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 tone_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            tone_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.834%)  route 0.098ns (30.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.635    -0.521    mclk_OBUF
    SLICE_X113Y59        FDRE                                         r  tone_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.128    -0.393 r  tone_counter_reg[4]/Q
                         net (fo=6, routed)           0.098    -0.294    tone_counter_reg[4]
    SLICE_X113Y59        LUT6 (Prop_lut6_I4_O)        0.099    -0.195 r  tone_counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    plusOp[6]
    SLICE_X113Y59        FDRE                                         r  tone_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.907    -0.287    mclk_OBUF
    SLICE_X113Y59        FDRE                                         r  tone_counter_reg[6]/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.092    -0.429    tone_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 tone_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            tone_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.357%)  route 0.138ns (42.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.635    -0.521    mclk_OBUF
    SLICE_X113Y58        FDRE                                         r  tone_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  tone_counter_reg[0]/Q
                         net (fo=10, routed)          0.138    -0.241    tone_counter_reg[0]
    SLICE_X113Y58        LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  tone_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    tone_counter[0]_i_1_n_0
    SLICE_X113Y58        FDRE                                         r  tone_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.907    -0.287    mclk_OBUF
    SLICE_X113Y58        FDRE                                         r  tone_counter_reg[0]/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X113Y58        FDRE (Hold_fdre_C_D)         0.091    -0.430    tone_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tone_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            tone_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.849%)  route 0.159ns (46.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.635    -0.521    mclk_OBUF
    SLICE_X113Y58        FDRE                                         r  tone_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  tone_counter_reg[0]/Q
                         net (fo=10, routed)          0.159    -0.220    tone_counter_reg[0]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.045    -0.175 r  tone_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    plusOp[1]
    SLICE_X113Y57        FDRE                                         r  tone_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.907    -0.287    mclk_OBUF
    SLICE_X113Y57        FDRE                                         r  tone_counter_reg[1]/C
                         clock pessimism             -0.217    -0.505    
    SLICE_X113Y57        FDRE (Hold_fdre_C_D)         0.091    -0.414    tone_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 codec/lr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            codec/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.636    -0.520    codec/clk_out1
    SLICE_X113Y55        FDRE                                         r  codec/lr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  codec/lr_cnt_reg[6]/Q
                         net (fo=3, routed)           0.169    -0.209    codec/lr_cnt_reg[6]
    SLICE_X113Y55        LUT4 (Prop_lut4_I2_O)        0.043    -0.166 r  codec/ready_i_1/O
                         net (fo=1, routed)           0.000    -0.166    codec/ready_i_1_n_0
    SLICE_X113Y55        FDRE                                         r  codec/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.908    -0.286    codec/clk_out1
    SLICE_X113Y55        FDRE                                         r  codec/ready_reg/C
                         clock pessimism             -0.233    -0.520    
    SLICE_X113Y55        FDRE (Hold_fdre_C_D)         0.107    -0.413    codec/ready_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tone_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            tone_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.682%)  route 0.184ns (49.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.635    -0.521    mclk_OBUF
    SLICE_X113Y57        FDRE                                         r  tone_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  tone_counter_reg[1]/Q
                         net (fo=9, routed)           0.184    -0.196    tone_counter_reg[1]
    SLICE_X113Y59        LUT5 (Prop_lut5_I1_O)        0.048    -0.148 r  tone_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    plusOp[4]
    SLICE_X113Y59        FDRE                                         r  tone_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.907    -0.287    mclk_OBUF
    SLICE_X113Y59        FDRE                                         r  tone_counter_reg[4]/C
                         clock pessimism             -0.217    -0.505    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.107    -0.398    tone_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 codec/lr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            codec/lr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.636    -0.520    codec/clk_out1
    SLICE_X112Y55        FDRE                                         r  codec/lr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  codec/lr_cnt_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.181    codec/lr_cnt_reg[3]
    SLICE_X112Y55        LUT5 (Prop_lut5_I0_O)        0.048    -0.133 r  codec/lr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    codec/plusOp[4]
    SLICE_X112Y55        FDRE                                         r  codec/lr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.908    -0.286    codec/clk_out1
    SLICE_X112Y55        FDRE                                         r  codec/lr_cnt_reg[4]/C
                         clock pessimism             -0.233    -0.520    
    SLICE_X112Y55        FDRE (Hold_fdre_C_D)         0.131    -0.389    codec/lr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            codec/bclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.626    -0.530    codec/clk_out1
    SLICE_X113Y78        FDRE                                         r  codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.179    -0.209    codec/bclk_cnt_reg[1]
    SLICE_X113Y78        LUT3 (Prop_lut3_I0_O)        0.042    -0.167 r  codec/bclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    codec/plusOp__0[2]
    SLICE_X113Y78        FDRE                                         r  codec/bclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.896    -0.298    codec/clk_out1
    SLICE_X113Y78        FDRE                                         r  codec/bclk_cnt_reg[2]/C
                         clock pessimism             -0.231    -0.530    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.107    -0.423    codec/bclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            codec/bclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.626    -0.530    codec/clk_out1
    SLICE_X113Y78        FDRE                                         r  codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.181    -0.207    codec/bclk_cnt_reg[1]
    SLICE_X113Y78        LUT5 (Prop_lut5_I1_O)        0.043    -0.164 r  codec/bclk_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.164    codec/plusOp__0[4]
    SLICE_X113Y78        FDRE                                         r  codec/bclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=52, routed)          0.896    -0.298    codec/clk_out1
    SLICE_X113Y78        FDRE                                         r  codec/bclk_cnt_reg[4]/C
                         clock pessimism             -0.231    -0.530    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.107    -0.423    codec/bclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mclk_gen
Waveform(ns):       { 0.000 40.696 }
Period(ns):         81.391
Sources:            { codec/clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.391      79.236     BUFGCTRL_X0Y16  codec/clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.391      80.142     PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X111Y58   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X111Y58   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X111Y58   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X113Y78   codec/bclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X113Y78   codec/bclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X113Y78   codec/bclk_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X113Y78   codec/bclk_cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X113Y78   codec/bclk_cnt_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.391      78.609     PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X113Y78   codec/bclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X113Y78   codec/bclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X113Y78   codec/bclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X113Y78   codec/bclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X113Y78   codec/bclk_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X111Y55   codec/lr_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X112Y55   codec/lr_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X112Y55   codec/lr_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X112Y55   codec/lr_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X112Y55   codec/lr_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X111Y58   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X111Y58   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X111Y58   FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X113Y78   codec/bclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X113Y78   codec/bclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X113Y78   codec/bclk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X113Y78   codec/bclk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X113Y78   codec/bclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X110Y58   count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X111Y61   count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mclk_gen
  To Clock:  clkfbout_mclk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mclk_gen
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { codec/clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         24.000      21.845     BUFGCTRL_X0Y17  codec/clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         24.000      22.751     PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         24.000      22.751     PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        24.000      28.633     PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       24.000      136.000    PLLE2_ADV_X1Y2  codec/clk_gen/inst/plle2_adv_inst/CLKFBOUT



