// Seed: 2508422687
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output tri0 id_2,
    input tri1 id_3,
    output uwire id_4,
    input wire id_5,
    output wand id_6,
    input tri0 id_7,
    input tri id_8
    , id_12,
    output wor id_9,
    input wand id_10
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2,
    output tri1 id_3,
    output tri id_4,
    input wand id_5,
    input supply0 id_6,
    output wand id_7,
    output wire id_8,
    input supply1 id_9
);
  assign id_8 = id_5 && id_0;
  module_0(
      id_1, id_6, id_8, id_9, id_4, id_6, id_7, id_1, id_1, id_3, id_1
  );
endmodule
