----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 02/28/2025 10:43:22 AM
-- Design Name: 
-- Module Name: MPG - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity MPG is
  Port ( en: out std_logic;
         input: in std_logic;
         clock: in std_logic
         );
end MPG;

architecture Behavioral of MPG is

signal count_int: std_logic_vector(31 downto 0) := x"00000000";
signal Q1,Q2,Q3: std_logic;

begin

en <= Q2 and (not Q3);

process(clock)
begin
   if rising_edge(clock) then
       count_int <= count_int +1;
   end if;
end process;

process(clock)
begin
    if rising_edge(clock) then
       if count_int(15 downto 0) = "1111111111111111" then
          Q1 <= input;
       end if;
    end if;
end process;

process(clock)
begin
    if rising_edge(clock) then
      Q2 <= Q1;
      Q3 <= Q2;
    end if;
end process;

end Behavioral;
