# Reading D:/EE/ee_programs2/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:30 on Feb 07,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 14:43:31 on Feb 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:31 on Feb 07,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# 
# Top level modules:
# 	instructionPath
# End time: 14:43:31 on Feb 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:31 on Feb 07,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 14:43:31 on Feb 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work signExtender_testbench 
# Start time: 14:43:32 on Feb 07,2022
# Loading sv_std.std
# Loading work.signExtender_testbench
# Loading work.signExtender
add wave -position end  sim:/signExtender_testbench/addr
add wave -position end  sim:/signExtender_testbench/out
# ** Error: Cannot open macro file: signExtender_wave.do
# Error in macro ./runlab.do line 19
# Cannot open macro file: signExtender_wave.do
#     while executing
# "do signExtender_wave.do"
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/signExtender_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:57 on Feb 07,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 14:43:57 on Feb 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:57 on Feb 07,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# 
# Top level modules:
# 	instructionPath
# End time: 14:43:57 on Feb 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:57 on Feb 07,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 14:43:57 on Feb 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:43:59 on Feb 07,2022, Elapsed time: 0:00:27
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work signExtender_testbench 
# Start time: 14:43:59 on Feb 07,2022
# Loading sv_std.std
# Loading work.signExtender_testbench
# Loading work.signExtender
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./signExtender.sv(27)
#    Time: 40 ps  Iteration: 0  Instance: /signExtender_testbench
# Break in Module signExtender_testbench at ./signExtender.sv line 27
