// Seed: 967266864
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3 :
  assert property (@(posedge 1) id_2)
  else;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2 (
    output tri0 id_0,
    input  tri  id_1
    , id_4,
    output tri1 id_2
);
  assign id_2 = id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
