
kalibrering_avstanssensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f18  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080060a0  080060a0  000070a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060d8  080060d8  0000800c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080060d8  080060d8  0000800c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080060d8  080060d8  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060d8  080060d8  000070d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080060dc  080060dc  000070dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080060e0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000800c  2**0
                  CONTENTS
 10 .bss          0000019c  2000000c  2000000c  0000800c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001a8  200001a8  0000800c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012018  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024d6  00000000  00000000  0001a054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f60  00000000  00000000  0001c530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c1f  00000000  00000000  0001d490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e3a3  00000000  00000000  0001e0af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013275  00000000  00000000  0003c452  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bc6d8  00000000  00000000  0004f6c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010bd9f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004134  00000000  00000000  0010bde4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  0010ff18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006088 	.word	0x08006088

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08006088 	.word	0x08006088

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 fc68 	bl	8000aa0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f820 	bl	8000214 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f9ae 	bl	8000534 <MX_GPIO_Init>
  MX_ADC3_Init();
 80001d8:	f000 f87a 	bl	80002d0 <MX_ADC3_Init>
  MX_TIM4_Init();
 80001dc:	f000 f8ea 	bl	80003b4 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80001e0:	f000 f978 	bl	80004d4 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 80001e4:	f000 f940 	bl	8000468 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); // Start PWM on TIM4 Channel 1
 80001e8:	2100      	movs	r1, #0
 80001ea:	4807      	ldr	r0, [pc, #28]	@ (8000208 <main+0x40>)
 80001ec:	f004 f826 	bl	800423c <HAL_TIM_PWM_Start>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED); // Calibrate ADC3
 80001f0:	2100      	movs	r1, #0
 80001f2:	4806      	ldr	r0, [pc, #24]	@ (800020c <main+0x44>)
 80001f4:	f001 fae2 	bl	80017bc <HAL_ADCEx_Calibration_Start>
  HAL_TIM_Base_Start(&htim7); // Start TIM7 base generation
 80001f8:	4805      	ldr	r0, [pc, #20]	@ (8000210 <main+0x48>)
 80001fa:	f003 ff65 	bl	80040c8 <HAL_TIM_Base_Start>
 
 
  HAL_ADC_Start_IT(&hadc3);
 80001fe:	4803      	ldr	r0, [pc, #12]	@ (800020c <main+0x44>)
 8000200:	f000 fea8 	bl	8000f54 <HAL_ADC_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000204:	bf00      	nop
 8000206:	e7fd      	b.n	8000204 <main+0x3c>
 8000208:	20000078 	.word	0x20000078
 800020c:	20000028 	.word	0x20000028
 8000210:	200000c4 	.word	0x200000c4

08000214 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b09e      	sub	sp, #120	@ 0x78
 8000218:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800021a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800021e:	2228      	movs	r2, #40	@ 0x28
 8000220:	2100      	movs	r1, #0
 8000222:	4618      	mov	r0, r3
 8000224:	f005 ff04 	bl	8006030 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000228:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800022c:	2200      	movs	r2, #0
 800022e:	601a      	str	r2, [r3, #0]
 8000230:	605a      	str	r2, [r3, #4]
 8000232:	609a      	str	r2, [r3, #8]
 8000234:	60da      	str	r2, [r3, #12]
 8000236:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000238:	463b      	mov	r3, r7
 800023a:	223c      	movs	r2, #60	@ 0x3c
 800023c:	2100      	movs	r1, #0
 800023e:	4618      	mov	r0, r3
 8000240:	f005 fef6 	bl	8006030 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000244:	2301      	movs	r3, #1
 8000246:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000248:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800024c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800024e:	2300      	movs	r3, #0
 8000250:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000252:	2301      	movs	r3, #1
 8000254:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000256:	2302      	movs	r3, #2
 8000258:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800025a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800025e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000260:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000264:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000266:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800026a:	4618      	mov	r0, r3
 800026c:	f002 fb06 	bl	800287c <HAL_RCC_OscConfig>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000276:	f000 fa59 	bl	800072c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027a:	230f      	movs	r3, #15
 800027c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800027e:	2302      	movs	r3, #2
 8000280:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000282:	2300      	movs	r3, #0
 8000284:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000286:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800028a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028c:	2300      	movs	r3, #0
 800028e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000290:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000294:	2102      	movs	r1, #2
 8000296:	4618      	mov	r0, r3
 8000298:	f003 fafe 	bl	8003898 <HAL_RCC_ClockConfig>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80002a2:	f000 fa43 	bl	800072c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC34;
 80002a6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80002aa:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002ac:	2300      	movs	r3, #0
 80002ae:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 80002b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80002b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002b6:	463b      	mov	r3, r7
 80002b8:	4618      	mov	r0, r3
 80002ba:	f003 fcff 	bl	8003cbc <HAL_RCCEx_PeriphCLKConfig>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d001      	beq.n	80002c8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002c4:	f000 fa32 	bl	800072c <Error_Handler>
  }
}
 80002c8:	bf00      	nop
 80002ca:	3778      	adds	r7, #120	@ 0x78
 80002cc:	46bd      	mov	sp, r7
 80002ce:	bd80      	pop	{r7, pc}

080002d0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b08a      	sub	sp, #40	@ 0x28
 80002d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80002d6:	f107 031c 	add.w	r3, r7, #28
 80002da:	2200      	movs	r2, #0
 80002dc:	601a      	str	r2, [r3, #0]
 80002de:	605a      	str	r2, [r3, #4]
 80002e0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002e2:	1d3b      	adds	r3, r7, #4
 80002e4:	2200      	movs	r2, #0
 80002e6:	601a      	str	r2, [r3, #0]
 80002e8:	605a      	str	r2, [r3, #4]
 80002ea:	609a      	str	r2, [r3, #8]
 80002ec:	60da      	str	r2, [r3, #12]
 80002ee:	611a      	str	r2, [r3, #16]
 80002f0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80002f2:	4b2e      	ldr	r3, [pc, #184]	@ (80003ac <MX_ADC3_Init+0xdc>)
 80002f4:	4a2e      	ldr	r2, [pc, #184]	@ (80003b0 <MX_ADC3_Init+0xe0>)
 80002f6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002f8:	4b2c      	ldr	r3, [pc, #176]	@ (80003ac <MX_ADC3_Init+0xdc>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80002fe:	4b2b      	ldr	r3, [pc, #172]	@ (80003ac <MX_ADC3_Init+0xdc>)
 8000300:	2200      	movs	r2, #0
 8000302:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000304:	4b29      	ldr	r3, [pc, #164]	@ (80003ac <MX_ADC3_Init+0xdc>)
 8000306:	2200      	movs	r2, #0
 8000308:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800030a:	4b28      	ldr	r3, [pc, #160]	@ (80003ac <MX_ADC3_Init+0xdc>)
 800030c:	2200      	movs	r2, #0
 800030e:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000310:	4b26      	ldr	r3, [pc, #152]	@ (80003ac <MX_ADC3_Init+0xdc>)
 8000312:	2200      	movs	r2, #0
 8000314:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000318:	4b24      	ldr	r3, [pc, #144]	@ (80003ac <MX_ADC3_Init+0xdc>)
 800031a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800031e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T7_TRGO;
 8000320:	4b22      	ldr	r3, [pc, #136]	@ (80003ac <MX_ADC3_Init+0xdc>)
 8000322:	f44f 7250 	mov.w	r2, #832	@ 0x340
 8000326:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000328:	4b20      	ldr	r3, [pc, #128]	@ (80003ac <MX_ADC3_Init+0xdc>)
 800032a:	2200      	movs	r2, #0
 800032c:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800032e:	4b1f      	ldr	r3, [pc, #124]	@ (80003ac <MX_ADC3_Init+0xdc>)
 8000330:	2201      	movs	r2, #1
 8000332:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000334:	4b1d      	ldr	r3, [pc, #116]	@ (80003ac <MX_ADC3_Init+0xdc>)
 8000336:	2200      	movs	r2, #0
 8000338:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800033c:	4b1b      	ldr	r3, [pc, #108]	@ (80003ac <MX_ADC3_Init+0xdc>)
 800033e:	2204      	movs	r2, #4
 8000340:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000342:	4b1a      	ldr	r3, [pc, #104]	@ (80003ac <MX_ADC3_Init+0xdc>)
 8000344:	2200      	movs	r2, #0
 8000346:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000348:	4b18      	ldr	r3, [pc, #96]	@ (80003ac <MX_ADC3_Init+0xdc>)
 800034a:	2200      	movs	r2, #0
 800034c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800034e:	4817      	ldr	r0, [pc, #92]	@ (80003ac <MX_ADC3_Init+0xdc>)
 8000350:	f000 fc20 	bl	8000b94 <HAL_ADC_Init>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 800035a:	f000 f9e7 	bl	800072c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800035e:	2300      	movs	r3, #0
 8000360:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000362:	f107 031c 	add.w	r3, r7, #28
 8000366:	4619      	mov	r1, r3
 8000368:	4810      	ldr	r0, [pc, #64]	@ (80003ac <MX_ADC3_Init+0xdc>)
 800036a:	f001 fdab 	bl	8001ec4 <HAL_ADCEx_MultiModeConfigChannel>
 800036e:	4603      	mov	r3, r0
 8000370:	2b00      	cmp	r3, #0
 8000372:	d001      	beq.n	8000378 <MX_ADC3_Init+0xa8>
  {
    Error_Handler();
 8000374:	f000 f9da 	bl	800072c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000378:	2301      	movs	r3, #1
 800037a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800037c:	2301      	movs	r3, #1
 800037e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000380:	2300      	movs	r3, #0
 8000382:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000384:	2300      	movs	r3, #0
 8000386:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000388:	2300      	movs	r3, #0
 800038a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800038c:	2300      	movs	r3, #0
 800038e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000390:	1d3b      	adds	r3, r7, #4
 8000392:	4619      	mov	r1, r3
 8000394:	4805      	ldr	r0, [pc, #20]	@ (80003ac <MX_ADC3_Init+0xdc>)
 8000396:	f001 faab 	bl	80018f0 <HAL_ADC_ConfigChannel>
 800039a:	4603      	mov	r3, r0
 800039c:	2b00      	cmp	r3, #0
 800039e:	d001      	beq.n	80003a4 <MX_ADC3_Init+0xd4>
  {
    Error_Handler();
 80003a0:	f000 f9c4 	bl	800072c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80003a4:	bf00      	nop
 80003a6:	3728      	adds	r7, #40	@ 0x28
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}
 80003ac:	20000028 	.word	0x20000028
 80003b0:	50000400 	.word	0x50000400

080003b4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b08a      	sub	sp, #40	@ 0x28
 80003b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003ba:	f107 031c 	add.w	r3, r7, #28
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
 80003c2:	605a      	str	r2, [r3, #4]
 80003c4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003c6:	463b      	mov	r3, r7
 80003c8:	2200      	movs	r2, #0
 80003ca:	601a      	str	r2, [r3, #0]
 80003cc:	605a      	str	r2, [r3, #4]
 80003ce:	609a      	str	r2, [r3, #8]
 80003d0:	60da      	str	r2, [r3, #12]
 80003d2:	611a      	str	r2, [r3, #16]
 80003d4:	615a      	str	r2, [r3, #20]
 80003d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80003d8:	4b21      	ldr	r3, [pc, #132]	@ (8000460 <MX_TIM4_Init+0xac>)
 80003da:	4a22      	ldr	r2, [pc, #136]	@ (8000464 <MX_TIM4_Init+0xb0>)
 80003dc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 80003de:	4b20      	ldr	r3, [pc, #128]	@ (8000460 <MX_TIM4_Init+0xac>)
 80003e0:	2247      	movs	r2, #71	@ 0x47
 80003e2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000460 <MX_TIM4_Init+0xac>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 249;
 80003ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000460 <MX_TIM4_Init+0xac>)
 80003ec:	22f9      	movs	r2, #249	@ 0xf9
 80003ee:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003f0:	4b1b      	ldr	r3, [pc, #108]	@ (8000460 <MX_TIM4_Init+0xac>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003f6:	4b1a      	ldr	r3, [pc, #104]	@ (8000460 <MX_TIM4_Init+0xac>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80003fc:	4818      	ldr	r0, [pc, #96]	@ (8000460 <MX_TIM4_Init+0xac>)
 80003fe:	f003 fec5 	bl	800418c <HAL_TIM_PWM_Init>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8000408:	f000 f990 	bl	800072c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800040c:	2300      	movs	r3, #0
 800040e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000410:	2300      	movs	r3, #0
 8000412:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000414:	f107 031c 	add.w	r3, r7, #28
 8000418:	4619      	mov	r1, r3
 800041a:	4811      	ldr	r0, [pc, #68]	@ (8000460 <MX_TIM4_Init+0xac>)
 800041c:	f004 fce2 	bl	8004de4 <HAL_TIMEx_MasterConfigSynchronization>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d001      	beq.n	800042a <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8000426:	f000 f981 	bl	800072c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800042a:	2360      	movs	r3, #96	@ 0x60
 800042c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 125;
 800042e:	237d      	movs	r3, #125	@ 0x7d
 8000430:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000432:	2300      	movs	r3, #0
 8000434:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000436:	2300      	movs	r3, #0
 8000438:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800043a:	463b      	mov	r3, r7
 800043c:	2200      	movs	r2, #0
 800043e:	4619      	mov	r1, r3
 8000440:	4807      	ldr	r0, [pc, #28]	@ (8000460 <MX_TIM4_Init+0xac>)
 8000442:	f003 fffb 	bl	800443c <HAL_TIM_PWM_ConfigChannel>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 800044c:	f000 f96e 	bl	800072c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000450:	4803      	ldr	r0, [pc, #12]	@ (8000460 <MX_TIM4_Init+0xac>)
 8000452:	f000 fa1d 	bl	8000890 <HAL_TIM_MspPostInit>

}
 8000456:	bf00      	nop
 8000458:	3728      	adds	r7, #40	@ 0x28
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	20000078 	.word	0x20000078
 8000464:	40000800 	.word	0x40000800

08000468 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800046e:	1d3b      	adds	r3, r7, #4
 8000470:	2200      	movs	r2, #0
 8000472:	601a      	str	r2, [r3, #0]
 8000474:	605a      	str	r2, [r3, #4]
 8000476:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000478:	4b14      	ldr	r3, [pc, #80]	@ (80004cc <MX_TIM7_Init+0x64>)
 800047a:	4a15      	ldr	r2, [pc, #84]	@ (80004d0 <MX_TIM7_Init+0x68>)
 800047c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7199;
 800047e:	4b13      	ldr	r3, [pc, #76]	@ (80004cc <MX_TIM7_Init+0x64>)
 8000480:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000484:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000486:	4b11      	ldr	r3, [pc, #68]	@ (80004cc <MX_TIM7_Init+0x64>)
 8000488:	2200      	movs	r2, #0
 800048a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 800048c:	4b0f      	ldr	r3, [pc, #60]	@ (80004cc <MX_TIM7_Init+0x64>)
 800048e:	2263      	movs	r2, #99	@ 0x63
 8000490:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000492:	4b0e      	ldr	r3, [pc, #56]	@ (80004cc <MX_TIM7_Init+0x64>)
 8000494:	2200      	movs	r2, #0
 8000496:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000498:	480c      	ldr	r0, [pc, #48]	@ (80004cc <MX_TIM7_Init+0x64>)
 800049a:	f003 fdbd 	bl	8004018 <HAL_TIM_Base_Init>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80004a4:	f000 f942 	bl	800072c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80004a8:	2320      	movs	r3, #32
 80004aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004ac:	2300      	movs	r3, #0
 80004ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80004b0:	1d3b      	adds	r3, r7, #4
 80004b2:	4619      	mov	r1, r3
 80004b4:	4805      	ldr	r0, [pc, #20]	@ (80004cc <MX_TIM7_Init+0x64>)
 80004b6:	f004 fc95 	bl	8004de4 <HAL_TIMEx_MasterConfigSynchronization>
 80004ba:	4603      	mov	r3, r0
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d001      	beq.n	80004c4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80004c0:	f000 f934 	bl	800072c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80004c4:	bf00      	nop
 80004c6:	3710      	adds	r7, #16
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	200000c4 	.word	0x200000c4
 80004d0:	40001400 	.word	0x40001400

080004d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004d8:	4b14      	ldr	r3, [pc, #80]	@ (800052c <MX_USART2_UART_Init+0x58>)
 80004da:	4a15      	ldr	r2, [pc, #84]	@ (8000530 <MX_USART2_UART_Init+0x5c>)
 80004dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80004de:	4b13      	ldr	r3, [pc, #76]	@ (800052c <MX_USART2_UART_Init+0x58>)
 80004e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80004e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004e6:	4b11      	ldr	r3, [pc, #68]	@ (800052c <MX_USART2_UART_Init+0x58>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004ec:	4b0f      	ldr	r3, [pc, #60]	@ (800052c <MX_USART2_UART_Init+0x58>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004f2:	4b0e      	ldr	r3, [pc, #56]	@ (800052c <MX_USART2_UART_Init+0x58>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004f8:	4b0c      	ldr	r3, [pc, #48]	@ (800052c <MX_USART2_UART_Init+0x58>)
 80004fa:	220c      	movs	r2, #12
 80004fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004fe:	4b0b      	ldr	r3, [pc, #44]	@ (800052c <MX_USART2_UART_Init+0x58>)
 8000500:	2200      	movs	r2, #0
 8000502:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000504:	4b09      	ldr	r3, [pc, #36]	@ (800052c <MX_USART2_UART_Init+0x58>)
 8000506:	2200      	movs	r2, #0
 8000508:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800050a:	4b08      	ldr	r3, [pc, #32]	@ (800052c <MX_USART2_UART_Init+0x58>)
 800050c:	2200      	movs	r2, #0
 800050e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000510:	4b06      	ldr	r3, [pc, #24]	@ (800052c <MX_USART2_UART_Init+0x58>)
 8000512:	2200      	movs	r2, #0
 8000514:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000516:	4805      	ldr	r0, [pc, #20]	@ (800052c <MX_USART2_UART_Init+0x58>)
 8000518:	f004 fce4 	bl	8004ee4 <HAL_UART_Init>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000522:	f000 f903 	bl	800072c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000526:	bf00      	nop
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	20000110 	.word	0x20000110
 8000530:	40004400 	.word	0x40004400

08000534 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b08a      	sub	sp, #40	@ 0x28
 8000538:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053a:	f107 0314 	add.w	r3, r7, #20
 800053e:	2200      	movs	r2, #0
 8000540:	601a      	str	r2, [r3, #0]
 8000542:	605a      	str	r2, [r3, #4]
 8000544:	609a      	str	r2, [r3, #8]
 8000546:	60da      	str	r2, [r3, #12]
 8000548:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800054a:	4b2b      	ldr	r3, [pc, #172]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	4a2a      	ldr	r2, [pc, #168]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 8000550:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000554:	6153      	str	r3, [r2, #20]
 8000556:	4b28      	ldr	r3, [pc, #160]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 8000558:	695b      	ldr	r3, [r3, #20]
 800055a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800055e:	613b      	str	r3, [r7, #16]
 8000560:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000562:	4b25      	ldr	r3, [pc, #148]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 8000564:	695b      	ldr	r3, [r3, #20]
 8000566:	4a24      	ldr	r2, [pc, #144]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 8000568:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800056c:	6153      	str	r3, [r2, #20]
 800056e:	4b22      	ldr	r3, [pc, #136]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 8000570:	695b      	ldr	r3, [r3, #20]
 8000572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	4b1f      	ldr	r3, [pc, #124]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 800057c:	695b      	ldr	r3, [r3, #20]
 800057e:	4a1e      	ldr	r2, [pc, #120]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 8000580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000584:	6153      	str	r3, [r2, #20]
 8000586:	4b1c      	ldr	r3, [pc, #112]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 8000588:	695b      	ldr	r3, [r3, #20]
 800058a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800058e:	60bb      	str	r3, [r7, #8]
 8000590:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000592:	4b19      	ldr	r3, [pc, #100]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 8000594:	695b      	ldr	r3, [r3, #20]
 8000596:	4a18      	ldr	r2, [pc, #96]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 8000598:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800059c:	6153      	str	r3, [r2, #20]
 800059e:	4b16      	ldr	r3, [pc, #88]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 80005a0:	695b      	ldr	r3, [r3, #20]
 80005a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80005a6:	607b      	str	r3, [r7, #4]
 80005a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005aa:	4b13      	ldr	r3, [pc, #76]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 80005ac:	695b      	ldr	r3, [r3, #20]
 80005ae:	4a12      	ldr	r2, [pc, #72]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 80005b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005b4:	6153      	str	r3, [r2, #20]
 80005b6:	4b10      	ldr	r3, [pc, #64]	@ (80005f8 <MX_GPIO_Init+0xc4>)
 80005b8:	695b      	ldr	r3, [r3, #20]
 80005ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80005be:	603b      	str	r3, [r7, #0]
 80005c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005c2:	2301      	movs	r3, #1
 80005c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005c6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80005ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005cc:	2300      	movs	r3, #0
 80005ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005d0:	f107 0314 	add.w	r3, r7, #20
 80005d4:	4619      	mov	r1, r3
 80005d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005da:	f001 ffbd 	bl	8002558 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80005de:	2200      	movs	r2, #0
 80005e0:	2100      	movs	r1, #0
 80005e2:	2006      	movs	r0, #6
 80005e4:	f001 ff05 	bl	80023f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80005e8:	2006      	movs	r0, #6
 80005ea:	f001 ff1e 	bl	800242a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005ee:	bf00      	nop
 80005f0:	3728      	adds	r7, #40	@ 0x28
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40021000 	.word	0x40021000

080005fc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == B1_Pin) // Check if the interrupt is from pin PA0
 8000606:	88fb      	ldrh	r3, [r7, #6]
 8000608:	2b01      	cmp	r3, #1
 800060a:	d138      	bne.n	800067e <HAL_GPIO_EXTI_Callback+0x82>
  {
     uint16_t pos;
     button_press_count++;
 800060c:	4b1e      	ldr	r3, [pc, #120]	@ (8000688 <HAL_GPIO_EXTI_Callback+0x8c>)
 800060e:	881b      	ldrh	r3, [r3, #0]
 8000610:	b29b      	uxth	r3, r3
 8000612:	3301      	adds	r3, #1
 8000614:	b29a      	uxth	r2, r3
 8000616:	4b1c      	ldr	r3, [pc, #112]	@ (8000688 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000618:	801a      	strh	r2, [r3, #0]

     if (button_press_count == 1) pos = 200;
 800061a:	4b1b      	ldr	r3, [pc, #108]	@ (8000688 <HAL_GPIO_EXTI_Callback+0x8c>)
 800061c:	881b      	ldrh	r3, [r3, #0]
 800061e:	b29b      	uxth	r3, r3
 8000620:	2b01      	cmp	r3, #1
 8000622:	d102      	bne.n	800062a <HAL_GPIO_EXTI_Callback+0x2e>
 8000624:	23c8      	movs	r3, #200	@ 0xc8
 8000626:	81fb      	strh	r3, [r7, #14]
 8000628:	e00e      	b.n	8000648 <HAL_GPIO_EXTI_Callback+0x4c>
     else pos = 300 + (uint16_t)(button_press_count - 2) * 100;
 800062a:	4b17      	ldr	r3, [pc, #92]	@ (8000688 <HAL_GPIO_EXTI_Callback+0x8c>)
 800062c:	881b      	ldrh	r3, [r3, #0]
 800062e:	b29b      	uxth	r3, r3
 8000630:	3301      	adds	r3, #1
 8000632:	b29b      	uxth	r3, r3
 8000634:	461a      	mov	r2, r3
 8000636:	0092      	lsls	r2, r2, #2
 8000638:	4413      	add	r3, r2
 800063a:	461a      	mov	r2, r3
 800063c:	0091      	lsls	r1, r2, #2
 800063e:	461a      	mov	r2, r3
 8000640:	460b      	mov	r3, r1
 8000642:	4413      	add	r3, r2
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	81fb      	strh	r3, [r7, #14]

     if (pos <= 1000)
 8000648:	89fb      	ldrh	r3, [r7, #14]
 800064a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800064e:	d80a      	bhi.n	8000666 <HAL_GPIO_EXTI_Callback+0x6a>
     {
         last_pos = pos;
 8000650:	4a0e      	ldr	r2, [pc, #56]	@ (800068c <HAL_GPIO_EXTI_Callback+0x90>)
 8000652:	89fb      	ldrh	r3, [r7, #14]
 8000654:	8013      	strh	r3, [r2, #0]
         transmit_pending = 1;
 8000656:	4b0e      	ldr	r3, [pc, #56]	@ (8000690 <HAL_GPIO_EXTI_Callback+0x94>)
 8000658:	2201      	movs	r2, #1
 800065a:	701a      	strb	r2, [r3, #0]
         // Trigger TIM7 update event (TIM7 is configured to TRGO_UPDATE)
         HAL_TIM_GenerateEvent(&htim7, TIM_EVENTSOURCE_UPDATE);
 800065c:	2101      	movs	r1, #1
 800065e:	480d      	ldr	r0, [pc, #52]	@ (8000694 <HAL_GPIO_EXTI_Callback+0x98>)
 8000660:	f004 f800 	bl	8004664 <HAL_TIM_GenerateEvent>
         uint8_t data_buffer[4] = {0, 0, 0, 0};
         HAL_UART_Transmit_IT(&huart2, (uint8_t*)data_buffer, sizeof(data_buffer)); // Transmit zeros over UART
         button_press_count = 0; // Reset count
     }
  }
}
 8000664:	e00b      	b.n	800067e <HAL_GPIO_EXTI_Callback+0x82>
         uint8_t data_buffer[4] = {0, 0, 0, 0};
 8000666:	2300      	movs	r3, #0
 8000668:	60bb      	str	r3, [r7, #8]
         HAL_UART_Transmit_IT(&huart2, (uint8_t*)data_buffer, sizeof(data_buffer)); // Transmit zeros over UART
 800066a:	f107 0308 	add.w	r3, r7, #8
 800066e:	2204      	movs	r2, #4
 8000670:	4619      	mov	r1, r3
 8000672:	4809      	ldr	r0, [pc, #36]	@ (8000698 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000674:	f004 fc84 	bl	8004f80 <HAL_UART_Transmit_IT>
         button_press_count = 0; // Reset count
 8000678:	4b03      	ldr	r3, [pc, #12]	@ (8000688 <HAL_GPIO_EXTI_Callback+0x8c>)
 800067a:	2200      	movs	r2, #0
 800067c:	801a      	strh	r2, [r3, #0]
}
 800067e:	bf00      	nop
 8000680:	3710      	adds	r7, #16
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	20000198 	.word	0x20000198
 800068c:	200001a0 	.word	0x200001a0
 8000690:	200001a2 	.word	0x200001a2
 8000694:	200000c4 	.word	0x200000c4
 8000698:	20000110 	.word	0x20000110

0800069c <HAL_ADC_ConvCpltCallback>:

// ADC conversion complete callback: read ADC3 and transmit if requested
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC3)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a1b      	ldr	r2, [pc, #108]	@ (8000718 <HAL_ADC_ConvCpltCallback+0x7c>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d12f      	bne.n	800070e <HAL_ADC_ConvCpltCallback+0x72>
  {
    uint32_t adc_value = HAL_ADC_GetValue(hadc);
 80006ae:	6878      	ldr	r0, [r7, #4]
 80006b0:	f000 fd90 	bl	80011d4 <HAL_ADC_GetValue>
 80006b4:	60f8      	str	r0, [r7, #12]
    adc_mV = (adc_value * 3000UL) / 4096UL; // adjust Vref as needed
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80006bc:	fb02 f303 	mul.w	r3, r2, r3
 80006c0:	0b1b      	lsrs	r3, r3, #12
 80006c2:	4a16      	ldr	r2, [pc, #88]	@ (800071c <HAL_ADC_ConvCpltCallback+0x80>)
 80006c4:	6013      	str	r3, [r2, #0]

    if (transmit_pending)
 80006c6:	4b16      	ldr	r3, [pc, #88]	@ (8000720 <HAL_ADC_ConvCpltCallback+0x84>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d01e      	beq.n	800070e <HAL_ADC_ConvCpltCallback+0x72>
    {
      uint8_t data_buffer[4];
      data_buffer[0] = last_pos & 0xFF;
 80006d0:	4b14      	ldr	r3, [pc, #80]	@ (8000724 <HAL_ADC_ConvCpltCallback+0x88>)
 80006d2:	881b      	ldrh	r3, [r3, #0]
 80006d4:	b29b      	uxth	r3, r3
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	723b      	strb	r3, [r7, #8]
      data_buffer[1] = (last_pos >> 8) & 0xFF;
 80006da:	4b12      	ldr	r3, [pc, #72]	@ (8000724 <HAL_ADC_ConvCpltCallback+0x88>)
 80006dc:	881b      	ldrh	r3, [r3, #0]
 80006de:	b29b      	uxth	r3, r3
 80006e0:	0a1b      	lsrs	r3, r3, #8
 80006e2:	b29b      	uxth	r3, r3
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	727b      	strb	r3, [r7, #9]
      data_buffer[2] = adc_mV & 0xFF;
 80006e8:	4b0c      	ldr	r3, [pc, #48]	@ (800071c <HAL_ADC_ConvCpltCallback+0x80>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	72bb      	strb	r3, [r7, #10]
      data_buffer[3] = (adc_mV >> 8) & 0xFF;
 80006f0:	4b0a      	ldr	r3, [pc, #40]	@ (800071c <HAL_ADC_ConvCpltCallback+0x80>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	0a1b      	lsrs	r3, r3, #8
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	72fb      	strb	r3, [r7, #11]
      HAL_UART_Transmit_IT(&huart2, data_buffer, sizeof(data_buffer));
 80006fa:	f107 0308 	add.w	r3, r7, #8
 80006fe:	2204      	movs	r2, #4
 8000700:	4619      	mov	r1, r3
 8000702:	4809      	ldr	r0, [pc, #36]	@ (8000728 <HAL_ADC_ConvCpltCallback+0x8c>)
 8000704:	f004 fc3c 	bl	8004f80 <HAL_UART_Transmit_IT>
      transmit_pending = 0;
 8000708:	4b05      	ldr	r3, [pc, #20]	@ (8000720 <HAL_ADC_ConvCpltCallback+0x84>)
 800070a:	2200      	movs	r2, #0
 800070c:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800070e:	bf00      	nop
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	50000400 	.word	0x50000400
 800071c:	2000019c 	.word	0x2000019c
 8000720:	200001a2 	.word	0x200001a2
 8000724:	200001a0 	.word	0x200001a0
 8000728:	20000110 	.word	0x20000110

0800072c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000730:	b672      	cpsid	i
}
 8000732:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <Error_Handler+0x8>

08000738 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073e:	4b0f      	ldr	r3, [pc, #60]	@ (800077c <HAL_MspInit+0x44>)
 8000740:	699b      	ldr	r3, [r3, #24]
 8000742:	4a0e      	ldr	r2, [pc, #56]	@ (800077c <HAL_MspInit+0x44>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	6193      	str	r3, [r2, #24]
 800074a:	4b0c      	ldr	r3, [pc, #48]	@ (800077c <HAL_MspInit+0x44>)
 800074c:	699b      	ldr	r3, [r3, #24]
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000756:	4b09      	ldr	r3, [pc, #36]	@ (800077c <HAL_MspInit+0x44>)
 8000758:	69db      	ldr	r3, [r3, #28]
 800075a:	4a08      	ldr	r2, [pc, #32]	@ (800077c <HAL_MspInit+0x44>)
 800075c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000760:	61d3      	str	r3, [r2, #28]
 8000762:	4b06      	ldr	r3, [pc, #24]	@ (800077c <HAL_MspInit+0x44>)
 8000764:	69db      	ldr	r3, [r3, #28]
 8000766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800076a:	603b      	str	r3, [r7, #0]
 800076c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800076e:	2007      	movs	r0, #7
 8000770:	f001 fe34 	bl	80023dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000774:	bf00      	nop
 8000776:	3708      	adds	r7, #8
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40021000 	.word	0x40021000

08000780 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b08a      	sub	sp, #40	@ 0x28
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000788:	f107 0314 	add.w	r3, r7, #20
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]
 8000796:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a19      	ldr	r2, [pc, #100]	@ (8000804 <HAL_ADC_MspInit+0x84>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d12b      	bne.n	80007fa <HAL_ADC_MspInit+0x7a>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC34_CLK_ENABLE();
 80007a2:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <HAL_ADC_MspInit+0x88>)
 80007a4:	695b      	ldr	r3, [r3, #20]
 80007a6:	4a18      	ldr	r2, [pc, #96]	@ (8000808 <HAL_ADC_MspInit+0x88>)
 80007a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80007ac:	6153      	str	r3, [r2, #20]
 80007ae:	4b16      	ldr	r3, [pc, #88]	@ (8000808 <HAL_ADC_MspInit+0x88>)
 80007b0:	695b      	ldr	r3, [r3, #20]
 80007b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ba:	4b13      	ldr	r3, [pc, #76]	@ (8000808 <HAL_ADC_MspInit+0x88>)
 80007bc:	695b      	ldr	r3, [r3, #20]
 80007be:	4a12      	ldr	r2, [pc, #72]	@ (8000808 <HAL_ADC_MspInit+0x88>)
 80007c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007c4:	6153      	str	r3, [r2, #20]
 80007c6:	4b10      	ldr	r3, [pc, #64]	@ (8000808 <HAL_ADC_MspInit+0x88>)
 80007c8:	695b      	ldr	r3, [r3, #20]
 80007ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80007ce:	60fb      	str	r3, [r7, #12]
 80007d0:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PB1     ------> ADC3_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80007d2:	2302      	movs	r3, #2
 80007d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007d6:	2303      	movs	r3, #3
 80007d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007da:	2300      	movs	r3, #0
 80007dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007de:	f107 0314 	add.w	r3, r7, #20
 80007e2:	4619      	mov	r1, r3
 80007e4:	4809      	ldr	r0, [pc, #36]	@ (800080c <HAL_ADC_MspInit+0x8c>)
 80007e6:	f001 feb7 	bl	8002558 <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2100      	movs	r1, #0
 80007ee:	202f      	movs	r0, #47	@ 0x2f
 80007f0:	f001 fdff 	bl	80023f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 80007f4:	202f      	movs	r0, #47	@ 0x2f
 80007f6:	f001 fe18 	bl	800242a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 80007fa:	bf00      	nop
 80007fc:	3728      	adds	r7, #40	@ 0x28
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	50000400 	.word	0x50000400
 8000808:	40021000 	.word	0x40021000
 800080c:	48000400 	.word	0x48000400

08000810 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000810:	b480      	push	{r7}
 8000812:	b085      	sub	sp, #20
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a0a      	ldr	r2, [pc, #40]	@ (8000848 <HAL_TIM_PWM_MspInit+0x38>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d10b      	bne.n	800083a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000822:	4b0a      	ldr	r3, [pc, #40]	@ (800084c <HAL_TIM_PWM_MspInit+0x3c>)
 8000824:	69db      	ldr	r3, [r3, #28]
 8000826:	4a09      	ldr	r2, [pc, #36]	@ (800084c <HAL_TIM_PWM_MspInit+0x3c>)
 8000828:	f043 0304 	orr.w	r3, r3, #4
 800082c:	61d3      	str	r3, [r2, #28]
 800082e:	4b07      	ldr	r3, [pc, #28]	@ (800084c <HAL_TIM_PWM_MspInit+0x3c>)
 8000830:	69db      	ldr	r3, [r3, #28]
 8000832:	f003 0304 	and.w	r3, r3, #4
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 800083a:	bf00      	nop
 800083c:	3714      	adds	r7, #20
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	40000800 	.word	0x40000800
 800084c:	40021000 	.word	0x40021000

08000850 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000850:	b480      	push	{r7}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a0a      	ldr	r2, [pc, #40]	@ (8000888 <HAL_TIM_Base_MspInit+0x38>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d10b      	bne.n	800087a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000862:	4b0a      	ldr	r3, [pc, #40]	@ (800088c <HAL_TIM_Base_MspInit+0x3c>)
 8000864:	69db      	ldr	r3, [r3, #28]
 8000866:	4a09      	ldr	r2, [pc, #36]	@ (800088c <HAL_TIM_Base_MspInit+0x3c>)
 8000868:	f043 0320 	orr.w	r3, r3, #32
 800086c:	61d3      	str	r3, [r2, #28]
 800086e:	4b07      	ldr	r3, [pc, #28]	@ (800088c <HAL_TIM_Base_MspInit+0x3c>)
 8000870:	69db      	ldr	r3, [r3, #28]
 8000872:	f003 0320 	and.w	r3, r3, #32
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 800087a:	bf00      	nop
 800087c:	3714      	adds	r7, #20
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	40001400 	.word	0x40001400
 800088c:	40021000 	.word	0x40021000

08000890 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b088      	sub	sp, #32
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000898:	f107 030c 	add.w	r3, r7, #12
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	605a      	str	r2, [r3, #4]
 80008a2:	609a      	str	r2, [r3, #8]
 80008a4:	60da      	str	r2, [r3, #12]
 80008a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a11      	ldr	r2, [pc, #68]	@ (80008f4 <HAL_TIM_MspPostInit+0x64>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d11c      	bne.n	80008ec <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b2:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <HAL_TIM_MspPostInit+0x68>)
 80008b4:	695b      	ldr	r3, [r3, #20]
 80008b6:	4a10      	ldr	r2, [pc, #64]	@ (80008f8 <HAL_TIM_MspPostInit+0x68>)
 80008b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80008bc:	6153      	str	r3, [r2, #20]
 80008be:	4b0e      	ldr	r3, [pc, #56]	@ (80008f8 <HAL_TIM_MspPostInit+0x68>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80008ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008ce:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d0:	2302      	movs	r3, #2
 80008d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	2300      	movs	r3, #0
 80008da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80008dc:	2302      	movs	r3, #2
 80008de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	4619      	mov	r1, r3
 80008e6:	4805      	ldr	r0, [pc, #20]	@ (80008fc <HAL_TIM_MspPostInit+0x6c>)
 80008e8:	f001 fe36 	bl	8002558 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80008ec:	bf00      	nop
 80008ee:	3720      	adds	r7, #32
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40000800 	.word	0x40000800
 80008f8:	40021000 	.word	0x40021000
 80008fc:	48000c00 	.word	0x48000c00

08000900 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08a      	sub	sp, #40	@ 0x28
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000908:	f107 0314 	add.w	r3, r7, #20
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	605a      	str	r2, [r3, #4]
 8000912:	609a      	str	r2, [r3, #8]
 8000914:	60da      	str	r2, [r3, #12]
 8000916:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a1b      	ldr	r2, [pc, #108]	@ (800098c <HAL_UART_MspInit+0x8c>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d130      	bne.n	8000984 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000922:	4b1b      	ldr	r3, [pc, #108]	@ (8000990 <HAL_UART_MspInit+0x90>)
 8000924:	69db      	ldr	r3, [r3, #28]
 8000926:	4a1a      	ldr	r2, [pc, #104]	@ (8000990 <HAL_UART_MspInit+0x90>)
 8000928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800092c:	61d3      	str	r3, [r2, #28]
 800092e:	4b18      	ldr	r3, [pc, #96]	@ (8000990 <HAL_UART_MspInit+0x90>)
 8000930:	69db      	ldr	r3, [r3, #28]
 8000932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000936:	613b      	str	r3, [r7, #16]
 8000938:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	4b15      	ldr	r3, [pc, #84]	@ (8000990 <HAL_UART_MspInit+0x90>)
 800093c:	695b      	ldr	r3, [r3, #20]
 800093e:	4a14      	ldr	r2, [pc, #80]	@ (8000990 <HAL_UART_MspInit+0x90>)
 8000940:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000944:	6153      	str	r3, [r2, #20]
 8000946:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <HAL_UART_MspInit+0x90>)
 8000948:	695b      	ldr	r3, [r3, #20]
 800094a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000952:	230c      	movs	r3, #12
 8000954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
 8000958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800095e:	2303      	movs	r3, #3
 8000960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000962:	2307      	movs	r3, #7
 8000964:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	4619      	mov	r1, r3
 800096c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000970:	f001 fdf2 	bl	8002558 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000974:	2200      	movs	r2, #0
 8000976:	2100      	movs	r1, #0
 8000978:	2026      	movs	r0, #38	@ 0x26
 800097a:	f001 fd3a 	bl	80023f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800097e:	2026      	movs	r0, #38	@ 0x26
 8000980:	f001 fd53 	bl	800242a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000984:	bf00      	nop
 8000986:	3728      	adds	r7, #40	@ 0x28
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40004400 	.word	0x40004400
 8000990:	40021000 	.word	0x40021000

08000994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <NMI_Handler+0x4>

0800099c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <HardFault_Handler+0x4>

080009a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <MemManage_Handler+0x4>

080009ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009b0:	bf00      	nop
 80009b2:	e7fd      	b.n	80009b0 <BusFault_Handler+0x4>

080009b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009b8:	bf00      	nop
 80009ba:	e7fd      	b.n	80009b8 <UsageFault_Handler+0x4>

080009bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009c0:	bf00      	nop
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr

080009ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ca:	b480      	push	{r7}
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ce:	bf00      	nop
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr

080009e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ea:	f000 f89f 	bl	8000b2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}

080009f2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80009f2:	b580      	push	{r7, lr}
 80009f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80009f6:	2001      	movs	r0, #1
 80009f8:	f001 ff28 	bl	800284c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80009fc:	bf00      	nop
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a04:	4802      	ldr	r0, [pc, #8]	@ (8000a10 <USART2_IRQHandler+0x10>)
 8000a06:	f004 fb19 	bl	800503c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000110 	.word	0x20000110

08000a14 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8000a18:	4802      	ldr	r0, [pc, #8]	@ (8000a24 <ADC3_IRQHandler+0x10>)
 8000a1a:	f000 fbe9 	bl	80011f0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000028 	.word	0x20000028

08000a28 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a2c:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <SystemInit+0x20>)
 8000a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a32:	4a05      	ldr	r2, [pc, #20]	@ (8000a48 <SystemInit+0x20>)
 8000a34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a3c:	bf00      	nop
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	e000ed00 	.word	0xe000ed00

08000a4c <Reset_Handler>:
 8000a4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a84 <LoopForever+0x2>
 8000a50:	f7ff ffea 	bl	8000a28 <SystemInit>
 8000a54:	480c      	ldr	r0, [pc, #48]	@ (8000a88 <LoopForever+0x6>)
 8000a56:	490d      	ldr	r1, [pc, #52]	@ (8000a8c <LoopForever+0xa>)
 8000a58:	4a0d      	ldr	r2, [pc, #52]	@ (8000a90 <LoopForever+0xe>)
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	e002      	b.n	8000a64 <LoopCopyDataInit>

08000a5e <CopyDataInit>:
 8000a5e:	58d4      	ldr	r4, [r2, r3]
 8000a60:	50c4      	str	r4, [r0, r3]
 8000a62:	3304      	adds	r3, #4

08000a64 <LoopCopyDataInit>:
 8000a64:	18c4      	adds	r4, r0, r3
 8000a66:	428c      	cmp	r4, r1
 8000a68:	d3f9      	bcc.n	8000a5e <CopyDataInit>
 8000a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a94 <LoopForever+0x12>)
 8000a6c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a98 <LoopForever+0x16>)
 8000a6e:	2300      	movs	r3, #0
 8000a70:	e001      	b.n	8000a76 <LoopFillZerobss>

08000a72 <FillZerobss>:
 8000a72:	6013      	str	r3, [r2, #0]
 8000a74:	3204      	adds	r2, #4

08000a76 <LoopFillZerobss>:
 8000a76:	42a2      	cmp	r2, r4
 8000a78:	d3fb      	bcc.n	8000a72 <FillZerobss>
 8000a7a:	f005 fae1 	bl	8006040 <__libc_init_array>
 8000a7e:	f7ff fba3 	bl	80001c8 <main>

08000a82 <LoopForever>:
 8000a82:	e7fe      	b.n	8000a82 <LoopForever>
 8000a84:	2000a000 	.word	0x2000a000
 8000a88:	20000000 	.word	0x20000000
 8000a8c:	2000000c 	.word	0x2000000c
 8000a90:	080060e0 	.word	0x080060e0
 8000a94:	2000000c 	.word	0x2000000c
 8000a98:	200001a8 	.word	0x200001a8

08000a9c <ADC1_2_IRQHandler>:
 8000a9c:	e7fe      	b.n	8000a9c <ADC1_2_IRQHandler>
	...

08000aa0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aa4:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <HAL_Init+0x28>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a07      	ldr	r2, [pc, #28]	@ (8000ac8 <HAL_Init+0x28>)
 8000aaa:	f043 0310 	orr.w	r3, r3, #16
 8000aae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ab0:	2003      	movs	r0, #3
 8000ab2:	f001 fc93 	bl	80023dc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ab6:	2000      	movs	r0, #0
 8000ab8:	f000 f808 	bl	8000acc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000abc:	f7ff fe3c 	bl	8000738 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ac0:	2300      	movs	r3, #0
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40022000 	.word	0x40022000

08000acc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ad4:	4b12      	ldr	r3, [pc, #72]	@ (8000b20 <HAL_InitTick+0x54>)
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	4b12      	ldr	r3, [pc, #72]	@ (8000b24 <HAL_InitTick+0x58>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	4619      	mov	r1, r3
 8000ade:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ae2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aea:	4618      	mov	r0, r3
 8000aec:	f001 fcab 	bl	8002446 <HAL_SYSTICK_Config>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000af6:	2301      	movs	r3, #1
 8000af8:	e00e      	b.n	8000b18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2b0f      	cmp	r3, #15
 8000afe:	d80a      	bhi.n	8000b16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b00:	2200      	movs	r2, #0
 8000b02:	6879      	ldr	r1, [r7, #4]
 8000b04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b08:	f001 fc73 	bl	80023f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b0c:	4a06      	ldr	r2, [pc, #24]	@ (8000b28 <HAL_InitTick+0x5c>)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000b12:	2300      	movs	r3, #0
 8000b14:	e000      	b.n	8000b18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b16:	2301      	movs	r3, #1
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3708      	adds	r7, #8
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20000000 	.word	0x20000000
 8000b24:	20000008 	.word	0x20000008
 8000b28:	20000004 	.word	0x20000004

08000b2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b30:	4b06      	ldr	r3, [pc, #24]	@ (8000b4c <HAL_IncTick+0x20>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	461a      	mov	r2, r3
 8000b36:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <HAL_IncTick+0x24>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4413      	add	r3, r2
 8000b3c:	4a04      	ldr	r2, [pc, #16]	@ (8000b50 <HAL_IncTick+0x24>)
 8000b3e:	6013      	str	r3, [r2, #0]
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	20000008 	.word	0x20000008
 8000b50:	200001a4 	.word	0x200001a4

08000b54 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b58:	4b03      	ldr	r3, [pc, #12]	@ (8000b68 <HAL_GetTick+0x14>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	200001a4 	.word	0x200001a4

08000b6c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8000b74:	bf00      	nop
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b09a      	sub	sp, #104	@ 0x68
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d101      	bne.n	8000bb4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	e1c9      	b.n	8000f48 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	691b      	ldr	r3, [r3, #16]
 8000bb8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bbe:	f003 0310 	and.w	r3, r3, #16
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d176      	bne.n	8000cb4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d152      	bne.n	8000c74 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	2200      	movs	r2, #0
 8000bde:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2200      	movs	r2, #0
 8000be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f7ff fdc9 	bl	8000780 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	689b      	ldr	r3, [r3, #8]
 8000bf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d13b      	bne.n	8000c74 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000bfc:	6878      	ldr	r0, [r7, #4]
 8000bfe:	f001 fab7 	bl	8002170 <ADC_Disable>
 8000c02:	4603      	mov	r3, r0
 8000c04:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0c:	f003 0310 	and.w	r3, r3, #16
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d12f      	bne.n	8000c74 <HAL_ADC_Init+0xe0>
 8000c14:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d12b      	bne.n	8000c74 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c20:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000c24:	f023 0302 	bic.w	r3, r3, #2
 8000c28:	f043 0202 	orr.w	r2, r3, #2
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	689a      	ldr	r2, [r3, #8]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8000c3e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	689a      	ldr	r2, [r3, #8]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000c4e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000c50:	4b86      	ldr	r3, [pc, #536]	@ (8000e6c <HAL_ADC_Init+0x2d8>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a86      	ldr	r2, [pc, #536]	@ (8000e70 <HAL_ADC_Init+0x2dc>)
 8000c56:	fba2 2303 	umull	r2, r3, r2, r3
 8000c5a:	0c9a      	lsrs	r2, r3, #18
 8000c5c:	4613      	mov	r3, r2
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	4413      	add	r3, r2
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c66:	e002      	b.n	8000c6e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	3b01      	subs	r3, #1
 8000c6c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d1f9      	bne.n	8000c68 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	689b      	ldr	r3, [r3, #8]
 8000c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d007      	beq.n	8000c92 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	689b      	ldr	r3, [r3, #8]
 8000c88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000c8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000c90:	d110      	bne.n	8000cb4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c96:	f023 0312 	bic.w	r3, r3, #18
 8000c9a:	f043 0210 	orr.w	r2, r3, #16
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ca6:	f043 0201 	orr.w	r2, r3, #1
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb8:	f003 0310 	and.w	r3, r3, #16
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	f040 8136 	bne.w	8000f2e <HAL_ADC_Init+0x39a>
 8000cc2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	f040 8131 	bne.w	8000f2e <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	689b      	ldr	r3, [r3, #8]
 8000cd2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f040 8129 	bne.w	8000f2e <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000ce4:	f043 0202 	orr.w	r2, r3, #2
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000cf4:	d004      	beq.n	8000d00 <HAL_ADC_Init+0x16c>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a5e      	ldr	r2, [pc, #376]	@ (8000e74 <HAL_ADC_Init+0x2e0>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d101      	bne.n	8000d04 <HAL_ADC_Init+0x170>
 8000d00:	4b5d      	ldr	r3, [pc, #372]	@ (8000e78 <HAL_ADC_Init+0x2e4>)
 8000d02:	e000      	b.n	8000d06 <HAL_ADC_Init+0x172>
 8000d04:	4b5d      	ldr	r3, [pc, #372]	@ (8000e7c <HAL_ADC_Init+0x2e8>)
 8000d06:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d10:	d102      	bne.n	8000d18 <HAL_ADC_Init+0x184>
 8000d12:	4b58      	ldr	r3, [pc, #352]	@ (8000e74 <HAL_ADC_Init+0x2e0>)
 8000d14:	60fb      	str	r3, [r7, #12]
 8000d16:	e01a      	b.n	8000d4e <HAL_ADC_Init+0x1ba>
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a55      	ldr	r2, [pc, #340]	@ (8000e74 <HAL_ADC_Init+0x2e0>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d103      	bne.n	8000d2a <HAL_ADC_Init+0x196>
 8000d22:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	e011      	b.n	8000d4e <HAL_ADC_Init+0x1ba>
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a54      	ldr	r2, [pc, #336]	@ (8000e80 <HAL_ADC_Init+0x2ec>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d102      	bne.n	8000d3a <HAL_ADC_Init+0x1a6>
 8000d34:	4b53      	ldr	r3, [pc, #332]	@ (8000e84 <HAL_ADC_Init+0x2f0>)
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	e009      	b.n	8000d4e <HAL_ADC_Init+0x1ba>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a51      	ldr	r2, [pc, #324]	@ (8000e84 <HAL_ADC_Init+0x2f0>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d102      	bne.n	8000d4a <HAL_ADC_Init+0x1b6>
 8000d44:	4b4e      	ldr	r3, [pc, #312]	@ (8000e80 <HAL_ADC_Init+0x2ec>)
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	e001      	b.n	8000d4e <HAL_ADC_Init+0x1ba>
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	f003 0303 	and.w	r3, r3, #3
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d108      	bne.n	8000d6e <HAL_ADC_Init+0x1da>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d101      	bne.n	8000d6e <HAL_ADC_Init+0x1da>
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e000      	b.n	8000d70 <HAL_ADC_Init+0x1dc>
 8000d6e:	2300      	movs	r3, #0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d11c      	bne.n	8000dae <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000d74:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d010      	beq.n	8000d9c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	689b      	ldr	r3, [r3, #8]
 8000d7e:	f003 0303 	and.w	r3, r3, #3
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d107      	bne.n	8000d96 <HAL_ADC_Init+0x202>
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	d101      	bne.n	8000d96 <HAL_ADC_Init+0x202>
 8000d92:	2301      	movs	r3, #1
 8000d94:	e000      	b.n	8000d98 <HAL_ADC_Init+0x204>
 8000d96:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d108      	bne.n	8000dae <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000d9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000d9e:	689b      	ldr	r3, [r3, #8]
 8000da0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	431a      	orrs	r2, r3
 8000daa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000dac:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	7e5b      	ldrb	r3, [r3, #25]
 8000db2:	035b      	lsls	r3, r3, #13
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000db8:	2a01      	cmp	r2, #1
 8000dba:	d002      	beq.n	8000dc2 <HAL_ADC_Init+0x22e>
 8000dbc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000dc0:	e000      	b.n	8000dc4 <HAL_ADC_Init+0x230>
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	431a      	orrs	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	68db      	ldr	r3, [r3, #12]
 8000dca:	431a      	orrs	r2, r3
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	689b      	ldr	r3, [r3, #8]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d11b      	bne.n	8000e1a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	7e5b      	ldrb	r3, [r3, #25]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d109      	bne.n	8000dfe <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dee:	3b01      	subs	r3, #1
 8000df0:	045a      	lsls	r2, r3, #17
 8000df2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000df4:	4313      	orrs	r3, r2
 8000df6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dfa:	663b      	str	r3, [r7, #96]	@ 0x60
 8000dfc:	e00d      	b.n	8000e1a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e02:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000e06:	f043 0220 	orr.w	r2, r3, #32
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e12:	f043 0201 	orr.w	r2, r3, #1
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d03a      	beq.n	8000e98 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a16      	ldr	r2, [pc, #88]	@ (8000e80 <HAL_ADC_Init+0x2ec>)
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	d004      	beq.n	8000e36 <HAL_ADC_Init+0x2a2>
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a14      	ldr	r2, [pc, #80]	@ (8000e84 <HAL_ADC_Init+0x2f0>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d128      	bne.n	8000e88 <HAL_ADC_Init+0x2f4>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e3a:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8000e3e:	d012      	beq.n	8000e66 <HAL_ADC_Init+0x2d2>
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000e48:	d00a      	beq.n	8000e60 <HAL_ADC_Init+0x2cc>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e4e:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8000e52:	d002      	beq.n	8000e5a <HAL_ADC_Init+0x2c6>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e58:	e018      	b.n	8000e8c <HAL_ADC_Init+0x2f8>
 8000e5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e5e:	e015      	b.n	8000e8c <HAL_ADC_Init+0x2f8>
 8000e60:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8000e64:	e012      	b.n	8000e8c <HAL_ADC_Init+0x2f8>
 8000e66:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000e6a:	e00f      	b.n	8000e8c <HAL_ADC_Init+0x2f8>
 8000e6c:	20000000 	.word	0x20000000
 8000e70:	431bde83 	.word	0x431bde83
 8000e74:	50000100 	.word	0x50000100
 8000e78:	50000300 	.word	0x50000300
 8000e7c:	50000700 	.word	0x50000700
 8000e80:	50000400 	.word	0x50000400
 8000e84:	50000500 	.word	0x50000500
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e8c:	687a      	ldr	r2, [r7, #4]
 8000e8e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000e90:	4313      	orrs	r3, r2
 8000e92:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000e94:	4313      	orrs	r3, r2
 8000e96:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	f003 030c 	and.w	r3, r3, #12
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d114      	bne.n	8000ed0 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	6812      	ldr	r2, [r2, #0]
 8000eb0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000eb4:	f023 0302 	bic.w	r3, r3, #2
 8000eb8:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	7e1b      	ldrb	r3, [r3, #24]
 8000ebe:	039a      	lsls	r2, r3, #14
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	68da      	ldr	r2, [r3, #12]
 8000ed6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f50 <HAL_ADC_Init+0x3bc>)
 8000ed8:	4013      	ands	r3, r2
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	6812      	ldr	r2, [r2, #0]
 8000ede:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000ee0:	430b      	orrs	r3, r1
 8000ee2:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	691b      	ldr	r3, [r3, #16]
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d10c      	bne.n	8000f06 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	f023 010f 	bic.w	r1, r3, #15
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	69db      	ldr	r3, [r3, #28]
 8000efa:	1e5a      	subs	r2, r3, #1
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	430a      	orrs	r2, r1
 8000f02:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f04:	e007      	b.n	8000f16 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f022 020f 	bic.w	r2, r2, #15
 8000f14:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f20:	f023 0303 	bic.w	r3, r3, #3
 8000f24:	f043 0201 	orr.w	r2, r3, #1
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f2c:	e00a      	b.n	8000f44 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f32:	f023 0312 	bic.w	r3, r3, #18
 8000f36:	f043 0210 	orr.w	r2, r3, #16
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000f3e:	2301      	movs	r3, #1
 8000f40:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000f44:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3768      	adds	r7, #104	@ 0x68
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	fff0c007 	.word	0xfff0c007

08000f54 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	f003 0304 	and.w	r3, r3, #4
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	f040 8123 	bne.w	80011b6 <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d101      	bne.n	8000f7e <HAL_ADC_Start_IT+0x2a>
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	e11e      	b.n	80011bc <HAL_ADC_Start_IT+0x268>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2201      	movs	r2, #1
 8000f82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f001 f88e 	bl	80020a8 <ADC_Enable>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	f040 810a 	bne.w	80011ac <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000fa0:	f023 0301 	bic.w	r3, r3, #1
 8000fa4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fb4:	d004      	beq.n	8000fc0 <HAL_ADC_Start_IT+0x6c>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4a82      	ldr	r2, [pc, #520]	@ (80011c4 <HAL_ADC_Start_IT+0x270>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d106      	bne.n	8000fce <HAL_ADC_Start_IT+0x7a>
 8000fc0:	4b81      	ldr	r3, [pc, #516]	@ (80011c8 <HAL_ADC_Start_IT+0x274>)
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	f003 031f 	and.w	r3, r3, #31
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d010      	beq.n	8000fee <HAL_ADC_Start_IT+0x9a>
 8000fcc:	e005      	b.n	8000fda <HAL_ADC_Start_IT+0x86>
 8000fce:	4b7f      	ldr	r3, [pc, #508]	@ (80011cc <HAL_ADC_Start_IT+0x278>)
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	f003 031f 	and.w	r3, r3, #31
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d009      	beq.n	8000fee <HAL_ADC_Start_IT+0x9a>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fe2:	d004      	beq.n	8000fee <HAL_ADC_Start_IT+0x9a>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a79      	ldr	r2, [pc, #484]	@ (80011d0 <HAL_ADC_Start_IT+0x27c>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d115      	bne.n	800101a <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001004:	2b00      	cmp	r3, #0
 8001006:	d036      	beq.n	8001076 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800100c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001010:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001018:	e02d      	b.n	8001076 <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800102e:	d004      	beq.n	800103a <HAL_ADC_Start_IT+0xe6>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a63      	ldr	r2, [pc, #396]	@ (80011c4 <HAL_ADC_Start_IT+0x270>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d10a      	bne.n	8001050 <HAL_ADC_Start_IT+0xfc>
 800103a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001044:	2b00      	cmp	r3, #0
 8001046:	bf14      	ite	ne
 8001048:	2301      	movne	r3, #1
 800104a:	2300      	moveq	r3, #0
 800104c:	b2db      	uxtb	r3, r3
 800104e:	e008      	b.n	8001062 <HAL_ADC_Start_IT+0x10e>
 8001050:	4b5f      	ldr	r3, [pc, #380]	@ (80011d0 <HAL_ADC_Start_IT+0x27c>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001058:	2b00      	cmp	r3, #0
 800105a:	bf14      	ite	ne
 800105c:	2301      	movne	r3, #1
 800105e:	2300      	moveq	r3, #0
 8001060:	b2db      	uxtb	r3, r3
 8001062:	2b00      	cmp	r3, #0
 8001064:	d007      	beq.n	8001076 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800106e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800107e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001082:	d106      	bne.n	8001092 <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001088:	f023 0206 	bic.w	r2, r3, #6
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001090:	e002      	b.n	8001098 <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2200      	movs	r2, #0
 8001096:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	221c      	movs	r2, #28
 80010a6:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	2b08      	cmp	r3, #8
 80010ae:	d110      	bne.n	80010d2 <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	685a      	ldr	r2, [r3, #4]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f022 0204 	bic.w	r2, r2, #4
 80010be:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	685a      	ldr	r2, [r3, #4]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f042 0208 	orr.w	r2, r2, #8
 80010ce:	605a      	str	r2, [r3, #4]
          break;
 80010d0:	e008      	b.n	80010e4 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	685a      	ldr	r2, [r3, #4]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f042 020c 	orr.w	r2, r2, #12
 80010e0:	605a      	str	r2, [r3, #4]
          break;
 80010e2:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d107      	bne.n	80010fc <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	685a      	ldr	r2, [r3, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f022 0210 	bic.w	r2, r2, #16
 80010fa:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001104:	d004      	beq.n	8001110 <HAL_ADC_Start_IT+0x1bc>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a2e      	ldr	r2, [pc, #184]	@ (80011c4 <HAL_ADC_Start_IT+0x270>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d106      	bne.n	800111e <HAL_ADC_Start_IT+0x1ca>
 8001110:	4b2d      	ldr	r3, [pc, #180]	@ (80011c8 <HAL_ADC_Start_IT+0x274>)
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	f003 031f 	and.w	r3, r3, #31
 8001118:	2b00      	cmp	r3, #0
 800111a:	d03e      	beq.n	800119a <HAL_ADC_Start_IT+0x246>
 800111c:	e005      	b.n	800112a <HAL_ADC_Start_IT+0x1d6>
 800111e:	4b2b      	ldr	r3, [pc, #172]	@ (80011cc <HAL_ADC_Start_IT+0x278>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	f003 031f 	and.w	r3, r3, #31
 8001126:	2b00      	cmp	r3, #0
 8001128:	d037      	beq.n	800119a <HAL_ADC_Start_IT+0x246>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001132:	d004      	beq.n	800113e <HAL_ADC_Start_IT+0x1ea>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a22      	ldr	r2, [pc, #136]	@ (80011c4 <HAL_ADC_Start_IT+0x270>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d106      	bne.n	800114c <HAL_ADC_Start_IT+0x1f8>
 800113e:	4b22      	ldr	r3, [pc, #136]	@ (80011c8 <HAL_ADC_Start_IT+0x274>)
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	f003 031f 	and.w	r3, r3, #31
 8001146:	2b05      	cmp	r3, #5
 8001148:	d027      	beq.n	800119a <HAL_ADC_Start_IT+0x246>
 800114a:	e005      	b.n	8001158 <HAL_ADC_Start_IT+0x204>
 800114c:	4b1f      	ldr	r3, [pc, #124]	@ (80011cc <HAL_ADC_Start_IT+0x278>)
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f003 031f 	and.w	r3, r3, #31
 8001154:	2b05      	cmp	r3, #5
 8001156:	d020      	beq.n	800119a <HAL_ADC_Start_IT+0x246>
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001160:	d004      	beq.n	800116c <HAL_ADC_Start_IT+0x218>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a17      	ldr	r2, [pc, #92]	@ (80011c4 <HAL_ADC_Start_IT+0x270>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d106      	bne.n	800117a <HAL_ADC_Start_IT+0x226>
 800116c:	4b16      	ldr	r3, [pc, #88]	@ (80011c8 <HAL_ADC_Start_IT+0x274>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f003 031f 	and.w	r3, r3, #31
 8001174:	2b09      	cmp	r3, #9
 8001176:	d010      	beq.n	800119a <HAL_ADC_Start_IT+0x246>
 8001178:	e005      	b.n	8001186 <HAL_ADC_Start_IT+0x232>
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <HAL_ADC_Start_IT+0x278>)
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	f003 031f 	and.w	r3, r3, #31
 8001182:	2b09      	cmp	r3, #9
 8001184:	d009      	beq.n	800119a <HAL_ADC_Start_IT+0x246>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800118e:	d004      	beq.n	800119a <HAL_ADC_Start_IT+0x246>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a0e      	ldr	r2, [pc, #56]	@ (80011d0 <HAL_ADC_Start_IT+0x27c>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d10f      	bne.n	80011ba <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	689a      	ldr	r2, [r3, #8]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f042 0204 	orr.w	r2, r2, #4
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	e006      	b.n	80011ba <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80011b4:	e001      	b.n	80011ba <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80011b6:	2302      	movs	r3, #2
 80011b8:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	50000100 	.word	0x50000100
 80011c8:	50000300 	.word	0x50000300
 80011cc:	50000700 	.word	0x50000700
 80011d0:	50000400 	.word	0x50000400

080011d4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
	...

080011f0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b088      	sub	sp, #32
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80011fc:	2300      	movs	r3, #0
 80011fe:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	f003 0304 	and.w	r3, r3, #4
 800121a:	2b00      	cmp	r3, #0
 800121c:	d004      	beq.n	8001228 <HAL_ADC_IRQHandler+0x38>
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	f003 0304 	and.w	r3, r3, #4
 8001224:	2b00      	cmp	r3, #0
 8001226:	d10b      	bne.n	8001240 <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800122e:	2b00      	cmp	r3, #0
 8001230:	f000 80bc 	beq.w	80013ac <HAL_ADC_IRQHandler+0x1bc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	f003 0308 	and.w	r3, r3, #8
 800123a:	2b00      	cmp	r3, #0
 800123c:	f000 80b6 	beq.w	80013ac <HAL_ADC_IRQHandler+0x1bc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001244:	f003 0310 	and.w	r3, r3, #16
 8001248:	2b00      	cmp	r3, #0
 800124a:	d105      	bne.n	8001258 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001250:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001260:	d004      	beq.n	800126c <HAL_ADC_IRQHandler+0x7c>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a90      	ldr	r2, [pc, #576]	@ (80014a8 <HAL_ADC_IRQHandler+0x2b8>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d106      	bne.n	800127a <HAL_ADC_IRQHandler+0x8a>
 800126c:	4b8f      	ldr	r3, [pc, #572]	@ (80014ac <HAL_ADC_IRQHandler+0x2bc>)
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f003 031f 	and.w	r3, r3, #31
 8001274:	2b00      	cmp	r3, #0
 8001276:	d03e      	beq.n	80012f6 <HAL_ADC_IRQHandler+0x106>
 8001278:	e005      	b.n	8001286 <HAL_ADC_IRQHandler+0x96>
 800127a:	4b8d      	ldr	r3, [pc, #564]	@ (80014b0 <HAL_ADC_IRQHandler+0x2c0>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f003 031f 	and.w	r3, r3, #31
 8001282:	2b00      	cmp	r3, #0
 8001284:	d037      	beq.n	80012f6 <HAL_ADC_IRQHandler+0x106>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800128e:	d004      	beq.n	800129a <HAL_ADC_IRQHandler+0xaa>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a84      	ldr	r2, [pc, #528]	@ (80014a8 <HAL_ADC_IRQHandler+0x2b8>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d106      	bne.n	80012a8 <HAL_ADC_IRQHandler+0xb8>
 800129a:	4b84      	ldr	r3, [pc, #528]	@ (80014ac <HAL_ADC_IRQHandler+0x2bc>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 031f 	and.w	r3, r3, #31
 80012a2:	2b05      	cmp	r3, #5
 80012a4:	d027      	beq.n	80012f6 <HAL_ADC_IRQHandler+0x106>
 80012a6:	e005      	b.n	80012b4 <HAL_ADC_IRQHandler+0xc4>
 80012a8:	4b81      	ldr	r3, [pc, #516]	@ (80014b0 <HAL_ADC_IRQHandler+0x2c0>)
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	f003 031f 	and.w	r3, r3, #31
 80012b0:	2b05      	cmp	r3, #5
 80012b2:	d020      	beq.n	80012f6 <HAL_ADC_IRQHandler+0x106>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012bc:	d004      	beq.n	80012c8 <HAL_ADC_IRQHandler+0xd8>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a79      	ldr	r2, [pc, #484]	@ (80014a8 <HAL_ADC_IRQHandler+0x2b8>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d106      	bne.n	80012d6 <HAL_ADC_IRQHandler+0xe6>
 80012c8:	4b78      	ldr	r3, [pc, #480]	@ (80014ac <HAL_ADC_IRQHandler+0x2bc>)
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	f003 031f 	and.w	r3, r3, #31
 80012d0:	2b09      	cmp	r3, #9
 80012d2:	d010      	beq.n	80012f6 <HAL_ADC_IRQHandler+0x106>
 80012d4:	e005      	b.n	80012e2 <HAL_ADC_IRQHandler+0xf2>
 80012d6:	4b76      	ldr	r3, [pc, #472]	@ (80014b0 <HAL_ADC_IRQHandler+0x2c0>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	f003 031f 	and.w	r3, r3, #31
 80012de:	2b09      	cmp	r3, #9
 80012e0:	d009      	beq.n	80012f6 <HAL_ADC_IRQHandler+0x106>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012ea:	d004      	beq.n	80012f6 <HAL_ADC_IRQHandler+0x106>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a70      	ldr	r2, [pc, #448]	@ (80014b4 <HAL_ADC_IRQHandler+0x2c4>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d104      	bne.n	8001300 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	61bb      	str	r3, [r7, #24]
 80012fe:	e00f      	b.n	8001320 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001308:	d004      	beq.n	8001314 <HAL_ADC_IRQHandler+0x124>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a66      	ldr	r2, [pc, #408]	@ (80014a8 <HAL_ADC_IRQHandler+0x2b8>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d102      	bne.n	800131a <HAL_ADC_IRQHandler+0x12a>
 8001314:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001318:	e000      	b.n	800131c <HAL_ADC_IRQHandler+0x12c>
 800131a:	4b66      	ldr	r3, [pc, #408]	@ (80014b4 <HAL_ADC_IRQHandler+0x2c4>)
 800131c:	68db      	ldr	r3, [r3, #12]
 800131e:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800132a:	2b00      	cmp	r3, #0
 800132c:	d137      	bne.n	800139e <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001334:	2b00      	cmp	r3, #0
 8001336:	d132      	bne.n	800139e <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	f003 0308 	and.w	r3, r3, #8
 800133e:	2b00      	cmp	r3, #0
 8001340:	d02d      	beq.n	800139e <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f003 0304 	and.w	r3, r3, #4
 800134c:	2b00      	cmp	r3, #0
 800134e:	d11a      	bne.n	8001386 <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	685a      	ldr	r2, [r3, #4]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f022 020c 	bic.w	r2, r2, #12
 800135e:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001364:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001370:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d112      	bne.n	800139e <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137c:	f043 0201 	orr.w	r2, r3, #1
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	641a      	str	r2, [r3, #64]	@ 0x40
 8001384:	e00b      	b.n	800139e <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138a:	f043 0210 	orr.w	r2, r3, #16
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001396:	f043 0201 	orr.w	r2, r3, #1
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff f97c 	bl	800069c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	220c      	movs	r2, #12
 80013aa:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	f003 0320 	and.w	r3, r3, #32
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d004      	beq.n	80013c0 <HAL_ADC_IRQHandler+0x1d0>
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	f003 0320 	and.w	r3, r3, #32
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d10b      	bne.n	80013d8 <HAL_ADC_IRQHandler+0x1e8>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	f000 8138 	beq.w	800163c <HAL_ADC_IRQHandler+0x44c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	f000 8132 	beq.w	800163c <HAL_ADC_IRQHandler+0x44c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013dc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	641a      	str	r2, [r3, #64]	@ 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80013ec:	d004      	beq.n	80013f8 <HAL_ADC_IRQHandler+0x208>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a2d      	ldr	r2, [pc, #180]	@ (80014a8 <HAL_ADC_IRQHandler+0x2b8>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d106      	bne.n	8001406 <HAL_ADC_IRQHandler+0x216>
 80013f8:	4b2c      	ldr	r3, [pc, #176]	@ (80014ac <HAL_ADC_IRQHandler+0x2bc>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	f003 031f 	and.w	r3, r3, #31
 8001400:	2b00      	cmp	r3, #0
 8001402:	d03e      	beq.n	8001482 <HAL_ADC_IRQHandler+0x292>
 8001404:	e005      	b.n	8001412 <HAL_ADC_IRQHandler+0x222>
 8001406:	4b2a      	ldr	r3, [pc, #168]	@ (80014b0 <HAL_ADC_IRQHandler+0x2c0>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f003 031f 	and.w	r3, r3, #31
 800140e:	2b00      	cmp	r3, #0
 8001410:	d037      	beq.n	8001482 <HAL_ADC_IRQHandler+0x292>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800141a:	d004      	beq.n	8001426 <HAL_ADC_IRQHandler+0x236>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a21      	ldr	r2, [pc, #132]	@ (80014a8 <HAL_ADC_IRQHandler+0x2b8>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d106      	bne.n	8001434 <HAL_ADC_IRQHandler+0x244>
 8001426:	4b21      	ldr	r3, [pc, #132]	@ (80014ac <HAL_ADC_IRQHandler+0x2bc>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 031f 	and.w	r3, r3, #31
 800142e:	2b05      	cmp	r3, #5
 8001430:	d027      	beq.n	8001482 <HAL_ADC_IRQHandler+0x292>
 8001432:	e005      	b.n	8001440 <HAL_ADC_IRQHandler+0x250>
 8001434:	4b1e      	ldr	r3, [pc, #120]	@ (80014b0 <HAL_ADC_IRQHandler+0x2c0>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	f003 031f 	and.w	r3, r3, #31
 800143c:	2b05      	cmp	r3, #5
 800143e:	d020      	beq.n	8001482 <HAL_ADC_IRQHandler+0x292>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001448:	d004      	beq.n	8001454 <HAL_ADC_IRQHandler+0x264>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a16      	ldr	r2, [pc, #88]	@ (80014a8 <HAL_ADC_IRQHandler+0x2b8>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d106      	bne.n	8001462 <HAL_ADC_IRQHandler+0x272>
 8001454:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <HAL_ADC_IRQHandler+0x2bc>)
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	f003 031f 	and.w	r3, r3, #31
 800145c:	2b09      	cmp	r3, #9
 800145e:	d010      	beq.n	8001482 <HAL_ADC_IRQHandler+0x292>
 8001460:	e005      	b.n	800146e <HAL_ADC_IRQHandler+0x27e>
 8001462:	4b13      	ldr	r3, [pc, #76]	@ (80014b0 <HAL_ADC_IRQHandler+0x2c0>)
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	f003 031f 	and.w	r3, r3, #31
 800146a:	2b09      	cmp	r3, #9
 800146c:	d009      	beq.n	8001482 <HAL_ADC_IRQHandler+0x292>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001476:	d004      	beq.n	8001482 <HAL_ADC_IRQHandler+0x292>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a0d      	ldr	r2, [pc, #52]	@ (80014b4 <HAL_ADC_IRQHandler+0x2c4>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d104      	bne.n	800148c <HAL_ADC_IRQHandler+0x29c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	61bb      	str	r3, [r7, #24]
 800148a:	e018      	b.n	80014be <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001494:	d004      	beq.n	80014a0 <HAL_ADC_IRQHandler+0x2b0>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a03      	ldr	r2, [pc, #12]	@ (80014a8 <HAL_ADC_IRQHandler+0x2b8>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d10b      	bne.n	80014b8 <HAL_ADC_IRQHandler+0x2c8>
 80014a0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80014a4:	e009      	b.n	80014ba <HAL_ADC_IRQHandler+0x2ca>
 80014a6:	bf00      	nop
 80014a8:	50000100 	.word	0x50000100
 80014ac:	50000300 	.word	0x50000300
 80014b0:	50000700 	.word	0x50000700
 80014b4:	50000400 	.word	0x50000400
 80014b8:	4b92      	ldr	r3, [pc, #584]	@ (8001704 <HAL_ADC_IRQHandler+0x514>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f040 80b0 	bne.w	800162e <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80014ce:	69bb      	ldr	r3, [r7, #24]
 80014d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d00d      	beq.n	80014f4 <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	f040 80a3 	bne.w	800162e <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	f040 809d 	bne.w	800162e <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	f000 8097 	beq.w	800162e <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001508:	d004      	beq.n	8001514 <HAL_ADC_IRQHandler+0x324>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a7e      	ldr	r2, [pc, #504]	@ (8001708 <HAL_ADC_IRQHandler+0x518>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d106      	bne.n	8001522 <HAL_ADC_IRQHandler+0x332>
 8001514:	4b7d      	ldr	r3, [pc, #500]	@ (800170c <HAL_ADC_IRQHandler+0x51c>)
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	f003 031f 	and.w	r3, r3, #31
 800151c:	2b00      	cmp	r3, #0
 800151e:	d03e      	beq.n	800159e <HAL_ADC_IRQHandler+0x3ae>
 8001520:	e005      	b.n	800152e <HAL_ADC_IRQHandler+0x33e>
 8001522:	4b7b      	ldr	r3, [pc, #492]	@ (8001710 <HAL_ADC_IRQHandler+0x520>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	f003 031f 	and.w	r3, r3, #31
 800152a:	2b00      	cmp	r3, #0
 800152c:	d037      	beq.n	800159e <HAL_ADC_IRQHandler+0x3ae>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001536:	d004      	beq.n	8001542 <HAL_ADC_IRQHandler+0x352>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a72      	ldr	r2, [pc, #456]	@ (8001708 <HAL_ADC_IRQHandler+0x518>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d106      	bne.n	8001550 <HAL_ADC_IRQHandler+0x360>
 8001542:	4b72      	ldr	r3, [pc, #456]	@ (800170c <HAL_ADC_IRQHandler+0x51c>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f003 031f 	and.w	r3, r3, #31
 800154a:	2b06      	cmp	r3, #6
 800154c:	d027      	beq.n	800159e <HAL_ADC_IRQHandler+0x3ae>
 800154e:	e005      	b.n	800155c <HAL_ADC_IRQHandler+0x36c>
 8001550:	4b6f      	ldr	r3, [pc, #444]	@ (8001710 <HAL_ADC_IRQHandler+0x520>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	f003 031f 	and.w	r3, r3, #31
 8001558:	2b06      	cmp	r3, #6
 800155a:	d020      	beq.n	800159e <HAL_ADC_IRQHandler+0x3ae>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001564:	d004      	beq.n	8001570 <HAL_ADC_IRQHandler+0x380>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a67      	ldr	r2, [pc, #412]	@ (8001708 <HAL_ADC_IRQHandler+0x518>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d106      	bne.n	800157e <HAL_ADC_IRQHandler+0x38e>
 8001570:	4b66      	ldr	r3, [pc, #408]	@ (800170c <HAL_ADC_IRQHandler+0x51c>)
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	f003 031f 	and.w	r3, r3, #31
 8001578:	2b07      	cmp	r3, #7
 800157a:	d010      	beq.n	800159e <HAL_ADC_IRQHandler+0x3ae>
 800157c:	e005      	b.n	800158a <HAL_ADC_IRQHandler+0x39a>
 800157e:	4b64      	ldr	r3, [pc, #400]	@ (8001710 <HAL_ADC_IRQHandler+0x520>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f003 031f 	and.w	r3, r3, #31
 8001586:	2b07      	cmp	r3, #7
 8001588:	d009      	beq.n	800159e <HAL_ADC_IRQHandler+0x3ae>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001592:	d004      	beq.n	800159e <HAL_ADC_IRQHandler+0x3ae>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a5a      	ldr	r2, [pc, #360]	@ (8001704 <HAL_ADC_IRQHandler+0x514>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d104      	bne.n	80015a8 <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	617b      	str	r3, [r7, #20]
 80015a6:	e00f      	b.n	80015c8 <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015b0:	d004      	beq.n	80015bc <HAL_ADC_IRQHandler+0x3cc>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a54      	ldr	r2, [pc, #336]	@ (8001708 <HAL_ADC_IRQHandler+0x518>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d102      	bne.n	80015c2 <HAL_ADC_IRQHandler+0x3d2>
 80015bc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80015c0:	e000      	b.n	80015c4 <HAL_ADC_IRQHandler+0x3d4>
 80015c2:	4b50      	ldr	r3, [pc, #320]	@ (8001704 <HAL_ADC_IRQHandler+0x514>)
 80015c4:	68db      	ldr	r3, [r3, #12]
 80015c6:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d12d      	bne.n	800162e <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	f003 0308 	and.w	r3, r3, #8
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d11a      	bne.n	8001616 <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80015ee:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001604:	2b00      	cmp	r3, #0
 8001606:	d112      	bne.n	800162e <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160c:	f043 0201 	orr.w	r2, r3, #1
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	641a      	str	r2, [r3, #64]	@ 0x40
 8001614:	e00b      	b.n	800162e <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161a:	f043 0210 	orr.w	r2, r3, #16
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001626:	f043 0201 	orr.w	r2, r3, #1
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f000 f936 	bl	80018a0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2260      	movs	r2, #96	@ 0x60
 800163a:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001642:	2b00      	cmp	r3, #0
 8001644:	d011      	beq.n	800166a <HAL_ADC_IRQHandler+0x47a>
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800164c:	2b00      	cmp	r3, #0
 800164e:	d00c      	beq.n	800166a <HAL_ADC_IRQHandler+0x47a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001654:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f7ff fa85 	bl	8000b6c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2280      	movs	r2, #128	@ 0x80
 8001668:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001670:	2b00      	cmp	r3, #0
 8001672:	d012      	beq.n	800169a <HAL_ADC_IRQHandler+0x4aa>
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800167a:	2b00      	cmp	r3, #0
 800167c:	d00d      	beq.n	800169a <HAL_ADC_IRQHandler+0x4aa>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001682:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f000 f91c 	bl	80018c8 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001698:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d012      	beq.n	80016ca <HAL_ADC_IRQHandler+0x4da>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d00d      	beq.n	80016ca <HAL_ADC_IRQHandler+0x4da>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f000 f90e 	bl	80018dc <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016c8:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	f003 0310 	and.w	r3, r3, #16
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d04f      	beq.n	8001774 <HAL_ADC_IRQHandler+0x584>
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f003 0310 	and.w	r3, r3, #16
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d04a      	beq.n	8001774 <HAL_ADC_IRQHandler+0x584>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d102      	bne.n	80016ec <HAL_ADC_IRQHandler+0x4fc>
    {
      overrun_error = 1U;
 80016e6:	2301      	movs	r3, #1
 80016e8:	61fb      	str	r3, [r7, #28]
 80016ea:	e02d      	b.n	8001748 <HAL_ADC_IRQHandler+0x558>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016f4:	d004      	beq.n	8001700 <HAL_ADC_IRQHandler+0x510>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a03      	ldr	r2, [pc, #12]	@ (8001708 <HAL_ADC_IRQHandler+0x518>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d109      	bne.n	8001714 <HAL_ADC_IRQHandler+0x524>
 8001700:	4b02      	ldr	r3, [pc, #8]	@ (800170c <HAL_ADC_IRQHandler+0x51c>)
 8001702:	e008      	b.n	8001716 <HAL_ADC_IRQHandler+0x526>
 8001704:	50000400 	.word	0x50000400
 8001708:	50000100 	.word	0x50000100
 800170c:	50000300 	.word	0x50000300
 8001710:	50000700 	.word	0x50000700
 8001714:	4b28      	ldr	r3, [pc, #160]	@ (80017b8 <HAL_ADC_IRQHandler+0x5c8>)
 8001716:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 031f 	and.w	r3, r3, #31
 8001720:	2b00      	cmp	r3, #0
 8001722:	d109      	bne.n	8001738 <HAL_ADC_IRQHandler+0x548>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	68db      	ldr	r3, [r3, #12]
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	2b01      	cmp	r3, #1
 8001730:	d10a      	bne.n	8001748 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8001732:	2301      	movs	r3, #1
 8001734:	61fb      	str	r3, [r7, #28]
 8001736:	e007      	b.n	8001748 <HAL_ADC_IRQHandler+0x558>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8001744:	2301      	movs	r3, #1
 8001746:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d10e      	bne.n	800176c <HAL_ADC_IRQHandler+0x57c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175e:	f043 0202 	orr.w	r2, r3, #2
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff fa0a 	bl	8000b80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2210      	movs	r2, #16
 8001772:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800177a:	2b00      	cmp	r3, #0
 800177c:	d018      	beq.n	80017b0 <HAL_ADC_IRQHandler+0x5c0>
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001784:	2b00      	cmp	r3, #0
 8001786:	d013      	beq.n	80017b0 <HAL_ADC_IRQHandler+0x5c0>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001798:	f043 0208 	orr.w	r2, r3, #8
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017a8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f000 f882 	bl	80018b4 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 80017b0:	bf00      	nop
 80017b2:	3720      	adds	r7, #32
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	50000700 	.word	0x50000700

080017bc <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d101      	bne.n	80017d8 <HAL_ADCEx_Calibration_Start+0x1c>
 80017d4:	2302      	movs	r3, #2
 80017d6:	e05f      	b.n	8001898 <HAL_ADCEx_Calibration_Start+0xdc>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2201      	movs	r2, #1
 80017dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f000 fcc5 	bl	8002170 <ADC_Disable>
 80017e6:	4603      	mov	r3, r0
 80017e8:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80017ea:	7bfb      	ldrb	r3, [r7, #15]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d14e      	bne.n	800188e <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2201      	movs	r2, #1
 80017f4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	689a      	ldr	r2, [r3, #8]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8001804:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d107      	bne.n	800181c <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	689a      	ldr	r2, [r3, #8]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800181a:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	689a      	ldr	r2, [r3, #8]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800182a:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800182c:	f7ff f992 	bl	8000b54 <HAL_GetTick>
 8001830:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001832:	e01c      	b.n	800186e <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001834:	f7ff f98e 	bl	8000b54 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b0a      	cmp	r3, #10
 8001840:	d915      	bls.n	800186e <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800184c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001850:	d10d      	bne.n	800186e <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001856:	f023 0312 	bic.w	r3, r3, #18
 800185a:	f043 0210 	orr.w	r2, r3, #16
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2200      	movs	r2, #0
 8001866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e014      	b.n	8001898 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001878:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800187c:	d0da      	beq.n	8001834 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001882:	f023 0303 	bic.w	r3, r3, #3
 8001886:	f043 0201 	orr.w	r2, r3, #1
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2200      	movs	r2, #0
 8001892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001896:	7bfb      	ldrb	r3, [r7, #15]
}
 8001898:	4618      	mov	r0, r3
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b09b      	sub	sp, #108	@ 0x6c
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001900:	2300      	movs	r3, #0
 8001902:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800190a:	2b01      	cmp	r3, #1
 800190c:	d101      	bne.n	8001912 <HAL_ADC_ConfigChannel+0x22>
 800190e:	2302      	movs	r3, #2
 8001910:	e2c8      	b.n	8001ea4 <HAL_ADC_ConfigChannel+0x5b4>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2201      	movs	r2, #1
 8001916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f003 0304 	and.w	r3, r3, #4
 8001924:	2b00      	cmp	r3, #0
 8001926:	f040 82ac 	bne.w	8001e82 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b04      	cmp	r3, #4
 8001930:	d81c      	bhi.n	800196c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685a      	ldr	r2, [r3, #4]
 800193c:	4613      	mov	r3, r2
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	4413      	add	r3, r2
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	461a      	mov	r2, r3
 8001946:	231f      	movs	r3, #31
 8001948:	4093      	lsls	r3, r2
 800194a:	43db      	mvns	r3, r3
 800194c:	4019      	ands	r1, r3
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	6818      	ldr	r0, [r3, #0]
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685a      	ldr	r2, [r3, #4]
 8001956:	4613      	mov	r3, r2
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	4413      	add	r3, r2
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	fa00 f203 	lsl.w	r2, r0, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	430a      	orrs	r2, r1
 8001968:	631a      	str	r2, [r3, #48]	@ 0x30
 800196a:	e063      	b.n	8001a34 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	2b09      	cmp	r3, #9
 8001972:	d81e      	bhi.n	80019b2 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	4613      	mov	r3, r2
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	4413      	add	r3, r2
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	3b1e      	subs	r3, #30
 8001988:	221f      	movs	r2, #31
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	43db      	mvns	r3, r3
 8001990:	4019      	ands	r1, r3
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	6818      	ldr	r0, [r3, #0]
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685a      	ldr	r2, [r3, #4]
 800199a:	4613      	mov	r3, r2
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	4413      	add	r3, r2
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	3b1e      	subs	r3, #30
 80019a4:	fa00 f203 	lsl.w	r2, r0, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	430a      	orrs	r2, r1
 80019ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80019b0:	e040      	b.n	8001a34 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	2b0e      	cmp	r3, #14
 80019b8:	d81e      	bhi.n	80019f8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685a      	ldr	r2, [r3, #4]
 80019c4:	4613      	mov	r3, r2
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	4413      	add	r3, r2
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	3b3c      	subs	r3, #60	@ 0x3c
 80019ce:	221f      	movs	r2, #31
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	43db      	mvns	r3, r3
 80019d6:	4019      	ands	r1, r3
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	6818      	ldr	r0, [r3, #0]
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685a      	ldr	r2, [r3, #4]
 80019e0:	4613      	mov	r3, r2
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	4413      	add	r3, r2
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	3b3c      	subs	r3, #60	@ 0x3c
 80019ea:	fa00 f203 	lsl.w	r2, r0, r3
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	430a      	orrs	r2, r1
 80019f4:	639a      	str	r2, [r3, #56]	@ 0x38
 80019f6:	e01d      	b.n	8001a34 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	4613      	mov	r3, r2
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	4413      	add	r3, r2
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	3b5a      	subs	r3, #90	@ 0x5a
 8001a0c:	221f      	movs	r2, #31
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	43db      	mvns	r3, r3
 8001a14:	4019      	ands	r1, r3
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	6818      	ldr	r0, [r3, #0]
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685a      	ldr	r2, [r3, #4]
 8001a1e:	4613      	mov	r3, r2
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4413      	add	r3, r2
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	3b5a      	subs	r3, #90	@ 0x5a
 8001a28:	fa00 f203 	lsl.w	r2, r0, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	430a      	orrs	r2, r1
 8001a32:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f003 030c 	and.w	r3, r3, #12
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	f040 80e5 	bne.w	8001c0e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b09      	cmp	r3, #9
 8001a4a:	d91c      	bls.n	8001a86 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	6999      	ldr	r1, [r3, #24]
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	4613      	mov	r3, r2
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	4413      	add	r3, r2
 8001a5c:	3b1e      	subs	r3, #30
 8001a5e:	2207      	movs	r2, #7
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	43db      	mvns	r3, r3
 8001a66:	4019      	ands	r1, r3
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	6898      	ldr	r0, [r3, #8]
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	4613      	mov	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	4413      	add	r3, r2
 8001a76:	3b1e      	subs	r3, #30
 8001a78:	fa00 f203 	lsl.w	r2, r0, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	430a      	orrs	r2, r1
 8001a82:	619a      	str	r2, [r3, #24]
 8001a84:	e019      	b.n	8001aba <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	6959      	ldr	r1, [r3, #20]
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4613      	mov	r3, r2
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	4413      	add	r3, r2
 8001a96:	2207      	movs	r2, #7
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	4019      	ands	r1, r3
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	6898      	ldr	r0, [r3, #8]
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	4413      	add	r3, r2
 8001aae:	fa00 f203 	lsl.w	r2, r0, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	695a      	ldr	r2, [r3, #20]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	08db      	lsrs	r3, r3, #3
 8001ac6:	f003 0303 	and.w	r3, r3, #3
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	2b03      	cmp	r3, #3
 8001ada:	d84f      	bhi.n	8001b7c <HAL_ADC_ConfigChannel+0x28c>
 8001adc:	a201      	add	r2, pc, #4	@ (adr r2, 8001ae4 <HAL_ADC_ConfigChannel+0x1f4>)
 8001ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ae2:	bf00      	nop
 8001ae4:	08001af5 	.word	0x08001af5
 8001ae8:	08001b17 	.word	0x08001b17
 8001aec:	08001b39 	.word	0x08001b39
 8001af0:	08001b5b 	.word	0x08001b5b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001afa:	4b99      	ldr	r3, [pc, #612]	@ (8001d60 <HAL_ADC_ConfigChannel+0x470>)
 8001afc:	4013      	ands	r3, r2
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	6812      	ldr	r2, [r2, #0]
 8001b02:	0691      	lsls	r1, r2, #26
 8001b04:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001b06:	430a      	orrs	r2, r1
 8001b08:	431a      	orrs	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001b12:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b14:	e07b      	b.n	8001c0e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001b1c:	4b90      	ldr	r3, [pc, #576]	@ (8001d60 <HAL_ADC_ConfigChannel+0x470>)
 8001b1e:	4013      	ands	r3, r2
 8001b20:	683a      	ldr	r2, [r7, #0]
 8001b22:	6812      	ldr	r2, [r2, #0]
 8001b24:	0691      	lsls	r1, r2, #26
 8001b26:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001b34:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b36:	e06a      	b.n	8001c0e <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001b3e:	4b88      	ldr	r3, [pc, #544]	@ (8001d60 <HAL_ADC_ConfigChannel+0x470>)
 8001b40:	4013      	ands	r3, r2
 8001b42:	683a      	ldr	r2, [r7, #0]
 8001b44:	6812      	ldr	r2, [r2, #0]
 8001b46:	0691      	lsls	r1, r2, #26
 8001b48:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	431a      	orrs	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001b56:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b58:	e059      	b.n	8001c0e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001b60:	4b7f      	ldr	r3, [pc, #508]	@ (8001d60 <HAL_ADC_ConfigChannel+0x470>)
 8001b62:	4013      	ands	r3, r2
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	6812      	ldr	r2, [r2, #0]
 8001b68:	0691      	lsls	r1, r2, #26
 8001b6a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001b78:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001b7a:	e048      	b.n	8001c0e <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b82:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	069b      	lsls	r3, r3, #26
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d107      	bne.n	8001ba0 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001b9e:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ba6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	069b      	lsls	r3, r3, #26
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d107      	bne.n	8001bc4 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001bc2:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001bca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	069b      	lsls	r3, r3, #26
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d107      	bne.n	8001be8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001be6:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001bee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	069b      	lsls	r3, r3, #26
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d107      	bne.n	8001c0c <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001c0a:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001c0c:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f003 0303 	and.w	r3, r3, #3
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d108      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x33e>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d101      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x33e>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e000      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x340>
 8001c2e:	2300      	movs	r3, #0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	f040 8131 	bne.w	8001e98 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d00f      	beq.n	8001c5e <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	43da      	mvns	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	400a      	ands	r2, r1
 8001c58:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8001c5c:	e049      	b.n	8001cf2 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	409a      	lsls	r2, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2b09      	cmp	r3, #9
 8001c7e:	d91c      	bls.n	8001cba <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6999      	ldr	r1, [r3, #24]
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	4413      	add	r3, r2
 8001c90:	3b1b      	subs	r3, #27
 8001c92:	2207      	movs	r2, #7
 8001c94:	fa02 f303 	lsl.w	r3, r2, r3
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	4019      	ands	r1, r3
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	6898      	ldr	r0, [r3, #8]
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	4413      	add	r3, r2
 8001caa:	3b1b      	subs	r3, #27
 8001cac:	fa00 f203 	lsl.w	r2, r0, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	619a      	str	r2, [r3, #24]
 8001cb8:	e01b      	b.n	8001cf2 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	6959      	ldr	r1, [r3, #20]
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	1c5a      	adds	r2, r3, #1
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	4413      	add	r3, r2
 8001ccc:	2207      	movs	r2, #7
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43db      	mvns	r3, r3
 8001cd4:	4019      	ands	r1, r3
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	6898      	ldr	r0, [r3, #8]
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	1c5a      	adds	r2, r3, #1
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	4413      	add	r3, r2
 8001ce6:	fa00 f203 	lsl.w	r2, r0, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001cfa:	d004      	beq.n	8001d06 <HAL_ADC_ConfigChannel+0x416>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a18      	ldr	r2, [pc, #96]	@ (8001d64 <HAL_ADC_ConfigChannel+0x474>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d101      	bne.n	8001d0a <HAL_ADC_ConfigChannel+0x41a>
 8001d06:	4b18      	ldr	r3, [pc, #96]	@ (8001d68 <HAL_ADC_ConfigChannel+0x478>)
 8001d08:	e000      	b.n	8001d0c <HAL_ADC_ConfigChannel+0x41c>
 8001d0a:	4b18      	ldr	r3, [pc, #96]	@ (8001d6c <HAL_ADC_ConfigChannel+0x47c>)
 8001d0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2b10      	cmp	r3, #16
 8001d14:	d105      	bne.n	8001d22 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001d16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d015      	beq.n	8001d4e <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001d26:	2b11      	cmp	r3, #17
 8001d28:	d105      	bne.n	8001d36 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001d2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d00b      	beq.n	8001d4e <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001d3a:	2b12      	cmp	r3, #18
 8001d3c:	f040 80ac 	bne.w	8001e98 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001d40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	f040 80a5 	bne.w	8001e98 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d56:	d10b      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x480>
 8001d58:	4b02      	ldr	r3, [pc, #8]	@ (8001d64 <HAL_ADC_ConfigChannel+0x474>)
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	e023      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x4b6>
 8001d5e:	bf00      	nop
 8001d60:	83fff000 	.word	0x83fff000
 8001d64:	50000100 	.word	0x50000100
 8001d68:	50000300 	.word	0x50000300
 8001d6c:	50000700 	.word	0x50000700
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a4e      	ldr	r2, [pc, #312]	@ (8001eb0 <HAL_ADC_ConfigChannel+0x5c0>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d103      	bne.n	8001d82 <HAL_ADC_ConfigChannel+0x492>
 8001d7a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	e011      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x4b6>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a4b      	ldr	r2, [pc, #300]	@ (8001eb4 <HAL_ADC_ConfigChannel+0x5c4>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d102      	bne.n	8001d92 <HAL_ADC_ConfigChannel+0x4a2>
 8001d8c:	4b4a      	ldr	r3, [pc, #296]	@ (8001eb8 <HAL_ADC_ConfigChannel+0x5c8>)
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	e009      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x4b6>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a48      	ldr	r2, [pc, #288]	@ (8001eb8 <HAL_ADC_ConfigChannel+0x5c8>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d102      	bne.n	8001da2 <HAL_ADC_ConfigChannel+0x4b2>
 8001d9c:	4b45      	ldr	r3, [pc, #276]	@ (8001eb4 <HAL_ADC_ConfigChannel+0x5c4>)
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	e001      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x4b6>
 8001da2:	2300      	movs	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d108      	bne.n	8001dc6 <HAL_ADC_ConfigChannel+0x4d6>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d101      	bne.n	8001dc6 <HAL_ADC_ConfigChannel+0x4d6>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <HAL_ADC_ConfigChannel+0x4d8>
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d150      	bne.n	8001e6e <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001dcc:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d010      	beq.n	8001df4 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f003 0303 	and.w	r3, r3, #3
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d107      	bne.n	8001dee <HAL_ADC_ConfigChannel+0x4fe>
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d101      	bne.n	8001dee <HAL_ADC_ConfigChannel+0x4fe>
 8001dea:	2301      	movs	r3, #1
 8001dec:	e000      	b.n	8001df0 <HAL_ADC_ConfigChannel+0x500>
 8001dee:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d13c      	bne.n	8001e6e <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2b10      	cmp	r3, #16
 8001dfa:	d11d      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x548>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e04:	d118      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001e06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001e0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e10:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e12:	4b2a      	ldr	r3, [pc, #168]	@ (8001ebc <HAL_ADC_ConfigChannel+0x5cc>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a2a      	ldr	r2, [pc, #168]	@ (8001ec0 <HAL_ADC_ConfigChannel+0x5d0>)
 8001e18:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1c:	0c9a      	lsrs	r2, r3, #18
 8001e1e:	4613      	mov	r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e28:	e002      	b.n	8001e30 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	3b01      	subs	r3, #1
 8001e2e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1f9      	bne.n	8001e2a <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001e36:	e02e      	b.n	8001e96 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b11      	cmp	r3, #17
 8001e3e:	d10b      	bne.n	8001e58 <HAL_ADC_ConfigChannel+0x568>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e48:	d106      	bne.n	8001e58 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001e4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8001e52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e54:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001e56:	e01e      	b.n	8001e96 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2b12      	cmp	r3, #18
 8001e5e:	d11a      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001e60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001e68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e6a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001e6c:	e013      	b.n	8001e96 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e72:	f043 0220 	orr.w	r2, r3, #32
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001e80:	e00a      	b.n	8001e98 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	f043 0220 	orr.w	r2, r3, #32
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001e94:	e000      	b.n	8001e98 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001e96:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001ea0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	376c      	adds	r7, #108	@ 0x6c
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	50000100 	.word	0x50000100
 8001eb4:	50000400 	.word	0x50000400
 8001eb8:	50000500 	.word	0x50000500
 8001ebc:	20000000 	.word	0x20000000
 8001ec0:	431bde83 	.word	0x431bde83

08001ec4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b099      	sub	sp, #100	@ 0x64
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001edc:	d102      	bne.n	8001ee4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001ede:	4b6d      	ldr	r3, [pc, #436]	@ (8002094 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	e01a      	b.n	8001f1a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a6a      	ldr	r2, [pc, #424]	@ (8002094 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d103      	bne.n	8001ef6 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8001eee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	e011      	b.n	8001f1a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a67      	ldr	r2, [pc, #412]	@ (8002098 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d102      	bne.n	8001f06 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001f00:	4b66      	ldr	r3, [pc, #408]	@ (800209c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001f02:	60bb      	str	r3, [r7, #8]
 8001f04:	e009      	b.n	8001f1a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a64      	ldr	r2, [pc, #400]	@ (800209c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d102      	bne.n	8001f16 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001f10:	4b61      	ldr	r3, [pc, #388]	@ (8002098 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001f12:	60bb      	str	r3, [r7, #8]
 8001f14:	e001      	b.n	8001f1a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001f16:	2300      	movs	r3, #0
 8001f18:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e0b0      	b.n	8002086 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d101      	bne.n	8001f32 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8001f2e:	2302      	movs	r3, #2
 8001f30:	e0a9      	b.n	8002086 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2201      	movs	r2, #1
 8001f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f003 0304 	and.w	r3, r3, #4
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f040 808d 	bne.w	8002064 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f003 0304 	and.w	r3, r3, #4
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	f040 8086 	bne.w	8002064 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f60:	d004      	beq.n	8001f6c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a4b      	ldr	r2, [pc, #300]	@ (8002094 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d101      	bne.n	8001f70 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8001f6c:	4b4c      	ldr	r3, [pc, #304]	@ (80020a0 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8001f6e:	e000      	b.n	8001f72 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8001f70:	4b4c      	ldr	r3, [pc, #304]	@ (80020a4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8001f72:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d040      	beq.n	8001ffe <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001f7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	6859      	ldr	r1, [r3, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001f8e:	035b      	lsls	r3, r3, #13
 8001f90:	430b      	orrs	r3, r1
 8001f92:	431a      	orrs	r2, r3
 8001f94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f96:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 0303 	and.w	r3, r3, #3
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d108      	bne.n	8001fb8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d101      	bne.n	8001fb8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e000      	b.n	8001fba <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8001fb8:	2300      	movs	r3, #0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d15c      	bne.n	8002078 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d107      	bne.n	8001fda <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d101      	bne.n	8001fda <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e000      	b.n	8001fdc <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001fda:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d14b      	bne.n	8002078 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001fe0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001fe8:	f023 030f 	bic.w	r3, r3, #15
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	6811      	ldr	r1, [r2, #0]
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	6892      	ldr	r2, [r2, #8]
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	431a      	orrs	r2, r3
 8001ff8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001ffa:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001ffc:	e03c      	b.n	8002078 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001ffe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002006:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002008:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 0303 	and.w	r3, r3, #3
 8002014:	2b01      	cmp	r3, #1
 8002016:	d108      	bne.n	800202a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	2b01      	cmp	r3, #1
 8002024:	d101      	bne.n	800202a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002026:	2301      	movs	r3, #1
 8002028:	e000      	b.n	800202c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800202a:	2300      	movs	r3, #0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d123      	bne.n	8002078 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f003 0303 	and.w	r3, r3, #3
 8002038:	2b01      	cmp	r3, #1
 800203a:	d107      	bne.n	800204c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	2b01      	cmp	r3, #1
 8002046:	d101      	bne.n	800204c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002048:	2301      	movs	r3, #1
 800204a:	e000      	b.n	800204e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 800204c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800204e:	2b00      	cmp	r3, #0
 8002050:	d112      	bne.n	8002078 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002052:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800205a:	f023 030f 	bic.w	r3, r3, #15
 800205e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002060:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002062:	e009      	b.n	8002078 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002068:	f043 0220 	orr.w	r2, r3, #32
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8002076:	e000      	b.n	800207a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002078:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002082:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8002086:	4618      	mov	r0, r3
 8002088:	3764      	adds	r7, #100	@ 0x64
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	50000100 	.word	0x50000100
 8002098:	50000400 	.word	0x50000400
 800209c:	50000500 	.word	0x50000500
 80020a0:	50000300 	.word	0x50000300
 80020a4:	50000700 	.word	0x50000700

080020a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d108      	bne.n	80020d4 <ADC_Enable+0x2c>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0301 	and.w	r3, r3, #1
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d101      	bne.n	80020d4 <ADC_Enable+0x2c>
 80020d0:	2301      	movs	r3, #1
 80020d2:	e000      	b.n	80020d6 <ADC_Enable+0x2e>
 80020d4:	2300      	movs	r3, #0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d143      	bne.n	8002162 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	4b22      	ldr	r3, [pc, #136]	@ (800216c <ADC_Enable+0xc4>)
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d00d      	beq.n	8002104 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ec:	f043 0210 	orr.w	r2, r3, #16
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f8:	f043 0201 	orr.w	r2, r3, #1
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e02f      	b.n	8002164 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f042 0201 	orr.w	r2, r2, #1
 8002112:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002114:	f7fe fd1e 	bl	8000b54 <HAL_GetTick>
 8002118:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800211a:	e01b      	b.n	8002154 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800211c:	f7fe fd1a 	bl	8000b54 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d914      	bls.n	8002154 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b01      	cmp	r3, #1
 8002136:	d00d      	beq.n	8002154 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213c:	f043 0210 	orr.w	r2, r3, #16
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002148:	f043 0201 	orr.w	r2, r3, #1
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e007      	b.n	8002164 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b01      	cmp	r3, #1
 8002160:	d1dc      	bne.n	800211c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002162:	2300      	movs	r3, #0
}
 8002164:	4618      	mov	r0, r3
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	8000003f 	.word	0x8000003f

08002170 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002178:	2300      	movs	r3, #0
 800217a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f003 0303 	and.w	r3, r3, #3
 8002186:	2b01      	cmp	r3, #1
 8002188:	d108      	bne.n	800219c <ADC_Disable+0x2c>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0301 	and.w	r3, r3, #1
 8002194:	2b01      	cmp	r3, #1
 8002196:	d101      	bne.n	800219c <ADC_Disable+0x2c>
 8002198:	2301      	movs	r3, #1
 800219a:	e000      	b.n	800219e <ADC_Disable+0x2e>
 800219c:	2300      	movs	r3, #0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d047      	beq.n	8002232 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f003 030d 	and.w	r3, r3, #13
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d10f      	bne.n	80021d0 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f042 0202 	orr.w	r2, r2, #2
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2203      	movs	r2, #3
 80021c6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80021c8:	f7fe fcc4 	bl	8000b54 <HAL_GetTick>
 80021cc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80021ce:	e029      	b.n	8002224 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d4:	f043 0210 	orr.w	r2, r3, #16
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021e0:	f043 0201 	orr.w	r2, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e023      	b.n	8002234 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80021ec:	f7fe fcb2 	bl	8000b54 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d914      	bls.n	8002224 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 0301 	and.w	r3, r3, #1
 8002204:	2b01      	cmp	r3, #1
 8002206:	d10d      	bne.n	8002224 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220c:	f043 0210 	orr.w	r2, r3, #16
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002218:	f043 0201 	orr.w	r2, r3, #1
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e007      	b.n	8002234 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	2b01      	cmp	r3, #1
 8002230:	d0dc      	beq.n	80021ec <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3710      	adds	r7, #16
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800224c:	4b0c      	ldr	r3, [pc, #48]	@ (8002280 <__NVIC_SetPriorityGrouping+0x44>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002258:	4013      	ands	r3, r2
 800225a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002264:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002268:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800226c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800226e:	4a04      	ldr	r2, [pc, #16]	@ (8002280 <__NVIC_SetPriorityGrouping+0x44>)
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	60d3      	str	r3, [r2, #12]
}
 8002274:	bf00      	nop
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	e000ed00 	.word	0xe000ed00

08002284 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002288:	4b04      	ldr	r3, [pc, #16]	@ (800229c <__NVIC_GetPriorityGrouping+0x18>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	0a1b      	lsrs	r3, r3, #8
 800228e:	f003 0307 	and.w	r3, r3, #7
}
 8002292:	4618      	mov	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	e000ed00 	.word	0xe000ed00

080022a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	db0b      	blt.n	80022ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	f003 021f 	and.w	r2, r3, #31
 80022b8:	4907      	ldr	r1, [pc, #28]	@ (80022d8 <__NVIC_EnableIRQ+0x38>)
 80022ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022be:	095b      	lsrs	r3, r3, #5
 80022c0:	2001      	movs	r0, #1
 80022c2:	fa00 f202 	lsl.w	r2, r0, r2
 80022c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022ca:	bf00      	nop
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	e000e100 	.word	0xe000e100

080022dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	6039      	str	r1, [r7, #0]
 80022e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	db0a      	blt.n	8002306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	490c      	ldr	r1, [pc, #48]	@ (8002328 <__NVIC_SetPriority+0x4c>)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	0112      	lsls	r2, r2, #4
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	440b      	add	r3, r1
 8002300:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002304:	e00a      	b.n	800231c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	b2da      	uxtb	r2, r3
 800230a:	4908      	ldr	r1, [pc, #32]	@ (800232c <__NVIC_SetPriority+0x50>)
 800230c:	79fb      	ldrb	r3, [r7, #7]
 800230e:	f003 030f 	and.w	r3, r3, #15
 8002312:	3b04      	subs	r3, #4
 8002314:	0112      	lsls	r2, r2, #4
 8002316:	b2d2      	uxtb	r2, r2
 8002318:	440b      	add	r3, r1
 800231a:	761a      	strb	r2, [r3, #24]
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	e000e100 	.word	0xe000e100
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002330:	b480      	push	{r7}
 8002332:	b089      	sub	sp, #36	@ 0x24
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	f1c3 0307 	rsb	r3, r3, #7
 800234a:	2b04      	cmp	r3, #4
 800234c:	bf28      	it	cs
 800234e:	2304      	movcs	r3, #4
 8002350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3304      	adds	r3, #4
 8002356:	2b06      	cmp	r3, #6
 8002358:	d902      	bls.n	8002360 <NVIC_EncodePriority+0x30>
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	3b03      	subs	r3, #3
 800235e:	e000      	b.n	8002362 <NVIC_EncodePriority+0x32>
 8002360:	2300      	movs	r3, #0
 8002362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002364:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43da      	mvns	r2, r3
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	401a      	ands	r2, r3
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002378:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	fa01 f303 	lsl.w	r3, r1, r3
 8002382:	43d9      	mvns	r1, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002388:	4313      	orrs	r3, r2
         );
}
 800238a:	4618      	mov	r0, r3
 800238c:	3724      	adds	r7, #36	@ 0x24
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
	...

08002398 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3b01      	subs	r3, #1
 80023a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023a8:	d301      	bcc.n	80023ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023aa:	2301      	movs	r3, #1
 80023ac:	e00f      	b.n	80023ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ae:	4a0a      	ldr	r2, [pc, #40]	@ (80023d8 <SysTick_Config+0x40>)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023b6:	210f      	movs	r1, #15
 80023b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023bc:	f7ff ff8e 	bl	80022dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023c0:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <SysTick_Config+0x40>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023c6:	4b04      	ldr	r3, [pc, #16]	@ (80023d8 <SysTick_Config+0x40>)
 80023c8:	2207      	movs	r2, #7
 80023ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	e000e010 	.word	0xe000e010

080023dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ff29 	bl	800223c <__NVIC_SetPriorityGrouping>
}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b086      	sub	sp, #24
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	4603      	mov	r3, r0
 80023fa:	60b9      	str	r1, [r7, #8]
 80023fc:	607a      	str	r2, [r7, #4]
 80023fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002404:	f7ff ff3e 	bl	8002284 <__NVIC_GetPriorityGrouping>
 8002408:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	68b9      	ldr	r1, [r7, #8]
 800240e:	6978      	ldr	r0, [r7, #20]
 8002410:	f7ff ff8e 	bl	8002330 <NVIC_EncodePriority>
 8002414:	4602      	mov	r2, r0
 8002416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241a:	4611      	mov	r1, r2
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff5d 	bl	80022dc <__NVIC_SetPriority>
}
 8002422:	bf00      	nop
 8002424:	3718      	adds	r7, #24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	4603      	mov	r3, r0
 8002432:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff ff31 	bl	80022a0 <__NVIC_EnableIRQ>
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b082      	sub	sp, #8
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff ffa2 	bl	8002398 <SysTick_Config>
 8002454:	4603      	mov	r3, r0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800245e:	b480      	push	{r7}
 8002460:	b083      	sub	sp, #12
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e02e      	b.n	80024ce <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002476:	2b02      	cmp	r3, #2
 8002478:	d008      	beq.n	800248c <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2204      	movs	r2, #4
 800247e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e020      	b.n	80024ce <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 020e 	bic.w	r2, r2, #14
 800249a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f022 0201 	bic.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024b4:	2101      	movs	r1, #1
 80024b6:	fa01 f202 	lsl.w	r2, r1, r2
 80024ba:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr

080024da <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b084      	sub	sp, #16
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d005      	beq.n	80024fc <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2204      	movs	r2, #4
 80024f4:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	73fb      	strb	r3, [r7, #15]
 80024fa:	e027      	b.n	800254c <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f022 020e 	bic.w	r2, r2, #14
 800250a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f022 0201 	bic.w	r2, r2, #1
 800251a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002524:	2101      	movs	r1, #1
 8002526:	fa01 f202 	lsl.w	r2, r1, r2
 800252a:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002540:	2b00      	cmp	r3, #0
 8002542:	d003      	beq.n	800254c <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	4798      	blx	r3
    }
  }
  return status;
 800254c:	7bfb      	ldrb	r3, [r7, #15]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
	...

08002558 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002558:	b480      	push	{r7}
 800255a:	b087      	sub	sp, #28
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002562:	2300      	movs	r3, #0
 8002564:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002566:	e154      	b.n	8002812 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	2101      	movs	r1, #1
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	fa01 f303 	lsl.w	r3, r1, r3
 8002574:	4013      	ands	r3, r2
 8002576:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2b00      	cmp	r3, #0
 800257c:	f000 8146 	beq.w	800280c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 0303 	and.w	r3, r3, #3
 8002588:	2b01      	cmp	r3, #1
 800258a:	d005      	beq.n	8002598 <HAL_GPIO_Init+0x40>
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f003 0303 	and.w	r3, r3, #3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d130      	bne.n	80025fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	2203      	movs	r2, #3
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	43db      	mvns	r3, r3
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	4013      	ands	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	68da      	ldr	r2, [r3, #12]
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4313      	orrs	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025ce:	2201      	movs	r2, #1
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	43db      	mvns	r3, r3
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	4013      	ands	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	091b      	lsrs	r3, r3, #4
 80025e4:	f003 0201 	and.w	r2, r3, #1
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f003 0303 	and.w	r3, r3, #3
 8002602:	2b03      	cmp	r3, #3
 8002604:	d017      	beq.n	8002636 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	2203      	movs	r2, #3
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	43db      	mvns	r3, r3
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	4013      	ands	r3, r2
 800261c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	689a      	ldr	r2, [r3, #8]
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	4313      	orrs	r3, r2
 800262e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f003 0303 	and.w	r3, r3, #3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d123      	bne.n	800268a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	08da      	lsrs	r2, r3, #3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	3208      	adds	r2, #8
 800264a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800264e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	f003 0307 	and.w	r3, r3, #7
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	220f      	movs	r2, #15
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	43db      	mvns	r3, r3
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	4013      	ands	r3, r2
 8002664:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	691a      	ldr	r2, [r3, #16]
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	f003 0307 	and.w	r3, r3, #7
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	4313      	orrs	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	08da      	lsrs	r2, r3, #3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3208      	adds	r2, #8
 8002684:	6939      	ldr	r1, [r7, #16]
 8002686:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	2203      	movs	r2, #3
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	43db      	mvns	r3, r3
 800269c:	693a      	ldr	r2, [r7, #16]
 800269e:	4013      	ands	r3, r2
 80026a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f003 0203 	and.w	r2, r3, #3
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	f000 80a0 	beq.w	800280c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026cc:	4b58      	ldr	r3, [pc, #352]	@ (8002830 <HAL_GPIO_Init+0x2d8>)
 80026ce:	699b      	ldr	r3, [r3, #24]
 80026d0:	4a57      	ldr	r2, [pc, #348]	@ (8002830 <HAL_GPIO_Init+0x2d8>)
 80026d2:	f043 0301 	orr.w	r3, r3, #1
 80026d6:	6193      	str	r3, [r2, #24]
 80026d8:	4b55      	ldr	r3, [pc, #340]	@ (8002830 <HAL_GPIO_Init+0x2d8>)
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	60bb      	str	r3, [r7, #8]
 80026e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80026e4:	4a53      	ldr	r2, [pc, #332]	@ (8002834 <HAL_GPIO_Init+0x2dc>)
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	089b      	lsrs	r3, r3, #2
 80026ea:	3302      	adds	r3, #2
 80026ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	f003 0303 	and.w	r3, r3, #3
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	220f      	movs	r2, #15
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	43db      	mvns	r3, r3
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4013      	ands	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800270e:	d019      	beq.n	8002744 <HAL_GPIO_Init+0x1ec>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4a49      	ldr	r2, [pc, #292]	@ (8002838 <HAL_GPIO_Init+0x2e0>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d013      	beq.n	8002740 <HAL_GPIO_Init+0x1e8>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a48      	ldr	r2, [pc, #288]	@ (800283c <HAL_GPIO_Init+0x2e4>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d00d      	beq.n	800273c <HAL_GPIO_Init+0x1e4>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4a47      	ldr	r2, [pc, #284]	@ (8002840 <HAL_GPIO_Init+0x2e8>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d007      	beq.n	8002738 <HAL_GPIO_Init+0x1e0>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a46      	ldr	r2, [pc, #280]	@ (8002844 <HAL_GPIO_Init+0x2ec>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d101      	bne.n	8002734 <HAL_GPIO_Init+0x1dc>
 8002730:	2304      	movs	r3, #4
 8002732:	e008      	b.n	8002746 <HAL_GPIO_Init+0x1ee>
 8002734:	2305      	movs	r3, #5
 8002736:	e006      	b.n	8002746 <HAL_GPIO_Init+0x1ee>
 8002738:	2303      	movs	r3, #3
 800273a:	e004      	b.n	8002746 <HAL_GPIO_Init+0x1ee>
 800273c:	2302      	movs	r3, #2
 800273e:	e002      	b.n	8002746 <HAL_GPIO_Init+0x1ee>
 8002740:	2301      	movs	r3, #1
 8002742:	e000      	b.n	8002746 <HAL_GPIO_Init+0x1ee>
 8002744:	2300      	movs	r3, #0
 8002746:	697a      	ldr	r2, [r7, #20]
 8002748:	f002 0203 	and.w	r2, r2, #3
 800274c:	0092      	lsls	r2, r2, #2
 800274e:	4093      	lsls	r3, r2
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	4313      	orrs	r3, r2
 8002754:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002756:	4937      	ldr	r1, [pc, #220]	@ (8002834 <HAL_GPIO_Init+0x2dc>)
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	089b      	lsrs	r3, r3, #2
 800275c:	3302      	adds	r3, #2
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002764:	4b38      	ldr	r3, [pc, #224]	@ (8002848 <HAL_GPIO_Init+0x2f0>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	43db      	mvns	r3, r3
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	4013      	ands	r3, r2
 8002772:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d003      	beq.n	8002788 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	4313      	orrs	r3, r2
 8002786:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002788:	4a2f      	ldr	r2, [pc, #188]	@ (8002848 <HAL_GPIO_Init+0x2f0>)
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800278e:	4b2e      	ldr	r3, [pc, #184]	@ (8002848 <HAL_GPIO_Init+0x2f0>)
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	43db      	mvns	r3, r3
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	4013      	ands	r3, r2
 800279c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80027b2:	4a25      	ldr	r2, [pc, #148]	@ (8002848 <HAL_GPIO_Init+0x2f0>)
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027b8:	4b23      	ldr	r3, [pc, #140]	@ (8002848 <HAL_GPIO_Init+0x2f0>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	43db      	mvns	r3, r3
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	4013      	ands	r3, r2
 80027c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d003      	beq.n	80027dc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	4313      	orrs	r3, r2
 80027da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80027dc:	4a1a      	ldr	r2, [pc, #104]	@ (8002848 <HAL_GPIO_Init+0x2f0>)
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027e2:	4b19      	ldr	r3, [pc, #100]	@ (8002848 <HAL_GPIO_Init+0x2f0>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	43db      	mvns	r3, r3
 80027ec:	693a      	ldr	r2, [r7, #16]
 80027ee:	4013      	ands	r3, r2
 80027f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d003      	beq.n	8002806 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	4313      	orrs	r3, r2
 8002804:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002806:	4a10      	ldr	r2, [pc, #64]	@ (8002848 <HAL_GPIO_Init+0x2f0>)
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	3301      	adds	r3, #1
 8002810:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	fa22 f303 	lsr.w	r3, r2, r3
 800281c:	2b00      	cmp	r3, #0
 800281e:	f47f aea3 	bne.w	8002568 <HAL_GPIO_Init+0x10>
  }
}
 8002822:	bf00      	nop
 8002824:	bf00      	nop
 8002826:	371c      	adds	r7, #28
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	40021000 	.word	0x40021000
 8002834:	40010000 	.word	0x40010000
 8002838:	48000400 	.word	0x48000400
 800283c:	48000800 	.word	0x48000800
 8002840:	48000c00 	.word	0x48000c00
 8002844:	48001000 	.word	0x48001000
 8002848:	40010400 	.word	0x40010400

0800284c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002856:	4b08      	ldr	r3, [pc, #32]	@ (8002878 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002858:	695a      	ldr	r2, [r3, #20]
 800285a:	88fb      	ldrh	r3, [r7, #6]
 800285c:	4013      	ands	r3, r2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d006      	beq.n	8002870 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002862:	4a05      	ldr	r2, [pc, #20]	@ (8002878 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002864:	88fb      	ldrh	r3, [r7, #6]
 8002866:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002868:	88fb      	ldrh	r3, [r7, #6]
 800286a:	4618      	mov	r0, r3
 800286c:	f7fd fec6 	bl	80005fc <HAL_GPIO_EXTI_Callback>
  }
}
 8002870:	bf00      	nop
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40010400 	.word	0x40010400

0800287c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002882:	af00      	add	r7, sp, #0
 8002884:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002888:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800288c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800288e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002892:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d102      	bne.n	80028a2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	f000 bff4 	b.w	800388a <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f000 816d 	beq.w	8002b92 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80028b8:	4bb4      	ldr	r3, [pc, #720]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f003 030c 	and.w	r3, r3, #12
 80028c0:	2b04      	cmp	r3, #4
 80028c2:	d00c      	beq.n	80028de <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80028c4:	4bb1      	ldr	r3, [pc, #708]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f003 030c 	and.w	r3, r3, #12
 80028cc:	2b08      	cmp	r3, #8
 80028ce:	d157      	bne.n	8002980 <HAL_RCC_OscConfig+0x104>
 80028d0:	4bae      	ldr	r3, [pc, #696]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028dc:	d150      	bne.n	8002980 <HAL_RCC_OscConfig+0x104>
 80028de:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028e2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80028ea:	fa93 f3a3 	rbit	r3, r3
 80028ee:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028f2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028f6:	fab3 f383 	clz	r3, r3
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80028fe:	d802      	bhi.n	8002906 <HAL_RCC_OscConfig+0x8a>
 8002900:	4ba2      	ldr	r3, [pc, #648]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	e015      	b.n	8002932 <HAL_RCC_OscConfig+0xb6>
 8002906:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800290a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002912:	fa93 f3a3 	rbit	r3, r3
 8002916:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800291a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800291e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002922:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002926:	fa93 f3a3 	rbit	r3, r3
 800292a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800292e:	4b97      	ldr	r3, [pc, #604]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002932:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002936:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800293a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800293e:	fa92 f2a2 	rbit	r2, r2
 8002942:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002946:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800294a:	fab2 f282 	clz	r2, r2
 800294e:	b2d2      	uxtb	r2, r2
 8002950:	f042 0220 	orr.w	r2, r2, #32
 8002954:	b2d2      	uxtb	r2, r2
 8002956:	f002 021f 	and.w	r2, r2, #31
 800295a:	2101      	movs	r1, #1
 800295c:	fa01 f202 	lsl.w	r2, r1, r2
 8002960:	4013      	ands	r3, r2
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 8114 	beq.w	8002b90 <HAL_RCC_OscConfig+0x314>
 8002968:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800296c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	2b00      	cmp	r3, #0
 8002976:	f040 810b 	bne.w	8002b90 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	f000 bf85 	b.w	800388a <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002980:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002984:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002990:	d106      	bne.n	80029a0 <HAL_RCC_OscConfig+0x124>
 8002992:	4b7e      	ldr	r3, [pc, #504]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a7d      	ldr	r2, [pc, #500]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800299c:	6013      	str	r3, [r2, #0]
 800299e:	e036      	b.n	8002a0e <HAL_RCC_OscConfig+0x192>
 80029a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10c      	bne.n	80029ca <HAL_RCC_OscConfig+0x14e>
 80029b0:	4b76      	ldr	r3, [pc, #472]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a75      	ldr	r2, [pc, #468]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80029b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029ba:	6013      	str	r3, [r2, #0]
 80029bc:	4b73      	ldr	r3, [pc, #460]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a72      	ldr	r2, [pc, #456]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80029c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029c6:	6013      	str	r3, [r2, #0]
 80029c8:	e021      	b.n	8002a0e <HAL_RCC_OscConfig+0x192>
 80029ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029da:	d10c      	bne.n	80029f6 <HAL_RCC_OscConfig+0x17a>
 80029dc:	4b6b      	ldr	r3, [pc, #428]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a6a      	ldr	r2, [pc, #424]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80029e2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029e6:	6013      	str	r3, [r2, #0]
 80029e8:	4b68      	ldr	r3, [pc, #416]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a67      	ldr	r2, [pc, #412]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80029ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	e00b      	b.n	8002a0e <HAL_RCC_OscConfig+0x192>
 80029f6:	4b65      	ldr	r3, [pc, #404]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a64      	ldr	r2, [pc, #400]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 80029fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a00:	6013      	str	r3, [r2, #0]
 8002a02:	4b62      	ldr	r3, [pc, #392]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a61      	ldr	r2, [pc, #388]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002a08:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a0c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a0e:	4b5f      	ldr	r3, [pc, #380]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a12:	f023 020f 	bic.w	r2, r3, #15
 8002a16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a1a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	495a      	ldr	r1, [pc, #360]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d054      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a38:	f7fe f88c 	bl	8000b54 <HAL_GetTick>
 8002a3c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a40:	e00a      	b.n	8002a58 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a42:	f7fe f887 	bl	8000b54 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b64      	cmp	r3, #100	@ 0x64
 8002a50:	d902      	bls.n	8002a58 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	f000 bf19 	b.w	800388a <HAL_RCC_OscConfig+0x100e>
 8002a58:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a5c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a60:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002a64:	fa93 f3a3 	rbit	r3, r3
 8002a68:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002a6c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a70:	fab3 f383 	clz	r3, r3
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a78:	d802      	bhi.n	8002a80 <HAL_RCC_OscConfig+0x204>
 8002a7a:	4b44      	ldr	r3, [pc, #272]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	e015      	b.n	8002aac <HAL_RCC_OscConfig+0x230>
 8002a80:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a84:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a88:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002a8c:	fa93 f3a3 	rbit	r3, r3
 8002a90:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002a94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a98:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002a9c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002aa0:	fa93 f3a3 	rbit	r3, r3
 8002aa4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002aa8:	4b38      	ldr	r3, [pc, #224]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ab0:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002ab4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002ab8:	fa92 f2a2 	rbit	r2, r2
 8002abc:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002ac0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002ac4:	fab2 f282 	clz	r2, r2
 8002ac8:	b2d2      	uxtb	r2, r2
 8002aca:	f042 0220 	orr.w	r2, r2, #32
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	f002 021f 	and.w	r2, r2, #31
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8002ada:	4013      	ands	r3, r2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0b0      	beq.n	8002a42 <HAL_RCC_OscConfig+0x1c6>
 8002ae0:	e057      	b.n	8002b92 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae2:	f7fe f837 	bl	8000b54 <HAL_GetTick>
 8002ae6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aea:	e00a      	b.n	8002b02 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002aec:	f7fe f832 	bl	8000b54 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	2b64      	cmp	r3, #100	@ 0x64
 8002afa:	d902      	bls.n	8002b02 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	f000 bec4 	b.w	800388a <HAL_RCC_OscConfig+0x100e>
 8002b02:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b06:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002b0e:	fa93 f3a3 	rbit	r3, r3
 8002b12:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002b16:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b1a:	fab3 f383 	clz	r3, r3
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b22:	d802      	bhi.n	8002b2a <HAL_RCC_OscConfig+0x2ae>
 8002b24:	4b19      	ldr	r3, [pc, #100]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	e015      	b.n	8002b56 <HAL_RCC_OscConfig+0x2da>
 8002b2a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b2e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b32:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002b36:	fa93 f3a3 	rbit	r3, r3
 8002b3a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002b3e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b42:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002b46:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002b4a:	fa93 f3a3 	rbit	r3, r3
 8002b4e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002b52:	4b0e      	ldr	r3, [pc, #56]	@ (8002b8c <HAL_RCC_OscConfig+0x310>)
 8002b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b56:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b5a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002b5e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002b62:	fa92 f2a2 	rbit	r2, r2
 8002b66:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002b6a:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002b6e:	fab2 f282 	clz	r2, r2
 8002b72:	b2d2      	uxtb	r2, r2
 8002b74:	f042 0220 	orr.w	r2, r2, #32
 8002b78:	b2d2      	uxtb	r2, r2
 8002b7a:	f002 021f 	and.w	r2, r2, #31
 8002b7e:	2101      	movs	r1, #1
 8002b80:	fa01 f202 	lsl.w	r2, r1, r2
 8002b84:	4013      	ands	r3, r2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1b0      	bne.n	8002aec <HAL_RCC_OscConfig+0x270>
 8002b8a:	e002      	b.n	8002b92 <HAL_RCC_OscConfig+0x316>
 8002b8c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 816c 	beq.w	8002e80 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002ba8:	4bcc      	ldr	r3, [pc, #816]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 030c 	and.w	r3, r3, #12
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00b      	beq.n	8002bcc <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002bb4:	4bc9      	ldr	r3, [pc, #804]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 030c 	and.w	r3, r3, #12
 8002bbc:	2b08      	cmp	r3, #8
 8002bbe:	d16d      	bne.n	8002c9c <HAL_RCC_OscConfig+0x420>
 8002bc0:	4bc6      	ldr	r3, [pc, #792]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d167      	bne.n	8002c9c <HAL_RCC_OscConfig+0x420>
 8002bcc:	2302      	movs	r3, #2
 8002bce:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002bd6:	fa93 f3a3 	rbit	r3, r3
 8002bda:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002bde:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002be2:	fab3 f383 	clz	r3, r3
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002bea:	d802      	bhi.n	8002bf2 <HAL_RCC_OscConfig+0x376>
 8002bec:	4bbb      	ldr	r3, [pc, #748]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	e013      	b.n	8002c1a <HAL_RCC_OscConfig+0x39e>
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002bfc:	fa93 f3a3 	rbit	r3, r3
 8002c00:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002c04:	2302      	movs	r3, #2
 8002c06:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002c0a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002c0e:	fa93 f3a3 	rbit	r3, r3
 8002c12:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002c16:	4bb1      	ldr	r3, [pc, #708]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1a:	2202      	movs	r2, #2
 8002c1c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002c20:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002c24:	fa92 f2a2 	rbit	r2, r2
 8002c28:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002c2c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002c30:	fab2 f282 	clz	r2, r2
 8002c34:	b2d2      	uxtb	r2, r2
 8002c36:	f042 0220 	orr.w	r2, r2, #32
 8002c3a:	b2d2      	uxtb	r2, r2
 8002c3c:	f002 021f 	and.w	r2, r2, #31
 8002c40:	2101      	movs	r1, #1
 8002c42:	fa01 f202 	lsl.w	r2, r1, r2
 8002c46:	4013      	ands	r3, r2
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00a      	beq.n	8002c62 <HAL_RCC_OscConfig+0x3e6>
 8002c4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d002      	beq.n	8002c62 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	f000 be14 	b.w	800388a <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c62:	4b9e      	ldr	r3, [pc, #632]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c6e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	695b      	ldr	r3, [r3, #20]
 8002c76:	21f8      	movs	r1, #248	@ 0xf8
 8002c78:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002c80:	fa91 f1a1 	rbit	r1, r1
 8002c84:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002c88:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002c8c:	fab1 f181 	clz	r1, r1
 8002c90:	b2c9      	uxtb	r1, r1
 8002c92:	408b      	lsls	r3, r1
 8002c94:	4991      	ldr	r1, [pc, #580]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c9a:	e0f1      	b.n	8002e80 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	691b      	ldr	r3, [r3, #16]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 8083 	beq.w	8002db4 <HAL_RCC_OscConfig+0x538>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002cb8:	fa93 f3a3 	rbit	r3, r3
 8002cbc:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002cc0:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cc4:	fab3 f383 	clz	r3, r3
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002cce:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cda:	f7fd ff3b 	bl	8000b54 <HAL_GetTick>
 8002cde:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ce2:	e00a      	b.n	8002cfa <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ce4:	f7fd ff36 	bl	8000b54 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d902      	bls.n	8002cfa <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	f000 bdc8 	b.w	800388a <HAL_RCC_OscConfig+0x100e>
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d00:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002d04:	fa93 f3a3 	rbit	r3, r3
 8002d08:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002d0c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d10:	fab3 f383 	clz	r3, r3
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d18:	d802      	bhi.n	8002d20 <HAL_RCC_OscConfig+0x4a4>
 8002d1a:	4b70      	ldr	r3, [pc, #448]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	e013      	b.n	8002d48 <HAL_RCC_OscConfig+0x4cc>
 8002d20:	2302      	movs	r3, #2
 8002d22:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d26:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002d2a:	fa93 f3a3 	rbit	r3, r3
 8002d2e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002d32:	2302      	movs	r3, #2
 8002d34:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002d38:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002d3c:	fa93 f3a3 	rbit	r3, r3
 8002d40:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002d44:	4b65      	ldr	r3, [pc, #404]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d48:	2202      	movs	r2, #2
 8002d4a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002d4e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002d52:	fa92 f2a2 	rbit	r2, r2
 8002d56:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002d5a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002d5e:	fab2 f282 	clz	r2, r2
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	f042 0220 	orr.w	r2, r2, #32
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	f002 021f 	and.w	r2, r2, #31
 8002d6e:	2101      	movs	r1, #1
 8002d70:	fa01 f202 	lsl.w	r2, r1, r2
 8002d74:	4013      	ands	r3, r2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d0b4      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d7a:	4b58      	ldr	r3, [pc, #352]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d86:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	21f8      	movs	r1, #248	@ 0xf8
 8002d90:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d94:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002d98:	fa91 f1a1 	rbit	r1, r1
 8002d9c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002da0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002da4:	fab1 f181 	clz	r1, r1
 8002da8:	b2c9      	uxtb	r1, r1
 8002daa:	408b      	lsls	r3, r1
 8002dac:	494b      	ldr	r1, [pc, #300]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	600b      	str	r3, [r1, #0]
 8002db2:	e065      	b.n	8002e80 <HAL_RCC_OscConfig+0x604>
 8002db4:	2301      	movs	r3, #1
 8002db6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dba:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002dbe:	fa93 f3a3 	rbit	r3, r3
 8002dc2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002dc6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dca:	fab3 f383 	clz	r3, r3
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002dd4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	461a      	mov	r2, r3
 8002ddc:	2300      	movs	r3, #0
 8002dde:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de0:	f7fd feb8 	bl	8000b54 <HAL_GetTick>
 8002de4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002de8:	e00a      	b.n	8002e00 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dea:	f7fd feb3 	bl	8000b54 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d902      	bls.n	8002e00 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	f000 bd45 	b.w	800388a <HAL_RCC_OscConfig+0x100e>
 8002e00:	2302      	movs	r3, #2
 8002e02:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e06:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002e0a:	fa93 f3a3 	rbit	r3, r3
 8002e0e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002e12:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e16:	fab3 f383 	clz	r3, r3
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e1e:	d802      	bhi.n	8002e26 <HAL_RCC_OscConfig+0x5aa>
 8002e20:	4b2e      	ldr	r3, [pc, #184]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	e013      	b.n	8002e4e <HAL_RCC_OscConfig+0x5d2>
 8002e26:	2302      	movs	r3, #2
 8002e28:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002e30:	fa93 f3a3 	rbit	r3, r3
 8002e34:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002e38:	2302      	movs	r3, #2
 8002e3a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002e3e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002e42:	fa93 f3a3 	rbit	r3, r3
 8002e46:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002e4a:	4b24      	ldr	r3, [pc, #144]	@ (8002edc <HAL_RCC_OscConfig+0x660>)
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4e:	2202      	movs	r2, #2
 8002e50:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002e54:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002e58:	fa92 f2a2 	rbit	r2, r2
 8002e5c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002e60:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002e64:	fab2 f282 	clz	r2, r2
 8002e68:	b2d2      	uxtb	r2, r2
 8002e6a:	f042 0220 	orr.w	r2, r2, #32
 8002e6e:	b2d2      	uxtb	r2, r2
 8002e70:	f002 021f 	and.w	r2, r2, #31
 8002e74:	2101      	movs	r1, #1
 8002e76:	fa01 f202 	lsl.w	r2, r1, r2
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d1b4      	bne.n	8002dea <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e84:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0308 	and.w	r3, r3, #8
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	f000 8115 	beq.w	80030c0 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d07e      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x728>
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eac:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002eb0:	fa93 f3a3 	rbit	r3, r3
 8002eb4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002eb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ebc:	fab3 f383 	clz	r3, r3
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	4b06      	ldr	r3, [pc, #24]	@ (8002ee0 <HAL_RCC_OscConfig+0x664>)
 8002ec6:	4413      	add	r3, r2
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	461a      	mov	r2, r3
 8002ecc:	2301      	movs	r3, #1
 8002ece:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ed0:	f7fd fe40 	bl	8000b54 <HAL_GetTick>
 8002ed4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ed8:	e00f      	b.n	8002efa <HAL_RCC_OscConfig+0x67e>
 8002eda:	bf00      	nop
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ee4:	f7fd fe36 	bl	8000b54 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d902      	bls.n	8002efa <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	f000 bcc8 	b.w	800388a <HAL_RCC_OscConfig+0x100e>
 8002efa:	2302      	movs	r3, #2
 8002efc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f00:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002f04:	fa93 f3a3 	rbit	r3, r3
 8002f08:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002f0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f10:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002f14:	2202      	movs	r2, #2
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f1c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	fa93 f2a3 	rbit	r2, r3
 8002f26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002f38:	2202      	movs	r2, #2
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	fa93 f2a3 	rbit	r2, r3
 8002f4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f4e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f52:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f54:	4bb0      	ldr	r3, [pc, #704]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 8002f56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f5c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002f60:	2102      	movs	r1, #2
 8002f62:	6019      	str	r1, [r3, #0]
 8002f64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f68:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	fa93 f1a3 	rbit	r1, r3
 8002f72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f76:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002f7a:	6019      	str	r1, [r3, #0]
  return result;
 8002f7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f80:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	fab3 f383 	clz	r3, r3
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	f003 031f 	and.w	r3, r3, #31
 8002f96:	2101      	movs	r1, #1
 8002f98:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0a0      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x668>
 8002fa2:	e08d      	b.n	80030c0 <HAL_RCC_OscConfig+0x844>
 8002fa4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fa8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002fac:	2201      	movs	r2, #1
 8002fae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fb4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	fa93 f2a3 	rbit	r2, r3
 8002fbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002fc6:	601a      	str	r2, [r3, #0]
  return result;
 8002fc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fcc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002fd0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fd2:	fab3 f383 	clz	r3, r3
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	461a      	mov	r2, r3
 8002fda:	4b90      	ldr	r3, [pc, #576]	@ (800321c <HAL_RCC_OscConfig+0x9a0>)
 8002fdc:	4413      	add	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fe6:	f7fd fdb5 	bl	8000b54 <HAL_GetTick>
 8002fea:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fee:	e00a      	b.n	8003006 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ff0:	f7fd fdb0 	bl	8000b54 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d902      	bls.n	8003006 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	f000 bc42 	b.w	800388a <HAL_RCC_OscConfig+0x100e>
 8003006:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800300a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800300e:	2202      	movs	r2, #2
 8003010:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003012:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003016:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	fa93 f2a3 	rbit	r2, r3
 8003020:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003024:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003028:	601a      	str	r2, [r3, #0]
 800302a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800302e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003032:	2202      	movs	r2, #2
 8003034:	601a      	str	r2, [r3, #0]
 8003036:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800303a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	fa93 f2a3 	rbit	r2, r3
 8003044:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003048:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800304c:	601a      	str	r2, [r3, #0]
 800304e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003052:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003056:	2202      	movs	r2, #2
 8003058:	601a      	str	r2, [r3, #0]
 800305a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800305e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	fa93 f2a3 	rbit	r2, r3
 8003068:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800306c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003070:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003072:	4b69      	ldr	r3, [pc, #420]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 8003074:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003076:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800307a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800307e:	2102      	movs	r1, #2
 8003080:	6019      	str	r1, [r3, #0]
 8003082:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003086:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	fa93 f1a3 	rbit	r1, r3
 8003090:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003094:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003098:	6019      	str	r1, [r3, #0]
  return result;
 800309a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800309e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	fab3 f383 	clz	r3, r3
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	f003 031f 	and.w	r3, r3, #31
 80030b4:	2101      	movs	r1, #1
 80030b6:	fa01 f303 	lsl.w	r3, r1, r3
 80030ba:	4013      	ands	r3, r2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d197      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0304 	and.w	r3, r3, #4
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	f000 819e 	beq.w	8003412 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030d6:	2300      	movs	r3, #0
 80030d8:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030dc:	4b4e      	ldr	r3, [pc, #312]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d116      	bne.n	8003116 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030e8:	4b4b      	ldr	r3, [pc, #300]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	4a4a      	ldr	r2, [pc, #296]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80030ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030f2:	61d3      	str	r3, [r2, #28]
 80030f4:	4b48      	ldr	r3, [pc, #288]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80030fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003100:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003104:	601a      	str	r2, [r3, #0]
 8003106:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800310a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800310e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003110:	2301      	movs	r3, #1
 8003112:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003116:	4b42      	ldr	r3, [pc, #264]	@ (8003220 <HAL_RCC_OscConfig+0x9a4>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800311e:	2b00      	cmp	r3, #0
 8003120:	d11a      	bne.n	8003158 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003122:	4b3f      	ldr	r3, [pc, #252]	@ (8003220 <HAL_RCC_OscConfig+0x9a4>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a3e      	ldr	r2, [pc, #248]	@ (8003220 <HAL_RCC_OscConfig+0x9a4>)
 8003128:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800312c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800312e:	f7fd fd11 	bl	8000b54 <HAL_GetTick>
 8003132:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003136:	e009      	b.n	800314c <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003138:	f7fd fd0c 	bl	8000b54 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	2b64      	cmp	r3, #100	@ 0x64
 8003146:	d901      	bls.n	800314c <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e39e      	b.n	800388a <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800314c:	4b34      	ldr	r3, [pc, #208]	@ (8003220 <HAL_RCC_OscConfig+0x9a4>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003154:	2b00      	cmp	r3, #0
 8003156:	d0ef      	beq.n	8003138 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800315c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d106      	bne.n	8003176 <HAL_RCC_OscConfig+0x8fa>
 8003168:	4b2b      	ldr	r3, [pc, #172]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 800316a:	6a1b      	ldr	r3, [r3, #32]
 800316c:	4a2a      	ldr	r2, [pc, #168]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 800316e:	f043 0301 	orr.w	r3, r3, #1
 8003172:	6213      	str	r3, [r2, #32]
 8003174:	e035      	b.n	80031e2 <HAL_RCC_OscConfig+0x966>
 8003176:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800317a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d10c      	bne.n	80031a0 <HAL_RCC_OscConfig+0x924>
 8003186:	4b24      	ldr	r3, [pc, #144]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 8003188:	6a1b      	ldr	r3, [r3, #32]
 800318a:	4a23      	ldr	r2, [pc, #140]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 800318c:	f023 0301 	bic.w	r3, r3, #1
 8003190:	6213      	str	r3, [r2, #32]
 8003192:	4b21      	ldr	r3, [pc, #132]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	4a20      	ldr	r2, [pc, #128]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 8003198:	f023 0304 	bic.w	r3, r3, #4
 800319c:	6213      	str	r3, [r2, #32]
 800319e:	e020      	b.n	80031e2 <HAL_RCC_OscConfig+0x966>
 80031a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	2b05      	cmp	r3, #5
 80031ae:	d10c      	bne.n	80031ca <HAL_RCC_OscConfig+0x94e>
 80031b0:	4b19      	ldr	r3, [pc, #100]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80031b2:	6a1b      	ldr	r3, [r3, #32]
 80031b4:	4a18      	ldr	r2, [pc, #96]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80031b6:	f043 0304 	orr.w	r3, r3, #4
 80031ba:	6213      	str	r3, [r2, #32]
 80031bc:	4b16      	ldr	r3, [pc, #88]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	4a15      	ldr	r2, [pc, #84]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80031c2:	f043 0301 	orr.w	r3, r3, #1
 80031c6:	6213      	str	r3, [r2, #32]
 80031c8:	e00b      	b.n	80031e2 <HAL_RCC_OscConfig+0x966>
 80031ca:	4b13      	ldr	r3, [pc, #76]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80031cc:	6a1b      	ldr	r3, [r3, #32]
 80031ce:	4a12      	ldr	r2, [pc, #72]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80031d0:	f023 0301 	bic.w	r3, r3, #1
 80031d4:	6213      	str	r3, [r2, #32]
 80031d6:	4b10      	ldr	r3, [pc, #64]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	4a0f      	ldr	r2, [pc, #60]	@ (8003218 <HAL_RCC_OscConfig+0x99c>)
 80031dc:	f023 0304 	bic.w	r3, r3, #4
 80031e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	f000 8087 	beq.w	8003302 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f4:	f7fd fcae 	bl	8000b54 <HAL_GetTick>
 80031f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031fc:	e012      	b.n	8003224 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031fe:	f7fd fca9 	bl	8000b54 <HAL_GetTick>
 8003202:	4602      	mov	r2, r0
 8003204:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800320e:	4293      	cmp	r3, r2
 8003210:	d908      	bls.n	8003224 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e339      	b.n	800388a <HAL_RCC_OscConfig+0x100e>
 8003216:	bf00      	nop
 8003218:	40021000 	.word	0x40021000
 800321c:	10908120 	.word	0x10908120
 8003220:	40007000 	.word	0x40007000
 8003224:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003228:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800322c:	2202      	movs	r2, #2
 800322e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003230:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003234:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	fa93 f2a3 	rbit	r2, r3
 800323e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003242:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800324c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003250:	2202      	movs	r2, #2
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003258:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	fa93 f2a3 	rbit	r2, r3
 8003262:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003266:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800326a:	601a      	str	r2, [r3, #0]
  return result;
 800326c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003270:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003274:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003276:	fab3 f383 	clz	r3, r3
 800327a:	b2db      	uxtb	r3, r3
 800327c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d102      	bne.n	800328c <HAL_RCC_OscConfig+0xa10>
 8003286:	4b98      	ldr	r3, [pc, #608]	@ (80034e8 <HAL_RCC_OscConfig+0xc6c>)
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	e013      	b.n	80032b4 <HAL_RCC_OscConfig+0xa38>
 800328c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003290:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003294:	2202      	movs	r2, #2
 8003296:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003298:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800329c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	fa93 f2a3 	rbit	r2, r3
 80032a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032aa:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	4b8d      	ldr	r3, [pc, #564]	@ (80034e8 <HAL_RCC_OscConfig+0xc6c>)
 80032b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032b8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80032bc:	2102      	movs	r1, #2
 80032be:	6011      	str	r1, [r2, #0]
 80032c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032c4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80032c8:	6812      	ldr	r2, [r2, #0]
 80032ca:	fa92 f1a2 	rbit	r1, r2
 80032ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032d2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80032d6:	6011      	str	r1, [r2, #0]
  return result;
 80032d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032dc:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80032e0:	6812      	ldr	r2, [r2, #0]
 80032e2:	fab2 f282 	clz	r2, r2
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80032ec:	b2d2      	uxtb	r2, r2
 80032ee:	f002 021f 	and.w	r2, r2, #31
 80032f2:	2101      	movs	r1, #1
 80032f4:	fa01 f202 	lsl.w	r2, r1, r2
 80032f8:	4013      	ands	r3, r2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f43f af7f 	beq.w	80031fe <HAL_RCC_OscConfig+0x982>
 8003300:	e07d      	b.n	80033fe <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003302:	f7fd fc27 	bl	8000b54 <HAL_GetTick>
 8003306:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800330a:	e00b      	b.n	8003324 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800330c:	f7fd fc22 	bl	8000b54 <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	f241 3288 	movw	r2, #5000	@ 0x1388
 800331c:	4293      	cmp	r3, r2
 800331e:	d901      	bls.n	8003324 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e2b2      	b.n	800388a <HAL_RCC_OscConfig+0x100e>
 8003324:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003328:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800332c:	2202      	movs	r2, #2
 800332e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003330:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003334:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	fa93 f2a3 	rbit	r2, r3
 800333e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003342:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800334c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003350:	2202      	movs	r2, #2
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003358:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	fa93 f2a3 	rbit	r2, r3
 8003362:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003366:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800336a:	601a      	str	r2, [r3, #0]
  return result;
 800336c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003370:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003374:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003376:	fab3 f383 	clz	r3, r3
 800337a:	b2db      	uxtb	r3, r3
 800337c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d102      	bne.n	800338c <HAL_RCC_OscConfig+0xb10>
 8003386:	4b58      	ldr	r3, [pc, #352]	@ (80034e8 <HAL_RCC_OscConfig+0xc6c>)
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	e013      	b.n	80033b4 <HAL_RCC_OscConfig+0xb38>
 800338c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003390:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003394:	2202      	movs	r2, #2
 8003396:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800339c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	fa93 f2a3 	rbit	r2, r3
 80033a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033aa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80033ae:	601a      	str	r2, [r3, #0]
 80033b0:	4b4d      	ldr	r3, [pc, #308]	@ (80034e8 <HAL_RCC_OscConfig+0xc6c>)
 80033b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033b8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80033bc:	2102      	movs	r1, #2
 80033be:	6011      	str	r1, [r2, #0]
 80033c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033c4:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80033c8:	6812      	ldr	r2, [r2, #0]
 80033ca:	fa92 f1a2 	rbit	r1, r2
 80033ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033d2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80033d6:	6011      	str	r1, [r2, #0]
  return result;
 80033d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033dc:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80033e0:	6812      	ldr	r2, [r2, #0]
 80033e2:	fab2 f282 	clz	r2, r2
 80033e6:	b2d2      	uxtb	r2, r2
 80033e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033ec:	b2d2      	uxtb	r2, r2
 80033ee:	f002 021f 	and.w	r2, r2, #31
 80033f2:	2101      	movs	r1, #1
 80033f4:	fa01 f202 	lsl.w	r2, r1, r2
 80033f8:	4013      	ands	r3, r2
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d186      	bne.n	800330c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80033fe:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003402:	2b01      	cmp	r3, #1
 8003404:	d105      	bne.n	8003412 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003406:	4b38      	ldr	r3, [pc, #224]	@ (80034e8 <HAL_RCC_OscConfig+0xc6c>)
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	4a37      	ldr	r2, [pc, #220]	@ (80034e8 <HAL_RCC_OscConfig+0xc6c>)
 800340c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003410:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003412:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003416:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	69db      	ldr	r3, [r3, #28]
 800341e:	2b00      	cmp	r3, #0
 8003420:	f000 8232 	beq.w	8003888 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003424:	4b30      	ldr	r3, [pc, #192]	@ (80034e8 <HAL_RCC_OscConfig+0xc6c>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f003 030c 	and.w	r3, r3, #12
 800342c:	2b08      	cmp	r3, #8
 800342e:	f000 8201 	beq.w	8003834 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003432:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003436:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	69db      	ldr	r3, [r3, #28]
 800343e:	2b02      	cmp	r3, #2
 8003440:	f040 8157 	bne.w	80036f2 <HAL_RCC_OscConfig+0xe76>
 8003444:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003448:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800344c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003450:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003452:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003456:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	fa93 f2a3 	rbit	r2, r3
 8003460:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003464:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003468:	601a      	str	r2, [r3, #0]
  return result;
 800346a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800346e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003472:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003474:	fab3 f383 	clz	r3, r3
 8003478:	b2db      	uxtb	r3, r3
 800347a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800347e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	461a      	mov	r2, r3
 8003486:	2300      	movs	r3, #0
 8003488:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348a:	f7fd fb63 	bl	8000b54 <HAL_GetTick>
 800348e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003492:	e009      	b.n	80034a8 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003494:	f7fd fb5e 	bl	8000b54 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e1f0      	b.n	800388a <HAL_RCC_OscConfig+0x100e>
 80034a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ac:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80034b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80034b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ba:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	fa93 f2a3 	rbit	r2, r3
 80034c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80034cc:	601a      	str	r2, [r3, #0]
  return result;
 80034ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034d2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80034d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034d8:	fab3 f383 	clz	r3, r3
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b3f      	cmp	r3, #63	@ 0x3f
 80034e0:	d804      	bhi.n	80034ec <HAL_RCC_OscConfig+0xc70>
 80034e2:	4b01      	ldr	r3, [pc, #4]	@ (80034e8 <HAL_RCC_OscConfig+0xc6c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	e029      	b.n	800353c <HAL_RCC_OscConfig+0xcc0>
 80034e8:	40021000 	.word	0x40021000
 80034ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80034f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80034f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034fe:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	fa93 f2a3 	rbit	r2, r3
 8003508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800350c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003516:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800351a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800351e:	601a      	str	r2, [r3, #0]
 8003520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003524:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	fa93 f2a3 	rbit	r2, r3
 800352e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003532:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	4bc3      	ldr	r3, [pc, #780]	@ (8003848 <HAL_RCC_OscConfig+0xfcc>)
 800353a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003540:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003544:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003548:	6011      	str	r1, [r2, #0]
 800354a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800354e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003552:	6812      	ldr	r2, [r2, #0]
 8003554:	fa92 f1a2 	rbit	r1, r2
 8003558:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800355c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003560:	6011      	str	r1, [r2, #0]
  return result;
 8003562:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003566:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800356a:	6812      	ldr	r2, [r2, #0]
 800356c:	fab2 f282 	clz	r2, r2
 8003570:	b2d2      	uxtb	r2, r2
 8003572:	f042 0220 	orr.w	r2, r2, #32
 8003576:	b2d2      	uxtb	r2, r2
 8003578:	f002 021f 	and.w	r2, r2, #31
 800357c:	2101      	movs	r1, #1
 800357e:	fa01 f202 	lsl.w	r2, r1, r2
 8003582:	4013      	ands	r3, r2
 8003584:	2b00      	cmp	r3, #0
 8003586:	d185      	bne.n	8003494 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003588:	4baf      	ldr	r3, [pc, #700]	@ (8003848 <HAL_RCC_OscConfig+0xfcc>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003590:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003594:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800359c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	430b      	orrs	r3, r1
 80035aa:	49a7      	ldr	r1, [pc, #668]	@ (8003848 <HAL_RCC_OscConfig+0xfcc>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	604b      	str	r3, [r1, #4]
 80035b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80035b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80035bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035c2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	fa93 f2a3 	rbit	r2, r3
 80035cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035d0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80035d4:	601a      	str	r2, [r3, #0]
  return result;
 80035d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035da:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80035de:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035e0:	fab3 f383 	clz	r3, r3
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80035ea:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	461a      	mov	r2, r3
 80035f2:	2301      	movs	r3, #1
 80035f4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f6:	f7fd faad 	bl	8000b54 <HAL_GetTick>
 80035fa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035fe:	e009      	b.n	8003614 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003600:	f7fd faa8 	bl	8000b54 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	2b02      	cmp	r3, #2
 800360e:	d901      	bls.n	8003614 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003610:	2303      	movs	r3, #3
 8003612:	e13a      	b.n	800388a <HAL_RCC_OscConfig+0x100e>
 8003614:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003618:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800361c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003620:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003622:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003626:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	fa93 f2a3 	rbit	r2, r3
 8003630:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003634:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003638:	601a      	str	r2, [r3, #0]
  return result;
 800363a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800363e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003642:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003644:	fab3 f383 	clz	r3, r3
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b3f      	cmp	r3, #63	@ 0x3f
 800364c:	d802      	bhi.n	8003654 <HAL_RCC_OscConfig+0xdd8>
 800364e:	4b7e      	ldr	r3, [pc, #504]	@ (8003848 <HAL_RCC_OscConfig+0xfcc>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	e027      	b.n	80036a4 <HAL_RCC_OscConfig+0xe28>
 8003654:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003658:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800365c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003660:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003662:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003666:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	fa93 f2a3 	rbit	r2, r3
 8003670:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003674:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800367e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003682:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003686:	601a      	str	r2, [r3, #0]
 8003688:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800368c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	fa93 f2a3 	rbit	r2, r3
 8003696:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800369a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	4b69      	ldr	r3, [pc, #420]	@ (8003848 <HAL_RCC_OscConfig+0xfcc>)
 80036a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036a8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80036ac:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80036b0:	6011      	str	r1, [r2, #0]
 80036b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036b6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80036ba:	6812      	ldr	r2, [r2, #0]
 80036bc:	fa92 f1a2 	rbit	r1, r2
 80036c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036c4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80036c8:	6011      	str	r1, [r2, #0]
  return result;
 80036ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036ce:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80036d2:	6812      	ldr	r2, [r2, #0]
 80036d4:	fab2 f282 	clz	r2, r2
 80036d8:	b2d2      	uxtb	r2, r2
 80036da:	f042 0220 	orr.w	r2, r2, #32
 80036de:	b2d2      	uxtb	r2, r2
 80036e0:	f002 021f 	and.w	r2, r2, #31
 80036e4:	2101      	movs	r1, #1
 80036e6:	fa01 f202 	lsl.w	r2, r1, r2
 80036ea:	4013      	ands	r3, r2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d087      	beq.n	8003600 <HAL_RCC_OscConfig+0xd84>
 80036f0:	e0ca      	b.n	8003888 <HAL_RCC_OscConfig+0x100c>
 80036f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f6:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80036fa:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80036fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003700:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003704:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	fa93 f2a3 	rbit	r2, r3
 800370e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003712:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003716:	601a      	str	r2, [r3, #0]
  return result;
 8003718:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800371c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003720:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003722:	fab3 f383 	clz	r3, r3
 8003726:	b2db      	uxtb	r3, r3
 8003728:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800372c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	461a      	mov	r2, r3
 8003734:	2300      	movs	r3, #0
 8003736:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003738:	f7fd fa0c 	bl	8000b54 <HAL_GetTick>
 800373c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003740:	e009      	b.n	8003756 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003742:	f7fd fa07 	bl	8000b54 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b02      	cmp	r3, #2
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e099      	b.n	800388a <HAL_RCC_OscConfig+0x100e>
 8003756:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800375a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800375e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003762:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003764:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003768:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	fa93 f2a3 	rbit	r2, r3
 8003772:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003776:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800377a:	601a      	str	r2, [r3, #0]
  return result;
 800377c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003780:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003784:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003786:	fab3 f383 	clz	r3, r3
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b3f      	cmp	r3, #63	@ 0x3f
 800378e:	d802      	bhi.n	8003796 <HAL_RCC_OscConfig+0xf1a>
 8003790:	4b2d      	ldr	r3, [pc, #180]	@ (8003848 <HAL_RCC_OscConfig+0xfcc>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	e027      	b.n	80037e6 <HAL_RCC_OscConfig+0xf6a>
 8003796:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800379a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800379e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	fa93 f2a3 	rbit	r2, r3
 80037b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037c0:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80037c4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ce:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	fa93 f2a3 	rbit	r2, r3
 80037d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037dc:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80037e0:	601a      	str	r2, [r3, #0]
 80037e2:	4b19      	ldr	r3, [pc, #100]	@ (8003848 <HAL_RCC_OscConfig+0xfcc>)
 80037e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037ea:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80037ee:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80037f2:	6011      	str	r1, [r2, #0]
 80037f4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037f8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80037fc:	6812      	ldr	r2, [r2, #0]
 80037fe:	fa92 f1a2 	rbit	r1, r2
 8003802:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003806:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800380a:	6011      	str	r1, [r2, #0]
  return result;
 800380c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003810:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003814:	6812      	ldr	r2, [r2, #0]
 8003816:	fab2 f282 	clz	r2, r2
 800381a:	b2d2      	uxtb	r2, r2
 800381c:	f042 0220 	orr.w	r2, r2, #32
 8003820:	b2d2      	uxtb	r2, r2
 8003822:	f002 021f 	and.w	r2, r2, #31
 8003826:	2101      	movs	r1, #1
 8003828:	fa01 f202 	lsl.w	r2, r1, r2
 800382c:	4013      	ands	r3, r2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d187      	bne.n	8003742 <HAL_RCC_OscConfig+0xec6>
 8003832:	e029      	b.n	8003888 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003834:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003838:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	69db      	ldr	r3, [r3, #28]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d103      	bne.n	800384c <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e020      	b.n	800388a <HAL_RCC_OscConfig+0x100e>
 8003848:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800384c:	4b11      	ldr	r3, [pc, #68]	@ (8003894 <HAL_RCC_OscConfig+0x1018>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003854:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003858:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800385c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003860:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	429a      	cmp	r2, r3
 800386a:	d10b      	bne.n	8003884 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800386c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003870:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003874:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003878:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003880:	429a      	cmp	r2, r3
 8003882:	d001      	beq.n	8003888 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e000      	b.n	800388a <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40021000 	.word	0x40021000

08003898 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b09e      	sub	sp, #120	@ 0x78
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80038a2:	2300      	movs	r3, #0
 80038a4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e154      	b.n	8003b5a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038b0:	4b89      	ldr	r3, [pc, #548]	@ (8003ad8 <HAL_RCC_ClockConfig+0x240>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	683a      	ldr	r2, [r7, #0]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d910      	bls.n	80038e0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038be:	4b86      	ldr	r3, [pc, #536]	@ (8003ad8 <HAL_RCC_ClockConfig+0x240>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f023 0207 	bic.w	r2, r3, #7
 80038c6:	4984      	ldr	r1, [pc, #528]	@ (8003ad8 <HAL_RCC_ClockConfig+0x240>)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ce:	4b82      	ldr	r3, [pc, #520]	@ (8003ad8 <HAL_RCC_ClockConfig+0x240>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0307 	and.w	r3, r3, #7
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d001      	beq.n	80038e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e13c      	b.n	8003b5a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d008      	beq.n	80038fe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038ec:	4b7b      	ldr	r3, [pc, #492]	@ (8003adc <HAL_RCC_ClockConfig+0x244>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	4978      	ldr	r1, [pc, #480]	@ (8003adc <HAL_RCC_ClockConfig+0x244>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	f000 80cd 	beq.w	8003aa6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	2b01      	cmp	r3, #1
 8003912:	d137      	bne.n	8003984 <HAL_RCC_ClockConfig+0xec>
 8003914:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003918:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800391c:	fa93 f3a3 	rbit	r3, r3
 8003920:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003922:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003924:	fab3 f383 	clz	r3, r3
 8003928:	b2db      	uxtb	r3, r3
 800392a:	2b3f      	cmp	r3, #63	@ 0x3f
 800392c:	d802      	bhi.n	8003934 <HAL_RCC_ClockConfig+0x9c>
 800392e:	4b6b      	ldr	r3, [pc, #428]	@ (8003adc <HAL_RCC_ClockConfig+0x244>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	e00f      	b.n	8003954 <HAL_RCC_ClockConfig+0xbc>
 8003934:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003938:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800393a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800393c:	fa93 f3a3 	rbit	r3, r3
 8003940:	667b      	str	r3, [r7, #100]	@ 0x64
 8003942:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003946:	663b      	str	r3, [r7, #96]	@ 0x60
 8003948:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800394a:	fa93 f3a3 	rbit	r3, r3
 800394e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003950:	4b62      	ldr	r3, [pc, #392]	@ (8003adc <HAL_RCC_ClockConfig+0x244>)
 8003952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003954:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003958:	65ba      	str	r2, [r7, #88]	@ 0x58
 800395a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800395c:	fa92 f2a2 	rbit	r2, r2
 8003960:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003962:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003964:	fab2 f282 	clz	r2, r2
 8003968:	b2d2      	uxtb	r2, r2
 800396a:	f042 0220 	orr.w	r2, r2, #32
 800396e:	b2d2      	uxtb	r2, r2
 8003970:	f002 021f 	and.w	r2, r2, #31
 8003974:	2101      	movs	r1, #1
 8003976:	fa01 f202 	lsl.w	r2, r1, r2
 800397a:	4013      	ands	r3, r2
 800397c:	2b00      	cmp	r3, #0
 800397e:	d171      	bne.n	8003a64 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e0ea      	b.n	8003b5a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	2b02      	cmp	r3, #2
 800398a:	d137      	bne.n	80039fc <HAL_RCC_ClockConfig+0x164>
 800398c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003990:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003992:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003994:	fa93 f3a3 	rbit	r3, r3
 8003998:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800399a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800399c:	fab3 f383 	clz	r3, r3
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80039a4:	d802      	bhi.n	80039ac <HAL_RCC_ClockConfig+0x114>
 80039a6:	4b4d      	ldr	r3, [pc, #308]	@ (8003adc <HAL_RCC_ClockConfig+0x244>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	e00f      	b.n	80039cc <HAL_RCC_ClockConfig+0x134>
 80039ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039b4:	fa93 f3a3 	rbit	r3, r3
 80039b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80039ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039be:	643b      	str	r3, [r7, #64]	@ 0x40
 80039c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039c2:	fa93 f3a3 	rbit	r3, r3
 80039c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039c8:	4b44      	ldr	r3, [pc, #272]	@ (8003adc <HAL_RCC_ClockConfig+0x244>)
 80039ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039cc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039d0:	63ba      	str	r2, [r7, #56]	@ 0x38
 80039d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80039d4:	fa92 f2a2 	rbit	r2, r2
 80039d8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80039da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80039dc:	fab2 f282 	clz	r2, r2
 80039e0:	b2d2      	uxtb	r2, r2
 80039e2:	f042 0220 	orr.w	r2, r2, #32
 80039e6:	b2d2      	uxtb	r2, r2
 80039e8:	f002 021f 	and.w	r2, r2, #31
 80039ec:	2101      	movs	r1, #1
 80039ee:	fa01 f202 	lsl.w	r2, r1, r2
 80039f2:	4013      	ands	r3, r2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d135      	bne.n	8003a64 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e0ae      	b.n	8003b5a <HAL_RCC_ClockConfig+0x2c2>
 80039fc:	2302      	movs	r3, #2
 80039fe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a02:	fa93 f3a3 	rbit	r3, r3
 8003a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a0a:	fab3 f383 	clz	r3, r3
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	2b3f      	cmp	r3, #63	@ 0x3f
 8003a12:	d802      	bhi.n	8003a1a <HAL_RCC_ClockConfig+0x182>
 8003a14:	4b31      	ldr	r3, [pc, #196]	@ (8003adc <HAL_RCC_ClockConfig+0x244>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	e00d      	b.n	8003a36 <HAL_RCC_ClockConfig+0x19e>
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a20:	fa93 f3a3 	rbit	r3, r3
 8003a24:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a26:	2302      	movs	r3, #2
 8003a28:	623b      	str	r3, [r7, #32]
 8003a2a:	6a3b      	ldr	r3, [r7, #32]
 8003a2c:	fa93 f3a3 	rbit	r3, r3
 8003a30:	61fb      	str	r3, [r7, #28]
 8003a32:	4b2a      	ldr	r3, [pc, #168]	@ (8003adc <HAL_RCC_ClockConfig+0x244>)
 8003a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a36:	2202      	movs	r2, #2
 8003a38:	61ba      	str	r2, [r7, #24]
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	fa92 f2a2 	rbit	r2, r2
 8003a40:	617a      	str	r2, [r7, #20]
  return result;
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	fab2 f282 	clz	r2, r2
 8003a48:	b2d2      	uxtb	r2, r2
 8003a4a:	f042 0220 	orr.w	r2, r2, #32
 8003a4e:	b2d2      	uxtb	r2, r2
 8003a50:	f002 021f 	and.w	r2, r2, #31
 8003a54:	2101      	movs	r1, #1
 8003a56:	fa01 f202 	lsl.w	r2, r1, r2
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d101      	bne.n	8003a64 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e07a      	b.n	8003b5a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a64:	4b1d      	ldr	r3, [pc, #116]	@ (8003adc <HAL_RCC_ClockConfig+0x244>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f023 0203 	bic.w	r2, r3, #3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	491a      	ldr	r1, [pc, #104]	@ (8003adc <HAL_RCC_ClockConfig+0x244>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a76:	f7fd f86d 	bl	8000b54 <HAL_GetTick>
 8003a7a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a7c:	e00a      	b.n	8003a94 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a7e:	f7fd f869 	bl	8000b54 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d901      	bls.n	8003a94 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e062      	b.n	8003b5a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a94:	4b11      	ldr	r3, [pc, #68]	@ (8003adc <HAL_RCC_ClockConfig+0x244>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f003 020c 	and.w	r2, r3, #12
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d1eb      	bne.n	8003a7e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ad8 <HAL_RCC_ClockConfig+0x240>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0307 	and.w	r3, r3, #7
 8003aae:	683a      	ldr	r2, [r7, #0]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d215      	bcs.n	8003ae0 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ab4:	4b08      	ldr	r3, [pc, #32]	@ (8003ad8 <HAL_RCC_ClockConfig+0x240>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f023 0207 	bic.w	r2, r3, #7
 8003abc:	4906      	ldr	r1, [pc, #24]	@ (8003ad8 <HAL_RCC_ClockConfig+0x240>)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ac4:	4b04      	ldr	r3, [pc, #16]	@ (8003ad8 <HAL_RCC_ClockConfig+0x240>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0307 	and.w	r3, r3, #7
 8003acc:	683a      	ldr	r2, [r7, #0]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d006      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e041      	b.n	8003b5a <HAL_RCC_ClockConfig+0x2c2>
 8003ad6:	bf00      	nop
 8003ad8:	40022000 	.word	0x40022000
 8003adc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0304 	and.w	r3, r3, #4
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d008      	beq.n	8003afe <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003aec:	4b1d      	ldr	r3, [pc, #116]	@ (8003b64 <HAL_RCC_ClockConfig+0x2cc>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	491a      	ldr	r1, [pc, #104]	@ (8003b64 <HAL_RCC_ClockConfig+0x2cc>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0308 	and.w	r3, r3, #8
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d009      	beq.n	8003b1e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b0a:	4b16      	ldr	r3, [pc, #88]	@ (8003b64 <HAL_RCC_ClockConfig+0x2cc>)
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	00db      	lsls	r3, r3, #3
 8003b18:	4912      	ldr	r1, [pc, #72]	@ (8003b64 <HAL_RCC_ClockConfig+0x2cc>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003b1e:	f000 f829 	bl	8003b74 <HAL_RCC_GetSysClockFreq>
 8003b22:	4601      	mov	r1, r0
 8003b24:	4b0f      	ldr	r3, [pc, #60]	@ (8003b64 <HAL_RCC_ClockConfig+0x2cc>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b2c:	22f0      	movs	r2, #240	@ 0xf0
 8003b2e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	fa92 f2a2 	rbit	r2, r2
 8003b36:	60fa      	str	r2, [r7, #12]
  return result;
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	fab2 f282 	clz	r2, r2
 8003b3e:	b2d2      	uxtb	r2, r2
 8003b40:	40d3      	lsrs	r3, r2
 8003b42:	4a09      	ldr	r2, [pc, #36]	@ (8003b68 <HAL_RCC_ClockConfig+0x2d0>)
 8003b44:	5cd3      	ldrb	r3, [r2, r3]
 8003b46:	fa21 f303 	lsr.w	r3, r1, r3
 8003b4a:	4a08      	ldr	r2, [pc, #32]	@ (8003b6c <HAL_RCC_ClockConfig+0x2d4>)
 8003b4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003b4e:	4b08      	ldr	r3, [pc, #32]	@ (8003b70 <HAL_RCC_ClockConfig+0x2d8>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7fc ffba 	bl	8000acc <HAL_InitTick>
  
  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3778      	adds	r7, #120	@ 0x78
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	40021000 	.word	0x40021000
 8003b68:	080060a0 	.word	0x080060a0
 8003b6c:	20000000 	.word	0x20000000
 8003b70:	20000004 	.word	0x20000004

08003b74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b087      	sub	sp, #28
 8003b78:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60fb      	str	r3, [r7, #12]
 8003b7e:	2300      	movs	r3, #0
 8003b80:	60bb      	str	r3, [r7, #8]
 8003b82:	2300      	movs	r3, #0
 8003b84:	617b      	str	r3, [r7, #20]
 8003b86:	2300      	movs	r3, #0
 8003b88:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 030c 	and.w	r3, r3, #12
 8003b9a:	2b04      	cmp	r3, #4
 8003b9c:	d002      	beq.n	8003ba4 <HAL_RCC_GetSysClockFreq+0x30>
 8003b9e:	2b08      	cmp	r3, #8
 8003ba0:	d003      	beq.n	8003baa <HAL_RCC_GetSysClockFreq+0x36>
 8003ba2:	e026      	b.n	8003bf2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ba4:	4b19      	ldr	r3, [pc, #100]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x98>)
 8003ba6:	613b      	str	r3, [r7, #16]
      break;
 8003ba8:	e026      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	0c9b      	lsrs	r3, r3, #18
 8003bae:	f003 030f 	and.w	r3, r3, #15
 8003bb2:	4a17      	ldr	r2, [pc, #92]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bb4:	5cd3      	ldrb	r3, [r2, r3]
 8003bb6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003bb8:	4b13      	ldr	r3, [pc, #76]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0x94>)
 8003bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bbc:	f003 030f 	and.w	r3, r3, #15
 8003bc0:	4a14      	ldr	r2, [pc, #80]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003bc2:	5cd3      	ldrb	r3, [r2, r3]
 8003bc4:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d008      	beq.n	8003be2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003bd0:	4a0e      	ldr	r2, [pc, #56]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x98>)
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	fb02 f303 	mul.w	r3, r2, r3
 8003bde:	617b      	str	r3, [r7, #20]
 8003be0:	e004      	b.n	8003bec <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a0c      	ldr	r2, [pc, #48]	@ (8003c18 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003be6:	fb02 f303 	mul.w	r3, r2, r3
 8003bea:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	613b      	str	r3, [r7, #16]
      break;
 8003bf0:	e002      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003bf2:	4b06      	ldr	r3, [pc, #24]	@ (8003c0c <HAL_RCC_GetSysClockFreq+0x98>)
 8003bf4:	613b      	str	r3, [r7, #16]
      break;
 8003bf6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bf8:	693b      	ldr	r3, [r7, #16]
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	371c      	adds	r7, #28
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	007a1200 	.word	0x007a1200
 8003c10:	080060b8 	.word	0x080060b8
 8003c14:	080060c8 	.word	0x080060c8
 8003c18:	003d0900 	.word	0x003d0900

08003c1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c20:	4b03      	ldr	r3, [pc, #12]	@ (8003c30 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c22:	681b      	ldr	r3, [r3, #0]
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	20000000 	.word	0x20000000

08003c34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003c3a:	f7ff ffef 	bl	8003c1c <HAL_RCC_GetHCLKFreq>
 8003c3e:	4601      	mov	r1, r0
 8003c40:	4b0b      	ldr	r3, [pc, #44]	@ (8003c70 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003c48:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003c4c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	fa92 f2a2 	rbit	r2, r2
 8003c54:	603a      	str	r2, [r7, #0]
  return result;
 8003c56:	683a      	ldr	r2, [r7, #0]
 8003c58:	fab2 f282 	clz	r2, r2
 8003c5c:	b2d2      	uxtb	r2, r2
 8003c5e:	40d3      	lsrs	r3, r2
 8003c60:	4a04      	ldr	r2, [pc, #16]	@ (8003c74 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003c62:	5cd3      	ldrb	r3, [r2, r3]
 8003c64:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40021000 	.word	0x40021000
 8003c74:	080060b0 	.word	0x080060b0

08003c78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003c7e:	f7ff ffcd 	bl	8003c1c <HAL_RCC_GetHCLKFreq>
 8003c82:	4601      	mov	r1, r0
 8003c84:	4b0b      	ldr	r3, [pc, #44]	@ (8003cb4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003c8c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003c90:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	fa92 f2a2 	rbit	r2, r2
 8003c98:	603a      	str	r2, [r7, #0]
  return result;
 8003c9a:	683a      	ldr	r2, [r7, #0]
 8003c9c:	fab2 f282 	clz	r2, r2
 8003ca0:	b2d2      	uxtb	r2, r2
 8003ca2:	40d3      	lsrs	r3, r2
 8003ca4:	4a04      	ldr	r2, [pc, #16]	@ (8003cb8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003ca6:	5cd3      	ldrb	r3, [r2, r3]
 8003ca8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003cac:	4618      	mov	r0, r3
 8003cae:	3708      	adds	r7, #8
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	40021000 	.word	0x40021000
 8003cb8:	080060b0 	.word	0x080060b0

08003cbc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b092      	sub	sp, #72	@ 0x48
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f000 80d2 	beq.w	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ce0:	4b4d      	ldr	r3, [pc, #308]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003ce2:	69db      	ldr	r3, [r3, #28]
 8003ce4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d10e      	bne.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cec:	4b4a      	ldr	r3, [pc, #296]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003cee:	69db      	ldr	r3, [r3, #28]
 8003cf0:	4a49      	ldr	r2, [pc, #292]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003cf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cf6:	61d3      	str	r3, [r2, #28]
 8003cf8:	4b47      	ldr	r3, [pc, #284]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003cfa:	69db      	ldr	r3, [r3, #28]
 8003cfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d00:	60bb      	str	r3, [r7, #8]
 8003d02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d04:	2301      	movs	r3, #1
 8003d06:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d0a:	4b44      	ldr	r3, [pc, #272]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d118      	bne.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d16:	4b41      	ldr	r3, [pc, #260]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a40      	ldr	r2, [pc, #256]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d20:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d22:	f7fc ff17 	bl	8000b54 <HAL_GetTick>
 8003d26:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d28:	e008      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d2a:	f7fc ff13 	bl	8000b54 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	2b64      	cmp	r3, #100	@ 0x64
 8003d36:	d901      	bls.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e167      	b.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d3c:	4b37      	ldr	r3, [pc, #220]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d0f0      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d48:	4b33      	ldr	r3, [pc, #204]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003d4a:	6a1b      	ldr	r3, [r3, #32]
 8003d4c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f000 8082 	beq.w	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d07a      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d68:	4b2b      	ldr	r3, [pc, #172]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003d6a:	6a1b      	ldr	r3, [r3, #32]
 8003d6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d72:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d76:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d7a:	fa93 f3a3 	rbit	r3, r3
 8003d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d82:	fab3 f383 	clz	r3, r3
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	461a      	mov	r2, r3
 8003d8a:	4b25      	ldr	r3, [pc, #148]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d8c:	4413      	add	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	461a      	mov	r2, r3
 8003d92:	2301      	movs	r3, #1
 8003d94:	6013      	str	r3, [r2, #0]
 8003d96:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d9e:	fa93 f3a3 	rbit	r3, r3
 8003da2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003da6:	fab3 f383 	clz	r3, r3
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	461a      	mov	r2, r3
 8003dae:	4b1c      	ldr	r3, [pc, #112]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003db0:	4413      	add	r3, r2
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	461a      	mov	r2, r3
 8003db6:	2300      	movs	r3, #0
 8003db8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003dba:	4a17      	ldr	r2, [pc, #92]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003dbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dbe:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003dc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d049      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dca:	f7fc fec3 	bl	8000b54 <HAL_GetTick>
 8003dce:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dd0:	e00a      	b.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dd2:	f7fc febf 	bl	8000b54 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d901      	bls.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e111      	b.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x350>
 8003de8:	2302      	movs	r3, #2
 8003dea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dee:	fa93 f3a3 	rbit	r3, r3
 8003df2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003df4:	2302      	movs	r3, #2
 8003df6:	623b      	str	r3, [r7, #32]
 8003df8:	6a3b      	ldr	r3, [r7, #32]
 8003dfa:	fa93 f3a3 	rbit	r3, r3
 8003dfe:	61fb      	str	r3, [r7, #28]
  return result;
 8003e00:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e02:	fab3 f383 	clz	r3, r3
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d108      	bne.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003e12:	4b01      	ldr	r3, [pc, #4]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	e00d      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	40007000 	.word	0x40007000
 8003e20:	10908100 	.word	0x10908100
 8003e24:	2302      	movs	r3, #2
 8003e26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	fa93 f3a3 	rbit	r3, r3
 8003e2e:	617b      	str	r3, [r7, #20]
 8003e30:	4b78      	ldr	r3, [pc, #480]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e34:	2202      	movs	r2, #2
 8003e36:	613a      	str	r2, [r7, #16]
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	fa92 f2a2 	rbit	r2, r2
 8003e3e:	60fa      	str	r2, [r7, #12]
  return result;
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	fab2 f282 	clz	r2, r2
 8003e46:	b2d2      	uxtb	r2, r2
 8003e48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e4c:	b2d2      	uxtb	r2, r2
 8003e4e:	f002 021f 	and.w	r2, r2, #31
 8003e52:	2101      	movs	r1, #1
 8003e54:	fa01 f202 	lsl.w	r2, r1, r2
 8003e58:	4013      	ands	r3, r2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d0b9      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003e5e:	4b6d      	ldr	r3, [pc, #436]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	496a      	ldr	r1, [pc, #424]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e70:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d105      	bne.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e78:	4b66      	ldr	r3, [pc, #408]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e7a:	69db      	ldr	r3, [r3, #28]
 8003e7c:	4a65      	ldr	r2, [pc, #404]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e82:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d008      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e90:	4b60      	ldr	r3, [pc, #384]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e94:	f023 0203 	bic.w	r2, r3, #3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	495d      	ldr	r1, [pc, #372]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d008      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003eae:	4b59      	ldr	r3, [pc, #356]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	4956      	ldr	r1, [pc, #344]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0304 	and.w	r3, r3, #4
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d008      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ecc:	4b51      	ldr	r3, [pc, #324]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	494e      	ldr	r1, [pc, #312]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0320 	and.w	r3, r3, #32
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d008      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003eea:	4b4a      	ldr	r3, [pc, #296]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eee:	f023 0210 	bic.w	r2, r3, #16
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	4947      	ldr	r1, [pc, #284]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d008      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003f08:	4b42      	ldr	r3, [pc, #264]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f14:	493f      	ldr	r1, [pc, #252]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d008      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f26:	4b3b      	ldr	r3, [pc, #236]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2a:	f023 0220 	bic.w	r2, r3, #32
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	4938      	ldr	r1, [pc, #224]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0308 	and.w	r3, r3, #8
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d008      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f44:	4b33      	ldr	r3, [pc, #204]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f48:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	695b      	ldr	r3, [r3, #20]
 8003f50:	4930      	ldr	r1, [pc, #192]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0310 	and.w	r3, r3, #16
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d008      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f62:	4b2c      	ldr	r3, [pc, #176]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f66:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	4929      	ldr	r1, [pc, #164]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d008      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003f80:	4b24      	ldr	r3, [pc, #144]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8c:	4921      	ldr	r1, [pc, #132]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d008      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa2:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	491a      	ldr	r1, [pc, #104]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d008      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003fbc:	4b15      	ldr	r3, [pc, #84]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc0:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fc8:	4912      	ldr	r1, [pc, #72]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d008      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003fda:	4b0e      	ldr	r3, [pc, #56]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fde:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe6:	490b      	ldr	r1, [pc, #44]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d008      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003ff8:	4b06      	ldr	r3, [pc, #24]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004004:	4903      	ldr	r1, [pc, #12]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004006:	4313      	orrs	r3, r2
 8004008:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	3748      	adds	r7, #72	@ 0x48
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	40021000 	.word	0x40021000

08004018 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e049      	b.n	80040be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d106      	bne.n	8004044 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f7fc fc06 	bl	8000850 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2202      	movs	r2, #2
 8004048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	3304      	adds	r3, #4
 8004054:	4619      	mov	r1, r3
 8004056:	4610      	mov	r0, r2
 8004058:	f000 fb2c 	bl	80046b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3708      	adds	r7, #8
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
	...

080040c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d001      	beq.n	80040e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e042      	b.n	8004166 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2202      	movs	r2, #2
 80040e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a21      	ldr	r2, [pc, #132]	@ (8004174 <HAL_TIM_Base_Start+0xac>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d018      	beq.n	8004124 <HAL_TIM_Base_Start+0x5c>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040fa:	d013      	beq.n	8004124 <HAL_TIM_Base_Start+0x5c>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a1d      	ldr	r2, [pc, #116]	@ (8004178 <HAL_TIM_Base_Start+0xb0>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d00e      	beq.n	8004124 <HAL_TIM_Base_Start+0x5c>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a1c      	ldr	r2, [pc, #112]	@ (800417c <HAL_TIM_Base_Start+0xb4>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d009      	beq.n	8004124 <HAL_TIM_Base_Start+0x5c>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a1a      	ldr	r2, [pc, #104]	@ (8004180 <HAL_TIM_Base_Start+0xb8>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d004      	beq.n	8004124 <HAL_TIM_Base_Start+0x5c>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a19      	ldr	r2, [pc, #100]	@ (8004184 <HAL_TIM_Base_Start+0xbc>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d115      	bne.n	8004150 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689a      	ldr	r2, [r3, #8]
 800412a:	4b17      	ldr	r3, [pc, #92]	@ (8004188 <HAL_TIM_Base_Start+0xc0>)
 800412c:	4013      	ands	r3, r2
 800412e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2b06      	cmp	r3, #6
 8004134:	d015      	beq.n	8004162 <HAL_TIM_Base_Start+0x9a>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800413c:	d011      	beq.n	8004162 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f042 0201 	orr.w	r2, r2, #1
 800414c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800414e:	e008      	b.n	8004162 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 0201 	orr.w	r2, r2, #1
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	e000      	b.n	8004164 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004162:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3714      	adds	r7, #20
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	40012c00 	.word	0x40012c00
 8004178:	40000400 	.word	0x40000400
 800417c:	40000800 	.word	0x40000800
 8004180:	40013400 	.word	0x40013400
 8004184:	40014000 	.word	0x40014000
 8004188:	00010007 	.word	0x00010007

0800418c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e049      	b.n	8004232 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d106      	bne.n	80041b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7fc fb2c 	bl	8000810 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3304      	adds	r3, #4
 80041c8:	4619      	mov	r1, r3
 80041ca:	4610      	mov	r0, r2
 80041cc:	f000 fa72 	bl	80046b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004230:	2300      	movs	r3, #0
}
 8004232:	4618      	mov	r0, r3
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
	...

0800423c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d109      	bne.n	8004260 <HAL_TIM_PWM_Start+0x24>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b01      	cmp	r3, #1
 8004256:	bf14      	ite	ne
 8004258:	2301      	movne	r3, #1
 800425a:	2300      	moveq	r3, #0
 800425c:	b2db      	uxtb	r3, r3
 800425e:	e03c      	b.n	80042da <HAL_TIM_PWM_Start+0x9e>
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	2b04      	cmp	r3, #4
 8004264:	d109      	bne.n	800427a <HAL_TIM_PWM_Start+0x3e>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800426c:	b2db      	uxtb	r3, r3
 800426e:	2b01      	cmp	r3, #1
 8004270:	bf14      	ite	ne
 8004272:	2301      	movne	r3, #1
 8004274:	2300      	moveq	r3, #0
 8004276:	b2db      	uxtb	r3, r3
 8004278:	e02f      	b.n	80042da <HAL_TIM_PWM_Start+0x9e>
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	2b08      	cmp	r3, #8
 800427e:	d109      	bne.n	8004294 <HAL_TIM_PWM_Start+0x58>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b01      	cmp	r3, #1
 800428a:	bf14      	ite	ne
 800428c:	2301      	movne	r3, #1
 800428e:	2300      	moveq	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	e022      	b.n	80042da <HAL_TIM_PWM_Start+0x9e>
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	2b0c      	cmp	r3, #12
 8004298:	d109      	bne.n	80042ae <HAL_TIM_PWM_Start+0x72>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	bf14      	ite	ne
 80042a6:	2301      	movne	r3, #1
 80042a8:	2300      	moveq	r3, #0
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	e015      	b.n	80042da <HAL_TIM_PWM_Start+0x9e>
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	2b10      	cmp	r3, #16
 80042b2:	d109      	bne.n	80042c8 <HAL_TIM_PWM_Start+0x8c>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b01      	cmp	r3, #1
 80042be:	bf14      	ite	ne
 80042c0:	2301      	movne	r3, #1
 80042c2:	2300      	moveq	r3, #0
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	e008      	b.n	80042da <HAL_TIM_PWM_Start+0x9e>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	bf14      	ite	ne
 80042d4:	2301      	movne	r3, #1
 80042d6:	2300      	moveq	r3, #0
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d001      	beq.n	80042e2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e097      	b.n	8004412 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d104      	bne.n	80042f2 <HAL_TIM_PWM_Start+0xb6>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2202      	movs	r2, #2
 80042ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042f0:	e023      	b.n	800433a <HAL_TIM_PWM_Start+0xfe>
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	2b04      	cmp	r3, #4
 80042f6:	d104      	bne.n	8004302 <HAL_TIM_PWM_Start+0xc6>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2202      	movs	r2, #2
 80042fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004300:	e01b      	b.n	800433a <HAL_TIM_PWM_Start+0xfe>
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	2b08      	cmp	r3, #8
 8004306:	d104      	bne.n	8004312 <HAL_TIM_PWM_Start+0xd6>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2202      	movs	r2, #2
 800430c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004310:	e013      	b.n	800433a <HAL_TIM_PWM_Start+0xfe>
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	2b0c      	cmp	r3, #12
 8004316:	d104      	bne.n	8004322 <HAL_TIM_PWM_Start+0xe6>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2202      	movs	r2, #2
 800431c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004320:	e00b      	b.n	800433a <HAL_TIM_PWM_Start+0xfe>
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b10      	cmp	r3, #16
 8004326:	d104      	bne.n	8004332 <HAL_TIM_PWM_Start+0xf6>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2202      	movs	r2, #2
 800432c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004330:	e003      	b.n	800433a <HAL_TIM_PWM_Start+0xfe>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2202      	movs	r2, #2
 8004336:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2201      	movs	r2, #1
 8004340:	6839      	ldr	r1, [r7, #0]
 8004342:	4618      	mov	r0, r3
 8004344:	f000 fd28 	bl	8004d98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a33      	ldr	r2, [pc, #204]	@ (800441c <HAL_TIM_PWM_Start+0x1e0>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d013      	beq.n	800437a <HAL_TIM_PWM_Start+0x13e>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a32      	ldr	r2, [pc, #200]	@ (8004420 <HAL_TIM_PWM_Start+0x1e4>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d00e      	beq.n	800437a <HAL_TIM_PWM_Start+0x13e>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a30      	ldr	r2, [pc, #192]	@ (8004424 <HAL_TIM_PWM_Start+0x1e8>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d009      	beq.n	800437a <HAL_TIM_PWM_Start+0x13e>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a2f      	ldr	r2, [pc, #188]	@ (8004428 <HAL_TIM_PWM_Start+0x1ec>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d004      	beq.n	800437a <HAL_TIM_PWM_Start+0x13e>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a2d      	ldr	r2, [pc, #180]	@ (800442c <HAL_TIM_PWM_Start+0x1f0>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d101      	bne.n	800437e <HAL_TIM_PWM_Start+0x142>
 800437a:	2301      	movs	r3, #1
 800437c:	e000      	b.n	8004380 <HAL_TIM_PWM_Start+0x144>
 800437e:	2300      	movs	r3, #0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d007      	beq.n	8004394 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004392:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a20      	ldr	r2, [pc, #128]	@ (800441c <HAL_TIM_PWM_Start+0x1e0>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d018      	beq.n	80043d0 <HAL_TIM_PWM_Start+0x194>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043a6:	d013      	beq.n	80043d0 <HAL_TIM_PWM_Start+0x194>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a20      	ldr	r2, [pc, #128]	@ (8004430 <HAL_TIM_PWM_Start+0x1f4>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d00e      	beq.n	80043d0 <HAL_TIM_PWM_Start+0x194>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a1f      	ldr	r2, [pc, #124]	@ (8004434 <HAL_TIM_PWM_Start+0x1f8>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d009      	beq.n	80043d0 <HAL_TIM_PWM_Start+0x194>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a17      	ldr	r2, [pc, #92]	@ (8004420 <HAL_TIM_PWM_Start+0x1e4>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d004      	beq.n	80043d0 <HAL_TIM_PWM_Start+0x194>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a16      	ldr	r2, [pc, #88]	@ (8004424 <HAL_TIM_PWM_Start+0x1e8>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d115      	bne.n	80043fc <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689a      	ldr	r2, [r3, #8]
 80043d6:	4b18      	ldr	r3, [pc, #96]	@ (8004438 <HAL_TIM_PWM_Start+0x1fc>)
 80043d8:	4013      	ands	r3, r2
 80043da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2b06      	cmp	r3, #6
 80043e0:	d015      	beq.n	800440e <HAL_TIM_PWM_Start+0x1d2>
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043e8:	d011      	beq.n	800440e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f042 0201 	orr.w	r2, r2, #1
 80043f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043fa:	e008      	b.n	800440e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f042 0201 	orr.w	r2, r2, #1
 800440a:	601a      	str	r2, [r3, #0]
 800440c:	e000      	b.n	8004410 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800440e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	40012c00 	.word	0x40012c00
 8004420:	40013400 	.word	0x40013400
 8004424:	40014000 	.word	0x40014000
 8004428:	40014400 	.word	0x40014400
 800442c:	40014800 	.word	0x40014800
 8004430:	40000400 	.word	0x40000400
 8004434:	40000800 	.word	0x40000800
 8004438:	00010007 	.word	0x00010007

0800443c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b086      	sub	sp, #24
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004448:	2300      	movs	r3, #0
 800444a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004452:	2b01      	cmp	r3, #1
 8004454:	d101      	bne.n	800445a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004456:	2302      	movs	r3, #2
 8004458:	e0ff      	b.n	800465a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b14      	cmp	r3, #20
 8004466:	f200 80f0 	bhi.w	800464a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800446a:	a201      	add	r2, pc, #4	@ (adr r2, 8004470 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800446c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004470:	080044c5 	.word	0x080044c5
 8004474:	0800464b 	.word	0x0800464b
 8004478:	0800464b 	.word	0x0800464b
 800447c:	0800464b 	.word	0x0800464b
 8004480:	08004505 	.word	0x08004505
 8004484:	0800464b 	.word	0x0800464b
 8004488:	0800464b 	.word	0x0800464b
 800448c:	0800464b 	.word	0x0800464b
 8004490:	08004547 	.word	0x08004547
 8004494:	0800464b 	.word	0x0800464b
 8004498:	0800464b 	.word	0x0800464b
 800449c:	0800464b 	.word	0x0800464b
 80044a0:	08004587 	.word	0x08004587
 80044a4:	0800464b 	.word	0x0800464b
 80044a8:	0800464b 	.word	0x0800464b
 80044ac:	0800464b 	.word	0x0800464b
 80044b0:	080045c9 	.word	0x080045c9
 80044b4:	0800464b 	.word	0x0800464b
 80044b8:	0800464b 	.word	0x0800464b
 80044bc:	0800464b 	.word	0x0800464b
 80044c0:	08004609 	.word	0x08004609
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68b9      	ldr	r1, [r7, #8]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f000 f98e 	bl	80047ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	699a      	ldr	r2, [r3, #24]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f042 0208 	orr.w	r2, r2, #8
 80044de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699a      	ldr	r2, [r3, #24]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f022 0204 	bic.w	r2, r2, #4
 80044ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6999      	ldr	r1, [r3, #24]
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	691a      	ldr	r2, [r3, #16]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	430a      	orrs	r2, r1
 8004500:	619a      	str	r2, [r3, #24]
      break;
 8004502:	e0a5      	b.n	8004650 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68b9      	ldr	r1, [r7, #8]
 800450a:	4618      	mov	r0, r3
 800450c:	f000 f9fe 	bl	800490c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	699a      	ldr	r2, [r3, #24]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800451e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	699a      	ldr	r2, [r3, #24]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800452e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	6999      	ldr	r1, [r3, #24]
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	021a      	lsls	r2, r3, #8
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	430a      	orrs	r2, r1
 8004542:	619a      	str	r2, [r3, #24]
      break;
 8004544:	e084      	b.n	8004650 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68b9      	ldr	r1, [r7, #8]
 800454c:	4618      	mov	r0, r3
 800454e:	f000 fa67 	bl	8004a20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	69da      	ldr	r2, [r3, #28]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f042 0208 	orr.w	r2, r2, #8
 8004560:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	69da      	ldr	r2, [r3, #28]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f022 0204 	bic.w	r2, r2, #4
 8004570:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	69d9      	ldr	r1, [r3, #28]
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	691a      	ldr	r2, [r3, #16]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	430a      	orrs	r2, r1
 8004582:	61da      	str	r2, [r3, #28]
      break;
 8004584:	e064      	b.n	8004650 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68b9      	ldr	r1, [r7, #8]
 800458c:	4618      	mov	r0, r3
 800458e:	f000 facf 	bl	8004b30 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	69da      	ldr	r2, [r3, #28]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	69da      	ldr	r2, [r3, #28]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	69d9      	ldr	r1, [r3, #28]
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	021a      	lsls	r2, r3, #8
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	430a      	orrs	r2, r1
 80045c4:	61da      	str	r2, [r3, #28]
      break;
 80045c6:	e043      	b.n	8004650 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68b9      	ldr	r1, [r7, #8]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 fb18 	bl	8004c04 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0208 	orr.w	r2, r2, #8
 80045e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f022 0204 	bic.w	r2, r2, #4
 80045f2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	691a      	ldr	r2, [r3, #16]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	430a      	orrs	r2, r1
 8004604:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004606:	e023      	b.n	8004650 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68b9      	ldr	r1, [r7, #8]
 800460e:	4618      	mov	r0, r3
 8004610:	f000 fb5c 	bl	8004ccc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004622:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004632:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	021a      	lsls	r2, r3, #8
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	430a      	orrs	r2, r1
 8004646:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004648:	e002      	b.n	8004650 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	75fb      	strb	r3, [r7, #23]
      break;
 800464e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004658:	7dfb      	ldrb	r3, [r7, #23]
}
 800465a:	4618      	mov	r0, r3
 800465c:	3718      	adds	r7, #24
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop

08004664 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004674:	2b01      	cmp	r3, #1
 8004676:	d101      	bne.n	800467c <HAL_TIM_GenerateEvent+0x18>
 8004678:	2302      	movs	r3, #2
 800467a:	e014      	b.n	80046a6 <HAL_TIM_GenerateEvent+0x42>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2202      	movs	r2, #2
 8004688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	370c      	adds	r7, #12
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr
	...

080046b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a42      	ldr	r2, [pc, #264]	@ (80047d0 <TIM_Base_SetConfig+0x11c>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d00f      	beq.n	80046ec <TIM_Base_SetConfig+0x38>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046d2:	d00b      	beq.n	80046ec <TIM_Base_SetConfig+0x38>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a3f      	ldr	r2, [pc, #252]	@ (80047d4 <TIM_Base_SetConfig+0x120>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d007      	beq.n	80046ec <TIM_Base_SetConfig+0x38>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a3e      	ldr	r2, [pc, #248]	@ (80047d8 <TIM_Base_SetConfig+0x124>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d003      	beq.n	80046ec <TIM_Base_SetConfig+0x38>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a3d      	ldr	r2, [pc, #244]	@ (80047dc <TIM_Base_SetConfig+0x128>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d108      	bne.n	80046fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	68fa      	ldr	r2, [r7, #12]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a33      	ldr	r2, [pc, #204]	@ (80047d0 <TIM_Base_SetConfig+0x11c>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d01b      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800470c:	d017      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a30      	ldr	r2, [pc, #192]	@ (80047d4 <TIM_Base_SetConfig+0x120>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d013      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a2f      	ldr	r2, [pc, #188]	@ (80047d8 <TIM_Base_SetConfig+0x124>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d00f      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a2e      	ldr	r2, [pc, #184]	@ (80047dc <TIM_Base_SetConfig+0x128>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d00b      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a2d      	ldr	r2, [pc, #180]	@ (80047e0 <TIM_Base_SetConfig+0x12c>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d007      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a2c      	ldr	r2, [pc, #176]	@ (80047e4 <TIM_Base_SetConfig+0x130>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d003      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a2b      	ldr	r2, [pc, #172]	@ (80047e8 <TIM_Base_SetConfig+0x134>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d108      	bne.n	8004750 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	4313      	orrs	r3, r2
 800474e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	4313      	orrs	r3, r2
 800475c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	689a      	ldr	r2, [r3, #8]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a16      	ldr	r2, [pc, #88]	@ (80047d0 <TIM_Base_SetConfig+0x11c>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d00f      	beq.n	800479c <TIM_Base_SetConfig+0xe8>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	4a17      	ldr	r2, [pc, #92]	@ (80047dc <TIM_Base_SetConfig+0x128>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d00b      	beq.n	800479c <TIM_Base_SetConfig+0xe8>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	4a16      	ldr	r2, [pc, #88]	@ (80047e0 <TIM_Base_SetConfig+0x12c>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d007      	beq.n	800479c <TIM_Base_SetConfig+0xe8>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a15      	ldr	r2, [pc, #84]	@ (80047e4 <TIM_Base_SetConfig+0x130>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d003      	beq.n	800479c <TIM_Base_SetConfig+0xe8>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a14      	ldr	r2, [pc, #80]	@ (80047e8 <TIM_Base_SetConfig+0x134>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d103      	bne.n	80047a4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	691a      	ldr	r2, [r3, #16]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	f003 0301 	and.w	r3, r3, #1
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d105      	bne.n	80047c2 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	f023 0201 	bic.w	r2, r3, #1
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	611a      	str	r2, [r3, #16]
  }
}
 80047c2:	bf00      	nop
 80047c4:	3714      	adds	r7, #20
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	40012c00 	.word	0x40012c00
 80047d4:	40000400 	.word	0x40000400
 80047d8:	40000800 	.word	0x40000800
 80047dc:	40013400 	.word	0x40013400
 80047e0:	40014000 	.word	0x40014000
 80047e4:	40014400 	.word	0x40014400
 80047e8:	40014800 	.word	0x40014800

080047ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b087      	sub	sp, #28
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a1b      	ldr	r3, [r3, #32]
 8004800:	f023 0201 	bic.w	r2, r3, #1
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	699b      	ldr	r3, [r3, #24]
 8004812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800481a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800481e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f023 0303 	bic.w	r3, r3, #3
 8004826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	4313      	orrs	r3, r2
 8004830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	f023 0302 	bic.w	r3, r3, #2
 8004838:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	4313      	orrs	r3, r2
 8004842:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a2c      	ldr	r2, [pc, #176]	@ (80048f8 <TIM_OC1_SetConfig+0x10c>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d00f      	beq.n	800486c <TIM_OC1_SetConfig+0x80>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4a2b      	ldr	r2, [pc, #172]	@ (80048fc <TIM_OC1_SetConfig+0x110>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d00b      	beq.n	800486c <TIM_OC1_SetConfig+0x80>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a2a      	ldr	r2, [pc, #168]	@ (8004900 <TIM_OC1_SetConfig+0x114>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d007      	beq.n	800486c <TIM_OC1_SetConfig+0x80>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a29      	ldr	r2, [pc, #164]	@ (8004904 <TIM_OC1_SetConfig+0x118>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d003      	beq.n	800486c <TIM_OC1_SetConfig+0x80>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a28      	ldr	r2, [pc, #160]	@ (8004908 <TIM_OC1_SetConfig+0x11c>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d10c      	bne.n	8004886 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	f023 0308 	bic.w	r3, r3, #8
 8004872:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	697a      	ldr	r2, [r7, #20]
 800487a:	4313      	orrs	r3, r2
 800487c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	f023 0304 	bic.w	r3, r3, #4
 8004884:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a1b      	ldr	r2, [pc, #108]	@ (80048f8 <TIM_OC1_SetConfig+0x10c>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d00f      	beq.n	80048ae <TIM_OC1_SetConfig+0xc2>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a1a      	ldr	r2, [pc, #104]	@ (80048fc <TIM_OC1_SetConfig+0x110>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d00b      	beq.n	80048ae <TIM_OC1_SetConfig+0xc2>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a19      	ldr	r2, [pc, #100]	@ (8004900 <TIM_OC1_SetConfig+0x114>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d007      	beq.n	80048ae <TIM_OC1_SetConfig+0xc2>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a18      	ldr	r2, [pc, #96]	@ (8004904 <TIM_OC1_SetConfig+0x118>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d003      	beq.n	80048ae <TIM_OC1_SetConfig+0xc2>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a17      	ldr	r2, [pc, #92]	@ (8004908 <TIM_OC1_SetConfig+0x11c>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d111      	bne.n	80048d2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	693a      	ldr	r2, [r7, #16]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	699b      	ldr	r3, [r3, #24]
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	693a      	ldr	r2, [r7, #16]
 80048d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685a      	ldr	r2, [r3, #4]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	621a      	str	r2, [r3, #32]
}
 80048ec:	bf00      	nop
 80048ee:	371c      	adds	r7, #28
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr
 80048f8:	40012c00 	.word	0x40012c00
 80048fc:	40013400 	.word	0x40013400
 8004900:	40014000 	.word	0x40014000
 8004904:	40014400 	.word	0x40014400
 8004908:	40014800 	.word	0x40014800

0800490c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800490c:	b480      	push	{r7}
 800490e:	b087      	sub	sp, #28
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a1b      	ldr	r3, [r3, #32]
 800491a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6a1b      	ldr	r3, [r3, #32]
 8004920:	f023 0210 	bic.w	r2, r3, #16
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800493a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800493e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004946:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	021b      	lsls	r3, r3, #8
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	4313      	orrs	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	f023 0320 	bic.w	r3, r3, #32
 800495a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	011b      	lsls	r3, r3, #4
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	4313      	orrs	r3, r2
 8004966:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a28      	ldr	r2, [pc, #160]	@ (8004a0c <TIM_OC2_SetConfig+0x100>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d003      	beq.n	8004978 <TIM_OC2_SetConfig+0x6c>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a27      	ldr	r2, [pc, #156]	@ (8004a10 <TIM_OC2_SetConfig+0x104>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d10d      	bne.n	8004994 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800497e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	011b      	lsls	r3, r3, #4
 8004986:	697a      	ldr	r2, [r7, #20]
 8004988:	4313      	orrs	r3, r2
 800498a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004992:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a1d      	ldr	r2, [pc, #116]	@ (8004a0c <TIM_OC2_SetConfig+0x100>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d00f      	beq.n	80049bc <TIM_OC2_SetConfig+0xb0>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a1c      	ldr	r2, [pc, #112]	@ (8004a10 <TIM_OC2_SetConfig+0x104>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d00b      	beq.n	80049bc <TIM_OC2_SetConfig+0xb0>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004a14 <TIM_OC2_SetConfig+0x108>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d007      	beq.n	80049bc <TIM_OC2_SetConfig+0xb0>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a1a      	ldr	r2, [pc, #104]	@ (8004a18 <TIM_OC2_SetConfig+0x10c>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d003      	beq.n	80049bc <TIM_OC2_SetConfig+0xb0>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a19      	ldr	r2, [pc, #100]	@ (8004a1c <TIM_OC2_SetConfig+0x110>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d113      	bne.n	80049e4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049c2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049ca:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	699b      	ldr	r3, [r3, #24]
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685a      	ldr	r2, [r3, #4]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	621a      	str	r2, [r3, #32]
}
 80049fe:	bf00      	nop
 8004a00:	371c      	adds	r7, #28
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	40012c00 	.word	0x40012c00
 8004a10:	40013400 	.word	0x40013400
 8004a14:	40014000 	.word	0x40014000
 8004a18:	40014400 	.word	0x40014400
 8004a1c:	40014800 	.word	0x40014800

08004a20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b087      	sub	sp, #28
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a1b      	ldr	r3, [r3, #32]
 8004a34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	69db      	ldr	r3, [r3, #28]
 8004a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f023 0303 	bic.w	r3, r3, #3
 8004a5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	021b      	lsls	r3, r3, #8
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a27      	ldr	r2, [pc, #156]	@ (8004b1c <TIM_OC3_SetConfig+0xfc>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d003      	beq.n	8004a8a <TIM_OC3_SetConfig+0x6a>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a26      	ldr	r2, [pc, #152]	@ (8004b20 <TIM_OC3_SetConfig+0x100>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d10d      	bne.n	8004aa6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	021b      	lsls	r3, r3, #8
 8004a98:	697a      	ldr	r2, [r7, #20]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004aa4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a1c      	ldr	r2, [pc, #112]	@ (8004b1c <TIM_OC3_SetConfig+0xfc>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d00f      	beq.n	8004ace <TIM_OC3_SetConfig+0xae>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a1b      	ldr	r2, [pc, #108]	@ (8004b20 <TIM_OC3_SetConfig+0x100>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d00b      	beq.n	8004ace <TIM_OC3_SetConfig+0xae>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a1a      	ldr	r2, [pc, #104]	@ (8004b24 <TIM_OC3_SetConfig+0x104>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d007      	beq.n	8004ace <TIM_OC3_SetConfig+0xae>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a19      	ldr	r2, [pc, #100]	@ (8004b28 <TIM_OC3_SetConfig+0x108>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d003      	beq.n	8004ace <TIM_OC3_SetConfig+0xae>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a18      	ldr	r2, [pc, #96]	@ (8004b2c <TIM_OC3_SetConfig+0x10c>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d113      	bne.n	8004af6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ad4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004adc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	011b      	lsls	r3, r3, #4
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	011b      	lsls	r3, r3, #4
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	621a      	str	r2, [r3, #32]
}
 8004b10:	bf00      	nop
 8004b12:	371c      	adds	r7, #28
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	40012c00 	.word	0x40012c00
 8004b20:	40013400 	.word	0x40013400
 8004b24:	40014000 	.word	0x40014000
 8004b28:	40014400 	.word	0x40014400
 8004b2c:	40014800 	.word	0x40014800

08004b30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b087      	sub	sp, #28
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a1b      	ldr	r3, [r3, #32]
 8004b44:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	021b      	lsls	r3, r3, #8
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	031b      	lsls	r3, r3, #12
 8004b86:	693a      	ldr	r2, [r7, #16]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a18      	ldr	r2, [pc, #96]	@ (8004bf0 <TIM_OC4_SetConfig+0xc0>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d00f      	beq.n	8004bb4 <TIM_OC4_SetConfig+0x84>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a17      	ldr	r2, [pc, #92]	@ (8004bf4 <TIM_OC4_SetConfig+0xc4>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d00b      	beq.n	8004bb4 <TIM_OC4_SetConfig+0x84>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a16      	ldr	r2, [pc, #88]	@ (8004bf8 <TIM_OC4_SetConfig+0xc8>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d007      	beq.n	8004bb4 <TIM_OC4_SetConfig+0x84>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a15      	ldr	r2, [pc, #84]	@ (8004bfc <TIM_OC4_SetConfig+0xcc>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d003      	beq.n	8004bb4 <TIM_OC4_SetConfig+0x84>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a14      	ldr	r2, [pc, #80]	@ (8004c00 <TIM_OC4_SetConfig+0xd0>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d109      	bne.n	8004bc8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004bba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	695b      	ldr	r3, [r3, #20]
 8004bc0:	019b      	lsls	r3, r3, #6
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	693a      	ldr	r2, [r7, #16]
 8004be0:	621a      	str	r2, [r3, #32]
}
 8004be2:	bf00      	nop
 8004be4:	371c      	adds	r7, #28
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	40012c00 	.word	0x40012c00
 8004bf4:	40013400 	.word	0x40013400
 8004bf8:	40014000 	.word	0x40014000
 8004bfc:	40014400 	.word	0x40014400
 8004c00:	40014800 	.word	0x40014800

08004c04 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b087      	sub	sp, #28
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a1b      	ldr	r3, [r3, #32]
 8004c18:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004c48:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	041b      	lsls	r3, r3, #16
 8004c50:	693a      	ldr	r2, [r7, #16]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a17      	ldr	r2, [pc, #92]	@ (8004cb8 <TIM_OC5_SetConfig+0xb4>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d00f      	beq.n	8004c7e <TIM_OC5_SetConfig+0x7a>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a16      	ldr	r2, [pc, #88]	@ (8004cbc <TIM_OC5_SetConfig+0xb8>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d00b      	beq.n	8004c7e <TIM_OC5_SetConfig+0x7a>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a15      	ldr	r2, [pc, #84]	@ (8004cc0 <TIM_OC5_SetConfig+0xbc>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d007      	beq.n	8004c7e <TIM_OC5_SetConfig+0x7a>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a14      	ldr	r2, [pc, #80]	@ (8004cc4 <TIM_OC5_SetConfig+0xc0>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d003      	beq.n	8004c7e <TIM_OC5_SetConfig+0x7a>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a13      	ldr	r2, [pc, #76]	@ (8004cc8 <TIM_OC5_SetConfig+0xc4>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d109      	bne.n	8004c92 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c84:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	695b      	ldr	r3, [r3, #20]
 8004c8a:	021b      	lsls	r3, r3, #8
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	621a      	str	r2, [r3, #32]
}
 8004cac:	bf00      	nop
 8004cae:	371c      	adds	r7, #28
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr
 8004cb8:	40012c00 	.word	0x40012c00
 8004cbc:	40013400 	.word	0x40013400
 8004cc0:	40014000 	.word	0x40014000
 8004cc4:	40014400 	.word	0x40014400
 8004cc8:	40014800 	.word	0x40014800

08004ccc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b087      	sub	sp, #28
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a1b      	ldr	r3, [r3, #32]
 8004ce0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	021b      	lsls	r3, r3, #8
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004d12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	051b      	lsls	r3, r3, #20
 8004d1a:	693a      	ldr	r2, [r7, #16]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a18      	ldr	r2, [pc, #96]	@ (8004d84 <TIM_OC6_SetConfig+0xb8>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d00f      	beq.n	8004d48 <TIM_OC6_SetConfig+0x7c>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a17      	ldr	r2, [pc, #92]	@ (8004d88 <TIM_OC6_SetConfig+0xbc>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d00b      	beq.n	8004d48 <TIM_OC6_SetConfig+0x7c>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a16      	ldr	r2, [pc, #88]	@ (8004d8c <TIM_OC6_SetConfig+0xc0>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d007      	beq.n	8004d48 <TIM_OC6_SetConfig+0x7c>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a15      	ldr	r2, [pc, #84]	@ (8004d90 <TIM_OC6_SetConfig+0xc4>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d003      	beq.n	8004d48 <TIM_OC6_SetConfig+0x7c>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a14      	ldr	r2, [pc, #80]	@ (8004d94 <TIM_OC6_SetConfig+0xc8>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d109      	bne.n	8004d5c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d4e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	695b      	ldr	r3, [r3, #20]
 8004d54:	029b      	lsls	r3, r3, #10
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	685a      	ldr	r2, [r3, #4]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	693a      	ldr	r2, [r7, #16]
 8004d74:	621a      	str	r2, [r3, #32]
}
 8004d76:	bf00      	nop
 8004d78:	371c      	adds	r7, #28
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	40012c00 	.word	0x40012c00
 8004d88:	40013400 	.word	0x40013400
 8004d8c:	40014000 	.word	0x40014000
 8004d90:	40014400 	.word	0x40014400
 8004d94:	40014800 	.word	0x40014800

08004d98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b087      	sub	sp, #28
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	f003 031f 	and.w	r3, r3, #31
 8004daa:	2201      	movs	r2, #1
 8004dac:	fa02 f303 	lsl.w	r3, r2, r3
 8004db0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6a1a      	ldr	r2, [r3, #32]
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	43db      	mvns	r3, r3
 8004dba:	401a      	ands	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6a1a      	ldr	r2, [r3, #32]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	f003 031f 	and.w	r3, r3, #31
 8004dca:	6879      	ldr	r1, [r7, #4]
 8004dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	621a      	str	r2, [r3, #32]
}
 8004dd6:	bf00      	nop
 8004dd8:	371c      	adds	r7, #28
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
	...

08004de4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d101      	bne.n	8004dfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004df8:	2302      	movs	r3, #2
 8004dfa:	e063      	b.n	8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2202      	movs	r2, #2
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a2b      	ldr	r2, [pc, #172]	@ (8004ed0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d004      	beq.n	8004e30 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a2a      	ldr	r2, [pc, #168]	@ (8004ed4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d108      	bne.n	8004e42 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004e36:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	68fa      	ldr	r2, [r7, #12]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e48:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68fa      	ldr	r2, [r7, #12]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a1b      	ldr	r2, [pc, #108]	@ (8004ed0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d018      	beq.n	8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e6e:	d013      	beq.n	8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a18      	ldr	r2, [pc, #96]	@ (8004ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d00e      	beq.n	8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a17      	ldr	r2, [pc, #92]	@ (8004edc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d009      	beq.n	8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a12      	ldr	r2, [pc, #72]	@ (8004ed4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d004      	beq.n	8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a13      	ldr	r2, [pc, #76]	@ (8004ee0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d10c      	bne.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	68ba      	ldr	r2, [r7, #8]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68ba      	ldr	r2, [r7, #8]
 8004eb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3714      	adds	r7, #20
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr
 8004ed0:	40012c00 	.word	0x40012c00
 8004ed4:	40013400 	.word	0x40013400
 8004ed8:	40000400 	.word	0x40000400
 8004edc:	40000800 	.word	0x40000800
 8004ee0:	40014000 	.word	0x40014000

08004ee4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d101      	bne.n	8004ef6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e040      	b.n	8004f78 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d106      	bne.n	8004f0c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f7fb fcfa 	bl	8000900 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2224      	movs	r2, #36	@ 0x24
 8004f10:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0201 	bic.w	r2, r2, #1
 8004f20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d002      	beq.n	8004f30 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 fd60 	bl	80059f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f000 fb89 	bl	8005648 <UART_SetConfig>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d101      	bne.n	8004f40 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	e01b      	b.n	8004f78 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	685a      	ldr	r2, [r3, #4]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	689a      	ldr	r2, [r3, #8]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f042 0201 	orr.w	r2, r2, #1
 8004f6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f000 fddf 	bl	8005b34 <UART_CheckIdleState>
 8004f76:	4603      	mov	r3, r0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3708      	adds	r7, #8
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b08b      	sub	sp, #44	@ 0x2c
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	4613      	mov	r3, r2
 8004f8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f92:	2b20      	cmp	r3, #32
 8004f94:	d147      	bne.n	8005026 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d002      	beq.n	8004fa2 <HAL_UART_Transmit_IT+0x22>
 8004f9c:	88fb      	ldrh	r3, [r7, #6]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e040      	b.n	8005028 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	68ba      	ldr	r2, [r7, #8]
 8004faa:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	88fa      	ldrh	r2, [r7, #6]
 8004fb0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	88fa      	ldrh	r2, [r7, #6]
 8004fb8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2221      	movs	r2, #33	@ 0x21
 8004fce:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fd8:	d107      	bne.n	8004fea <HAL_UART_Transmit_IT+0x6a>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d103      	bne.n	8004fea <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	4a13      	ldr	r2, [pc, #76]	@ (8005034 <HAL_UART_Transmit_IT+0xb4>)
 8004fe6:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004fe8:	e002      	b.n	8004ff0 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	4a12      	ldr	r2, [pc, #72]	@ (8005038 <HAL_UART_Transmit_IT+0xb8>)
 8004fee:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	e853 3f00 	ldrex	r3, [r3]
 8004ffc:	613b      	str	r3, [r7, #16]
   return(result);
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005004:	627b      	str	r3, [r7, #36]	@ 0x24
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	461a      	mov	r2, r3
 800500c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800500e:	623b      	str	r3, [r7, #32]
 8005010:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005012:	69f9      	ldr	r1, [r7, #28]
 8005014:	6a3a      	ldr	r2, [r7, #32]
 8005016:	e841 2300 	strex	r3, r2, [r1]
 800501a:	61bb      	str	r3, [r7, #24]
   return(result);
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1e6      	bne.n	8004ff0 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8005022:	2300      	movs	r3, #0
 8005024:	e000      	b.n	8005028 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8005026:	2302      	movs	r3, #2
  }
}
 8005028:	4618      	mov	r0, r3
 800502a:	372c      	adds	r7, #44	@ 0x2c
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr
 8005034:	08005f09 	.word	0x08005f09
 8005038:	08005e53 	.word	0x08005e53

0800503c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b0ba      	sub	sp, #232	@ 0xe8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005062:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005066:	f640 030f 	movw	r3, #2063	@ 0x80f
 800506a:	4013      	ands	r3, r2
 800506c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005070:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005074:	2b00      	cmp	r3, #0
 8005076:	d115      	bne.n	80050a4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800507c:	f003 0320 	and.w	r3, r3, #32
 8005080:	2b00      	cmp	r3, #0
 8005082:	d00f      	beq.n	80050a4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005088:	f003 0320 	and.w	r3, r3, #32
 800508c:	2b00      	cmp	r3, #0
 800508e:	d009      	beq.n	80050a4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 82ab 	beq.w	80055f0 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	4798      	blx	r3
      }
      return;
 80050a2:	e2a5      	b.n	80055f0 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80050a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 8117 	beq.w	80052dc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80050ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d106      	bne.n	80050c8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80050ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80050be:	4b85      	ldr	r3, [pc, #532]	@ (80052d4 <HAL_UART_IRQHandler+0x298>)
 80050c0:	4013      	ands	r3, r2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	f000 810a 	beq.w	80052dc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80050c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d011      	beq.n	80050f8 <HAL_UART_IRQHandler+0xbc>
 80050d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00b      	beq.n	80050f8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2201      	movs	r2, #1
 80050e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050ee:	f043 0201 	orr.w	r2, r3, #1
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d011      	beq.n	8005128 <HAL_UART_IRQHandler+0xec>
 8005104:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005108:	f003 0301 	and.w	r3, r3, #1
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00b      	beq.n	8005128 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2202      	movs	r2, #2
 8005116:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800511e:	f043 0204 	orr.w	r2, r3, #4
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800512c:	f003 0304 	and.w	r3, r3, #4
 8005130:	2b00      	cmp	r3, #0
 8005132:	d011      	beq.n	8005158 <HAL_UART_IRQHandler+0x11c>
 8005134:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00b      	beq.n	8005158 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2204      	movs	r2, #4
 8005146:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800514e:	f043 0202 	orr.w	r2, r3, #2
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800515c:	f003 0308 	and.w	r3, r3, #8
 8005160:	2b00      	cmp	r3, #0
 8005162:	d017      	beq.n	8005194 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005168:	f003 0320 	and.w	r3, r3, #32
 800516c:	2b00      	cmp	r3, #0
 800516e:	d105      	bne.n	800517c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005170:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005174:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00b      	beq.n	8005194 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2208      	movs	r2, #8
 8005182:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800518a:	f043 0208 	orr.w	r2, r3, #8
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005198:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800519c:	2b00      	cmp	r3, #0
 800519e:	d012      	beq.n	80051c6 <HAL_UART_IRQHandler+0x18a>
 80051a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00c      	beq.n	80051c6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80051b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051bc:	f043 0220 	orr.w	r2, r3, #32
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 8211 	beq.w	80055f4 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80051d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051d6:	f003 0320 	and.w	r3, r3, #32
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00d      	beq.n	80051fa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80051de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051e2:	f003 0320 	and.w	r3, r3, #32
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d007      	beq.n	80051fa <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d003      	beq.n	80051fa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005200:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800520e:	2b40      	cmp	r3, #64	@ 0x40
 8005210:	d005      	beq.n	800521e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005212:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005216:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800521a:	2b00      	cmp	r3, #0
 800521c:	d04f      	beq.n	80052be <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 fd9d 	bl	8005d5e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800522e:	2b40      	cmp	r3, #64	@ 0x40
 8005230:	d141      	bne.n	80052b6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	3308      	adds	r3, #8
 8005238:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005240:	e853 3f00 	ldrex	r3, [r3]
 8005244:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005248:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800524c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005250:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	3308      	adds	r3, #8
 800525a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800525e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005262:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005266:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800526a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800526e:	e841 2300 	strex	r3, r2, [r1]
 8005272:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005276:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1d9      	bne.n	8005232 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005282:	2b00      	cmp	r3, #0
 8005284:	d013      	beq.n	80052ae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800528a:	4a13      	ldr	r2, [pc, #76]	@ (80052d8 <HAL_UART_IRQHandler+0x29c>)
 800528c:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005292:	4618      	mov	r0, r3
 8005294:	f7fd f921 	bl	80024da <HAL_DMA_Abort_IT>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d017      	beq.n	80052ce <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80052a8:	4610      	mov	r0, r2
 80052aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ac:	e00f      	b.n	80052ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 f9b4 	bl	800561c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052b4:	e00b      	b.n	80052ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 f9b0 	bl	800561c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052bc:	e007      	b.n	80052ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f9ac 	bl	800561c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80052cc:	e192      	b.n	80055f4 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ce:	bf00      	nop
    return;
 80052d0:	e190      	b.n	80055f4 <HAL_UART_IRQHandler+0x5b8>
 80052d2:	bf00      	nop
 80052d4:	04000120 	.word	0x04000120
 80052d8:	08005e27 	.word	0x08005e27

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	f040 814b 	bne.w	800557c <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80052e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052ea:	f003 0310 	and.w	r3, r3, #16
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	f000 8144 	beq.w	800557c <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80052f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052f8:	f003 0310 	and.w	r3, r3, #16
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 813d 	beq.w	800557c <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2210      	movs	r2, #16
 8005308:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005314:	2b40      	cmp	r3, #64	@ 0x40
 8005316:	f040 80b5 	bne.w	8005484 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005326:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 8164 	beq.w	80055f8 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005336:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800533a:	429a      	cmp	r2, r3
 800533c:	f080 815c 	bcs.w	80055f8 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005346:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	2b20      	cmp	r3, #32
 8005352:	f000 8086 	beq.w	8005462 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005362:	e853 3f00 	ldrex	r3, [r3]
 8005366:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800536a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800536e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005372:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	461a      	mov	r2, r3
 800537c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005380:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005384:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005388:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800538c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005390:	e841 2300 	strex	r3, r2, [r1]
 8005394:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005398:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800539c:	2b00      	cmp	r3, #0
 800539e:	d1da      	bne.n	8005356 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	3308      	adds	r3, #8
 80053a6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053aa:	e853 3f00 	ldrex	r3, [r3]
 80053ae:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80053b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80053b2:	f023 0301 	bic.w	r3, r3, #1
 80053b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	3308      	adds	r3, #8
 80053c0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80053c4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80053c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ca:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80053cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80053d0:	e841 2300 	strex	r3, r2, [r1]
 80053d4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80053d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d1e1      	bne.n	80053a0 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	3308      	adds	r3, #8
 80053e2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053e6:	e853 3f00 	ldrex	r3, [r3]
 80053ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80053ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	3308      	adds	r3, #8
 80053fc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005400:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005402:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005404:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005406:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005408:	e841 2300 	strex	r3, r2, [r1]
 800540c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800540e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1e3      	bne.n	80053dc <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2220      	movs	r2, #32
 8005418:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005428:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800542a:	e853 3f00 	ldrex	r3, [r3]
 800542e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005430:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005432:	f023 0310 	bic.w	r3, r3, #16
 8005436:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	461a      	mov	r2, r3
 8005440:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005444:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005446:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005448:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800544a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800544c:	e841 2300 	strex	r3, r2, [r1]
 8005450:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005452:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005454:	2b00      	cmp	r3, #0
 8005456:	d1e4      	bne.n	8005422 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800545c:	4618      	mov	r0, r3
 800545e:	f7fc fffe 	bl	800245e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2202      	movs	r2, #2
 8005466:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005474:	b29b      	uxth	r3, r3
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	b29b      	uxth	r3, r3
 800547a:	4619      	mov	r1, r3
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 f8d7 	bl	8005630 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005482:	e0b9      	b.n	80055f8 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005490:	b29b      	uxth	r3, r3
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800549e:	b29b      	uxth	r3, r3
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f000 80ab 	beq.w	80055fc <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80054a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 80a6 	beq.w	80055fc <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80054be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	461a      	mov	r2, r3
 80054ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80054d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80054d4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054da:	e841 2300 	strex	r3, r2, [r1]
 80054de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1e4      	bne.n	80054b0 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	3308      	adds	r3, #8
 80054ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f0:	e853 3f00 	ldrex	r3, [r3]
 80054f4:	623b      	str	r3, [r7, #32]
   return(result);
 80054f6:	6a3b      	ldr	r3, [r7, #32]
 80054f8:	f023 0301 	bic.w	r3, r3, #1
 80054fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	3308      	adds	r3, #8
 8005506:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800550a:	633a      	str	r2, [r7, #48]	@ 0x30
 800550c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005510:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005512:	e841 2300 	strex	r3, r2, [r1]
 8005516:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1e3      	bne.n	80054e6 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2220      	movs	r2, #32
 8005522:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	e853 3f00 	ldrex	r3, [r3]
 800553e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f023 0310 	bic.w	r3, r3, #16
 8005546:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	461a      	mov	r2, r3
 8005550:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005554:	61fb      	str	r3, [r7, #28]
 8005556:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005558:	69b9      	ldr	r1, [r7, #24]
 800555a:	69fa      	ldr	r2, [r7, #28]
 800555c:	e841 2300 	strex	r3, r2, [r1]
 8005560:	617b      	str	r3, [r7, #20]
   return(result);
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d1e4      	bne.n	8005532 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2202      	movs	r2, #2
 800556c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800556e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005572:	4619      	mov	r1, r3
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f000 f85b 	bl	8005630 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800557a:	e03f      	b.n	80055fc <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800557c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005580:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00e      	beq.n	80055a6 <HAL_UART_IRQHandler+0x56a>
 8005588:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800558c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d008      	beq.n	80055a6 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800559c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 fd3c 	bl	800601c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80055a4:	e02d      	b.n	8005602 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80055a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00e      	beq.n	80055d0 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80055b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d008      	beq.n	80055d0 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d01c      	beq.n	8005600 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	4798      	blx	r3
    }
    return;
 80055ce:	e017      	b.n	8005600 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80055d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d012      	beq.n	8005602 <HAL_UART_IRQHandler+0x5c6>
 80055dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00c      	beq.n	8005602 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 fced 	bl	8005fc8 <UART_EndTransmit_IT>
    return;
 80055ee:	e008      	b.n	8005602 <HAL_UART_IRQHandler+0x5c6>
      return;
 80055f0:	bf00      	nop
 80055f2:	e006      	b.n	8005602 <HAL_UART_IRQHandler+0x5c6>
    return;
 80055f4:	bf00      	nop
 80055f6:	e004      	b.n	8005602 <HAL_UART_IRQHandler+0x5c6>
      return;
 80055f8:	bf00      	nop
 80055fa:	e002      	b.n	8005602 <HAL_UART_IRQHandler+0x5c6>
      return;
 80055fc:	bf00      	nop
 80055fe:	e000      	b.n	8005602 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005600:	bf00      	nop
  }

}
 8005602:	37e8      	adds	r7, #232	@ 0xe8
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005610:	bf00      	nop
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800561c:	b480      	push	{r7}
 800561e:	b083      	sub	sp, #12
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005624:	bf00      	nop
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	460b      	mov	r3, r1
 800563a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800563c:	bf00      	nop
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b088      	sub	sp, #32
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005650:	2300      	movs	r3, #0
 8005652:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689a      	ldr	r2, [r3, #8]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	431a      	orrs	r2, r3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	431a      	orrs	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	69db      	ldr	r3, [r3, #28]
 8005668:	4313      	orrs	r3, r2
 800566a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8005676:	f023 030c 	bic.w	r3, r3, #12
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	6812      	ldr	r2, [r2, #0]
 800567e:	6979      	ldr	r1, [r7, #20]
 8005680:	430b      	orrs	r3, r1
 8005682:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68da      	ldr	r2, [r3, #12]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	430a      	orrs	r2, r1
 8005698:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a1b      	ldr	r3, [r3, #32]
 80056a4:	697a      	ldr	r2, [r7, #20]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	430a      	orrs	r2, r1
 80056bc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4aa7      	ldr	r2, [pc, #668]	@ (8005960 <UART_SetConfig+0x318>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d120      	bne.n	800570a <UART_SetConfig+0xc2>
 80056c8:	4ba6      	ldr	r3, [pc, #664]	@ (8005964 <UART_SetConfig+0x31c>)
 80056ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056cc:	f003 0303 	and.w	r3, r3, #3
 80056d0:	2b03      	cmp	r3, #3
 80056d2:	d817      	bhi.n	8005704 <UART_SetConfig+0xbc>
 80056d4:	a201      	add	r2, pc, #4	@ (adr r2, 80056dc <UART_SetConfig+0x94>)
 80056d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056da:	bf00      	nop
 80056dc:	080056ed 	.word	0x080056ed
 80056e0:	080056f9 	.word	0x080056f9
 80056e4:	080056ff 	.word	0x080056ff
 80056e8:	080056f3 	.word	0x080056f3
 80056ec:	2301      	movs	r3, #1
 80056ee:	77fb      	strb	r3, [r7, #31]
 80056f0:	e0b5      	b.n	800585e <UART_SetConfig+0x216>
 80056f2:	2302      	movs	r3, #2
 80056f4:	77fb      	strb	r3, [r7, #31]
 80056f6:	e0b2      	b.n	800585e <UART_SetConfig+0x216>
 80056f8:	2304      	movs	r3, #4
 80056fa:	77fb      	strb	r3, [r7, #31]
 80056fc:	e0af      	b.n	800585e <UART_SetConfig+0x216>
 80056fe:	2308      	movs	r3, #8
 8005700:	77fb      	strb	r3, [r7, #31]
 8005702:	e0ac      	b.n	800585e <UART_SetConfig+0x216>
 8005704:	2310      	movs	r3, #16
 8005706:	77fb      	strb	r3, [r7, #31]
 8005708:	e0a9      	b.n	800585e <UART_SetConfig+0x216>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a96      	ldr	r2, [pc, #600]	@ (8005968 <UART_SetConfig+0x320>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d124      	bne.n	800575e <UART_SetConfig+0x116>
 8005714:	4b93      	ldr	r3, [pc, #588]	@ (8005964 <UART_SetConfig+0x31c>)
 8005716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005718:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800571c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005720:	d011      	beq.n	8005746 <UART_SetConfig+0xfe>
 8005722:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005726:	d817      	bhi.n	8005758 <UART_SetConfig+0x110>
 8005728:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800572c:	d011      	beq.n	8005752 <UART_SetConfig+0x10a>
 800572e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005732:	d811      	bhi.n	8005758 <UART_SetConfig+0x110>
 8005734:	2b00      	cmp	r3, #0
 8005736:	d003      	beq.n	8005740 <UART_SetConfig+0xf8>
 8005738:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800573c:	d006      	beq.n	800574c <UART_SetConfig+0x104>
 800573e:	e00b      	b.n	8005758 <UART_SetConfig+0x110>
 8005740:	2300      	movs	r3, #0
 8005742:	77fb      	strb	r3, [r7, #31]
 8005744:	e08b      	b.n	800585e <UART_SetConfig+0x216>
 8005746:	2302      	movs	r3, #2
 8005748:	77fb      	strb	r3, [r7, #31]
 800574a:	e088      	b.n	800585e <UART_SetConfig+0x216>
 800574c:	2304      	movs	r3, #4
 800574e:	77fb      	strb	r3, [r7, #31]
 8005750:	e085      	b.n	800585e <UART_SetConfig+0x216>
 8005752:	2308      	movs	r3, #8
 8005754:	77fb      	strb	r3, [r7, #31]
 8005756:	e082      	b.n	800585e <UART_SetConfig+0x216>
 8005758:	2310      	movs	r3, #16
 800575a:	77fb      	strb	r3, [r7, #31]
 800575c:	e07f      	b.n	800585e <UART_SetConfig+0x216>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a82      	ldr	r2, [pc, #520]	@ (800596c <UART_SetConfig+0x324>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d124      	bne.n	80057b2 <UART_SetConfig+0x16a>
 8005768:	4b7e      	ldr	r3, [pc, #504]	@ (8005964 <UART_SetConfig+0x31c>)
 800576a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800576c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005770:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005774:	d011      	beq.n	800579a <UART_SetConfig+0x152>
 8005776:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800577a:	d817      	bhi.n	80057ac <UART_SetConfig+0x164>
 800577c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005780:	d011      	beq.n	80057a6 <UART_SetConfig+0x15e>
 8005782:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005786:	d811      	bhi.n	80057ac <UART_SetConfig+0x164>
 8005788:	2b00      	cmp	r3, #0
 800578a:	d003      	beq.n	8005794 <UART_SetConfig+0x14c>
 800578c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005790:	d006      	beq.n	80057a0 <UART_SetConfig+0x158>
 8005792:	e00b      	b.n	80057ac <UART_SetConfig+0x164>
 8005794:	2300      	movs	r3, #0
 8005796:	77fb      	strb	r3, [r7, #31]
 8005798:	e061      	b.n	800585e <UART_SetConfig+0x216>
 800579a:	2302      	movs	r3, #2
 800579c:	77fb      	strb	r3, [r7, #31]
 800579e:	e05e      	b.n	800585e <UART_SetConfig+0x216>
 80057a0:	2304      	movs	r3, #4
 80057a2:	77fb      	strb	r3, [r7, #31]
 80057a4:	e05b      	b.n	800585e <UART_SetConfig+0x216>
 80057a6:	2308      	movs	r3, #8
 80057a8:	77fb      	strb	r3, [r7, #31]
 80057aa:	e058      	b.n	800585e <UART_SetConfig+0x216>
 80057ac:	2310      	movs	r3, #16
 80057ae:	77fb      	strb	r3, [r7, #31]
 80057b0:	e055      	b.n	800585e <UART_SetConfig+0x216>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a6e      	ldr	r2, [pc, #440]	@ (8005970 <UART_SetConfig+0x328>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d124      	bne.n	8005806 <UART_SetConfig+0x1be>
 80057bc:	4b69      	ldr	r3, [pc, #420]	@ (8005964 <UART_SetConfig+0x31c>)
 80057be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80057c4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057c8:	d011      	beq.n	80057ee <UART_SetConfig+0x1a6>
 80057ca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057ce:	d817      	bhi.n	8005800 <UART_SetConfig+0x1b8>
 80057d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057d4:	d011      	beq.n	80057fa <UART_SetConfig+0x1b2>
 80057d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057da:	d811      	bhi.n	8005800 <UART_SetConfig+0x1b8>
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d003      	beq.n	80057e8 <UART_SetConfig+0x1a0>
 80057e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057e4:	d006      	beq.n	80057f4 <UART_SetConfig+0x1ac>
 80057e6:	e00b      	b.n	8005800 <UART_SetConfig+0x1b8>
 80057e8:	2300      	movs	r3, #0
 80057ea:	77fb      	strb	r3, [r7, #31]
 80057ec:	e037      	b.n	800585e <UART_SetConfig+0x216>
 80057ee:	2302      	movs	r3, #2
 80057f0:	77fb      	strb	r3, [r7, #31]
 80057f2:	e034      	b.n	800585e <UART_SetConfig+0x216>
 80057f4:	2304      	movs	r3, #4
 80057f6:	77fb      	strb	r3, [r7, #31]
 80057f8:	e031      	b.n	800585e <UART_SetConfig+0x216>
 80057fa:	2308      	movs	r3, #8
 80057fc:	77fb      	strb	r3, [r7, #31]
 80057fe:	e02e      	b.n	800585e <UART_SetConfig+0x216>
 8005800:	2310      	movs	r3, #16
 8005802:	77fb      	strb	r3, [r7, #31]
 8005804:	e02b      	b.n	800585e <UART_SetConfig+0x216>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a5a      	ldr	r2, [pc, #360]	@ (8005974 <UART_SetConfig+0x32c>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d124      	bne.n	800585a <UART_SetConfig+0x212>
 8005810:	4b54      	ldr	r3, [pc, #336]	@ (8005964 <UART_SetConfig+0x31c>)
 8005812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005814:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005818:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800581c:	d011      	beq.n	8005842 <UART_SetConfig+0x1fa>
 800581e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005822:	d817      	bhi.n	8005854 <UART_SetConfig+0x20c>
 8005824:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005828:	d011      	beq.n	800584e <UART_SetConfig+0x206>
 800582a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800582e:	d811      	bhi.n	8005854 <UART_SetConfig+0x20c>
 8005830:	2b00      	cmp	r3, #0
 8005832:	d003      	beq.n	800583c <UART_SetConfig+0x1f4>
 8005834:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005838:	d006      	beq.n	8005848 <UART_SetConfig+0x200>
 800583a:	e00b      	b.n	8005854 <UART_SetConfig+0x20c>
 800583c:	2300      	movs	r3, #0
 800583e:	77fb      	strb	r3, [r7, #31]
 8005840:	e00d      	b.n	800585e <UART_SetConfig+0x216>
 8005842:	2302      	movs	r3, #2
 8005844:	77fb      	strb	r3, [r7, #31]
 8005846:	e00a      	b.n	800585e <UART_SetConfig+0x216>
 8005848:	2304      	movs	r3, #4
 800584a:	77fb      	strb	r3, [r7, #31]
 800584c:	e007      	b.n	800585e <UART_SetConfig+0x216>
 800584e:	2308      	movs	r3, #8
 8005850:	77fb      	strb	r3, [r7, #31]
 8005852:	e004      	b.n	800585e <UART_SetConfig+0x216>
 8005854:	2310      	movs	r3, #16
 8005856:	77fb      	strb	r3, [r7, #31]
 8005858:	e001      	b.n	800585e <UART_SetConfig+0x216>
 800585a:	2310      	movs	r3, #16
 800585c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	69db      	ldr	r3, [r3, #28]
 8005862:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005866:	d15b      	bne.n	8005920 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8005868:	7ffb      	ldrb	r3, [r7, #31]
 800586a:	2b08      	cmp	r3, #8
 800586c:	d827      	bhi.n	80058be <UART_SetConfig+0x276>
 800586e:	a201      	add	r2, pc, #4	@ (adr r2, 8005874 <UART_SetConfig+0x22c>)
 8005870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005874:	08005899 	.word	0x08005899
 8005878:	080058a1 	.word	0x080058a1
 800587c:	080058a9 	.word	0x080058a9
 8005880:	080058bf 	.word	0x080058bf
 8005884:	080058af 	.word	0x080058af
 8005888:	080058bf 	.word	0x080058bf
 800588c:	080058bf 	.word	0x080058bf
 8005890:	080058bf 	.word	0x080058bf
 8005894:	080058b7 	.word	0x080058b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005898:	f7fe f9cc 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 800589c:	61b8      	str	r0, [r7, #24]
        break;
 800589e:	e013      	b.n	80058c8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058a0:	f7fe f9ea 	bl	8003c78 <HAL_RCC_GetPCLK2Freq>
 80058a4:	61b8      	str	r0, [r7, #24]
        break;
 80058a6:	e00f      	b.n	80058c8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058a8:	4b33      	ldr	r3, [pc, #204]	@ (8005978 <UART_SetConfig+0x330>)
 80058aa:	61bb      	str	r3, [r7, #24]
        break;
 80058ac:	e00c      	b.n	80058c8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058ae:	f7fe f961 	bl	8003b74 <HAL_RCC_GetSysClockFreq>
 80058b2:	61b8      	str	r0, [r7, #24]
        break;
 80058b4:	e008      	b.n	80058c8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058ba:	61bb      	str	r3, [r7, #24]
        break;
 80058bc:	e004      	b.n	80058c8 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80058be:	2300      	movs	r3, #0
 80058c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	77bb      	strb	r3, [r7, #30]
        break;
 80058c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f000 8082 	beq.w	80059d4 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80058d0:	69bb      	ldr	r3, [r7, #24]
 80058d2:	005a      	lsls	r2, r3, #1
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	085b      	lsrs	r3, r3, #1
 80058da:	441a      	add	r2, r3
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	2b0f      	cmp	r3, #15
 80058ea:	d916      	bls.n	800591a <UART_SetConfig+0x2d2>
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058f2:	d212      	bcs.n	800591a <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	f023 030f 	bic.w	r3, r3, #15
 80058fc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	085b      	lsrs	r3, r3, #1
 8005902:	b29b      	uxth	r3, r3
 8005904:	f003 0307 	and.w	r3, r3, #7
 8005908:	b29a      	uxth	r2, r3
 800590a:	89fb      	ldrh	r3, [r7, #14]
 800590c:	4313      	orrs	r3, r2
 800590e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	89fa      	ldrh	r2, [r7, #14]
 8005916:	60da      	str	r2, [r3, #12]
 8005918:	e05c      	b.n	80059d4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	77bb      	strb	r3, [r7, #30]
 800591e:	e059      	b.n	80059d4 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005920:	7ffb      	ldrb	r3, [r7, #31]
 8005922:	2b08      	cmp	r3, #8
 8005924:	d835      	bhi.n	8005992 <UART_SetConfig+0x34a>
 8005926:	a201      	add	r2, pc, #4	@ (adr r2, 800592c <UART_SetConfig+0x2e4>)
 8005928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800592c:	08005951 	.word	0x08005951
 8005930:	08005959 	.word	0x08005959
 8005934:	0800597d 	.word	0x0800597d
 8005938:	08005993 	.word	0x08005993
 800593c:	08005983 	.word	0x08005983
 8005940:	08005993 	.word	0x08005993
 8005944:	08005993 	.word	0x08005993
 8005948:	08005993 	.word	0x08005993
 800594c:	0800598b 	.word	0x0800598b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005950:	f7fe f970 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 8005954:	61b8      	str	r0, [r7, #24]
        break;
 8005956:	e021      	b.n	800599c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005958:	f7fe f98e 	bl	8003c78 <HAL_RCC_GetPCLK2Freq>
 800595c:	61b8      	str	r0, [r7, #24]
        break;
 800595e:	e01d      	b.n	800599c <UART_SetConfig+0x354>
 8005960:	40013800 	.word	0x40013800
 8005964:	40021000 	.word	0x40021000
 8005968:	40004400 	.word	0x40004400
 800596c:	40004800 	.word	0x40004800
 8005970:	40004c00 	.word	0x40004c00
 8005974:	40005000 	.word	0x40005000
 8005978:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800597c:	4b1b      	ldr	r3, [pc, #108]	@ (80059ec <UART_SetConfig+0x3a4>)
 800597e:	61bb      	str	r3, [r7, #24]
        break;
 8005980:	e00c      	b.n	800599c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005982:	f7fe f8f7 	bl	8003b74 <HAL_RCC_GetSysClockFreq>
 8005986:	61b8      	str	r0, [r7, #24]
        break;
 8005988:	e008      	b.n	800599c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800598a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800598e:	61bb      	str	r3, [r7, #24]
        break;
 8005990:	e004      	b.n	800599c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8005992:	2300      	movs	r3, #0
 8005994:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	77bb      	strb	r3, [r7, #30]
        break;
 800599a:	bf00      	nop
    }

    if (pclk != 0U)
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d018      	beq.n	80059d4 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	085a      	lsrs	r2, r3, #1
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	441a      	add	r2, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80059b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	2b0f      	cmp	r3, #15
 80059ba:	d909      	bls.n	80059d0 <UART_SetConfig+0x388>
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059c2:	d205      	bcs.n	80059d0 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	b29a      	uxth	r2, r3
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	60da      	str	r2, [r3, #12]
 80059ce:	e001      	b.n	80059d4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80059e0:	7fbb      	ldrb	r3, [r7, #30]
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3720      	adds	r7, #32
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	007a1200 	.word	0x007a1200

080059f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fc:	f003 0308 	and.w	r3, r3, #8
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d00a      	beq.n	8005a1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	430a      	orrs	r2, r1
 8005a18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00a      	beq.n	8005a3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	430a      	orrs	r2, r1
 8005a3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a40:	f003 0302 	and.w	r3, r3, #2
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d00a      	beq.n	8005a5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a62:	f003 0304 	and.w	r3, r3, #4
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00a      	beq.n	8005a80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a84:	f003 0310 	and.w	r3, r3, #16
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00a      	beq.n	8005aa2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	430a      	orrs	r2, r1
 8005aa0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa6:	f003 0320 	and.w	r3, r3, #32
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00a      	beq.n	8005ac4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	430a      	orrs	r2, r1
 8005ac2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d01a      	beq.n	8005b06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005aee:	d10a      	bne.n	8005b06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00a      	beq.n	8005b28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	430a      	orrs	r2, r1
 8005b26:	605a      	str	r2, [r3, #4]
  }
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b098      	sub	sp, #96	@ 0x60
 8005b38:	af02      	add	r7, sp, #8
 8005b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b44:	f7fb f806 	bl	8000b54 <HAL_GetTick>
 8005b48:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0308 	and.w	r3, r3, #8
 8005b54:	2b08      	cmp	r3, #8
 8005b56:	d12e      	bne.n	8005bb6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b5c:	9300      	str	r3, [sp, #0]
 8005b5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b60:	2200      	movs	r2, #0
 8005b62:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 f88c 	bl	8005c84 <UART_WaitOnFlagUntilTimeout>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d021      	beq.n	8005bb6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b7a:	e853 3f00 	ldrex	r3, [r3]
 8005b7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b86:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b90:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b92:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b98:	e841 2300 	strex	r3, r2, [r1]
 8005b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1e6      	bne.n	8005b72 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e062      	b.n	8005c7c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0304 	and.w	r3, r3, #4
 8005bc0:	2b04      	cmp	r3, #4
 8005bc2:	d149      	bne.n	8005c58 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bc4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005bc8:	9300      	str	r3, [sp, #0]
 8005bca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f000 f856 	bl	8005c84 <UART_WaitOnFlagUntilTimeout>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d03c      	beq.n	8005c58 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be6:	e853 3f00 	ldrex	r3, [r3]
 8005bea:	623b      	str	r3, [r7, #32]
   return(result);
 8005bec:	6a3b      	ldr	r3, [r7, #32]
 8005bee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c04:	e841 2300 	strex	r3, r2, [r1]
 8005c08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1e6      	bne.n	8005bde <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	3308      	adds	r3, #8
 8005c16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	e853 3f00 	ldrex	r3, [r3]
 8005c1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f023 0301 	bic.w	r3, r3, #1
 8005c26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	3308      	adds	r3, #8
 8005c2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c30:	61fa      	str	r2, [r7, #28]
 8005c32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c34:	69b9      	ldr	r1, [r7, #24]
 8005c36:	69fa      	ldr	r2, [r7, #28]
 8005c38:	e841 2300 	strex	r3, r2, [r1]
 8005c3c:	617b      	str	r3, [r7, #20]
   return(result);
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d1e5      	bne.n	8005c10 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2220      	movs	r2, #32
 8005c48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c54:	2303      	movs	r3, #3
 8005c56:	e011      	b.n	8005c7c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2220      	movs	r2, #32
 8005c62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3758      	adds	r7, #88	@ 0x58
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	603b      	str	r3, [r7, #0]
 8005c90:	4613      	mov	r3, r2
 8005c92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c94:	e04f      	b.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c9c:	d04b      	beq.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c9e:	f7fa ff59 	bl	8000b54 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	69ba      	ldr	r2, [r7, #24]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d302      	bcc.n	8005cb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d101      	bne.n	8005cb8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e04e      	b.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0304 	and.w	r3, r3, #4
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d037      	beq.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	2b80      	cmp	r3, #128	@ 0x80
 8005cca:	d034      	beq.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	2b40      	cmp	r3, #64	@ 0x40
 8005cd0:	d031      	beq.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	69db      	ldr	r3, [r3, #28]
 8005cd8:	f003 0308 	and.w	r3, r3, #8
 8005cdc:	2b08      	cmp	r3, #8
 8005cde:	d110      	bne.n	8005d02 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2208      	movs	r2, #8
 8005ce6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f000 f838 	bl	8005d5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2208      	movs	r2, #8
 8005cf2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e029      	b.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	69db      	ldr	r3, [r3, #28]
 8005d08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d10:	d111      	bne.n	8005d36 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f000 f81e 	bl	8005d5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2220      	movs	r2, #32
 8005d26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	e00f      	b.n	8005d56 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	69da      	ldr	r2, [r3, #28]
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	4013      	ands	r3, r2
 8005d40:	68ba      	ldr	r2, [r7, #8]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	bf0c      	ite	eq
 8005d46:	2301      	moveq	r3, #1
 8005d48:	2300      	movne	r3, #0
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	79fb      	ldrb	r3, [r7, #7]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d0a0      	beq.n	8005c96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b095      	sub	sp, #84	@ 0x54
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d6e:	e853 3f00 	ldrex	r3, [r3]
 8005d72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	461a      	mov	r2, r3
 8005d82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d84:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d86:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d8c:	e841 2300 	strex	r3, r2, [r1]
 8005d90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d1e6      	bne.n	8005d66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	3308      	adds	r3, #8
 8005d9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da0:	6a3b      	ldr	r3, [r7, #32]
 8005da2:	e853 3f00 	ldrex	r3, [r3]
 8005da6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	f023 0301 	bic.w	r3, r3, #1
 8005dae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3308      	adds	r3, #8
 8005db6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005db8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dc0:	e841 2300 	strex	r3, r2, [r1]
 8005dc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1e5      	bne.n	8005d98 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d118      	bne.n	8005e06 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	e853 3f00 	ldrex	r3, [r3]
 8005de0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	f023 0310 	bic.w	r3, r3, #16
 8005de8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	461a      	mov	r2, r3
 8005df0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005df2:	61bb      	str	r3, [r7, #24]
 8005df4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df6:	6979      	ldr	r1, [r7, #20]
 8005df8:	69ba      	ldr	r2, [r7, #24]
 8005dfa:	e841 2300 	strex	r3, r2, [r1]
 8005dfe:	613b      	str	r3, [r7, #16]
   return(result);
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1e6      	bne.n	8005dd4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2220      	movs	r2, #32
 8005e0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005e1a:	bf00      	nop
 8005e1c:	3754      	adds	r7, #84	@ 0x54
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr

08005e26 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e26:	b580      	push	{r7, lr}
 8005e28:	b084      	sub	sp, #16
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e32:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f7ff fbe9 	bl	800561c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e4a:	bf00      	nop
 8005e4c:	3710      	adds	r7, #16
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005e52:	b480      	push	{r7}
 8005e54:	b08f      	sub	sp, #60	@ 0x3c
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e5e:	2b21      	cmp	r3, #33	@ 0x21
 8005e60:	d14c      	bne.n	8005efc <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d132      	bne.n	8005ed4 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e74:	6a3b      	ldr	r3, [r7, #32]
 8005e76:	e853 3f00 	ldrex	r3, [r3]
 8005e7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e82:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	461a      	mov	r2, r3
 8005e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e8e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e94:	e841 2300 	strex	r3, r2, [r1]
 8005e98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1e6      	bne.n	8005e6e <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	e853 3f00 	ldrex	r3, [r3]
 8005eac:	60bb      	str	r3, [r7, #8]
   return(result);
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005eb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	461a      	mov	r2, r3
 8005ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ebe:	61bb      	str	r3, [r7, #24]
 8005ec0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec2:	6979      	ldr	r1, [r7, #20]
 8005ec4:	69ba      	ldr	r2, [r7, #24]
 8005ec6:	e841 2300 	strex	r3, r2, [r1]
 8005eca:	613b      	str	r3, [r7, #16]
   return(result);
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1e6      	bne.n	8005ea0 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005ed2:	e013      	b.n	8005efc <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ed8:	781a      	ldrb	r2, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ee4:	1c5a      	adds	r2, r3, #1
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	b29a      	uxth	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005efc:	bf00      	nop
 8005efe:	373c      	adds	r7, #60	@ 0x3c
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b091      	sub	sp, #68	@ 0x44
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f14:	2b21      	cmp	r3, #33	@ 0x21
 8005f16:	d151      	bne.n	8005fbc <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d132      	bne.n	8005f8a <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2c:	e853 3f00 	ldrex	r3, [r3]
 8005f30:	623b      	str	r3, [r7, #32]
   return(result);
 8005f32:	6a3b      	ldr	r3, [r7, #32]
 8005f34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f38:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	461a      	mov	r2, r3
 8005f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f42:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f44:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f4a:	e841 2300 	strex	r3, r2, [r1]
 8005f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1e6      	bne.n	8005f24 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	e853 3f00 	ldrex	r3, [r3]
 8005f62:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	461a      	mov	r2, r3
 8005f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f74:	61fb      	str	r3, [r7, #28]
 8005f76:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f78:	69b9      	ldr	r1, [r7, #24]
 8005f7a:	69fa      	ldr	r2, [r7, #28]
 8005f7c:	e841 2300 	strex	r3, r2, [r1]
 8005f80:	617b      	str	r3, [r7, #20]
   return(result);
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1e6      	bne.n	8005f56 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005f88:	e018      	b.n	8005fbc <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005f90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f92:	881a      	ldrh	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f9c:	b292      	uxth	r2, r2
 8005f9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fa4:	1c9a      	adds	r2, r3, #2
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	b29a      	uxth	r2, r3
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005fbc:	bf00      	nop
 8005fbe:	3744      	adds	r7, #68	@ 0x44
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b088      	sub	sp, #32
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	e853 3f00 	ldrex	r3, [r3]
 8005fdc:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fe4:	61fb      	str	r3, [r7, #28]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	461a      	mov	r2, r3
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	61bb      	str	r3, [r7, #24]
 8005ff0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff2:	6979      	ldr	r1, [r7, #20]
 8005ff4:	69ba      	ldr	r2, [r7, #24]
 8005ff6:	e841 2300 	strex	r3, r2, [r1]
 8005ffa:	613b      	str	r3, [r7, #16]
   return(result);
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1e6      	bne.n	8005fd0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2220      	movs	r2, #32
 8006006:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f7ff fafa 	bl	8005608 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006014:	bf00      	nop
 8006016:	3720      	adds	r7, #32
 8006018:	46bd      	mov	sp, r7
 800601a:	bd80      	pop	{r7, pc}

0800601c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006024:	bf00      	nop
 8006026:	370c      	adds	r7, #12
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <memset>:
 8006030:	4402      	add	r2, r0
 8006032:	4603      	mov	r3, r0
 8006034:	4293      	cmp	r3, r2
 8006036:	d100      	bne.n	800603a <memset+0xa>
 8006038:	4770      	bx	lr
 800603a:	f803 1b01 	strb.w	r1, [r3], #1
 800603e:	e7f9      	b.n	8006034 <memset+0x4>

08006040 <__libc_init_array>:
 8006040:	b570      	push	{r4, r5, r6, lr}
 8006042:	4d0d      	ldr	r5, [pc, #52]	@ (8006078 <__libc_init_array+0x38>)
 8006044:	4c0d      	ldr	r4, [pc, #52]	@ (800607c <__libc_init_array+0x3c>)
 8006046:	1b64      	subs	r4, r4, r5
 8006048:	10a4      	asrs	r4, r4, #2
 800604a:	2600      	movs	r6, #0
 800604c:	42a6      	cmp	r6, r4
 800604e:	d109      	bne.n	8006064 <__libc_init_array+0x24>
 8006050:	4d0b      	ldr	r5, [pc, #44]	@ (8006080 <__libc_init_array+0x40>)
 8006052:	4c0c      	ldr	r4, [pc, #48]	@ (8006084 <__libc_init_array+0x44>)
 8006054:	f000 f818 	bl	8006088 <_init>
 8006058:	1b64      	subs	r4, r4, r5
 800605a:	10a4      	asrs	r4, r4, #2
 800605c:	2600      	movs	r6, #0
 800605e:	42a6      	cmp	r6, r4
 8006060:	d105      	bne.n	800606e <__libc_init_array+0x2e>
 8006062:	bd70      	pop	{r4, r5, r6, pc}
 8006064:	f855 3b04 	ldr.w	r3, [r5], #4
 8006068:	4798      	blx	r3
 800606a:	3601      	adds	r6, #1
 800606c:	e7ee      	b.n	800604c <__libc_init_array+0xc>
 800606e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006072:	4798      	blx	r3
 8006074:	3601      	adds	r6, #1
 8006076:	e7f2      	b.n	800605e <__libc_init_array+0x1e>
 8006078:	080060d8 	.word	0x080060d8
 800607c:	080060d8 	.word	0x080060d8
 8006080:	080060d8 	.word	0x080060d8
 8006084:	080060dc 	.word	0x080060dc

08006088 <_init>:
 8006088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800608a:	bf00      	nop
 800608c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800608e:	bc08      	pop	{r3}
 8006090:	469e      	mov	lr, r3
 8006092:	4770      	bx	lr

08006094 <_fini>:
 8006094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006096:	bf00      	nop
 8006098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800609a:	bc08      	pop	{r3}
 800609c:	469e      	mov	lr, r3
 800609e:	4770      	bx	lr
