VERILOG_SOURCES = /code/rtl/coffee_machine.sv
TOPLEVEL        = coffee_machine
MODULE          = test_coffee_machine
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 1-debug-and-fix-coffee_machine
WAVE            = true