
#Circuit Summary:
#---------------
#number of inputs = 50
#number of outputs = 22
#number of gates = 2082
#number of wires = 2132
#atpg: cputime for reading in circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c3540.ckt: 0.0s 0.0s
#number of equivalent faults = 4145
#atpg: cputime for generating fault list ../sample_circuits/c3540.ckt: 0.0s 0.0s
T'11011101001100101100000101100011110001110101110010'
T'01001001010010000111010101110101010010100000110001'
T'01111000000001000100001011000111010001000011101011'
T'01111111111001101011000010111100010101010111100101'
T'10011011000000010111110011011010111110011010011100'
T'10011100000001000011101001010101001100010001000111'
T'10100100110111000101110010000010000010000011001111'
T'00101000000000111101110000001000000000110101000110'
T'10110010000001011011110000101101101000000101000000'
T'11110111100110101000100000000111000100111001001011'
T'11011010100000100000100000100100000010111000100110'
T'01000100000001011111000000100101100010001000001111'
T'11011000000001010110111010100000000000000000001101'
T'11001100000001011111001011100000010000000000000011'
T'11101010010010001100100000011111010110000100100000'
T'11010000000001000010011001011000011000010000101101'
T'11111100110000000100110000111111101110111110101010'
T'11011000000001100100111011001111111110111001110000'
T'11111101111011111100001100011000001000111000111101'
T'11000001111111111011011101010100010100101100111010'
T'11111010110010111111010000110010110000111111011001'
T'10011110111111010110110010010001100010010001100101'
T'11101010111111010001000010011111111110100001111110'
T'11111011010111111001000000000100101110000110011100'
T'11110111011111111100110100011111111111011101011101'
T'11100011110111110010110110110011100101001101001000'
T'11100110111011000011001010110110010111011110010001'
T'11111010010000101111101001110001010000010110010111'
T'11111001011100101111010000100100000110110100110111'
T'11110111111110010010011111110000101000111001000001'
T'10010000000001011110110000011110101111011110001101'
T'11100010111011000100010011101010111100110110010101'
T'11100000000001100111010110111100110001101011000101'
T'01011000110010111001011001111011111110111000010101'
T'01111110111100001110110110111101111111000011101011'
T'01111011111101010101001111001110111110111100101011'
T'11011100000101010000011101011111011111100111011111'
T'11100100110111000000110100011011100000101101010101'
T'10100001001001111110010000101111110111100000101110'
T'11100001100100111010011110101111111010011111011111'
T'11111101011111011100001000100010101010010010010110'
T'11011100000001100001101011011110101100001110011110'
T'10110101111000111000001101011111111101001100001100'
T'11011100000001101000001001010001011001001010010100'
T'11111001101111110100101011100100000010001011000101'
T'11111011111111011000110111110111111001010101111011'
T'11111100011101100010110000101011010111001111000111'
T'11110110101101000101100000101110010100110101100111'
T'10001011111011000111101111100000111000110110110100'
T'11100000001001110000000000011010100000011101011000'
T'01001011101111011010001011110000110010011111100100'
T'11010011010011100110000011110001100000000010000001'
T'11101001010011110000000000101100100000100110101000'
T'11111001111111110110000000001111111111111000011011'
T'11111011011011011100111000110110110110001010001100'
T'11011110111111000011001000110011001111110010010010'
T'10110000101011101100111001101101010000010001100010'
T'10111101000000101001111100001101011100100100100100'
T'11111000010101111111001011011011110100100111110101'
T'11011100000001000001101010110000111000010110001011'
T'11111001000111010100111000100011111010100011011101'
T'11011100000001100110011001001011101100000010000011'
T'11111000001111111001011001101000010100010110011110'
T'11011000000001001101111001000000001001011011110001'
T'11111001001011000110111010110011110001110100000110'
T'11000100100001100011010000110001100001001010100001'
T'10000000010001100011010000011011110001111111111100'
T'11001000000010101000010000010111100001110011111000'
T'01101000000000101100110000100110001110000100101000'
T'11111000010010001011001000011100000101010110110100'
T'10001100000001100100011011111111111110101010000101'
T'11110000000001000000010000111111000001101100010100'
T'01001111111111011101010000001111111111001011011000'
T'11101111100000011000000000100110000110000100100100'
T'11100000010011101011001011111100100000001111111101'
T'10111100000001000011111000100101101111001010010010'
T'11101100101110100110001010110001010101010010111100'
T'11111111110000110100101110010001011011100000010001'
T'01101000001001000100000000010000110110010100110100'
T'01101100000100010011110000110010110001000101010110'
T'01100100000011100111110000110010001100110001101011'
T'01100100000001011100100000001110010111010110011001'
T'11111101001111000110101000111000000001111010010110'
T'11011100000001000001101001011011011110011010010111'
T'11111111101111010001101000100001011100010111111110'
T'11101000100000010100001000100111111110001110011100'
T'11101000001001001001101010110101001001101111111101'
T'11111010010001110100000100100110000111000111011101'
T'11111101001010100011001111111010110001101111111110'
T'11101000010101001011100110001001101000110010111011'
T'11100000101110110101110111100000101011101100110110'
T'10011100000000101110110111101110001001011011101110'
T'10000110000000010101010000111011011100010101100001'
T'10101100001000100001000000010101100111101001100100'
T'11111000000011001000000000010101000011010110011000'

#number of aborted faults = 485

#number of redundant faults = 2442

#number of calling podem1 = 3022

#total number of backtracks = 46106

#FAULT COVERAGE RESULTS :
#number of test vectors = 95
#total number of gate faults (uncollapsed) = 7910
#total number of detected faults = 2424
#total gate fault coverage = 30.64%
#number of equivalent gate faults (collapsed) = 4145
#number of equivalent detected faults = 1224
#equivalent gate fault coverage = 29.53%

#atpg: cputime for test pattern generation ../sample_circuits/c3540.ckt: 5.8s 5.8s
