<stg><name>load_linear_weights_Pipeline__ln46_for_each_src_block</name>


<trans_list>

<trans id="1649" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %src_col_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_col_block"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %src_row = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_row"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %next_dst_col_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="next_dst_col_block"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %next_dst_row_offset = alloca i32 1

]]></Node>
<StgValue><ssdm name="next_dst_row_offset"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %src_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_block"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %dst_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="dst_block"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %zext_ln46_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %zext_ln65_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_14

]]></Node>
<StgValue><ssdm name="zext_ln65_14_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %zext_ln65_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_13

]]></Node>
<StgValue><ssdm name="zext_ln65_13_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %zext_ln65_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_12

]]></Node>
<StgValue><ssdm name="zext_ln65_12_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %zext_ln65_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_11

]]></Node>
<StgValue><ssdm name="zext_ln65_11_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %zext_ln65_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_10

]]></Node>
<StgValue><ssdm name="zext_ln65_10_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %zext_ln65_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_9

]]></Node>
<StgValue><ssdm name="zext_ln65_9_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %zext_ln65_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_8

]]></Node>
<StgValue><ssdm name="zext_ln65_8_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %zext_ln65_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_7

]]></Node>
<StgValue><ssdm name="zext_ln65_7_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %zext_ln65_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_6

]]></Node>
<StgValue><ssdm name="zext_ln65_6_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %zext_ln65_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="zext_ln65_5_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %zext_ln65_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="zext_ln65_4_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %zext_ln65_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="zext_ln65_3_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %zext_ln65_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="zext_ln65_2_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %zext_ln65_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65

]]></Node>
<StgValue><ssdm name="zext_ln65_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %zext_ln65_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="zext_ln65_1_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:22 %zext_ln28_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %weights_src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights_src

]]></Node>
<StgValue><ssdm name="weights_src_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:24 %zext_ln30_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %num_src_blocks_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %num_src_blocks

]]></Node>
<StgValue><ssdm name="num_src_blocks_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:26 %zext_ln46_cast = zext i8 %zext_ln46_read

]]></Node>
<StgValue><ssdm name="zext_ln46_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:27 %zext_ln65_14_cast = zext i8 %zext_ln65_14_read

]]></Node>
<StgValue><ssdm name="zext_ln65_14_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:28 %zext_ln65_13_cast = zext i8 %zext_ln65_13_read

]]></Node>
<StgValue><ssdm name="zext_ln65_13_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:29 %zext_ln65_12_cast = zext i8 %zext_ln65_12_read

]]></Node>
<StgValue><ssdm name="zext_ln65_12_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:30 %zext_ln65_11_cast = zext i8 %zext_ln65_11_read

]]></Node>
<StgValue><ssdm name="zext_ln65_11_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:31 %zext_ln65_10_cast = zext i8 %zext_ln65_10_read

]]></Node>
<StgValue><ssdm name="zext_ln65_10_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:32 %zext_ln65_9_cast = zext i8 %zext_ln65_9_read

]]></Node>
<StgValue><ssdm name="zext_ln65_9_cast"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:33 %zext_ln65_8_cast = zext i8 %zext_ln65_8_read

]]></Node>
<StgValue><ssdm name="zext_ln65_8_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:34 %zext_ln65_7_cast = zext i8 %zext_ln65_7_read

]]></Node>
<StgValue><ssdm name="zext_ln65_7_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:35 %zext_ln65_6_cast = zext i8 %zext_ln65_6_read

]]></Node>
<StgValue><ssdm name="zext_ln65_6_cast"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:36 %zext_ln65_5_cast = zext i8 %zext_ln65_5_read

]]></Node>
<StgValue><ssdm name="zext_ln65_5_cast"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:37 %zext_ln65_4_cast = zext i8 %zext_ln65_4_read

]]></Node>
<StgValue><ssdm name="zext_ln65_4_cast"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:38 %zext_ln65_3_cast = zext i8 %zext_ln65_3_read

]]></Node>
<StgValue><ssdm name="zext_ln65_3_cast"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:39 %zext_ln65_2_cast = zext i8 %zext_ln65_2_read

]]></Node>
<StgValue><ssdm name="zext_ln65_2_cast"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:40 %zext_ln65_cast = zext i8 %zext_ln65_read

]]></Node>
<StgValue><ssdm name="zext_ln65_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:41 %zext_ln65_1_cast = zext i8 %zext_ln65_1_read

]]></Node>
<StgValue><ssdm name="zext_ln65_1_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="6">
<![CDATA[
newFuncRoot:42 %zext_ln28_cast = zext i6 %zext_ln28_read

]]></Node>
<StgValue><ssdm name="zext_ln28_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="10">
<![CDATA[
newFuncRoot:43 %zext_ln30_cast = zext i10 %zext_ln30_read

]]></Node>
<StgValue><ssdm name="zext_ln30_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:45 %weights_cache_data_M_elems_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:46 %weights_cache_data_M_elems_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:47 %weights_cache_data_M_elems_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:48 %weights_cache_data_M_elems_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:49 %weights_cache_data_M_elems_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:50 %weights_cache_data_M_elems_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:51 %weights_cache_data_M_elems_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:52 %weights_cache_data_M_elems_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:53 %weights_cache_data_M_elems_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:54 %weights_cache_data_M_elems_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:55 %weights_cache_data_M_elems_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:56 %weights_cache_data_M_elems_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:57 %weights_cache_data_M_elems_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:58 %weights_cache_data_M_elems_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:59 %weights_cache_data_M_elems_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:60 %weights_cache_data_M_elems_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:61 %weights_cache_data_M_elems_V_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:62 %weights_cache_data_M_elems_V_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:63 %weights_cache_data_M_elems_V_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:64 %weights_cache_data_M_elems_V_3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:65 %weights_cache_data_M_elems_V_4_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:66 %weights_cache_data_M_elems_V_5_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:67 %weights_cache_data_M_elems_V_6_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:68 %weights_cache_data_M_elems_V_7_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:69 %weights_cache_data_M_elems_V_8_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:70 %weights_cache_data_M_elems_V_9_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:71 %weights_cache_data_M_elems_V_10_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:72 %weights_cache_data_M_elems_V_11_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:73 %weights_cache_data_M_elems_V_12_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:74 %weights_cache_data_M_elems_V_13_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:75 %weights_cache_data_M_elems_V_14_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:76 %weights_cache_data_M_elems_V_15_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:77 %weights_cache_data_M_elems_V_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:78 %weights_cache_data_M_elems_V_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:79 %weights_cache_data_M_elems_V_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:80 %weights_cache_data_M_elems_V_3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:81 %weights_cache_data_M_elems_V_4_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:82 %weights_cache_data_M_elems_V_5_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:83 %weights_cache_data_M_elems_V_6_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_2"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:84 %weights_cache_data_M_elems_V_7_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:85 %weights_cache_data_M_elems_V_8_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_2"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:86 %weights_cache_data_M_elems_V_9_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:87 %weights_cache_data_M_elems_V_10_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:88 %weights_cache_data_M_elems_V_11_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:89 %weights_cache_data_M_elems_V_12_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_2"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:90 %weights_cache_data_M_elems_V_13_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_2"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:91 %weights_cache_data_M_elems_V_14_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:92 %weights_cache_data_M_elems_V_15_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:93 %weights_cache_data_M_elems_V_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:94 %weights_cache_data_M_elems_V_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_3"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:95 %weights_cache_data_M_elems_V_2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_3"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:96 %weights_cache_data_M_elems_V_3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:97 %weights_cache_data_M_elems_V_4_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_3"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:98 %weights_cache_data_M_elems_V_5_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_3"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:99 %weights_cache_data_M_elems_V_6_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_3"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:100 %weights_cache_data_M_elems_V_7_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_3"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:101 %weights_cache_data_M_elems_V_8_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:102 %weights_cache_data_M_elems_V_9_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:103 %weights_cache_data_M_elems_V_10_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:104 %weights_cache_data_M_elems_V_11_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:105 %weights_cache_data_M_elems_V_12_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_3"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:106 %weights_cache_data_M_elems_V_13_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:107 %weights_cache_data_M_elems_V_14_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:108 %weights_cache_data_M_elems_V_15_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_3"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:109 %weights_cache_data_M_elems_V_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:110 %weights_cache_data_M_elems_V_1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_4"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:111 %weights_cache_data_M_elems_V_2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:112 %weights_cache_data_M_elems_V_3_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_4"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:113 %weights_cache_data_M_elems_V_4_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_4"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:114 %weights_cache_data_M_elems_V_5_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_4"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:115 %weights_cache_data_M_elems_V_6_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_4"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:116 %weights_cache_data_M_elems_V_7_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_4"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:117 %weights_cache_data_M_elems_V_8_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_4"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:118 %weights_cache_data_M_elems_V_9_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_4"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:119 %weights_cache_data_M_elems_V_10_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_4"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:120 %weights_cache_data_M_elems_V_11_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_4"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:121 %weights_cache_data_M_elems_V_12_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_4"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:122 %weights_cache_data_M_elems_V_13_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_4"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:123 %weights_cache_data_M_elems_V_14_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_4"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:124 %weights_cache_data_M_elems_V_15_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_4"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:125 %weights_cache_data_M_elems_V_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_5"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:126 %weights_cache_data_M_elems_V_1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_5"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:127 %weights_cache_data_M_elems_V_2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_5"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:128 %weights_cache_data_M_elems_V_3_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_5"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:129 %weights_cache_data_M_elems_V_4_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_5"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:130 %weights_cache_data_M_elems_V_5_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:131 %weights_cache_data_M_elems_V_6_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_5"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:132 %weights_cache_data_M_elems_V_7_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_5"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:133 %weights_cache_data_M_elems_V_8_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_5"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:134 %weights_cache_data_M_elems_V_9_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_5"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:135 %weights_cache_data_M_elems_V_10_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_5"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:136 %weights_cache_data_M_elems_V_11_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_5"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:137 %weights_cache_data_M_elems_V_12_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_5"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:138 %weights_cache_data_M_elems_V_13_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_5"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:139 %weights_cache_data_M_elems_V_14_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_5"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:140 %weights_cache_data_M_elems_V_15_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_5"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:141 %weights_cache_data_M_elems_V_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_6"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:142 %weights_cache_data_M_elems_V_1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:143 %weights_cache_data_M_elems_V_2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_6"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:144 %weights_cache_data_M_elems_V_3_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_6"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:145 %weights_cache_data_M_elems_V_4_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_6"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:146 %weights_cache_data_M_elems_V_5_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_6"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:147 %weights_cache_data_M_elems_V_6_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_6"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:148 %weights_cache_data_M_elems_V_7_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_6"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:149 %weights_cache_data_M_elems_V_8_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_6"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:150 %weights_cache_data_M_elems_V_9_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_6"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:151 %weights_cache_data_M_elems_V_10_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_6"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:152 %weights_cache_data_M_elems_V_11_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_6"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:153 %weights_cache_data_M_elems_V_12_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_6"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:154 %weights_cache_data_M_elems_V_13_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_6"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:155 %weights_cache_data_M_elems_V_14_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_6"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:156 %weights_cache_data_M_elems_V_15_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_6"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:157 %weights_cache_data_M_elems_V_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_7"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:158 %weights_cache_data_M_elems_V_1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_7"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:159 %weights_cache_data_M_elems_V_2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_7"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:160 %weights_cache_data_M_elems_V_3_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_7"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:161 %weights_cache_data_M_elems_V_4_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_7"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:162 %weights_cache_data_M_elems_V_5_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_7"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:163 %weights_cache_data_M_elems_V_6_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_7"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:164 %weights_cache_data_M_elems_V_7_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_7"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:165 %weights_cache_data_M_elems_V_8_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_7"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:166 %weights_cache_data_M_elems_V_9_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_7"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:167 %weights_cache_data_M_elems_V_10_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_7"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:168 %weights_cache_data_M_elems_V_11_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_7"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:169 %weights_cache_data_M_elems_V_12_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_7"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:170 %weights_cache_data_M_elems_V_13_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_7"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:171 %weights_cache_data_M_elems_V_14_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_7"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:172 %weights_cache_data_M_elems_V_15_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_7"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:173 %weights_cache_data_M_elems_V_0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_8"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:174 %weights_cache_data_M_elems_V_1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_8"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:175 %weights_cache_data_M_elems_V_2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_8"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:176 %weights_cache_data_M_elems_V_3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_8"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:177 %weights_cache_data_M_elems_V_4_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_8"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:178 %weights_cache_data_M_elems_V_5_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_8"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:179 %weights_cache_data_M_elems_V_6_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_8"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:180 %weights_cache_data_M_elems_V_7_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_8"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:181 %weights_cache_data_M_elems_V_8_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_8"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:182 %weights_cache_data_M_elems_V_9_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_8"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:183 %weights_cache_data_M_elems_V_10_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_8"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:184 %weights_cache_data_M_elems_V_11_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_8"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:185 %weights_cache_data_M_elems_V_12_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_8"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:186 %weights_cache_data_M_elems_V_13_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_8"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:187 %weights_cache_data_M_elems_V_14_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_8"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:188 %weights_cache_data_M_elems_V_15_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_8"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:189 %weights_cache_data_M_elems_V_0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_9"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:190 %weights_cache_data_M_elems_V_1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_9"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:191 %weights_cache_data_M_elems_V_2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_9"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:192 %weights_cache_data_M_elems_V_3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_9"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:193 %weights_cache_data_M_elems_V_4_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_9"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:194 %weights_cache_data_M_elems_V_5_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_9"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:195 %weights_cache_data_M_elems_V_6_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_9"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:196 %weights_cache_data_M_elems_V_7_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_9"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:197 %weights_cache_data_M_elems_V_8_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_9"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:198 %weights_cache_data_M_elems_V_9_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_9"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:199 %weights_cache_data_M_elems_V_10_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_9"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:200 %weights_cache_data_M_elems_V_11_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_9"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:201 %weights_cache_data_M_elems_V_12_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_9"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:202 %weights_cache_data_M_elems_V_13_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_9"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:203 %weights_cache_data_M_elems_V_14_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_9"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:204 %weights_cache_data_M_elems_V_15_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_9"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:205 %weights_cache_data_M_elems_V_0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_10"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:206 %weights_cache_data_M_elems_V_1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_10"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:207 %weights_cache_data_M_elems_V_2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_10"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:208 %weights_cache_data_M_elems_V_3_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_10"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:209 %weights_cache_data_M_elems_V_4_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_10"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:210 %weights_cache_data_M_elems_V_5_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_10"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:211 %weights_cache_data_M_elems_V_6_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_10"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:212 %weights_cache_data_M_elems_V_7_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_10"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:213 %weights_cache_data_M_elems_V_8_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_10"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:214 %weights_cache_data_M_elems_V_9_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_10"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:215 %weights_cache_data_M_elems_V_10_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_10"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:216 %weights_cache_data_M_elems_V_11_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_10"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:217 %weights_cache_data_M_elems_V_12_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_10"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:218 %weights_cache_data_M_elems_V_13_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_10"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:219 %weights_cache_data_M_elems_V_14_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_10"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:220 %weights_cache_data_M_elems_V_15_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_10"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:221 %weights_cache_data_M_elems_V_0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_11"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:222 %weights_cache_data_M_elems_V_1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_11"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:223 %weights_cache_data_M_elems_V_2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_11"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:224 %weights_cache_data_M_elems_V_3_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_11"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:225 %weights_cache_data_M_elems_V_4_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_11"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:226 %weights_cache_data_M_elems_V_5_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_11"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:227 %weights_cache_data_M_elems_V_6_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_11"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:228 %weights_cache_data_M_elems_V_7_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_11"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:229 %weights_cache_data_M_elems_V_8_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_11"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:230 %weights_cache_data_M_elems_V_9_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_11"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:231 %weights_cache_data_M_elems_V_10_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_11"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:232 %weights_cache_data_M_elems_V_11_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_11"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:233 %weights_cache_data_M_elems_V_12_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_11"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:234 %weights_cache_data_M_elems_V_13_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_11"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:235 %weights_cache_data_M_elems_V_14_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_11"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:236 %weights_cache_data_M_elems_V_15_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_11"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:237 %weights_cache_data_M_elems_V_0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_12"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:238 %weights_cache_data_M_elems_V_1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_12"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:239 %weights_cache_data_M_elems_V_2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_12"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:240 %weights_cache_data_M_elems_V_3_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_12"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:241 %weights_cache_data_M_elems_V_4_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_12"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:242 %weights_cache_data_M_elems_V_5_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_12"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:243 %weights_cache_data_M_elems_V_6_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_12"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:244 %weights_cache_data_M_elems_V_7_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_12"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:245 %weights_cache_data_M_elems_V_8_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_12"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:246 %weights_cache_data_M_elems_V_9_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_12"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:247 %weights_cache_data_M_elems_V_10_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_12"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:248 %weights_cache_data_M_elems_V_11_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_12"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:249 %weights_cache_data_M_elems_V_12_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_12"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:250 %weights_cache_data_M_elems_V_13_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_12"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:251 %weights_cache_data_M_elems_V_14_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_12"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:252 %weights_cache_data_M_elems_V_15_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_12"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:253 %weights_cache_data_M_elems_V_0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_13"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:254 %weights_cache_data_M_elems_V_1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_13"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:255 %weights_cache_data_M_elems_V_2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_13"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:256 %weights_cache_data_M_elems_V_3_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_13"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:257 %weights_cache_data_M_elems_V_4_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_13"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:258 %weights_cache_data_M_elems_V_5_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_13"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:259 %weights_cache_data_M_elems_V_6_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_13"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:260 %weights_cache_data_M_elems_V_7_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_13"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:261 %weights_cache_data_M_elems_V_8_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_13"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:262 %weights_cache_data_M_elems_V_9_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_13"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:263 %weights_cache_data_M_elems_V_10_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_13"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:264 %weights_cache_data_M_elems_V_11_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_13"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:265 %weights_cache_data_M_elems_V_12_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_13"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:266 %weights_cache_data_M_elems_V_13_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_13"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:267 %weights_cache_data_M_elems_V_14_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_13"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:268 %weights_cache_data_M_elems_V_15_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_13"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:269 %weights_cache_data_M_elems_V_0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_14"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:270 %weights_cache_data_M_elems_V_1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_14"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:271 %weights_cache_data_M_elems_V_2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_14"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:272 %weights_cache_data_M_elems_V_3_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_14"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:273 %weights_cache_data_M_elems_V_4_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_14"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:274 %weights_cache_data_M_elems_V_5_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_14"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:275 %weights_cache_data_M_elems_V_6_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_14"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:276 %weights_cache_data_M_elems_V_7_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_14"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:277 %weights_cache_data_M_elems_V_8_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_14"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:278 %weights_cache_data_M_elems_V_9_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_14"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:279 %weights_cache_data_M_elems_V_10_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_14"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:280 %weights_cache_data_M_elems_V_11_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_14"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:281 %weights_cache_data_M_elems_V_12_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_14"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:282 %weights_cache_data_M_elems_V_13_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_14"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:283 %weights_cache_data_M_elems_V_14_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_14"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:284 %weights_cache_data_M_elems_V_15_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_14"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:285 %weights_cache_data_M_elems_V_0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_15"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:286 %weights_cache_data_M_elems_V_1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_15"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:287 %weights_cache_data_M_elems_V_2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_15"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:288 %weights_cache_data_M_elems_V_3_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_15"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:289 %weights_cache_data_M_elems_V_4_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_15"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:290 %weights_cache_data_M_elems_V_5_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_15"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:291 %weights_cache_data_M_elems_V_6_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_15"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:292 %weights_cache_data_M_elems_V_7_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_15"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:293 %weights_cache_data_M_elems_V_8_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_15"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:294 %weights_cache_data_M_elems_V_9_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_15"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:295 %weights_cache_data_M_elems_V_10_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_15"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:296 %weights_cache_data_M_elems_V_11_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_15"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:297 %weights_cache_data_M_elems_V_12_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_15"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:298 %weights_cache_data_M_elems_V_13_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_15"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:299 %weights_cache_data_M_elems_V_14_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_15"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:300 %weights_cache_data_M_elems_V_15_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_15"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:301 %store_ln0 = store i32 0, i32 %dst_block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:302 %store_ln0 = store i16 0, i16 %src_block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:303 %store_ln0 = store i32 0, i32 %next_dst_row_offset

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:304 %store_ln0 = store i32 0, i32 %next_dst_col_block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:305 %store_ln0 = store i32 0, i32 %src_row

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:306 %store_ln0 = store i32 0, i32 %src_col_block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:307 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body:0 %src_block_1 = load i16 %src_block

]]></Node>
<StgValue><ssdm name="src_block_1"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body:1 %icmp_ln46 = icmp_eq  i16 %src_block_1, i16 %num_src_blocks_read

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65472, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body:3 %add_ln46 = add i16 %src_block_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln46 = br i1 %icmp_ln46, void %for.body.split, void %for.end100.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:0 %src_col_block_load = load i32 %src_col_block

]]></Node>
<StgValue><ssdm name="src_col_block_load"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:3 %next_dst_row_offset_load = load i32 %next_dst_row_offset

]]></Node>
<StgValue><ssdm name="next_dst_row_offset_load"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
for.body.split:6 %tmp_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %src_block_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="21">
<![CDATA[
for.body.split:7 %p_cast = zext i21 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:8 %empty = add i64 %p_cast, i64 %weights_src_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:9 %icmp_ln51 = icmp_eq  i32 %src_col_block_load, i32 %zext_ln28_cast

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:10 %add_ln51 = add i32 %src_col_block_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:11 %next_src_col_block = select i1 %icmp_ln51, i32 0, i32 %add_ln51

]]></Node>
<StgValue><ssdm name="next_src_col_block"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:17 %icmp_ln69 = icmp_eq  i32 %next_dst_row_offset_load, i32 15

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:18 %add_ln62 = add i32 %next_dst_row_offset_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:19 %select_ln62 = select i1 %icmp_ln69, i32 0, i32 %add_ln62

]]></Node>
<StgValue><ssdm name="select_ln62"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:20 %next_dst_row_offset_1 = select i1 %icmp_ln51, i32 %select_ln62, i32 %next_dst_row_offset_load

]]></Node>
<StgValue><ssdm name="next_dst_row_offset_1"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:22 %trunc_ln65_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_s"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="32">
<![CDATA[
for.body.split:165 %trunc_ln65_31 = trunc i32 %next_dst_row_offset_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_31"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.body.split:406 %switch_ln65 = switch i4 %trunc_ln65_31, void %arrayidx583.0.0.15.0.0.033.case.15, i4 0, void %arrayidx583.0.0.15.0.0.033.case.0, i4 1, void %arrayidx583.0.0.15.0.0.033.case.1, i4 2, void %arrayidx583.0.0.15.0.0.033.case.2, i4 3, void %arrayidx583.0.0.15.0.0.033.case.3, i4 4, void %arrayidx583.0.0.15.0.0.033.case.4, i4 5, void %arrayidx583.0.0.15.0.0.033.case.5, i4 6, void %arrayidx583.0.0.15.0.0.033.case.6, i4 7, void %arrayidx583.0.0.15.0.0.033.case.7, i4 8, void %arrayidx583.0.0.15.0.0.033.case.8, i4 9, void %arrayidx583.0.0.15.0.0.033.case.9, i4 10, void %arrayidx583.0.0.15.0.0.033.case.10, i4 11, void %arrayidx583.0.0.15.0.0.033.case.11, i4 12, void %arrayidx583.0.0.15.0.0.033.case.12, i4 13, void %arrayidx583.0.0.15.0.0.033.case.13, i4 14, void %arrayidx583.0.0.15.0.0.033.case.14

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:16 %br_ln65 = br void %arrayidx583.0.0.15.0.0.033.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc98:0 %store_ln46 = store i16 %add_ln46, i16 %src_block

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc98:1 %store_ln46 = store i32 %next_dst_row_offset_1, i32 %next_dst_row_offset

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc98:4 %store_ln46 = store i32 %next_src_col_block, i32 %src_col_block

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:1 %src_row_load = load i32 %src_row

]]></Node>
<StgValue><ssdm name="src_row_load"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:12 %add_ln53 = add i32 %src_row_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:13 %next_src_row = select i1 %icmp_ln51, i32 %add_ln53, i32 %src_row_load

]]></Node>
<StgValue><ssdm name="next_src_row"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:23 %sext_ln65 = sext i59 %trunc_ln65_s

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:24 %weights_addr = getelementptr i256 %weights, i64 %sext_ln65

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.split:25 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:29 %add_ln65 = add i64 %empty, i64 2

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:30 %trunc_ln65_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_1"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.exit:0 %src_row_load_1 = load i32 %src_row

]]></Node>
<StgValue><ssdm name="src_row_load_1"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx583.0.0.15.0.0.033.exit:1 %icmp_ln69_1 = icmp_eq  i32 %src_row_load_1, i32 %zext_ln30_cast

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx583.0.0.15.0.0.033.exit:2 %or_ln69 = or i1 %icmp_ln69, i1 %icmp_ln69_1

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx583.0.0.15.0.0.033.exit:3 %br_ln69 = br i1 %or_ln69, void %for.inc98, void %for.inc.15

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc98:3 %store_ln46 = store i32 %next_src_row, i32 %src_row

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="390" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.split:25 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:31 %sext_ln65_1 = sext i59 %trunc_ln65_1

]]></Node>
<StgValue><ssdm name="sext_ln65_1"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:32 %weights_addr_37 = getelementptr i256 %weights, i64 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="weights_addr_37"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:33 %weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_55_req"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:37 %add_ln65_1 = add i64 %empty, i64 4

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:38 %trunc_ln65_3 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_1, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="396" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.split:25 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:33 %weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_55_req"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:39 %sext_ln65_2 = sext i59 %trunc_ln65_3

]]></Node>
<StgValue><ssdm name="sext_ln65_2"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:40 %weights_addr_38 = getelementptr i256 %weights, i64 %sext_ln65_2

]]></Node>
<StgValue><ssdm name="weights_addr_38"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:41 %weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_56_req"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:45 %add_ln65_2 = add i64 %empty, i64 6

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:46 %trunc_ln65_5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_2, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="403" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.split:25 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:33 %weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_55_req"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:41 %weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_56_req"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:47 %sext_ln65_3 = sext i59 %trunc_ln65_5

]]></Node>
<StgValue><ssdm name="sext_ln65_3"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:48 %weights_addr_39 = getelementptr i256 %weights, i64 %sext_ln65_3

]]></Node>
<StgValue><ssdm name="weights_addr_39"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:49 %weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_57_req"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:53 %add_ln65_3 = add i64 %empty, i64 8

]]></Node>
<StgValue><ssdm name="add_ln65_3"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:54 %trunc_ln65_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_3, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="411" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.split:25 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:33 %weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_55_req"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:41 %weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_56_req"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:49 %weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_57_req"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:55 %sext_ln65_4 = sext i59 %trunc_ln65_7

]]></Node>
<StgValue><ssdm name="sext_ln65_4"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:56 %weights_addr_40 = getelementptr i256 %weights, i64 %sext_ln65_4

]]></Node>
<StgValue><ssdm name="weights_addr_40"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:57 %weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_58_req"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:61 %add_ln65_4 = add i64 %empty, i64 10

]]></Node>
<StgValue><ssdm name="add_ln65_4"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:62 %trunc_ln65_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_4, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="420" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.split:25 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:33 %weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_55_req"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:41 %weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_56_req"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:49 %weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_57_req"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:57 %weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_58_req"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:63 %sext_ln65_5 = sext i59 %trunc_ln65_9

]]></Node>
<StgValue><ssdm name="sext_ln65_5"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:64 %weights_addr_41 = getelementptr i256 %weights, i64 %sext_ln65_5

]]></Node>
<StgValue><ssdm name="weights_addr_41"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:65 %weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_59_req"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:69 %add_ln65_5 = add i64 %empty, i64 12

]]></Node>
<StgValue><ssdm name="add_ln65_5"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:70 %trunc_ln65_11 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_5, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="430" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.split:25 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:33 %weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_55_req"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:41 %weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_56_req"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:49 %weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_57_req"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:57 %weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_58_req"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:65 %weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_59_req"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:71 %sext_ln65_6 = sext i59 %trunc_ln65_11

]]></Node>
<StgValue><ssdm name="sext_ln65_6"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:72 %weights_addr_42 = getelementptr i256 %weights, i64 %sext_ln65_6

]]></Node>
<StgValue><ssdm name="weights_addr_42"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:73 %weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_60_req"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:77 %add_ln65_6 = add i64 %empty, i64 14

]]></Node>
<StgValue><ssdm name="add_ln65_6"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:78 %trunc_ln65_13 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_6, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="441" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.body.split:26 %weights_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_addr_read"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:33 %weights_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_55_req"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:41 %weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_56_req"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:49 %weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_57_req"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:57 %weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_58_req"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:65 %weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_59_req"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:73 %weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_60_req"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:79 %sext_ln65_7 = sext i59 %trunc_ln65_13

]]></Node>
<StgValue><ssdm name="sext_ln65_7"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:80 %weights_addr_43 = getelementptr i256 %weights, i64 %sext_ln65_7

]]></Node>
<StgValue><ssdm name="weights_addr_43"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:81 %weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_61_req"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:85 %add_ln65_7 = add i64 %empty, i64 16

]]></Node>
<StgValue><ssdm name="add_ln65_7"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:86 %trunc_ln65_15 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_7, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:2 %next_dst_col_block_load = load i32 %next_dst_col_block

]]></Node>
<StgValue><ssdm name="next_dst_col_block_load"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:14 %icmp_ln58 = icmp_eq  i32 %next_dst_col_block_load, i32 %zext_ln28_cast

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:15 %add_ln58 = add i32 %next_dst_col_block_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:16 %next_dst_col_block_1 = select i1 %icmp_ln58, i32 0, i32 %add_ln58

]]></Node>
<StgValue><ssdm name="next_dst_col_block_1"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:21 %zext_ln65_15 = zext i32 %next_dst_col_block_load

]]></Node>
<StgValue><ssdm name="zext_ln65_15"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:27 %lshr_ln65 = lshr i256 %weights_addr_read, i256 %zext_ln65_1_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:28 %trunc_ln65 = trunc i256 %lshr_ln65

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:34 %weights_addr_37_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_37

]]></Node>
<StgValue><ssdm name="weights_addr_37_read"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:41 %weights_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_56_req"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:49 %weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_57_req"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:57 %weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_58_req"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:65 %weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_59_req"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:73 %weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_60_req"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:81 %weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_61_req"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:87 %sext_ln65_8 = sext i59 %trunc_ln65_15

]]></Node>
<StgValue><ssdm name="sext_ln65_8"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:88 %weights_addr_44 = getelementptr i256 %weights, i64 %sext_ln65_8

]]></Node>
<StgValue><ssdm name="weights_addr_44"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:89 %weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_62_req"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:93 %add_ln65_8 = add i64 %empty, i64 18

]]></Node>
<StgValue><ssdm name="add_ln65_8"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:94 %trunc_ln65_17 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_8, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_17"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:149 %weights_cache_data_M_elems_V_0_addr = getelementptr i16 %weights_cache_data_M_elems_V_0, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_addr"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:150 %weights_cache_data_M_elems_V_0_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_1_addr"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:151 %weights_cache_data_M_elems_V_0_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_2_addr"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:152 %weights_cache_data_M_elems_V_0_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_3_addr"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:153 %weights_cache_data_M_elems_V_0_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_4_addr"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:154 %weights_cache_data_M_elems_V_0_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_5_addr"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:155 %weights_cache_data_M_elems_V_0_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_6_addr"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:156 %weights_cache_data_M_elems_V_0_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_7_addr"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:157 %weights_cache_data_M_elems_V_0_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_8_addr"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:158 %weights_cache_data_M_elems_V_0_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_9_addr"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:159 %weights_cache_data_M_elems_V_0_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_10_addr"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:160 %weights_cache_data_M_elems_V_0_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_11_addr"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:161 %weights_cache_data_M_elems_V_0_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_12_addr"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:162 %weights_cache_data_M_elems_V_0_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_13_addr"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:163 %weights_cache_data_M_elems_V_0_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_14_addr"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:164 %weights_cache_data_M_elems_V_0_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_0_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_15_addr"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:0 %store_ln65 = store i16 %trunc_ln65, i6 %weights_cache_data_M_elems_V_0_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc98:2 %store_ln46 = store i32 %next_dst_col_block_1, i32 %next_dst_col_block

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0">
<![CDATA[
for.inc98:5 %br_ln46 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="506" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:35 %lshr_ln65_1 = lshr i256 %weights_addr_37_read, i256 %zext_ln65_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_1"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:36 %trunc_ln65_2 = trunc i256 %lshr_ln65_1

]]></Node>
<StgValue><ssdm name="trunc_ln65_2"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:42 %weights_addr_38_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_38

]]></Node>
<StgValue><ssdm name="weights_addr_38_read"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:49 %weights_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_57_req"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:57 %weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_58_req"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:65 %weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_59_req"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:73 %weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_60_req"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:81 %weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_61_req"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:89 %weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_62_req"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:95 %sext_ln65_9 = sext i59 %trunc_ln65_17

]]></Node>
<StgValue><ssdm name="sext_ln65_9"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:96 %weights_addr_45 = getelementptr i256 %weights, i64 %sext_ln65_9

]]></Node>
<StgValue><ssdm name="weights_addr_45"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:97 %weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_63_req"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:101 %add_ln65_9 = add i64 %empty, i64 20

]]></Node>
<StgValue><ssdm name="add_ln65_9"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:102 %trunc_ln65_19 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_9, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_19"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:166 %weights_cache_data_M_elems_V_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_addr"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:167 %weights_cache_data_M_elems_V_1_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_1_addr"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:168 %weights_cache_data_M_elems_V_1_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_2_addr"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:169 %weights_cache_data_M_elems_V_1_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_3_addr"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:170 %weights_cache_data_M_elems_V_1_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_4_addr"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:171 %weights_cache_data_M_elems_V_1_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_5_addr"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:172 %weights_cache_data_M_elems_V_1_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_6_addr"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:173 %weights_cache_data_M_elems_V_1_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_7_addr"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:174 %weights_cache_data_M_elems_V_1_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_8_addr"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:175 %weights_cache_data_M_elems_V_1_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_9_addr"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:176 %weights_cache_data_M_elems_V_1_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_10_addr"/></StgValue>
</operation>

<operation id="531" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:177 %weights_cache_data_M_elems_V_1_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_11_addr"/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:178 %weights_cache_data_M_elems_V_1_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_12_addr"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:179 %weights_cache_data_M_elems_V_1_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_13_addr"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:180 %weights_cache_data_M_elems_V_1_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_14_addr"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:181 %weights_cache_data_M_elems_V_1_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_1_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_15_addr"/></StgValue>
</operation>

<operation id="536" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="544" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="546" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:1 %store_ln65 = store i16 %trunc_ln65_2, i6 %weights_cache_data_M_elems_V_1_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:2 %weights_cache_data_M_elems_V_0_load = load i6 %weights_cache_data_M_elems_V_0_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_load"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:18 %weights_cache_data_M_elems_V_0_1_load = load i6 %weights_cache_data_M_elems_V_0_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_1_load"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:34 %weights_cache_data_M_elems_V_0_2_load = load i6 %weights_cache_data_M_elems_V_0_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_2_load"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:50 %weights_cache_data_M_elems_V_0_3_load = load i6 %weights_cache_data_M_elems_V_0_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_3_load"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:66 %weights_cache_data_M_elems_V_0_4_load = load i6 %weights_cache_data_M_elems_V_0_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_4_load"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:82 %weights_cache_data_M_elems_V_0_5_load = load i6 %weights_cache_data_M_elems_V_0_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_5_load"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:98 %weights_cache_data_M_elems_V_0_6_load = load i6 %weights_cache_data_M_elems_V_0_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_6_load"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:114 %weights_cache_data_M_elems_V_0_7_load = load i6 %weights_cache_data_M_elems_V_0_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_7_load"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:130 %weights_cache_data_M_elems_V_0_8_load = load i6 %weights_cache_data_M_elems_V_0_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_8_load"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:146 %weights_cache_data_M_elems_V_0_9_load = load i6 %weights_cache_data_M_elems_V_0_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_9_load"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:162 %weights_cache_data_M_elems_V_0_10_load = load i6 %weights_cache_data_M_elems_V_0_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_10_load"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:178 %weights_cache_data_M_elems_V_0_11_load = load i6 %weights_cache_data_M_elems_V_0_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_11_load"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:194 %weights_cache_data_M_elems_V_0_12_load = load i6 %weights_cache_data_M_elems_V_0_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_12_load"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:210 %weights_cache_data_M_elems_V_0_13_load = load i6 %weights_cache_data_M_elems_V_0_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_13_load"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:226 %weights_cache_data_M_elems_V_0_14_load = load i6 %weights_cache_data_M_elems_V_0_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_14_load"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:242 %weights_cache_data_M_elems_V_0_15_load = load i6 %weights_cache_data_M_elems_V_0_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_15_load"/></StgValue>
</operation>

<operation id="1648" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0">
<![CDATA[
for.end100.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="568" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:43 %lshr_ln65_2 = lshr i256 %weights_addr_38_read, i256 %zext_ln65_2_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_2"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:44 %trunc_ln65_4 = trunc i256 %lshr_ln65_2

]]></Node>
<StgValue><ssdm name="trunc_ln65_4"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:50 %weights_addr_39_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_39

]]></Node>
<StgValue><ssdm name="weights_addr_39_read"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:57 %weights_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_58_req"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:65 %weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_59_req"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:73 %weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_60_req"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:81 %weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_61_req"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:89 %weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_62_req"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:97 %weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_63_req"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:103 %sext_ln65_10 = sext i59 %trunc_ln65_19

]]></Node>
<StgValue><ssdm name="sext_ln65_10"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:104 %weights_addr_46 = getelementptr i256 %weights, i64 %sext_ln65_10

]]></Node>
<StgValue><ssdm name="weights_addr_46"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:105 %weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_64_req"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:109 %add_ln65_10 = add i64 %empty, i64 22

]]></Node>
<StgValue><ssdm name="add_ln65_10"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:110 %trunc_ln65_21 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_10, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_21"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:182 %weights_cache_data_M_elems_V_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_addr"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:183 %weights_cache_data_M_elems_V_2_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_1_addr"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:184 %weights_cache_data_M_elems_V_2_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_2_addr"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:185 %weights_cache_data_M_elems_V_2_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_3_addr"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:186 %weights_cache_data_M_elems_V_2_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_4_addr"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:187 %weights_cache_data_M_elems_V_2_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_5_addr"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:188 %weights_cache_data_M_elems_V_2_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_6_addr"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:189 %weights_cache_data_M_elems_V_2_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_7_addr"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:190 %weights_cache_data_M_elems_V_2_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_8_addr"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:191 %weights_cache_data_M_elems_V_2_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_9_addr"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:192 %weights_cache_data_M_elems_V_2_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_10_addr"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:193 %weights_cache_data_M_elems_V_2_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_11_addr"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:194 %weights_cache_data_M_elems_V_2_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_12_addr"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:195 %weights_cache_data_M_elems_V_2_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_13_addr"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:196 %weights_cache_data_M_elems_V_2_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_14_addr"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:197 %weights_cache_data_M_elems_V_2_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_2_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_15_addr"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="610" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="611" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="612" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="613" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:2 %store_ln65 = store i16 %trunc_ln65_4, i6 %weights_cache_data_M_elems_V_2_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="614" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:2 %weights_cache_data_M_elems_V_0_load = load i6 %weights_cache_data_M_elems_V_0_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_load"/></StgValue>
</operation>

<operation id="615" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:3 %weights_cache_data_M_elems_V_1_load = load i6 %weights_cache_data_M_elems_V_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_load"/></StgValue>
</operation>

<operation id="616" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:18 %weights_cache_data_M_elems_V_0_1_load = load i6 %weights_cache_data_M_elems_V_0_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_1_load"/></StgValue>
</operation>

<operation id="617" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:19 %weights_cache_data_M_elems_V_1_1_load = load i6 %weights_cache_data_M_elems_V_1_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_1_load"/></StgValue>
</operation>

<operation id="618" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:34 %weights_cache_data_M_elems_V_0_2_load = load i6 %weights_cache_data_M_elems_V_0_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_2_load"/></StgValue>
</operation>

<operation id="619" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:35 %weights_cache_data_M_elems_V_1_2_load = load i6 %weights_cache_data_M_elems_V_1_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_2_load"/></StgValue>
</operation>

<operation id="620" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:50 %weights_cache_data_M_elems_V_0_3_load = load i6 %weights_cache_data_M_elems_V_0_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_3_load"/></StgValue>
</operation>

<operation id="621" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:51 %weights_cache_data_M_elems_V_1_3_load = load i6 %weights_cache_data_M_elems_V_1_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_3_load"/></StgValue>
</operation>

<operation id="622" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:66 %weights_cache_data_M_elems_V_0_4_load = load i6 %weights_cache_data_M_elems_V_0_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_4_load"/></StgValue>
</operation>

<operation id="623" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:67 %weights_cache_data_M_elems_V_1_4_load = load i6 %weights_cache_data_M_elems_V_1_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_4_load"/></StgValue>
</operation>

<operation id="624" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:82 %weights_cache_data_M_elems_V_0_5_load = load i6 %weights_cache_data_M_elems_V_0_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_5_load"/></StgValue>
</operation>

<operation id="625" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:83 %weights_cache_data_M_elems_V_1_5_load = load i6 %weights_cache_data_M_elems_V_1_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_5_load"/></StgValue>
</operation>

<operation id="626" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:98 %weights_cache_data_M_elems_V_0_6_load = load i6 %weights_cache_data_M_elems_V_0_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_6_load"/></StgValue>
</operation>

<operation id="627" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:99 %weights_cache_data_M_elems_V_1_6_load = load i6 %weights_cache_data_M_elems_V_1_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_6_load"/></StgValue>
</operation>

<operation id="628" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:114 %weights_cache_data_M_elems_V_0_7_load = load i6 %weights_cache_data_M_elems_V_0_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_7_load"/></StgValue>
</operation>

<operation id="629" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:115 %weights_cache_data_M_elems_V_1_7_load = load i6 %weights_cache_data_M_elems_V_1_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_7_load"/></StgValue>
</operation>

<operation id="630" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:130 %weights_cache_data_M_elems_V_0_8_load = load i6 %weights_cache_data_M_elems_V_0_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_8_load"/></StgValue>
</operation>

<operation id="631" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:131 %weights_cache_data_M_elems_V_1_8_load = load i6 %weights_cache_data_M_elems_V_1_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_8_load"/></StgValue>
</operation>

<operation id="632" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:146 %weights_cache_data_M_elems_V_0_9_load = load i6 %weights_cache_data_M_elems_V_0_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_9_load"/></StgValue>
</operation>

<operation id="633" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:147 %weights_cache_data_M_elems_V_1_9_load = load i6 %weights_cache_data_M_elems_V_1_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_9_load"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:162 %weights_cache_data_M_elems_V_0_10_load = load i6 %weights_cache_data_M_elems_V_0_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_10_load"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:163 %weights_cache_data_M_elems_V_1_10_load = load i6 %weights_cache_data_M_elems_V_1_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_10_load"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:178 %weights_cache_data_M_elems_V_0_11_load = load i6 %weights_cache_data_M_elems_V_0_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_11_load"/></StgValue>
</operation>

<operation id="637" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:179 %weights_cache_data_M_elems_V_1_11_load = load i6 %weights_cache_data_M_elems_V_1_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_11_load"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:194 %weights_cache_data_M_elems_V_0_12_load = load i6 %weights_cache_data_M_elems_V_0_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_12_load"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:195 %weights_cache_data_M_elems_V_1_12_load = load i6 %weights_cache_data_M_elems_V_1_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_12_load"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:210 %weights_cache_data_M_elems_V_0_13_load = load i6 %weights_cache_data_M_elems_V_0_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_13_load"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:211 %weights_cache_data_M_elems_V_1_13_load = load i6 %weights_cache_data_M_elems_V_1_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_13_load"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:226 %weights_cache_data_M_elems_V_0_14_load = load i6 %weights_cache_data_M_elems_V_0_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_14_load"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:227 %weights_cache_data_M_elems_V_1_14_load = load i6 %weights_cache_data_M_elems_V_1_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_14_load"/></StgValue>
</operation>

<operation id="644" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:242 %weights_cache_data_M_elems_V_0_15_load = load i6 %weights_cache_data_M_elems_V_0_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_0_15_load"/></StgValue>
</operation>

<operation id="645" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:243 %weights_cache_data_M_elems_V_1_15_load = load i6 %weights_cache_data_M_elems_V_1_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_15_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="646" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:51 %lshr_ln65_3 = lshr i256 %weights_addr_39_read, i256 %zext_ln65_3_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_3"/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:52 %trunc_ln65_6 = trunc i256 %lshr_ln65_3

]]></Node>
<StgValue><ssdm name="trunc_ln65_6"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:58 %weights_addr_40_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_40

]]></Node>
<StgValue><ssdm name="weights_addr_40_read"/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:65 %weights_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_59_req"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:73 %weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_60_req"/></StgValue>
</operation>

<operation id="651" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:81 %weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_61_req"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:89 %weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_62_req"/></StgValue>
</operation>

<operation id="653" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:97 %weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_63_req"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:105 %weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_64_req"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:111 %sext_ln65_11 = sext i59 %trunc_ln65_21

]]></Node>
<StgValue><ssdm name="sext_ln65_11"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:112 %weights_addr_47 = getelementptr i256 %weights, i64 %sext_ln65_11

]]></Node>
<StgValue><ssdm name="weights_addr_47"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:113 %weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_65_req"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:117 %add_ln65_11 = add i64 %empty, i64 24

]]></Node>
<StgValue><ssdm name="add_ln65_11"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:118 %trunc_ln65_23 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_11, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_23"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:198 %weights_cache_data_M_elems_V_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_addr"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:199 %weights_cache_data_M_elems_V_3_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_1_addr"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:200 %weights_cache_data_M_elems_V_3_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_2_addr"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:201 %weights_cache_data_M_elems_V_3_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_3_addr"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:202 %weights_cache_data_M_elems_V_3_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_4_addr"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:203 %weights_cache_data_M_elems_V_3_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_5_addr"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:204 %weights_cache_data_M_elems_V_3_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_6_addr"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:205 %weights_cache_data_M_elems_V_3_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_7_addr"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:206 %weights_cache_data_M_elems_V_3_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_8_addr"/></StgValue>
</operation>

<operation id="669" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:207 %weights_cache_data_M_elems_V_3_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_9_addr"/></StgValue>
</operation>

<operation id="670" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:208 %weights_cache_data_M_elems_V_3_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_10_addr"/></StgValue>
</operation>

<operation id="671" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:209 %weights_cache_data_M_elems_V_3_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_11_addr"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:210 %weights_cache_data_M_elems_V_3_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_12_addr"/></StgValue>
</operation>

<operation id="673" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:211 %weights_cache_data_M_elems_V_3_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_13_addr"/></StgValue>
</operation>

<operation id="674" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:212 %weights_cache_data_M_elems_V_3_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_14_addr"/></StgValue>
</operation>

<operation id="675" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:213 %weights_cache_data_M_elems_V_3_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_3_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_15_addr"/></StgValue>
</operation>

<operation id="676" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="677" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="678" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="679" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="680" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="681" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="682" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="683" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="684" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="686" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="687" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="688" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="689" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="690" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="691" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:3 %store_ln65 = store i16 %trunc_ln65_6, i6 %weights_cache_data_M_elems_V_3_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="692" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:3 %weights_cache_data_M_elems_V_1_load = load i6 %weights_cache_data_M_elems_V_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_load"/></StgValue>
</operation>

<operation id="693" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:4 %weights_cache_data_M_elems_V_2_load = load i6 %weights_cache_data_M_elems_V_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_load"/></StgValue>
</operation>

<operation id="694" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:19 %weights_cache_data_M_elems_V_1_1_load = load i6 %weights_cache_data_M_elems_V_1_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_1_load"/></StgValue>
</operation>

<operation id="695" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:20 %weights_cache_data_M_elems_V_2_1_load = load i6 %weights_cache_data_M_elems_V_2_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_1_load"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:35 %weights_cache_data_M_elems_V_1_2_load = load i6 %weights_cache_data_M_elems_V_1_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_2_load"/></StgValue>
</operation>

<operation id="697" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:36 %weights_cache_data_M_elems_V_2_2_load = load i6 %weights_cache_data_M_elems_V_2_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_2_load"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:51 %weights_cache_data_M_elems_V_1_3_load = load i6 %weights_cache_data_M_elems_V_1_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_3_load"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:52 %weights_cache_data_M_elems_V_2_3_load = load i6 %weights_cache_data_M_elems_V_2_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_3_load"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:67 %weights_cache_data_M_elems_V_1_4_load = load i6 %weights_cache_data_M_elems_V_1_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_4_load"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:68 %weights_cache_data_M_elems_V_2_4_load = load i6 %weights_cache_data_M_elems_V_2_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_4_load"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:83 %weights_cache_data_M_elems_V_1_5_load = load i6 %weights_cache_data_M_elems_V_1_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_5_load"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:84 %weights_cache_data_M_elems_V_2_5_load = load i6 %weights_cache_data_M_elems_V_2_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_5_load"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:99 %weights_cache_data_M_elems_V_1_6_load = load i6 %weights_cache_data_M_elems_V_1_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_6_load"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:100 %weights_cache_data_M_elems_V_2_6_load = load i6 %weights_cache_data_M_elems_V_2_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_6_load"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:115 %weights_cache_data_M_elems_V_1_7_load = load i6 %weights_cache_data_M_elems_V_1_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_7_load"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:116 %weights_cache_data_M_elems_V_2_7_load = load i6 %weights_cache_data_M_elems_V_2_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_7_load"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:131 %weights_cache_data_M_elems_V_1_8_load = load i6 %weights_cache_data_M_elems_V_1_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_8_load"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:132 %weights_cache_data_M_elems_V_2_8_load = load i6 %weights_cache_data_M_elems_V_2_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_8_load"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:147 %weights_cache_data_M_elems_V_1_9_load = load i6 %weights_cache_data_M_elems_V_1_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_9_load"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:148 %weights_cache_data_M_elems_V_2_9_load = load i6 %weights_cache_data_M_elems_V_2_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_9_load"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:163 %weights_cache_data_M_elems_V_1_10_load = load i6 %weights_cache_data_M_elems_V_1_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_10_load"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:164 %weights_cache_data_M_elems_V_2_10_load = load i6 %weights_cache_data_M_elems_V_2_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_10_load"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:179 %weights_cache_data_M_elems_V_1_11_load = load i6 %weights_cache_data_M_elems_V_1_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_11_load"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:180 %weights_cache_data_M_elems_V_2_11_load = load i6 %weights_cache_data_M_elems_V_2_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_11_load"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:195 %weights_cache_data_M_elems_V_1_12_load = load i6 %weights_cache_data_M_elems_V_1_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_12_load"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:196 %weights_cache_data_M_elems_V_2_12_load = load i6 %weights_cache_data_M_elems_V_2_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_12_load"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:211 %weights_cache_data_M_elems_V_1_13_load = load i6 %weights_cache_data_M_elems_V_1_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_13_load"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:212 %weights_cache_data_M_elems_V_2_13_load = load i6 %weights_cache_data_M_elems_V_2_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_13_load"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:227 %weights_cache_data_M_elems_V_1_14_load = load i6 %weights_cache_data_M_elems_V_1_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_14_load"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:228 %weights_cache_data_M_elems_V_2_14_load = load i6 %weights_cache_data_M_elems_V_2_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_14_load"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:243 %weights_cache_data_M_elems_V_1_15_load = load i6 %weights_cache_data_M_elems_V_1_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_1_15_load"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:244 %weights_cache_data_M_elems_V_2_15_load = load i6 %weights_cache_data_M_elems_V_2_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_15_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="724" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:59 %lshr_ln65_4 = lshr i256 %weights_addr_40_read, i256 %zext_ln65_4_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_4"/></StgValue>
</operation>

<operation id="725" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:60 %trunc_ln65_8 = trunc i256 %lshr_ln65_4

]]></Node>
<StgValue><ssdm name="trunc_ln65_8"/></StgValue>
</operation>

<operation id="726" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:66 %weights_addr_41_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_41

]]></Node>
<StgValue><ssdm name="weights_addr_41_read"/></StgValue>
</operation>

<operation id="727" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:73 %weights_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_60_req"/></StgValue>
</operation>

<operation id="728" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:81 %weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_61_req"/></StgValue>
</operation>

<operation id="729" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:89 %weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_62_req"/></StgValue>
</operation>

<operation id="730" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:97 %weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_63_req"/></StgValue>
</operation>

<operation id="731" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:105 %weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_64_req"/></StgValue>
</operation>

<operation id="732" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:113 %weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_65_req"/></StgValue>
</operation>

<operation id="733" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:119 %sext_ln65_12 = sext i59 %trunc_ln65_23

]]></Node>
<StgValue><ssdm name="sext_ln65_12"/></StgValue>
</operation>

<operation id="734" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:120 %weights_addr_48 = getelementptr i256 %weights, i64 %sext_ln65_12

]]></Node>
<StgValue><ssdm name="weights_addr_48"/></StgValue>
</operation>

<operation id="735" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:121 %weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_66_req"/></StgValue>
</operation>

<operation id="736" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:125 %add_ln65_12 = add i64 %empty, i64 26

]]></Node>
<StgValue><ssdm name="add_ln65_12"/></StgValue>
</operation>

<operation id="737" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:126 %trunc_ln65_25 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_12, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_25"/></StgValue>
</operation>

<operation id="738" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:214 %weights_cache_data_M_elems_V_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_addr"/></StgValue>
</operation>

<operation id="739" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:215 %weights_cache_data_M_elems_V_4_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_1_addr"/></StgValue>
</operation>

<operation id="740" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:216 %weights_cache_data_M_elems_V_4_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_2_addr"/></StgValue>
</operation>

<operation id="741" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:217 %weights_cache_data_M_elems_V_4_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_3_addr"/></StgValue>
</operation>

<operation id="742" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:218 %weights_cache_data_M_elems_V_4_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_4_addr"/></StgValue>
</operation>

<operation id="743" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:219 %weights_cache_data_M_elems_V_4_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_5_addr"/></StgValue>
</operation>

<operation id="744" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:220 %weights_cache_data_M_elems_V_4_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_6_addr"/></StgValue>
</operation>

<operation id="745" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:221 %weights_cache_data_M_elems_V_4_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_7_addr"/></StgValue>
</operation>

<operation id="746" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:222 %weights_cache_data_M_elems_V_4_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_8_addr"/></StgValue>
</operation>

<operation id="747" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:223 %weights_cache_data_M_elems_V_4_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_9_addr"/></StgValue>
</operation>

<operation id="748" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:224 %weights_cache_data_M_elems_V_4_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_10_addr"/></StgValue>
</operation>

<operation id="749" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:225 %weights_cache_data_M_elems_V_4_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_11_addr"/></StgValue>
</operation>

<operation id="750" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:226 %weights_cache_data_M_elems_V_4_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_12_addr"/></StgValue>
</operation>

<operation id="751" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:227 %weights_cache_data_M_elems_V_4_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_13_addr"/></StgValue>
</operation>

<operation id="752" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:228 %weights_cache_data_M_elems_V_4_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_14_addr"/></StgValue>
</operation>

<operation id="753" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:229 %weights_cache_data_M_elems_V_4_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_4_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_15_addr"/></StgValue>
</operation>

<operation id="754" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="755" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="756" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="757" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="758" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="759" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="760" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="761" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="762" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="763" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="764" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="765" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="766" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="767" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="768" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="769" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:4 %store_ln65 = store i16 %trunc_ln65_8, i6 %weights_cache_data_M_elems_V_4_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="770" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:4 %weights_cache_data_M_elems_V_2_load = load i6 %weights_cache_data_M_elems_V_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_load"/></StgValue>
</operation>

<operation id="771" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:5 %weights_cache_data_M_elems_V_3_load = load i6 %weights_cache_data_M_elems_V_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_load"/></StgValue>
</operation>

<operation id="772" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:20 %weights_cache_data_M_elems_V_2_1_load = load i6 %weights_cache_data_M_elems_V_2_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_1_load"/></StgValue>
</operation>

<operation id="773" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:21 %weights_cache_data_M_elems_V_3_1_load = load i6 %weights_cache_data_M_elems_V_3_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_1_load"/></StgValue>
</operation>

<operation id="774" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:36 %weights_cache_data_M_elems_V_2_2_load = load i6 %weights_cache_data_M_elems_V_2_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_2_load"/></StgValue>
</operation>

<operation id="775" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:37 %weights_cache_data_M_elems_V_3_2_load = load i6 %weights_cache_data_M_elems_V_3_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_2_load"/></StgValue>
</operation>

<operation id="776" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:52 %weights_cache_data_M_elems_V_2_3_load = load i6 %weights_cache_data_M_elems_V_2_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_3_load"/></StgValue>
</operation>

<operation id="777" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:53 %weights_cache_data_M_elems_V_3_3_load = load i6 %weights_cache_data_M_elems_V_3_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_3_load"/></StgValue>
</operation>

<operation id="778" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:68 %weights_cache_data_M_elems_V_2_4_load = load i6 %weights_cache_data_M_elems_V_2_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_4_load"/></StgValue>
</operation>

<operation id="779" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:69 %weights_cache_data_M_elems_V_3_4_load = load i6 %weights_cache_data_M_elems_V_3_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_4_load"/></StgValue>
</operation>

<operation id="780" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:84 %weights_cache_data_M_elems_V_2_5_load = load i6 %weights_cache_data_M_elems_V_2_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_5_load"/></StgValue>
</operation>

<operation id="781" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:85 %weights_cache_data_M_elems_V_3_5_load = load i6 %weights_cache_data_M_elems_V_3_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_5_load"/></StgValue>
</operation>

<operation id="782" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:100 %weights_cache_data_M_elems_V_2_6_load = load i6 %weights_cache_data_M_elems_V_2_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_6_load"/></StgValue>
</operation>

<operation id="783" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:101 %weights_cache_data_M_elems_V_3_6_load = load i6 %weights_cache_data_M_elems_V_3_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_6_load"/></StgValue>
</operation>

<operation id="784" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:116 %weights_cache_data_M_elems_V_2_7_load = load i6 %weights_cache_data_M_elems_V_2_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_7_load"/></StgValue>
</operation>

<operation id="785" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:117 %weights_cache_data_M_elems_V_3_7_load = load i6 %weights_cache_data_M_elems_V_3_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_7_load"/></StgValue>
</operation>

<operation id="786" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:132 %weights_cache_data_M_elems_V_2_8_load = load i6 %weights_cache_data_M_elems_V_2_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_8_load"/></StgValue>
</operation>

<operation id="787" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:133 %weights_cache_data_M_elems_V_3_8_load = load i6 %weights_cache_data_M_elems_V_3_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_8_load"/></StgValue>
</operation>

<operation id="788" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:148 %weights_cache_data_M_elems_V_2_9_load = load i6 %weights_cache_data_M_elems_V_2_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_9_load"/></StgValue>
</operation>

<operation id="789" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:149 %weights_cache_data_M_elems_V_3_9_load = load i6 %weights_cache_data_M_elems_V_3_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_9_load"/></StgValue>
</operation>

<operation id="790" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:164 %weights_cache_data_M_elems_V_2_10_load = load i6 %weights_cache_data_M_elems_V_2_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_10_load"/></StgValue>
</operation>

<operation id="791" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:165 %weights_cache_data_M_elems_V_3_10_load = load i6 %weights_cache_data_M_elems_V_3_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_10_load"/></StgValue>
</operation>

<operation id="792" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:180 %weights_cache_data_M_elems_V_2_11_load = load i6 %weights_cache_data_M_elems_V_2_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_11_load"/></StgValue>
</operation>

<operation id="793" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:181 %weights_cache_data_M_elems_V_3_11_load = load i6 %weights_cache_data_M_elems_V_3_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_11_load"/></StgValue>
</operation>

<operation id="794" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:196 %weights_cache_data_M_elems_V_2_12_load = load i6 %weights_cache_data_M_elems_V_2_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_12_load"/></StgValue>
</operation>

<operation id="795" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:197 %weights_cache_data_M_elems_V_3_12_load = load i6 %weights_cache_data_M_elems_V_3_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_12_load"/></StgValue>
</operation>

<operation id="796" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:212 %weights_cache_data_M_elems_V_2_13_load = load i6 %weights_cache_data_M_elems_V_2_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_13_load"/></StgValue>
</operation>

<operation id="797" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:213 %weights_cache_data_M_elems_V_3_13_load = load i6 %weights_cache_data_M_elems_V_3_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_13_load"/></StgValue>
</operation>

<operation id="798" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:228 %weights_cache_data_M_elems_V_2_14_load = load i6 %weights_cache_data_M_elems_V_2_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_14_load"/></StgValue>
</operation>

<operation id="799" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:229 %weights_cache_data_M_elems_V_3_14_load = load i6 %weights_cache_data_M_elems_V_3_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_14_load"/></StgValue>
</operation>

<operation id="800" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:244 %weights_cache_data_M_elems_V_2_15_load = load i6 %weights_cache_data_M_elems_V_2_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_2_15_load"/></StgValue>
</operation>

<operation id="801" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:245 %weights_cache_data_M_elems_V_3_15_load = load i6 %weights_cache_data_M_elems_V_3_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_15_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="802" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:67 %lshr_ln65_5 = lshr i256 %weights_addr_41_read, i256 %zext_ln65_5_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_5"/></StgValue>
</operation>

<operation id="803" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:68 %trunc_ln65_10 = trunc i256 %lshr_ln65_5

]]></Node>
<StgValue><ssdm name="trunc_ln65_10"/></StgValue>
</operation>

<operation id="804" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:74 %weights_addr_42_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_42

]]></Node>
<StgValue><ssdm name="weights_addr_42_read"/></StgValue>
</operation>

<operation id="805" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:81 %weights_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_61_req"/></StgValue>
</operation>

<operation id="806" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:89 %weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_62_req"/></StgValue>
</operation>

<operation id="807" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:97 %weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_63_req"/></StgValue>
</operation>

<operation id="808" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:105 %weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_64_req"/></StgValue>
</operation>

<operation id="809" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:113 %weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_65_req"/></StgValue>
</operation>

<operation id="810" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:121 %weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_66_req"/></StgValue>
</operation>

<operation id="811" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:127 %sext_ln65_13 = sext i59 %trunc_ln65_25

]]></Node>
<StgValue><ssdm name="sext_ln65_13"/></StgValue>
</operation>

<operation id="812" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:128 %weights_addr_49 = getelementptr i256 %weights, i64 %sext_ln65_13

]]></Node>
<StgValue><ssdm name="weights_addr_49"/></StgValue>
</operation>

<operation id="813" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:129 %weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_67_req"/></StgValue>
</operation>

<operation id="814" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:133 %add_ln65_13 = add i64 %empty, i64 28

]]></Node>
<StgValue><ssdm name="add_ln65_13"/></StgValue>
</operation>

<operation id="815" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:134 %trunc_ln65_27 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_13, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_27"/></StgValue>
</operation>

<operation id="816" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:141 %add_ln65_14 = add i64 %empty, i64 30

]]></Node>
<StgValue><ssdm name="add_ln65_14"/></StgValue>
</operation>

<operation id="817" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:142 %trunc_ln65_29 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln65_14, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln65_29"/></StgValue>
</operation>

<operation id="818" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:230 %weights_cache_data_M_elems_V_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_addr"/></StgValue>
</operation>

<operation id="819" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:231 %weights_cache_data_M_elems_V_5_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_1_addr"/></StgValue>
</operation>

<operation id="820" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:232 %weights_cache_data_M_elems_V_5_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_2_addr"/></StgValue>
</operation>

<operation id="821" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:233 %weights_cache_data_M_elems_V_5_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_3_addr"/></StgValue>
</operation>

<operation id="822" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:234 %weights_cache_data_M_elems_V_5_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_4_addr"/></StgValue>
</operation>

<operation id="823" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:235 %weights_cache_data_M_elems_V_5_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_5_addr"/></StgValue>
</operation>

<operation id="824" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:236 %weights_cache_data_M_elems_V_5_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_6_addr"/></StgValue>
</operation>

<operation id="825" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:237 %weights_cache_data_M_elems_V_5_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_7_addr"/></StgValue>
</operation>

<operation id="826" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:238 %weights_cache_data_M_elems_V_5_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_8_addr"/></StgValue>
</operation>

<operation id="827" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:239 %weights_cache_data_M_elems_V_5_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_9_addr"/></StgValue>
</operation>

<operation id="828" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:240 %weights_cache_data_M_elems_V_5_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_10_addr"/></StgValue>
</operation>

<operation id="829" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:241 %weights_cache_data_M_elems_V_5_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_11_addr"/></StgValue>
</operation>

<operation id="830" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:242 %weights_cache_data_M_elems_V_5_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_12_addr"/></StgValue>
</operation>

<operation id="831" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:243 %weights_cache_data_M_elems_V_5_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_13_addr"/></StgValue>
</operation>

<operation id="832" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:244 %weights_cache_data_M_elems_V_5_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_14_addr"/></StgValue>
</operation>

<operation id="833" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:245 %weights_cache_data_M_elems_V_5_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_5_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_15_addr"/></StgValue>
</operation>

<operation id="834" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="835" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="836" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="837" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="838" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="839" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="840" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="841" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="842" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="843" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="844" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="845" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="846" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="847" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="848" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="849" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:5 %store_ln65 = store i16 %trunc_ln65_10, i6 %weights_cache_data_M_elems_V_5_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="850" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:5 %weights_cache_data_M_elems_V_3_load = load i6 %weights_cache_data_M_elems_V_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_load"/></StgValue>
</operation>

<operation id="851" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:6 %weights_cache_data_M_elems_V_4_load = load i6 %weights_cache_data_M_elems_V_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_load"/></StgValue>
</operation>

<operation id="852" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:21 %weights_cache_data_M_elems_V_3_1_load = load i6 %weights_cache_data_M_elems_V_3_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_1_load"/></StgValue>
</operation>

<operation id="853" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:22 %weights_cache_data_M_elems_V_4_1_load = load i6 %weights_cache_data_M_elems_V_4_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_1_load"/></StgValue>
</operation>

<operation id="854" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:37 %weights_cache_data_M_elems_V_3_2_load = load i6 %weights_cache_data_M_elems_V_3_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_2_load"/></StgValue>
</operation>

<operation id="855" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:38 %weights_cache_data_M_elems_V_4_2_load = load i6 %weights_cache_data_M_elems_V_4_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_2_load"/></StgValue>
</operation>

<operation id="856" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:53 %weights_cache_data_M_elems_V_3_3_load = load i6 %weights_cache_data_M_elems_V_3_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_3_load"/></StgValue>
</operation>

<operation id="857" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:54 %weights_cache_data_M_elems_V_4_3_load = load i6 %weights_cache_data_M_elems_V_4_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_3_load"/></StgValue>
</operation>

<operation id="858" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:69 %weights_cache_data_M_elems_V_3_4_load = load i6 %weights_cache_data_M_elems_V_3_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_4_load"/></StgValue>
</operation>

<operation id="859" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:70 %weights_cache_data_M_elems_V_4_4_load = load i6 %weights_cache_data_M_elems_V_4_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_4_load"/></StgValue>
</operation>

<operation id="860" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:85 %weights_cache_data_M_elems_V_3_5_load = load i6 %weights_cache_data_M_elems_V_3_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_5_load"/></StgValue>
</operation>

<operation id="861" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:86 %weights_cache_data_M_elems_V_4_5_load = load i6 %weights_cache_data_M_elems_V_4_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_5_load"/></StgValue>
</operation>

<operation id="862" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:101 %weights_cache_data_M_elems_V_3_6_load = load i6 %weights_cache_data_M_elems_V_3_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_6_load"/></StgValue>
</operation>

<operation id="863" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:102 %weights_cache_data_M_elems_V_4_6_load = load i6 %weights_cache_data_M_elems_V_4_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_6_load"/></StgValue>
</operation>

<operation id="864" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:117 %weights_cache_data_M_elems_V_3_7_load = load i6 %weights_cache_data_M_elems_V_3_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_7_load"/></StgValue>
</operation>

<operation id="865" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:118 %weights_cache_data_M_elems_V_4_7_load = load i6 %weights_cache_data_M_elems_V_4_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_7_load"/></StgValue>
</operation>

<operation id="866" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:133 %weights_cache_data_M_elems_V_3_8_load = load i6 %weights_cache_data_M_elems_V_3_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_8_load"/></StgValue>
</operation>

<operation id="867" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:134 %weights_cache_data_M_elems_V_4_8_load = load i6 %weights_cache_data_M_elems_V_4_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_8_load"/></StgValue>
</operation>

<operation id="868" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:149 %weights_cache_data_M_elems_V_3_9_load = load i6 %weights_cache_data_M_elems_V_3_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_9_load"/></StgValue>
</operation>

<operation id="869" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:150 %weights_cache_data_M_elems_V_4_9_load = load i6 %weights_cache_data_M_elems_V_4_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_9_load"/></StgValue>
</operation>

<operation id="870" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:165 %weights_cache_data_M_elems_V_3_10_load = load i6 %weights_cache_data_M_elems_V_3_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_10_load"/></StgValue>
</operation>

<operation id="871" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:166 %weights_cache_data_M_elems_V_4_10_load = load i6 %weights_cache_data_M_elems_V_4_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_10_load"/></StgValue>
</operation>

<operation id="872" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:181 %weights_cache_data_M_elems_V_3_11_load = load i6 %weights_cache_data_M_elems_V_3_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_11_load"/></StgValue>
</operation>

<operation id="873" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:182 %weights_cache_data_M_elems_V_4_11_load = load i6 %weights_cache_data_M_elems_V_4_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_11_load"/></StgValue>
</operation>

<operation id="874" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:197 %weights_cache_data_M_elems_V_3_12_load = load i6 %weights_cache_data_M_elems_V_3_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_12_load"/></StgValue>
</operation>

<operation id="875" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:198 %weights_cache_data_M_elems_V_4_12_load = load i6 %weights_cache_data_M_elems_V_4_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_12_load"/></StgValue>
</operation>

<operation id="876" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:213 %weights_cache_data_M_elems_V_3_13_load = load i6 %weights_cache_data_M_elems_V_3_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_13_load"/></StgValue>
</operation>

<operation id="877" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:214 %weights_cache_data_M_elems_V_4_13_load = load i6 %weights_cache_data_M_elems_V_4_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_13_load"/></StgValue>
</operation>

<operation id="878" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:229 %weights_cache_data_M_elems_V_3_14_load = load i6 %weights_cache_data_M_elems_V_3_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_14_load"/></StgValue>
</operation>

<operation id="879" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:230 %weights_cache_data_M_elems_V_4_14_load = load i6 %weights_cache_data_M_elems_V_4_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_14_load"/></StgValue>
</operation>

<operation id="880" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:245 %weights_cache_data_M_elems_V_3_15_load = load i6 %weights_cache_data_M_elems_V_3_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_3_15_load"/></StgValue>
</operation>

<operation id="881" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:246 %weights_cache_data_M_elems_V_4_15_load = load i6 %weights_cache_data_M_elems_V_4_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_15_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="882" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:75 %lshr_ln65_6 = lshr i256 %weights_addr_42_read, i256 %zext_ln65_6_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_6"/></StgValue>
</operation>

<operation id="883" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:76 %trunc_ln65_12 = trunc i256 %lshr_ln65_6

]]></Node>
<StgValue><ssdm name="trunc_ln65_12"/></StgValue>
</operation>

<operation id="884" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:82 %weights_addr_43_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_43

]]></Node>
<StgValue><ssdm name="weights_addr_43_read"/></StgValue>
</operation>

<operation id="885" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:89 %weights_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_62_req"/></StgValue>
</operation>

<operation id="886" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:97 %weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_63_req"/></StgValue>
</operation>

<operation id="887" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:105 %weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_64_req"/></StgValue>
</operation>

<operation id="888" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:113 %weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_65_req"/></StgValue>
</operation>

<operation id="889" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:121 %weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_66_req"/></StgValue>
</operation>

<operation id="890" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:129 %weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_67_req"/></StgValue>
</operation>

<operation id="891" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:135 %sext_ln65_14 = sext i59 %trunc_ln65_27

]]></Node>
<StgValue><ssdm name="sext_ln65_14"/></StgValue>
</operation>

<operation id="892" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:136 %weights_addr_50 = getelementptr i256 %weights, i64 %sext_ln65_14

]]></Node>
<StgValue><ssdm name="weights_addr_50"/></StgValue>
</operation>

<operation id="893" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:137 %weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_68_req"/></StgValue>
</operation>

<operation id="894" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:246 %weights_cache_data_M_elems_V_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_addr"/></StgValue>
</operation>

<operation id="895" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:247 %weights_cache_data_M_elems_V_6_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_1_addr"/></StgValue>
</operation>

<operation id="896" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:248 %weights_cache_data_M_elems_V_6_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_2_addr"/></StgValue>
</operation>

<operation id="897" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:249 %weights_cache_data_M_elems_V_6_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_3_addr"/></StgValue>
</operation>

<operation id="898" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:250 %weights_cache_data_M_elems_V_6_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_4_addr"/></StgValue>
</operation>

<operation id="899" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:251 %weights_cache_data_M_elems_V_6_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_5_addr"/></StgValue>
</operation>

<operation id="900" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:252 %weights_cache_data_M_elems_V_6_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_6_addr"/></StgValue>
</operation>

<operation id="901" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:253 %weights_cache_data_M_elems_V_6_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_7_addr"/></StgValue>
</operation>

<operation id="902" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:254 %weights_cache_data_M_elems_V_6_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_8_addr"/></StgValue>
</operation>

<operation id="903" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:255 %weights_cache_data_M_elems_V_6_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_9_addr"/></StgValue>
</operation>

<operation id="904" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:256 %weights_cache_data_M_elems_V_6_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_10_addr"/></StgValue>
</operation>

<operation id="905" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:257 %weights_cache_data_M_elems_V_6_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_11_addr"/></StgValue>
</operation>

<operation id="906" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:258 %weights_cache_data_M_elems_V_6_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_12_addr"/></StgValue>
</operation>

<operation id="907" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:259 %weights_cache_data_M_elems_V_6_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_13_addr"/></StgValue>
</operation>

<operation id="908" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:260 %weights_cache_data_M_elems_V_6_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_14_addr"/></StgValue>
</operation>

<operation id="909" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:261 %weights_cache_data_M_elems_V_6_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_6_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_15_addr"/></StgValue>
</operation>

<operation id="910" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="911" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="912" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="913" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="914" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="915" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="916" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="917" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="918" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="919" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="920" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="921" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="922" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="923" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="924" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="925" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:6 %store_ln65 = store i16 %trunc_ln65_12, i6 %weights_cache_data_M_elems_V_6_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="926" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:6 %weights_cache_data_M_elems_V_4_load = load i6 %weights_cache_data_M_elems_V_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_load"/></StgValue>
</operation>

<operation id="927" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:7 %weights_cache_data_M_elems_V_5_load = load i6 %weights_cache_data_M_elems_V_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_load"/></StgValue>
</operation>

<operation id="928" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:22 %weights_cache_data_M_elems_V_4_1_load = load i6 %weights_cache_data_M_elems_V_4_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_1_load"/></StgValue>
</operation>

<operation id="929" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:23 %weights_cache_data_M_elems_V_5_1_load = load i6 %weights_cache_data_M_elems_V_5_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_1_load"/></StgValue>
</operation>

<operation id="930" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:38 %weights_cache_data_M_elems_V_4_2_load = load i6 %weights_cache_data_M_elems_V_4_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_2_load"/></StgValue>
</operation>

<operation id="931" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:39 %weights_cache_data_M_elems_V_5_2_load = load i6 %weights_cache_data_M_elems_V_5_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_2_load"/></StgValue>
</operation>

<operation id="932" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:54 %weights_cache_data_M_elems_V_4_3_load = load i6 %weights_cache_data_M_elems_V_4_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_3_load"/></StgValue>
</operation>

<operation id="933" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:55 %weights_cache_data_M_elems_V_5_3_load = load i6 %weights_cache_data_M_elems_V_5_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_3_load"/></StgValue>
</operation>

<operation id="934" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:70 %weights_cache_data_M_elems_V_4_4_load = load i6 %weights_cache_data_M_elems_V_4_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_4_load"/></StgValue>
</operation>

<operation id="935" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:71 %weights_cache_data_M_elems_V_5_4_load = load i6 %weights_cache_data_M_elems_V_5_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_4_load"/></StgValue>
</operation>

<operation id="936" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:86 %weights_cache_data_M_elems_V_4_5_load = load i6 %weights_cache_data_M_elems_V_4_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_5_load"/></StgValue>
</operation>

<operation id="937" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:87 %weights_cache_data_M_elems_V_5_5_load = load i6 %weights_cache_data_M_elems_V_5_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_5_load"/></StgValue>
</operation>

<operation id="938" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:102 %weights_cache_data_M_elems_V_4_6_load = load i6 %weights_cache_data_M_elems_V_4_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_6_load"/></StgValue>
</operation>

<operation id="939" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:103 %weights_cache_data_M_elems_V_5_6_load = load i6 %weights_cache_data_M_elems_V_5_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_6_load"/></StgValue>
</operation>

<operation id="940" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:118 %weights_cache_data_M_elems_V_4_7_load = load i6 %weights_cache_data_M_elems_V_4_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_7_load"/></StgValue>
</operation>

<operation id="941" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:119 %weights_cache_data_M_elems_V_5_7_load = load i6 %weights_cache_data_M_elems_V_5_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_7_load"/></StgValue>
</operation>

<operation id="942" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:134 %weights_cache_data_M_elems_V_4_8_load = load i6 %weights_cache_data_M_elems_V_4_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_8_load"/></StgValue>
</operation>

<operation id="943" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:135 %weights_cache_data_M_elems_V_5_8_load = load i6 %weights_cache_data_M_elems_V_5_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_8_load"/></StgValue>
</operation>

<operation id="944" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:150 %weights_cache_data_M_elems_V_4_9_load = load i6 %weights_cache_data_M_elems_V_4_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_9_load"/></StgValue>
</operation>

<operation id="945" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:151 %weights_cache_data_M_elems_V_5_9_load = load i6 %weights_cache_data_M_elems_V_5_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_9_load"/></StgValue>
</operation>

<operation id="946" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:166 %weights_cache_data_M_elems_V_4_10_load = load i6 %weights_cache_data_M_elems_V_4_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_10_load"/></StgValue>
</operation>

<operation id="947" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:167 %weights_cache_data_M_elems_V_5_10_load = load i6 %weights_cache_data_M_elems_V_5_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_10_load"/></StgValue>
</operation>

<operation id="948" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:182 %weights_cache_data_M_elems_V_4_11_load = load i6 %weights_cache_data_M_elems_V_4_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_11_load"/></StgValue>
</operation>

<operation id="949" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:183 %weights_cache_data_M_elems_V_5_11_load = load i6 %weights_cache_data_M_elems_V_5_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_11_load"/></StgValue>
</operation>

<operation id="950" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:198 %weights_cache_data_M_elems_V_4_12_load = load i6 %weights_cache_data_M_elems_V_4_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_12_load"/></StgValue>
</operation>

<operation id="951" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:199 %weights_cache_data_M_elems_V_5_12_load = load i6 %weights_cache_data_M_elems_V_5_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_12_load"/></StgValue>
</operation>

<operation id="952" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:214 %weights_cache_data_M_elems_V_4_13_load = load i6 %weights_cache_data_M_elems_V_4_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_13_load"/></StgValue>
</operation>

<operation id="953" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:215 %weights_cache_data_M_elems_V_5_13_load = load i6 %weights_cache_data_M_elems_V_5_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_13_load"/></StgValue>
</operation>

<operation id="954" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:230 %weights_cache_data_M_elems_V_4_14_load = load i6 %weights_cache_data_M_elems_V_4_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_14_load"/></StgValue>
</operation>

<operation id="955" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:231 %weights_cache_data_M_elems_V_5_14_load = load i6 %weights_cache_data_M_elems_V_5_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_14_load"/></StgValue>
</operation>

<operation id="956" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:246 %weights_cache_data_M_elems_V_4_15_load = load i6 %weights_cache_data_M_elems_V_4_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_4_15_load"/></StgValue>
</operation>

<operation id="957" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:247 %weights_cache_data_M_elems_V_5_15_load = load i6 %weights_cache_data_M_elems_V_5_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_15_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="958" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:83 %lshr_ln65_7 = lshr i256 %weights_addr_43_read, i256 %zext_ln65_7_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_7"/></StgValue>
</operation>

<operation id="959" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:84 %trunc_ln65_14 = trunc i256 %lshr_ln65_7

]]></Node>
<StgValue><ssdm name="trunc_ln65_14"/></StgValue>
</operation>

<operation id="960" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:90 %weights_addr_44_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_44

]]></Node>
<StgValue><ssdm name="weights_addr_44_read"/></StgValue>
</operation>

<operation id="961" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:97 %weights_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_63_req"/></StgValue>
</operation>

<operation id="962" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:105 %weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_64_req"/></StgValue>
</operation>

<operation id="963" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:113 %weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_65_req"/></StgValue>
</operation>

<operation id="964" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:121 %weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_66_req"/></StgValue>
</operation>

<operation id="965" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:129 %weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_67_req"/></StgValue>
</operation>

<operation id="966" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:137 %weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_68_req"/></StgValue>
</operation>

<operation id="967" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="59">
<![CDATA[
for.body.split:143 %sext_ln65_15 = sext i59 %trunc_ln65_29

]]></Node>
<StgValue><ssdm name="sext_ln65_15"/></StgValue>
</operation>

<operation id="968" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split:144 %weights_addr_51 = getelementptr i256 %weights, i64 %sext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_addr_51"/></StgValue>
</operation>

<operation id="969" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:145 %weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_69_req"/></StgValue>
</operation>

<operation id="970" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:262 %weights_cache_data_M_elems_V_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_addr"/></StgValue>
</operation>

<operation id="971" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:263 %weights_cache_data_M_elems_V_7_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_1_addr"/></StgValue>
</operation>

<operation id="972" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:264 %weights_cache_data_M_elems_V_7_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_2_addr"/></StgValue>
</operation>

<operation id="973" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:265 %weights_cache_data_M_elems_V_7_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_3_addr"/></StgValue>
</operation>

<operation id="974" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:266 %weights_cache_data_M_elems_V_7_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_4_addr"/></StgValue>
</operation>

<operation id="975" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:267 %weights_cache_data_M_elems_V_7_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_5_addr"/></StgValue>
</operation>

<operation id="976" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:268 %weights_cache_data_M_elems_V_7_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_6_addr"/></StgValue>
</operation>

<operation id="977" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:269 %weights_cache_data_M_elems_V_7_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_7_addr"/></StgValue>
</operation>

<operation id="978" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:270 %weights_cache_data_M_elems_V_7_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_8_addr"/></StgValue>
</operation>

<operation id="979" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:271 %weights_cache_data_M_elems_V_7_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_9_addr"/></StgValue>
</operation>

<operation id="980" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:272 %weights_cache_data_M_elems_V_7_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_10_addr"/></StgValue>
</operation>

<operation id="981" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:273 %weights_cache_data_M_elems_V_7_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_11_addr"/></StgValue>
</operation>

<operation id="982" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:274 %weights_cache_data_M_elems_V_7_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_12_addr"/></StgValue>
</operation>

<operation id="983" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:275 %weights_cache_data_M_elems_V_7_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_13_addr"/></StgValue>
</operation>

<operation id="984" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:276 %weights_cache_data_M_elems_V_7_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_14_addr"/></StgValue>
</operation>

<operation id="985" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:277 %weights_cache_data_M_elems_V_7_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_7_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_15_addr"/></StgValue>
</operation>

<operation id="986" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="987" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="988" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="989" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="990" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="991" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="992" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="993" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="994" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="995" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="996" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="997" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="998" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="999" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1000" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1001" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:7 %store_ln65 = store i16 %trunc_ln65_14, i6 %weights_cache_data_M_elems_V_7_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1002" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:7 %weights_cache_data_M_elems_V_5_load = load i6 %weights_cache_data_M_elems_V_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_load"/></StgValue>
</operation>

<operation id="1003" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:8 %weights_cache_data_M_elems_V_6_load = load i6 %weights_cache_data_M_elems_V_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_load"/></StgValue>
</operation>

<operation id="1004" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:23 %weights_cache_data_M_elems_V_5_1_load = load i6 %weights_cache_data_M_elems_V_5_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_1_load"/></StgValue>
</operation>

<operation id="1005" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:24 %weights_cache_data_M_elems_V_6_1_load = load i6 %weights_cache_data_M_elems_V_6_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_1_load"/></StgValue>
</operation>

<operation id="1006" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:39 %weights_cache_data_M_elems_V_5_2_load = load i6 %weights_cache_data_M_elems_V_5_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_2_load"/></StgValue>
</operation>

<operation id="1007" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:40 %weights_cache_data_M_elems_V_6_2_load = load i6 %weights_cache_data_M_elems_V_6_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_2_load"/></StgValue>
</operation>

<operation id="1008" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:55 %weights_cache_data_M_elems_V_5_3_load = load i6 %weights_cache_data_M_elems_V_5_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_3_load"/></StgValue>
</operation>

<operation id="1009" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:56 %weights_cache_data_M_elems_V_6_3_load = load i6 %weights_cache_data_M_elems_V_6_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_3_load"/></StgValue>
</operation>

<operation id="1010" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:71 %weights_cache_data_M_elems_V_5_4_load = load i6 %weights_cache_data_M_elems_V_5_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_4_load"/></StgValue>
</operation>

<operation id="1011" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:72 %weights_cache_data_M_elems_V_6_4_load = load i6 %weights_cache_data_M_elems_V_6_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_4_load"/></StgValue>
</operation>

<operation id="1012" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:87 %weights_cache_data_M_elems_V_5_5_load = load i6 %weights_cache_data_M_elems_V_5_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_5_load"/></StgValue>
</operation>

<operation id="1013" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:88 %weights_cache_data_M_elems_V_6_5_load = load i6 %weights_cache_data_M_elems_V_6_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_5_load"/></StgValue>
</operation>

<operation id="1014" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:103 %weights_cache_data_M_elems_V_5_6_load = load i6 %weights_cache_data_M_elems_V_5_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_6_load"/></StgValue>
</operation>

<operation id="1015" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:104 %weights_cache_data_M_elems_V_6_6_load = load i6 %weights_cache_data_M_elems_V_6_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_6_load"/></StgValue>
</operation>

<operation id="1016" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:119 %weights_cache_data_M_elems_V_5_7_load = load i6 %weights_cache_data_M_elems_V_5_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_7_load"/></StgValue>
</operation>

<operation id="1017" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:120 %weights_cache_data_M_elems_V_6_7_load = load i6 %weights_cache_data_M_elems_V_6_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_7_load"/></StgValue>
</operation>

<operation id="1018" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:135 %weights_cache_data_M_elems_V_5_8_load = load i6 %weights_cache_data_M_elems_V_5_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_8_load"/></StgValue>
</operation>

<operation id="1019" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:136 %weights_cache_data_M_elems_V_6_8_load = load i6 %weights_cache_data_M_elems_V_6_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_8_load"/></StgValue>
</operation>

<operation id="1020" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:151 %weights_cache_data_M_elems_V_5_9_load = load i6 %weights_cache_data_M_elems_V_5_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_9_load"/></StgValue>
</operation>

<operation id="1021" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:152 %weights_cache_data_M_elems_V_6_9_load = load i6 %weights_cache_data_M_elems_V_6_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_9_load"/></StgValue>
</operation>

<operation id="1022" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:167 %weights_cache_data_M_elems_V_5_10_load = load i6 %weights_cache_data_M_elems_V_5_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_10_load"/></StgValue>
</operation>

<operation id="1023" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:168 %weights_cache_data_M_elems_V_6_10_load = load i6 %weights_cache_data_M_elems_V_6_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_10_load"/></StgValue>
</operation>

<operation id="1024" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:183 %weights_cache_data_M_elems_V_5_11_load = load i6 %weights_cache_data_M_elems_V_5_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_11_load"/></StgValue>
</operation>

<operation id="1025" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:184 %weights_cache_data_M_elems_V_6_11_load = load i6 %weights_cache_data_M_elems_V_6_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_11_load"/></StgValue>
</operation>

<operation id="1026" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:199 %weights_cache_data_M_elems_V_5_12_load = load i6 %weights_cache_data_M_elems_V_5_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_12_load"/></StgValue>
</operation>

<operation id="1027" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:200 %weights_cache_data_M_elems_V_6_12_load = load i6 %weights_cache_data_M_elems_V_6_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_12_load"/></StgValue>
</operation>

<operation id="1028" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:215 %weights_cache_data_M_elems_V_5_13_load = load i6 %weights_cache_data_M_elems_V_5_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_13_load"/></StgValue>
</operation>

<operation id="1029" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:216 %weights_cache_data_M_elems_V_6_13_load = load i6 %weights_cache_data_M_elems_V_6_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_13_load"/></StgValue>
</operation>

<operation id="1030" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:231 %weights_cache_data_M_elems_V_5_14_load = load i6 %weights_cache_data_M_elems_V_5_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_14_load"/></StgValue>
</operation>

<operation id="1031" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:232 %weights_cache_data_M_elems_V_6_14_load = load i6 %weights_cache_data_M_elems_V_6_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_14_load"/></StgValue>
</operation>

<operation id="1032" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:247 %weights_cache_data_M_elems_V_5_15_load = load i6 %weights_cache_data_M_elems_V_5_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_5_15_load"/></StgValue>
</operation>

<operation id="1033" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:248 %weights_cache_data_M_elems_V_6_15_load = load i6 %weights_cache_data_M_elems_V_6_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_15_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1034" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:91 %lshr_ln65_8 = lshr i256 %weights_addr_44_read, i256 %zext_ln65_8_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_8"/></StgValue>
</operation>

<operation id="1035" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:92 %trunc_ln65_16 = trunc i256 %lshr_ln65_8

]]></Node>
<StgValue><ssdm name="trunc_ln65_16"/></StgValue>
</operation>

<operation id="1036" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:98 %weights_addr_45_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_45

]]></Node>
<StgValue><ssdm name="weights_addr_45_read"/></StgValue>
</operation>

<operation id="1037" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:105 %weights_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_64_req"/></StgValue>
</operation>

<operation id="1038" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:113 %weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_65_req"/></StgValue>
</operation>

<operation id="1039" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:121 %weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_66_req"/></StgValue>
</operation>

<operation id="1040" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:129 %weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_67_req"/></StgValue>
</operation>

<operation id="1041" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:137 %weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_68_req"/></StgValue>
</operation>

<operation id="1042" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:145 %weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_69_req"/></StgValue>
</operation>

<operation id="1043" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:278 %weights_cache_data_M_elems_V_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_addr"/></StgValue>
</operation>

<operation id="1044" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:279 %weights_cache_data_M_elems_V_8_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_1_addr"/></StgValue>
</operation>

<operation id="1045" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:280 %weights_cache_data_M_elems_V_8_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_2_addr"/></StgValue>
</operation>

<operation id="1046" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:281 %weights_cache_data_M_elems_V_8_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_3_addr"/></StgValue>
</operation>

<operation id="1047" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:282 %weights_cache_data_M_elems_V_8_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_4_addr"/></StgValue>
</operation>

<operation id="1048" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:283 %weights_cache_data_M_elems_V_8_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_5_addr"/></StgValue>
</operation>

<operation id="1049" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:284 %weights_cache_data_M_elems_V_8_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_6_addr"/></StgValue>
</operation>

<operation id="1050" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:285 %weights_cache_data_M_elems_V_8_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_7_addr"/></StgValue>
</operation>

<operation id="1051" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:286 %weights_cache_data_M_elems_V_8_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_8_addr"/></StgValue>
</operation>

<operation id="1052" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:287 %weights_cache_data_M_elems_V_8_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_9_addr"/></StgValue>
</operation>

<operation id="1053" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:288 %weights_cache_data_M_elems_V_8_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_10_addr"/></StgValue>
</operation>

<operation id="1054" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:289 %weights_cache_data_M_elems_V_8_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_11_addr"/></StgValue>
</operation>

<operation id="1055" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:290 %weights_cache_data_M_elems_V_8_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_12_addr"/></StgValue>
</operation>

<operation id="1056" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:291 %weights_cache_data_M_elems_V_8_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_13_addr"/></StgValue>
</operation>

<operation id="1057" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:292 %weights_cache_data_M_elems_V_8_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_14_addr"/></StgValue>
</operation>

<operation id="1058" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:293 %weights_cache_data_M_elems_V_8_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_8_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_15_addr"/></StgValue>
</operation>

<operation id="1059" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1060" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1061" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1062" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1063" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1064" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1065" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1066" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1067" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1068" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1069" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1070" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1071" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1072" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1073" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1074" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:8 %store_ln65 = store i16 %trunc_ln65_16, i6 %weights_cache_data_M_elems_V_8_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1075" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:8 %weights_cache_data_M_elems_V_6_load = load i6 %weights_cache_data_M_elems_V_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_load"/></StgValue>
</operation>

<operation id="1076" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:9 %weights_cache_data_M_elems_V_7_load = load i6 %weights_cache_data_M_elems_V_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_load"/></StgValue>
</operation>

<operation id="1077" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:24 %weights_cache_data_M_elems_V_6_1_load = load i6 %weights_cache_data_M_elems_V_6_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_1_load"/></StgValue>
</operation>

<operation id="1078" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:25 %weights_cache_data_M_elems_V_7_1_load = load i6 %weights_cache_data_M_elems_V_7_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_1_load"/></StgValue>
</operation>

<operation id="1079" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:40 %weights_cache_data_M_elems_V_6_2_load = load i6 %weights_cache_data_M_elems_V_6_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_2_load"/></StgValue>
</operation>

<operation id="1080" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:41 %weights_cache_data_M_elems_V_7_2_load = load i6 %weights_cache_data_M_elems_V_7_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_2_load"/></StgValue>
</operation>

<operation id="1081" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:56 %weights_cache_data_M_elems_V_6_3_load = load i6 %weights_cache_data_M_elems_V_6_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_3_load"/></StgValue>
</operation>

<operation id="1082" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:57 %weights_cache_data_M_elems_V_7_3_load = load i6 %weights_cache_data_M_elems_V_7_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_3_load"/></StgValue>
</operation>

<operation id="1083" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:72 %weights_cache_data_M_elems_V_6_4_load = load i6 %weights_cache_data_M_elems_V_6_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_4_load"/></StgValue>
</operation>

<operation id="1084" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:73 %weights_cache_data_M_elems_V_7_4_load = load i6 %weights_cache_data_M_elems_V_7_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_4_load"/></StgValue>
</operation>

<operation id="1085" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:88 %weights_cache_data_M_elems_V_6_5_load = load i6 %weights_cache_data_M_elems_V_6_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_5_load"/></StgValue>
</operation>

<operation id="1086" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:89 %weights_cache_data_M_elems_V_7_5_load = load i6 %weights_cache_data_M_elems_V_7_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_5_load"/></StgValue>
</operation>

<operation id="1087" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:104 %weights_cache_data_M_elems_V_6_6_load = load i6 %weights_cache_data_M_elems_V_6_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_6_load"/></StgValue>
</operation>

<operation id="1088" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:105 %weights_cache_data_M_elems_V_7_6_load = load i6 %weights_cache_data_M_elems_V_7_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_6_load"/></StgValue>
</operation>

<operation id="1089" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:120 %weights_cache_data_M_elems_V_6_7_load = load i6 %weights_cache_data_M_elems_V_6_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_7_load"/></StgValue>
</operation>

<operation id="1090" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:121 %weights_cache_data_M_elems_V_7_7_load = load i6 %weights_cache_data_M_elems_V_7_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_7_load"/></StgValue>
</operation>

<operation id="1091" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:136 %weights_cache_data_M_elems_V_6_8_load = load i6 %weights_cache_data_M_elems_V_6_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_8_load"/></StgValue>
</operation>

<operation id="1092" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:137 %weights_cache_data_M_elems_V_7_8_load = load i6 %weights_cache_data_M_elems_V_7_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_8_load"/></StgValue>
</operation>

<operation id="1093" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:152 %weights_cache_data_M_elems_V_6_9_load = load i6 %weights_cache_data_M_elems_V_6_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_9_load"/></StgValue>
</operation>

<operation id="1094" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:153 %weights_cache_data_M_elems_V_7_9_load = load i6 %weights_cache_data_M_elems_V_7_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_9_load"/></StgValue>
</operation>

<operation id="1095" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:168 %weights_cache_data_M_elems_V_6_10_load = load i6 %weights_cache_data_M_elems_V_6_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_10_load"/></StgValue>
</operation>

<operation id="1096" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:169 %weights_cache_data_M_elems_V_7_10_load = load i6 %weights_cache_data_M_elems_V_7_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_10_load"/></StgValue>
</operation>

<operation id="1097" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:184 %weights_cache_data_M_elems_V_6_11_load = load i6 %weights_cache_data_M_elems_V_6_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_11_load"/></StgValue>
</operation>

<operation id="1098" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:185 %weights_cache_data_M_elems_V_7_11_load = load i6 %weights_cache_data_M_elems_V_7_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_11_load"/></StgValue>
</operation>

<operation id="1099" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:200 %weights_cache_data_M_elems_V_6_12_load = load i6 %weights_cache_data_M_elems_V_6_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_12_load"/></StgValue>
</operation>

<operation id="1100" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:201 %weights_cache_data_M_elems_V_7_12_load = load i6 %weights_cache_data_M_elems_V_7_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_12_load"/></StgValue>
</operation>

<operation id="1101" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:216 %weights_cache_data_M_elems_V_6_13_load = load i6 %weights_cache_data_M_elems_V_6_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_13_load"/></StgValue>
</operation>

<operation id="1102" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:217 %weights_cache_data_M_elems_V_7_13_load = load i6 %weights_cache_data_M_elems_V_7_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_13_load"/></StgValue>
</operation>

<operation id="1103" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:232 %weights_cache_data_M_elems_V_6_14_load = load i6 %weights_cache_data_M_elems_V_6_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_14_load"/></StgValue>
</operation>

<operation id="1104" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:233 %weights_cache_data_M_elems_V_7_14_load = load i6 %weights_cache_data_M_elems_V_7_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_14_load"/></StgValue>
</operation>

<operation id="1105" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:248 %weights_cache_data_M_elems_V_6_15_load = load i6 %weights_cache_data_M_elems_V_6_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_6_15_load"/></StgValue>
</operation>

<operation id="1106" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:249 %weights_cache_data_M_elems_V_7_15_load = load i6 %weights_cache_data_M_elems_V_7_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_15_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1107" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:99 %lshr_ln65_9 = lshr i256 %weights_addr_45_read, i256 %zext_ln65_9_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_9"/></StgValue>
</operation>

<operation id="1108" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:100 %trunc_ln65_18 = trunc i256 %lshr_ln65_9

]]></Node>
<StgValue><ssdm name="trunc_ln65_18"/></StgValue>
</operation>

<operation id="1109" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:106 %weights_addr_46_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_46

]]></Node>
<StgValue><ssdm name="weights_addr_46_read"/></StgValue>
</operation>

<operation id="1110" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:113 %weights_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_65_req"/></StgValue>
</operation>

<operation id="1111" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:121 %weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_66_req"/></StgValue>
</operation>

<operation id="1112" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:129 %weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_67_req"/></StgValue>
</operation>

<operation id="1113" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:137 %weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_68_req"/></StgValue>
</operation>

<operation id="1114" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:145 %weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_69_req"/></StgValue>
</operation>

<operation id="1115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:294 %weights_cache_data_M_elems_V_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_addr"/></StgValue>
</operation>

<operation id="1116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:295 %weights_cache_data_M_elems_V_9_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_1_addr"/></StgValue>
</operation>

<operation id="1117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:296 %weights_cache_data_M_elems_V_9_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_2_addr"/></StgValue>
</operation>

<operation id="1118" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:297 %weights_cache_data_M_elems_V_9_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_3_addr"/></StgValue>
</operation>

<operation id="1119" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:298 %weights_cache_data_M_elems_V_9_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_4_addr"/></StgValue>
</operation>

<operation id="1120" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:299 %weights_cache_data_M_elems_V_9_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_5_addr"/></StgValue>
</operation>

<operation id="1121" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:300 %weights_cache_data_M_elems_V_9_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_6_addr"/></StgValue>
</operation>

<operation id="1122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:301 %weights_cache_data_M_elems_V_9_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_7_addr"/></StgValue>
</operation>

<operation id="1123" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:302 %weights_cache_data_M_elems_V_9_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_8_addr"/></StgValue>
</operation>

<operation id="1124" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:303 %weights_cache_data_M_elems_V_9_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_9_addr"/></StgValue>
</operation>

<operation id="1125" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:304 %weights_cache_data_M_elems_V_9_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_10_addr"/></StgValue>
</operation>

<operation id="1126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:305 %weights_cache_data_M_elems_V_9_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_11_addr"/></StgValue>
</operation>

<operation id="1127" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:306 %weights_cache_data_M_elems_V_9_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_12_addr"/></StgValue>
</operation>

<operation id="1128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:307 %weights_cache_data_M_elems_V_9_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_13_addr"/></StgValue>
</operation>

<operation id="1129" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:308 %weights_cache_data_M_elems_V_9_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_14_addr"/></StgValue>
</operation>

<operation id="1130" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:309 %weights_cache_data_M_elems_V_9_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_9_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_15_addr"/></StgValue>
</operation>

<operation id="1131" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1132" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1133" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1134" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1135" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1136" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1137" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1138" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1139" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1140" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1141" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1142" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1143" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1144" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1145" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1146" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:9 %store_ln65 = store i16 %trunc_ln65_18, i6 %weights_cache_data_M_elems_V_9_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1147" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:9 %weights_cache_data_M_elems_V_7_load = load i6 %weights_cache_data_M_elems_V_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_load"/></StgValue>
</operation>

<operation id="1148" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:10 %weights_cache_data_M_elems_V_8_load = load i6 %weights_cache_data_M_elems_V_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_load"/></StgValue>
</operation>

<operation id="1149" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:25 %weights_cache_data_M_elems_V_7_1_load = load i6 %weights_cache_data_M_elems_V_7_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_1_load"/></StgValue>
</operation>

<operation id="1150" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:26 %weights_cache_data_M_elems_V_8_1_load = load i6 %weights_cache_data_M_elems_V_8_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_1_load"/></StgValue>
</operation>

<operation id="1151" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:41 %weights_cache_data_M_elems_V_7_2_load = load i6 %weights_cache_data_M_elems_V_7_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_2_load"/></StgValue>
</operation>

<operation id="1152" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:42 %weights_cache_data_M_elems_V_8_2_load = load i6 %weights_cache_data_M_elems_V_8_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_2_load"/></StgValue>
</operation>

<operation id="1153" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:57 %weights_cache_data_M_elems_V_7_3_load = load i6 %weights_cache_data_M_elems_V_7_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_3_load"/></StgValue>
</operation>

<operation id="1154" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:58 %weights_cache_data_M_elems_V_8_3_load = load i6 %weights_cache_data_M_elems_V_8_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_3_load"/></StgValue>
</operation>

<operation id="1155" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:73 %weights_cache_data_M_elems_V_7_4_load = load i6 %weights_cache_data_M_elems_V_7_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_4_load"/></StgValue>
</operation>

<operation id="1156" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:74 %weights_cache_data_M_elems_V_8_4_load = load i6 %weights_cache_data_M_elems_V_8_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_4_load"/></StgValue>
</operation>

<operation id="1157" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:89 %weights_cache_data_M_elems_V_7_5_load = load i6 %weights_cache_data_M_elems_V_7_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_5_load"/></StgValue>
</operation>

<operation id="1158" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:90 %weights_cache_data_M_elems_V_8_5_load = load i6 %weights_cache_data_M_elems_V_8_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_5_load"/></StgValue>
</operation>

<operation id="1159" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:105 %weights_cache_data_M_elems_V_7_6_load = load i6 %weights_cache_data_M_elems_V_7_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_6_load"/></StgValue>
</operation>

<operation id="1160" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:106 %weights_cache_data_M_elems_V_8_6_load = load i6 %weights_cache_data_M_elems_V_8_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_6_load"/></StgValue>
</operation>

<operation id="1161" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:121 %weights_cache_data_M_elems_V_7_7_load = load i6 %weights_cache_data_M_elems_V_7_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_7_load"/></StgValue>
</operation>

<operation id="1162" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:122 %weights_cache_data_M_elems_V_8_7_load = load i6 %weights_cache_data_M_elems_V_8_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_7_load"/></StgValue>
</operation>

<operation id="1163" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:137 %weights_cache_data_M_elems_V_7_8_load = load i6 %weights_cache_data_M_elems_V_7_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_8_load"/></StgValue>
</operation>

<operation id="1164" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:138 %weights_cache_data_M_elems_V_8_8_load = load i6 %weights_cache_data_M_elems_V_8_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_8_load"/></StgValue>
</operation>

<operation id="1165" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:153 %weights_cache_data_M_elems_V_7_9_load = load i6 %weights_cache_data_M_elems_V_7_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_9_load"/></StgValue>
</operation>

<operation id="1166" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:154 %weights_cache_data_M_elems_V_8_9_load = load i6 %weights_cache_data_M_elems_V_8_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_9_load"/></StgValue>
</operation>

<operation id="1167" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:169 %weights_cache_data_M_elems_V_7_10_load = load i6 %weights_cache_data_M_elems_V_7_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_10_load"/></StgValue>
</operation>

<operation id="1168" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:170 %weights_cache_data_M_elems_V_8_10_load = load i6 %weights_cache_data_M_elems_V_8_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_10_load"/></StgValue>
</operation>

<operation id="1169" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:185 %weights_cache_data_M_elems_V_7_11_load = load i6 %weights_cache_data_M_elems_V_7_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_11_load"/></StgValue>
</operation>

<operation id="1170" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:186 %weights_cache_data_M_elems_V_8_11_load = load i6 %weights_cache_data_M_elems_V_8_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_11_load"/></StgValue>
</operation>

<operation id="1171" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:201 %weights_cache_data_M_elems_V_7_12_load = load i6 %weights_cache_data_M_elems_V_7_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_12_load"/></StgValue>
</operation>

<operation id="1172" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:202 %weights_cache_data_M_elems_V_8_12_load = load i6 %weights_cache_data_M_elems_V_8_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_12_load"/></StgValue>
</operation>

<operation id="1173" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:217 %weights_cache_data_M_elems_V_7_13_load = load i6 %weights_cache_data_M_elems_V_7_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_13_load"/></StgValue>
</operation>

<operation id="1174" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:218 %weights_cache_data_M_elems_V_8_13_load = load i6 %weights_cache_data_M_elems_V_8_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_13_load"/></StgValue>
</operation>

<operation id="1175" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:233 %weights_cache_data_M_elems_V_7_14_load = load i6 %weights_cache_data_M_elems_V_7_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_14_load"/></StgValue>
</operation>

<operation id="1176" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:234 %weights_cache_data_M_elems_V_8_14_load = load i6 %weights_cache_data_M_elems_V_8_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_14_load"/></StgValue>
</operation>

<operation id="1177" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:249 %weights_cache_data_M_elems_V_7_15_load = load i6 %weights_cache_data_M_elems_V_7_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_7_15_load"/></StgValue>
</operation>

<operation id="1178" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:250 %weights_cache_data_M_elems_V_8_15_load = load i6 %weights_cache_data_M_elems_V_8_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_15_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1179" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:107 %lshr_ln65_10 = lshr i256 %weights_addr_46_read, i256 %zext_ln65_10_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_10"/></StgValue>
</operation>

<operation id="1180" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:108 %trunc_ln65_20 = trunc i256 %lshr_ln65_10

]]></Node>
<StgValue><ssdm name="trunc_ln65_20"/></StgValue>
</operation>

<operation id="1181" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:114 %weights_addr_47_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_47

]]></Node>
<StgValue><ssdm name="weights_addr_47_read"/></StgValue>
</operation>

<operation id="1182" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:121 %weights_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_66_req"/></StgValue>
</operation>

<operation id="1183" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:129 %weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_67_req"/></StgValue>
</operation>

<operation id="1184" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:137 %weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_68_req"/></StgValue>
</operation>

<operation id="1185" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:145 %weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_69_req"/></StgValue>
</operation>

<operation id="1186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:310 %weights_cache_data_M_elems_V_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_addr"/></StgValue>
</operation>

<operation id="1187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:311 %weights_cache_data_M_elems_V_10_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_1_addr"/></StgValue>
</operation>

<operation id="1188" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:312 %weights_cache_data_M_elems_V_10_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_2_addr"/></StgValue>
</operation>

<operation id="1189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:313 %weights_cache_data_M_elems_V_10_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_3_addr"/></StgValue>
</operation>

<operation id="1190" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:314 %weights_cache_data_M_elems_V_10_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_4_addr"/></StgValue>
</operation>

<operation id="1191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:315 %weights_cache_data_M_elems_V_10_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_5_addr"/></StgValue>
</operation>

<operation id="1192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:316 %weights_cache_data_M_elems_V_10_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_6_addr"/></StgValue>
</operation>

<operation id="1193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:317 %weights_cache_data_M_elems_V_10_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_7_addr"/></StgValue>
</operation>

<operation id="1194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:318 %weights_cache_data_M_elems_V_10_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_8_addr"/></StgValue>
</operation>

<operation id="1195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:319 %weights_cache_data_M_elems_V_10_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_9_addr"/></StgValue>
</operation>

<operation id="1196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:320 %weights_cache_data_M_elems_V_10_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_10_addr"/></StgValue>
</operation>

<operation id="1197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:321 %weights_cache_data_M_elems_V_10_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_11_addr"/></StgValue>
</operation>

<operation id="1198" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:322 %weights_cache_data_M_elems_V_10_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_12_addr"/></StgValue>
</operation>

<operation id="1199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:323 %weights_cache_data_M_elems_V_10_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_13_addr"/></StgValue>
</operation>

<operation id="1200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:324 %weights_cache_data_M_elems_V_10_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_14_addr"/></StgValue>
</operation>

<operation id="1201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:325 %weights_cache_data_M_elems_V_10_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_10_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_15_addr"/></StgValue>
</operation>

<operation id="1202" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1203" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1204" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1205" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1206" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1207" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1208" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1209" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1210" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1211" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1212" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1213" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1214" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1215" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1216" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1217" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:10 %store_ln65 = store i16 %trunc_ln65_20, i6 %weights_cache_data_M_elems_V_10_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1218" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:10 %weights_cache_data_M_elems_V_8_load = load i6 %weights_cache_data_M_elems_V_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_load"/></StgValue>
</operation>

<operation id="1219" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:11 %weights_cache_data_M_elems_V_9_load = load i6 %weights_cache_data_M_elems_V_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_load"/></StgValue>
</operation>

<operation id="1220" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:26 %weights_cache_data_M_elems_V_8_1_load = load i6 %weights_cache_data_M_elems_V_8_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_1_load"/></StgValue>
</operation>

<operation id="1221" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:27 %weights_cache_data_M_elems_V_9_1_load = load i6 %weights_cache_data_M_elems_V_9_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_1_load"/></StgValue>
</operation>

<operation id="1222" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:42 %weights_cache_data_M_elems_V_8_2_load = load i6 %weights_cache_data_M_elems_V_8_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_2_load"/></StgValue>
</operation>

<operation id="1223" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:43 %weights_cache_data_M_elems_V_9_2_load = load i6 %weights_cache_data_M_elems_V_9_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_2_load"/></StgValue>
</operation>

<operation id="1224" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:58 %weights_cache_data_M_elems_V_8_3_load = load i6 %weights_cache_data_M_elems_V_8_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_3_load"/></StgValue>
</operation>

<operation id="1225" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:59 %weights_cache_data_M_elems_V_9_3_load = load i6 %weights_cache_data_M_elems_V_9_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_3_load"/></StgValue>
</operation>

<operation id="1226" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:74 %weights_cache_data_M_elems_V_8_4_load = load i6 %weights_cache_data_M_elems_V_8_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_4_load"/></StgValue>
</operation>

<operation id="1227" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:75 %weights_cache_data_M_elems_V_9_4_load = load i6 %weights_cache_data_M_elems_V_9_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_4_load"/></StgValue>
</operation>

<operation id="1228" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:90 %weights_cache_data_M_elems_V_8_5_load = load i6 %weights_cache_data_M_elems_V_8_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_5_load"/></StgValue>
</operation>

<operation id="1229" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:91 %weights_cache_data_M_elems_V_9_5_load = load i6 %weights_cache_data_M_elems_V_9_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_5_load"/></StgValue>
</operation>

<operation id="1230" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:106 %weights_cache_data_M_elems_V_8_6_load = load i6 %weights_cache_data_M_elems_V_8_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_6_load"/></StgValue>
</operation>

<operation id="1231" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:107 %weights_cache_data_M_elems_V_9_6_load = load i6 %weights_cache_data_M_elems_V_9_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_6_load"/></StgValue>
</operation>

<operation id="1232" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:122 %weights_cache_data_M_elems_V_8_7_load = load i6 %weights_cache_data_M_elems_V_8_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_7_load"/></StgValue>
</operation>

<operation id="1233" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:123 %weights_cache_data_M_elems_V_9_7_load = load i6 %weights_cache_data_M_elems_V_9_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_7_load"/></StgValue>
</operation>

<operation id="1234" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:138 %weights_cache_data_M_elems_V_8_8_load = load i6 %weights_cache_data_M_elems_V_8_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_8_load"/></StgValue>
</operation>

<operation id="1235" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:139 %weights_cache_data_M_elems_V_9_8_load = load i6 %weights_cache_data_M_elems_V_9_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_8_load"/></StgValue>
</operation>

<operation id="1236" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:154 %weights_cache_data_M_elems_V_8_9_load = load i6 %weights_cache_data_M_elems_V_8_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_9_load"/></StgValue>
</operation>

<operation id="1237" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:155 %weights_cache_data_M_elems_V_9_9_load = load i6 %weights_cache_data_M_elems_V_9_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_9_load"/></StgValue>
</operation>

<operation id="1238" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:170 %weights_cache_data_M_elems_V_8_10_load = load i6 %weights_cache_data_M_elems_V_8_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_10_load"/></StgValue>
</operation>

<operation id="1239" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:171 %weights_cache_data_M_elems_V_9_10_load = load i6 %weights_cache_data_M_elems_V_9_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_10_load"/></StgValue>
</operation>

<operation id="1240" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:186 %weights_cache_data_M_elems_V_8_11_load = load i6 %weights_cache_data_M_elems_V_8_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_11_load"/></StgValue>
</operation>

<operation id="1241" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:187 %weights_cache_data_M_elems_V_9_11_load = load i6 %weights_cache_data_M_elems_V_9_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_11_load"/></StgValue>
</operation>

<operation id="1242" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:202 %weights_cache_data_M_elems_V_8_12_load = load i6 %weights_cache_data_M_elems_V_8_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_12_load"/></StgValue>
</operation>

<operation id="1243" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:203 %weights_cache_data_M_elems_V_9_12_load = load i6 %weights_cache_data_M_elems_V_9_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_12_load"/></StgValue>
</operation>

<operation id="1244" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:218 %weights_cache_data_M_elems_V_8_13_load = load i6 %weights_cache_data_M_elems_V_8_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_13_load"/></StgValue>
</operation>

<operation id="1245" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:219 %weights_cache_data_M_elems_V_9_13_load = load i6 %weights_cache_data_M_elems_V_9_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_13_load"/></StgValue>
</operation>

<operation id="1246" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:234 %weights_cache_data_M_elems_V_8_14_load = load i6 %weights_cache_data_M_elems_V_8_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_14_load"/></StgValue>
</operation>

<operation id="1247" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:235 %weights_cache_data_M_elems_V_9_14_load = load i6 %weights_cache_data_M_elems_V_9_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_14_load"/></StgValue>
</operation>

<operation id="1248" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:250 %weights_cache_data_M_elems_V_8_15_load = load i6 %weights_cache_data_M_elems_V_8_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_8_15_load"/></StgValue>
</operation>

<operation id="1249" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:251 %weights_cache_data_M_elems_V_9_15_load = load i6 %weights_cache_data_M_elems_V_9_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_15_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1250" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:115 %lshr_ln65_11 = lshr i256 %weights_addr_47_read, i256 %zext_ln65_11_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_11"/></StgValue>
</operation>

<operation id="1251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:116 %trunc_ln65_22 = trunc i256 %lshr_ln65_11

]]></Node>
<StgValue><ssdm name="trunc_ln65_22"/></StgValue>
</operation>

<operation id="1252" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:122 %weights_addr_48_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_48

]]></Node>
<StgValue><ssdm name="weights_addr_48_read"/></StgValue>
</operation>

<operation id="1253" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:129 %weights_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_67_req"/></StgValue>
</operation>

<operation id="1254" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:137 %weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_68_req"/></StgValue>
</operation>

<operation id="1255" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:145 %weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_69_req"/></StgValue>
</operation>

<operation id="1256" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:326 %weights_cache_data_M_elems_V_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_addr"/></StgValue>
</operation>

<operation id="1257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:327 %weights_cache_data_M_elems_V_11_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_1_addr"/></StgValue>
</operation>

<operation id="1258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:328 %weights_cache_data_M_elems_V_11_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_2_addr"/></StgValue>
</operation>

<operation id="1259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:329 %weights_cache_data_M_elems_V_11_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_3_addr"/></StgValue>
</operation>

<operation id="1260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:330 %weights_cache_data_M_elems_V_11_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_4_addr"/></StgValue>
</operation>

<operation id="1261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:331 %weights_cache_data_M_elems_V_11_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_5_addr"/></StgValue>
</operation>

<operation id="1262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:332 %weights_cache_data_M_elems_V_11_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_6_addr"/></StgValue>
</operation>

<operation id="1263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:333 %weights_cache_data_M_elems_V_11_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_7_addr"/></StgValue>
</operation>

<operation id="1264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:334 %weights_cache_data_M_elems_V_11_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_8_addr"/></StgValue>
</operation>

<operation id="1265" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:335 %weights_cache_data_M_elems_V_11_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_9_addr"/></StgValue>
</operation>

<operation id="1266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:336 %weights_cache_data_M_elems_V_11_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_10_addr"/></StgValue>
</operation>

<operation id="1267" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:337 %weights_cache_data_M_elems_V_11_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_11_addr"/></StgValue>
</operation>

<operation id="1268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:338 %weights_cache_data_M_elems_V_11_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_12_addr"/></StgValue>
</operation>

<operation id="1269" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:339 %weights_cache_data_M_elems_V_11_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_13_addr"/></StgValue>
</operation>

<operation id="1270" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:340 %weights_cache_data_M_elems_V_11_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_14_addr"/></StgValue>
</operation>

<operation id="1271" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:341 %weights_cache_data_M_elems_V_11_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_11_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_15_addr"/></StgValue>
</operation>

<operation id="1272" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1273" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1274" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1275" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1276" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1277" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1278" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1279" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1280" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1281" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1282" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1283" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1284" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1285" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1286" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1287" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:11 %store_ln65 = store i16 %trunc_ln65_22, i6 %weights_cache_data_M_elems_V_11_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1288" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:11 %weights_cache_data_M_elems_V_9_load = load i6 %weights_cache_data_M_elems_V_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_load"/></StgValue>
</operation>

<operation id="1289" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:12 %weights_cache_data_M_elems_V_10_load = load i6 %weights_cache_data_M_elems_V_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_load"/></StgValue>
</operation>

<operation id="1290" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:27 %weights_cache_data_M_elems_V_9_1_load = load i6 %weights_cache_data_M_elems_V_9_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_1_load"/></StgValue>
</operation>

<operation id="1291" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:28 %weights_cache_data_M_elems_V_10_1_load = load i6 %weights_cache_data_M_elems_V_10_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_1_load"/></StgValue>
</operation>

<operation id="1292" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:43 %weights_cache_data_M_elems_V_9_2_load = load i6 %weights_cache_data_M_elems_V_9_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_2_load"/></StgValue>
</operation>

<operation id="1293" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:44 %weights_cache_data_M_elems_V_10_2_load = load i6 %weights_cache_data_M_elems_V_10_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_2_load"/></StgValue>
</operation>

<operation id="1294" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:59 %weights_cache_data_M_elems_V_9_3_load = load i6 %weights_cache_data_M_elems_V_9_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_3_load"/></StgValue>
</operation>

<operation id="1295" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:60 %weights_cache_data_M_elems_V_10_3_load = load i6 %weights_cache_data_M_elems_V_10_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_3_load"/></StgValue>
</operation>

<operation id="1296" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:75 %weights_cache_data_M_elems_V_9_4_load = load i6 %weights_cache_data_M_elems_V_9_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_4_load"/></StgValue>
</operation>

<operation id="1297" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:76 %weights_cache_data_M_elems_V_10_4_load = load i6 %weights_cache_data_M_elems_V_10_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_4_load"/></StgValue>
</operation>

<operation id="1298" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:91 %weights_cache_data_M_elems_V_9_5_load = load i6 %weights_cache_data_M_elems_V_9_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_5_load"/></StgValue>
</operation>

<operation id="1299" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:92 %weights_cache_data_M_elems_V_10_5_load = load i6 %weights_cache_data_M_elems_V_10_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_5_load"/></StgValue>
</operation>

<operation id="1300" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:107 %weights_cache_data_M_elems_V_9_6_load = load i6 %weights_cache_data_M_elems_V_9_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_6_load"/></StgValue>
</operation>

<operation id="1301" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:108 %weights_cache_data_M_elems_V_10_6_load = load i6 %weights_cache_data_M_elems_V_10_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_6_load"/></StgValue>
</operation>

<operation id="1302" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:123 %weights_cache_data_M_elems_V_9_7_load = load i6 %weights_cache_data_M_elems_V_9_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_7_load"/></StgValue>
</operation>

<operation id="1303" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:124 %weights_cache_data_M_elems_V_10_7_load = load i6 %weights_cache_data_M_elems_V_10_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_7_load"/></StgValue>
</operation>

<operation id="1304" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:139 %weights_cache_data_M_elems_V_9_8_load = load i6 %weights_cache_data_M_elems_V_9_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_8_load"/></StgValue>
</operation>

<operation id="1305" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:140 %weights_cache_data_M_elems_V_10_8_load = load i6 %weights_cache_data_M_elems_V_10_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_8_load"/></StgValue>
</operation>

<operation id="1306" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:155 %weights_cache_data_M_elems_V_9_9_load = load i6 %weights_cache_data_M_elems_V_9_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_9_load"/></StgValue>
</operation>

<operation id="1307" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:156 %weights_cache_data_M_elems_V_10_9_load = load i6 %weights_cache_data_M_elems_V_10_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_9_load"/></StgValue>
</operation>

<operation id="1308" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:171 %weights_cache_data_M_elems_V_9_10_load = load i6 %weights_cache_data_M_elems_V_9_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_10_load"/></StgValue>
</operation>

<operation id="1309" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:172 %weights_cache_data_M_elems_V_10_10_load = load i6 %weights_cache_data_M_elems_V_10_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_10_load"/></StgValue>
</operation>

<operation id="1310" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:187 %weights_cache_data_M_elems_V_9_11_load = load i6 %weights_cache_data_M_elems_V_9_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_11_load"/></StgValue>
</operation>

<operation id="1311" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:188 %weights_cache_data_M_elems_V_10_11_load = load i6 %weights_cache_data_M_elems_V_10_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_11_load"/></StgValue>
</operation>

<operation id="1312" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:203 %weights_cache_data_M_elems_V_9_12_load = load i6 %weights_cache_data_M_elems_V_9_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_12_load"/></StgValue>
</operation>

<operation id="1313" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:204 %weights_cache_data_M_elems_V_10_12_load = load i6 %weights_cache_data_M_elems_V_10_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_12_load"/></StgValue>
</operation>

<operation id="1314" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:219 %weights_cache_data_M_elems_V_9_13_load = load i6 %weights_cache_data_M_elems_V_9_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_13_load"/></StgValue>
</operation>

<operation id="1315" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:220 %weights_cache_data_M_elems_V_10_13_load = load i6 %weights_cache_data_M_elems_V_10_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_13_load"/></StgValue>
</operation>

<operation id="1316" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:235 %weights_cache_data_M_elems_V_9_14_load = load i6 %weights_cache_data_M_elems_V_9_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_14_load"/></StgValue>
</operation>

<operation id="1317" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:236 %weights_cache_data_M_elems_V_10_14_load = load i6 %weights_cache_data_M_elems_V_10_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_14_load"/></StgValue>
</operation>

<operation id="1318" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:251 %weights_cache_data_M_elems_V_9_15_load = load i6 %weights_cache_data_M_elems_V_9_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_9_15_load"/></StgValue>
</operation>

<operation id="1319" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:252 %weights_cache_data_M_elems_V_10_15_load = load i6 %weights_cache_data_M_elems_V_10_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_15_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1320" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:123 %lshr_ln65_12 = lshr i256 %weights_addr_48_read, i256 %zext_ln65_12_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_12"/></StgValue>
</operation>

<operation id="1321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:124 %trunc_ln65_24 = trunc i256 %lshr_ln65_12

]]></Node>
<StgValue><ssdm name="trunc_ln65_24"/></StgValue>
</operation>

<operation id="1322" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:130 %weights_addr_49_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_49

]]></Node>
<StgValue><ssdm name="weights_addr_49_read"/></StgValue>
</operation>

<operation id="1323" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:137 %weights_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_68_req"/></StgValue>
</operation>

<operation id="1324" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:145 %weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_69_req"/></StgValue>
</operation>

<operation id="1325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:342 %weights_cache_data_M_elems_V_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_addr"/></StgValue>
</operation>

<operation id="1326" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:343 %weights_cache_data_M_elems_V_12_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_1_addr"/></StgValue>
</operation>

<operation id="1327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:344 %weights_cache_data_M_elems_V_12_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_2_addr"/></StgValue>
</operation>

<operation id="1328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:345 %weights_cache_data_M_elems_V_12_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_3_addr"/></StgValue>
</operation>

<operation id="1329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:346 %weights_cache_data_M_elems_V_12_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_4_addr"/></StgValue>
</operation>

<operation id="1330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:347 %weights_cache_data_M_elems_V_12_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_5_addr"/></StgValue>
</operation>

<operation id="1331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:348 %weights_cache_data_M_elems_V_12_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_6_addr"/></StgValue>
</operation>

<operation id="1332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:349 %weights_cache_data_M_elems_V_12_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_7_addr"/></StgValue>
</operation>

<operation id="1333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:350 %weights_cache_data_M_elems_V_12_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_8_addr"/></StgValue>
</operation>

<operation id="1334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:351 %weights_cache_data_M_elems_V_12_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_9_addr"/></StgValue>
</operation>

<operation id="1335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:352 %weights_cache_data_M_elems_V_12_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_10_addr"/></StgValue>
</operation>

<operation id="1336" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:353 %weights_cache_data_M_elems_V_12_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_11_addr"/></StgValue>
</operation>

<operation id="1337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:354 %weights_cache_data_M_elems_V_12_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_12_addr"/></StgValue>
</operation>

<operation id="1338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:355 %weights_cache_data_M_elems_V_12_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_13_addr"/></StgValue>
</operation>

<operation id="1339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:356 %weights_cache_data_M_elems_V_12_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_14_addr"/></StgValue>
</operation>

<operation id="1340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:357 %weights_cache_data_M_elems_V_12_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_12_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_15_addr"/></StgValue>
</operation>

<operation id="1341" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1342" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1343" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1344" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1345" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1346" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1347" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1348" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1349" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1350" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1351" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1352" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1353" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1354" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1355" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1356" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:12 %store_ln65 = store i16 %trunc_ln65_24, i6 %weights_cache_data_M_elems_V_12_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1357" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:12 %weights_cache_data_M_elems_V_10_load = load i6 %weights_cache_data_M_elems_V_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_load"/></StgValue>
</operation>

<operation id="1358" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:13 %weights_cache_data_M_elems_V_11_load = load i6 %weights_cache_data_M_elems_V_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_load"/></StgValue>
</operation>

<operation id="1359" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:28 %weights_cache_data_M_elems_V_10_1_load = load i6 %weights_cache_data_M_elems_V_10_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_1_load"/></StgValue>
</operation>

<operation id="1360" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:29 %weights_cache_data_M_elems_V_11_1_load = load i6 %weights_cache_data_M_elems_V_11_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_1_load"/></StgValue>
</operation>

<operation id="1361" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:44 %weights_cache_data_M_elems_V_10_2_load = load i6 %weights_cache_data_M_elems_V_10_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_2_load"/></StgValue>
</operation>

<operation id="1362" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:45 %weights_cache_data_M_elems_V_11_2_load = load i6 %weights_cache_data_M_elems_V_11_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_2_load"/></StgValue>
</operation>

<operation id="1363" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:60 %weights_cache_data_M_elems_V_10_3_load = load i6 %weights_cache_data_M_elems_V_10_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_3_load"/></StgValue>
</operation>

<operation id="1364" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:61 %weights_cache_data_M_elems_V_11_3_load = load i6 %weights_cache_data_M_elems_V_11_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_3_load"/></StgValue>
</operation>

<operation id="1365" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:76 %weights_cache_data_M_elems_V_10_4_load = load i6 %weights_cache_data_M_elems_V_10_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_4_load"/></StgValue>
</operation>

<operation id="1366" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:77 %weights_cache_data_M_elems_V_11_4_load = load i6 %weights_cache_data_M_elems_V_11_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_4_load"/></StgValue>
</operation>

<operation id="1367" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:92 %weights_cache_data_M_elems_V_10_5_load = load i6 %weights_cache_data_M_elems_V_10_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_5_load"/></StgValue>
</operation>

<operation id="1368" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:93 %weights_cache_data_M_elems_V_11_5_load = load i6 %weights_cache_data_M_elems_V_11_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_5_load"/></StgValue>
</operation>

<operation id="1369" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:108 %weights_cache_data_M_elems_V_10_6_load = load i6 %weights_cache_data_M_elems_V_10_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_6_load"/></StgValue>
</operation>

<operation id="1370" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:109 %weights_cache_data_M_elems_V_11_6_load = load i6 %weights_cache_data_M_elems_V_11_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_6_load"/></StgValue>
</operation>

<operation id="1371" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:124 %weights_cache_data_M_elems_V_10_7_load = load i6 %weights_cache_data_M_elems_V_10_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_7_load"/></StgValue>
</operation>

<operation id="1372" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:125 %weights_cache_data_M_elems_V_11_7_load = load i6 %weights_cache_data_M_elems_V_11_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_7_load"/></StgValue>
</operation>

<operation id="1373" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:140 %weights_cache_data_M_elems_V_10_8_load = load i6 %weights_cache_data_M_elems_V_10_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_8_load"/></StgValue>
</operation>

<operation id="1374" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:141 %weights_cache_data_M_elems_V_11_8_load = load i6 %weights_cache_data_M_elems_V_11_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_8_load"/></StgValue>
</operation>

<operation id="1375" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:156 %weights_cache_data_M_elems_V_10_9_load = load i6 %weights_cache_data_M_elems_V_10_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_9_load"/></StgValue>
</operation>

<operation id="1376" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:157 %weights_cache_data_M_elems_V_11_9_load = load i6 %weights_cache_data_M_elems_V_11_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_9_load"/></StgValue>
</operation>

<operation id="1377" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:172 %weights_cache_data_M_elems_V_10_10_load = load i6 %weights_cache_data_M_elems_V_10_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_10_load"/></StgValue>
</operation>

<operation id="1378" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:173 %weights_cache_data_M_elems_V_11_10_load = load i6 %weights_cache_data_M_elems_V_11_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_10_load"/></StgValue>
</operation>

<operation id="1379" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:188 %weights_cache_data_M_elems_V_10_11_load = load i6 %weights_cache_data_M_elems_V_10_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_11_load"/></StgValue>
</operation>

<operation id="1380" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:189 %weights_cache_data_M_elems_V_11_11_load = load i6 %weights_cache_data_M_elems_V_11_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_11_load"/></StgValue>
</operation>

<operation id="1381" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:204 %weights_cache_data_M_elems_V_10_12_load = load i6 %weights_cache_data_M_elems_V_10_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_12_load"/></StgValue>
</operation>

<operation id="1382" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:205 %weights_cache_data_M_elems_V_11_12_load = load i6 %weights_cache_data_M_elems_V_11_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_12_load"/></StgValue>
</operation>

<operation id="1383" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:220 %weights_cache_data_M_elems_V_10_13_load = load i6 %weights_cache_data_M_elems_V_10_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_13_load"/></StgValue>
</operation>

<operation id="1384" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:221 %weights_cache_data_M_elems_V_11_13_load = load i6 %weights_cache_data_M_elems_V_11_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_13_load"/></StgValue>
</operation>

<operation id="1385" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:236 %weights_cache_data_M_elems_V_10_14_load = load i6 %weights_cache_data_M_elems_V_10_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_14_load"/></StgValue>
</operation>

<operation id="1386" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:237 %weights_cache_data_M_elems_V_11_14_load = load i6 %weights_cache_data_M_elems_V_11_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_14_load"/></StgValue>
</operation>

<operation id="1387" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:252 %weights_cache_data_M_elems_V_10_15_load = load i6 %weights_cache_data_M_elems_V_10_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_10_15_load"/></StgValue>
</operation>

<operation id="1388" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:253 %weights_cache_data_M_elems_V_11_15_load = load i6 %weights_cache_data_M_elems_V_11_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_15_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1389" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:131 %lshr_ln65_13 = lshr i256 %weights_addr_49_read, i256 %zext_ln65_13_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_13"/></StgValue>
</operation>

<operation id="1390" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:132 %trunc_ln65_26 = trunc i256 %lshr_ln65_13

]]></Node>
<StgValue><ssdm name="trunc_ln65_26"/></StgValue>
</operation>

<operation id="1391" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:138 %weights_addr_50_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_50

]]></Node>
<StgValue><ssdm name="weights_addr_50_read"/></StgValue>
</operation>

<operation id="1392" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split:145 %weights_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_69_req"/></StgValue>
</operation>

<operation id="1393" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:358 %weights_cache_data_M_elems_V_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_addr"/></StgValue>
</operation>

<operation id="1394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:359 %weights_cache_data_M_elems_V_13_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_1_addr"/></StgValue>
</operation>

<operation id="1395" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:360 %weights_cache_data_M_elems_V_13_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_2_addr"/></StgValue>
</operation>

<operation id="1396" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:361 %weights_cache_data_M_elems_V_13_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_3_addr"/></StgValue>
</operation>

<operation id="1397" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:362 %weights_cache_data_M_elems_V_13_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_4_addr"/></StgValue>
</operation>

<operation id="1398" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:363 %weights_cache_data_M_elems_V_13_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_5_addr"/></StgValue>
</operation>

<operation id="1399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:364 %weights_cache_data_M_elems_V_13_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_6_addr"/></StgValue>
</operation>

<operation id="1400" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:365 %weights_cache_data_M_elems_V_13_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_7_addr"/></StgValue>
</operation>

<operation id="1401" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:366 %weights_cache_data_M_elems_V_13_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_8_addr"/></StgValue>
</operation>

<operation id="1402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:367 %weights_cache_data_M_elems_V_13_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_9_addr"/></StgValue>
</operation>

<operation id="1403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:368 %weights_cache_data_M_elems_V_13_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_10_addr"/></StgValue>
</operation>

<operation id="1404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:369 %weights_cache_data_M_elems_V_13_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_11_addr"/></StgValue>
</operation>

<operation id="1405" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:370 %weights_cache_data_M_elems_V_13_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_12_addr"/></StgValue>
</operation>

<operation id="1406" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:371 %weights_cache_data_M_elems_V_13_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_13_addr"/></StgValue>
</operation>

<operation id="1407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:372 %weights_cache_data_M_elems_V_13_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_14_addr"/></StgValue>
</operation>

<operation id="1408" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:373 %weights_cache_data_M_elems_V_13_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_13_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_15_addr"/></StgValue>
</operation>

<operation id="1409" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1410" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1411" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1412" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1413" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1414" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1415" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1416" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1417" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1418" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1419" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1420" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1421" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1422" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1423" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1424" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:13 %store_ln65 = store i16 %trunc_ln65_26, i6 %weights_cache_data_M_elems_V_13_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1425" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:13 %weights_cache_data_M_elems_V_11_load = load i6 %weights_cache_data_M_elems_V_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_load"/></StgValue>
</operation>

<operation id="1426" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:14 %weights_cache_data_M_elems_V_12_load = load i6 %weights_cache_data_M_elems_V_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_load"/></StgValue>
</operation>

<operation id="1427" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:29 %weights_cache_data_M_elems_V_11_1_load = load i6 %weights_cache_data_M_elems_V_11_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_1_load"/></StgValue>
</operation>

<operation id="1428" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:30 %weights_cache_data_M_elems_V_12_1_load = load i6 %weights_cache_data_M_elems_V_12_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_1_load"/></StgValue>
</operation>

<operation id="1429" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:45 %weights_cache_data_M_elems_V_11_2_load = load i6 %weights_cache_data_M_elems_V_11_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_2_load"/></StgValue>
</operation>

<operation id="1430" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:46 %weights_cache_data_M_elems_V_12_2_load = load i6 %weights_cache_data_M_elems_V_12_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_2_load"/></StgValue>
</operation>

<operation id="1431" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:61 %weights_cache_data_M_elems_V_11_3_load = load i6 %weights_cache_data_M_elems_V_11_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_3_load"/></StgValue>
</operation>

<operation id="1432" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:62 %weights_cache_data_M_elems_V_12_3_load = load i6 %weights_cache_data_M_elems_V_12_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_3_load"/></StgValue>
</operation>

<operation id="1433" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:77 %weights_cache_data_M_elems_V_11_4_load = load i6 %weights_cache_data_M_elems_V_11_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_4_load"/></StgValue>
</operation>

<operation id="1434" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:78 %weights_cache_data_M_elems_V_12_4_load = load i6 %weights_cache_data_M_elems_V_12_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_4_load"/></StgValue>
</operation>

<operation id="1435" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:93 %weights_cache_data_M_elems_V_11_5_load = load i6 %weights_cache_data_M_elems_V_11_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_5_load"/></StgValue>
</operation>

<operation id="1436" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:94 %weights_cache_data_M_elems_V_12_5_load = load i6 %weights_cache_data_M_elems_V_12_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_5_load"/></StgValue>
</operation>

<operation id="1437" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:109 %weights_cache_data_M_elems_V_11_6_load = load i6 %weights_cache_data_M_elems_V_11_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_6_load"/></StgValue>
</operation>

<operation id="1438" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:110 %weights_cache_data_M_elems_V_12_6_load = load i6 %weights_cache_data_M_elems_V_12_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_6_load"/></StgValue>
</operation>

<operation id="1439" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:125 %weights_cache_data_M_elems_V_11_7_load = load i6 %weights_cache_data_M_elems_V_11_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_7_load"/></StgValue>
</operation>

<operation id="1440" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:126 %weights_cache_data_M_elems_V_12_7_load = load i6 %weights_cache_data_M_elems_V_12_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_7_load"/></StgValue>
</operation>

<operation id="1441" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:141 %weights_cache_data_M_elems_V_11_8_load = load i6 %weights_cache_data_M_elems_V_11_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_8_load"/></StgValue>
</operation>

<operation id="1442" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:142 %weights_cache_data_M_elems_V_12_8_load = load i6 %weights_cache_data_M_elems_V_12_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_8_load"/></StgValue>
</operation>

<operation id="1443" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:157 %weights_cache_data_M_elems_V_11_9_load = load i6 %weights_cache_data_M_elems_V_11_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_9_load"/></StgValue>
</operation>

<operation id="1444" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:158 %weights_cache_data_M_elems_V_12_9_load = load i6 %weights_cache_data_M_elems_V_12_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_9_load"/></StgValue>
</operation>

<operation id="1445" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:173 %weights_cache_data_M_elems_V_11_10_load = load i6 %weights_cache_data_M_elems_V_11_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_10_load"/></StgValue>
</operation>

<operation id="1446" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:174 %weights_cache_data_M_elems_V_12_10_load = load i6 %weights_cache_data_M_elems_V_12_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_10_load"/></StgValue>
</operation>

<operation id="1447" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:189 %weights_cache_data_M_elems_V_11_11_load = load i6 %weights_cache_data_M_elems_V_11_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_11_load"/></StgValue>
</operation>

<operation id="1448" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:190 %weights_cache_data_M_elems_V_12_11_load = load i6 %weights_cache_data_M_elems_V_12_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_11_load"/></StgValue>
</operation>

<operation id="1449" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:205 %weights_cache_data_M_elems_V_11_12_load = load i6 %weights_cache_data_M_elems_V_11_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_12_load"/></StgValue>
</operation>

<operation id="1450" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:206 %weights_cache_data_M_elems_V_12_12_load = load i6 %weights_cache_data_M_elems_V_12_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_12_load"/></StgValue>
</operation>

<operation id="1451" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:221 %weights_cache_data_M_elems_V_11_13_load = load i6 %weights_cache_data_M_elems_V_11_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_13_load"/></StgValue>
</operation>

<operation id="1452" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:222 %weights_cache_data_M_elems_V_12_13_load = load i6 %weights_cache_data_M_elems_V_12_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_13_load"/></StgValue>
</operation>

<operation id="1453" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:237 %weights_cache_data_M_elems_V_11_14_load = load i6 %weights_cache_data_M_elems_V_11_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_14_load"/></StgValue>
</operation>

<operation id="1454" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:238 %weights_cache_data_M_elems_V_12_14_load = load i6 %weights_cache_data_M_elems_V_12_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_14_load"/></StgValue>
</operation>

<operation id="1455" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:253 %weights_cache_data_M_elems_V_11_15_load = load i6 %weights_cache_data_M_elems_V_11_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_11_15_load"/></StgValue>
</operation>

<operation id="1456" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:254 %weights_cache_data_M_elems_V_12_15_load = load i6 %weights_cache_data_M_elems_V_12_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_15_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1457" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:139 %lshr_ln65_14 = lshr i256 %weights_addr_50_read, i256 %zext_ln65_14_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_14"/></StgValue>
</operation>

<operation id="1458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:140 %trunc_ln65_28 = trunc i256 %lshr_ln65_14

]]></Node>
<StgValue><ssdm name="trunc_ln65_28"/></StgValue>
</operation>

<operation id="1459" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:146 %weights_addr_51_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_51

]]></Node>
<StgValue><ssdm name="weights_addr_51_read"/></StgValue>
</operation>

<operation id="1460" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:374 %weights_cache_data_M_elems_V_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_addr"/></StgValue>
</operation>

<operation id="1461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:375 %weights_cache_data_M_elems_V_14_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_1_addr"/></StgValue>
</operation>

<operation id="1462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:376 %weights_cache_data_M_elems_V_14_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_2_addr"/></StgValue>
</operation>

<operation id="1463" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:377 %weights_cache_data_M_elems_V_14_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_3_addr"/></StgValue>
</operation>

<operation id="1464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:378 %weights_cache_data_M_elems_V_14_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_4_addr"/></StgValue>
</operation>

<operation id="1465" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:379 %weights_cache_data_M_elems_V_14_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_5_addr"/></StgValue>
</operation>

<operation id="1466" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:380 %weights_cache_data_M_elems_V_14_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_6_addr"/></StgValue>
</operation>

<operation id="1467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:381 %weights_cache_data_M_elems_V_14_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_7_addr"/></StgValue>
</operation>

<operation id="1468" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:382 %weights_cache_data_M_elems_V_14_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_8_addr"/></StgValue>
</operation>

<operation id="1469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:383 %weights_cache_data_M_elems_V_14_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_9_addr"/></StgValue>
</operation>

<operation id="1470" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:384 %weights_cache_data_M_elems_V_14_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_10_addr"/></StgValue>
</operation>

<operation id="1471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:385 %weights_cache_data_M_elems_V_14_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_11_addr"/></StgValue>
</operation>

<operation id="1472" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:386 %weights_cache_data_M_elems_V_14_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_12_addr"/></StgValue>
</operation>

<operation id="1473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:387 %weights_cache_data_M_elems_V_14_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_13_addr"/></StgValue>
</operation>

<operation id="1474" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:388 %weights_cache_data_M_elems_V_14_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_14_addr"/></StgValue>
</operation>

<operation id="1475" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:389 %weights_cache_data_M_elems_V_14_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_14_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_15_addr"/></StgValue>
</operation>

<operation id="1476" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1477" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1478" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1479" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1480" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1481" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1482" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1483" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1484" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1485" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1486" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1487" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1488" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1489" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1490" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1491" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:14 %store_ln65 = store i16 %trunc_ln65_28, i6 %weights_cache_data_M_elems_V_14_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1492" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:14 %weights_cache_data_M_elems_V_12_load = load i6 %weights_cache_data_M_elems_V_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_load"/></StgValue>
</operation>

<operation id="1493" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:15 %weights_cache_data_M_elems_V_13_load = load i6 %weights_cache_data_M_elems_V_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_load"/></StgValue>
</operation>

<operation id="1494" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:30 %weights_cache_data_M_elems_V_12_1_load = load i6 %weights_cache_data_M_elems_V_12_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_1_load"/></StgValue>
</operation>

<operation id="1495" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:31 %weights_cache_data_M_elems_V_13_1_load = load i6 %weights_cache_data_M_elems_V_13_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_1_load"/></StgValue>
</operation>

<operation id="1496" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:46 %weights_cache_data_M_elems_V_12_2_load = load i6 %weights_cache_data_M_elems_V_12_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_2_load"/></StgValue>
</operation>

<operation id="1497" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:47 %weights_cache_data_M_elems_V_13_2_load = load i6 %weights_cache_data_M_elems_V_13_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_2_load"/></StgValue>
</operation>

<operation id="1498" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:62 %weights_cache_data_M_elems_V_12_3_load = load i6 %weights_cache_data_M_elems_V_12_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_3_load"/></StgValue>
</operation>

<operation id="1499" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:63 %weights_cache_data_M_elems_V_13_3_load = load i6 %weights_cache_data_M_elems_V_13_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_3_load"/></StgValue>
</operation>

<operation id="1500" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:78 %weights_cache_data_M_elems_V_12_4_load = load i6 %weights_cache_data_M_elems_V_12_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_4_load"/></StgValue>
</operation>

<operation id="1501" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:79 %weights_cache_data_M_elems_V_13_4_load = load i6 %weights_cache_data_M_elems_V_13_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_4_load"/></StgValue>
</operation>

<operation id="1502" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:94 %weights_cache_data_M_elems_V_12_5_load = load i6 %weights_cache_data_M_elems_V_12_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_5_load"/></StgValue>
</operation>

<operation id="1503" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:95 %weights_cache_data_M_elems_V_13_5_load = load i6 %weights_cache_data_M_elems_V_13_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_5_load"/></StgValue>
</operation>

<operation id="1504" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:110 %weights_cache_data_M_elems_V_12_6_load = load i6 %weights_cache_data_M_elems_V_12_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_6_load"/></StgValue>
</operation>

<operation id="1505" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:111 %weights_cache_data_M_elems_V_13_6_load = load i6 %weights_cache_data_M_elems_V_13_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_6_load"/></StgValue>
</operation>

<operation id="1506" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:126 %weights_cache_data_M_elems_V_12_7_load = load i6 %weights_cache_data_M_elems_V_12_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_7_load"/></StgValue>
</operation>

<operation id="1507" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:127 %weights_cache_data_M_elems_V_13_7_load = load i6 %weights_cache_data_M_elems_V_13_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_7_load"/></StgValue>
</operation>

<operation id="1508" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:142 %weights_cache_data_M_elems_V_12_8_load = load i6 %weights_cache_data_M_elems_V_12_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_8_load"/></StgValue>
</operation>

<operation id="1509" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:143 %weights_cache_data_M_elems_V_13_8_load = load i6 %weights_cache_data_M_elems_V_13_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_8_load"/></StgValue>
</operation>

<operation id="1510" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:158 %weights_cache_data_M_elems_V_12_9_load = load i6 %weights_cache_data_M_elems_V_12_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_9_load"/></StgValue>
</operation>

<operation id="1511" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:159 %weights_cache_data_M_elems_V_13_9_load = load i6 %weights_cache_data_M_elems_V_13_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_9_load"/></StgValue>
</operation>

<operation id="1512" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:174 %weights_cache_data_M_elems_V_12_10_load = load i6 %weights_cache_data_M_elems_V_12_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_10_load"/></StgValue>
</operation>

<operation id="1513" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:175 %weights_cache_data_M_elems_V_13_10_load = load i6 %weights_cache_data_M_elems_V_13_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_10_load"/></StgValue>
</operation>

<operation id="1514" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:190 %weights_cache_data_M_elems_V_12_11_load = load i6 %weights_cache_data_M_elems_V_12_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_11_load"/></StgValue>
</operation>

<operation id="1515" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:191 %weights_cache_data_M_elems_V_13_11_load = load i6 %weights_cache_data_M_elems_V_13_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_11_load"/></StgValue>
</operation>

<operation id="1516" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:206 %weights_cache_data_M_elems_V_12_12_load = load i6 %weights_cache_data_M_elems_V_12_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_12_load"/></StgValue>
</operation>

<operation id="1517" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:207 %weights_cache_data_M_elems_V_13_12_load = load i6 %weights_cache_data_M_elems_V_13_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_12_load"/></StgValue>
</operation>

<operation id="1518" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:222 %weights_cache_data_M_elems_V_12_13_load = load i6 %weights_cache_data_M_elems_V_12_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_13_load"/></StgValue>
</operation>

<operation id="1519" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:223 %weights_cache_data_M_elems_V_13_13_load = load i6 %weights_cache_data_M_elems_V_13_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_13_load"/></StgValue>
</operation>

<operation id="1520" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:238 %weights_cache_data_M_elems_V_12_14_load = load i6 %weights_cache_data_M_elems_V_12_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_14_load"/></StgValue>
</operation>

<operation id="1521" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:239 %weights_cache_data_M_elems_V_13_14_load = load i6 %weights_cache_data_M_elems_V_13_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_14_load"/></StgValue>
</operation>

<operation id="1522" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:254 %weights_cache_data_M_elems_V_12_15_load = load i6 %weights_cache_data_M_elems_V_12_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_12_15_load"/></StgValue>
</operation>

<operation id="1523" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:255 %weights_cache_data_M_elems_V_13_15_load = load i6 %weights_cache_data_M_elems_V_13_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_15_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1524" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:4 %specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="1525" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:5 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1526" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split:147 %lshr_ln65_15 = lshr i256 %weights_addr_51_read, i256 %zext_ln46_cast

]]></Node>
<StgValue><ssdm name="lshr_ln65_15"/></StgValue>
</operation>

<operation id="1527" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="256">
<![CDATA[
for.body.split:148 %trunc_ln65_30 = trunc i256 %lshr_ln65_15

]]></Node>
<StgValue><ssdm name="trunc_ln65_30"/></StgValue>
</operation>

<operation id="1528" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:390 %weights_cache_data_M_elems_V_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_addr"/></StgValue>
</operation>

<operation id="1529" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:391 %weights_cache_data_M_elems_V_15_1_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_1, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_1_addr"/></StgValue>
</operation>

<operation id="1530" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:392 %weights_cache_data_M_elems_V_15_2_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_2, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_2_addr"/></StgValue>
</operation>

<operation id="1531" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:393 %weights_cache_data_M_elems_V_15_3_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_3, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_3_addr"/></StgValue>
</operation>

<operation id="1532" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:394 %weights_cache_data_M_elems_V_15_4_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_4, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_4_addr"/></StgValue>
</operation>

<operation id="1533" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:395 %weights_cache_data_M_elems_V_15_5_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_5, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_5_addr"/></StgValue>
</operation>

<operation id="1534" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:396 %weights_cache_data_M_elems_V_15_6_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_6, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_6_addr"/></StgValue>
</operation>

<operation id="1535" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:397 %weights_cache_data_M_elems_V_15_7_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_7, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_7_addr"/></StgValue>
</operation>

<operation id="1536" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:398 %weights_cache_data_M_elems_V_15_8_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_8, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_8_addr"/></StgValue>
</operation>

<operation id="1537" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:399 %weights_cache_data_M_elems_V_15_9_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_9, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_9_addr"/></StgValue>
</operation>

<operation id="1538" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:400 %weights_cache_data_M_elems_V_15_10_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_10, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_10_addr"/></StgValue>
</operation>

<operation id="1539" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:401 %weights_cache_data_M_elems_V_15_11_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_11, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_11_addr"/></StgValue>
</operation>

<operation id="1540" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:402 %weights_cache_data_M_elems_V_15_12_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_12, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_12_addr"/></StgValue>
</operation>

<operation id="1541" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:403 %weights_cache_data_M_elems_V_15_13_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_13, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_13_addr"/></StgValue>
</operation>

<operation id="1542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:404 %weights_cache_data_M_elems_V_15_14_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_14, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_14_addr"/></StgValue>
</operation>

<operation id="1543" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:405 %weights_cache_data_M_elems_V_15_15_addr = getelementptr i16 %weights_cache_data_M_elems_V_15_15, i64 0, i64 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_15_addr"/></StgValue>
</operation>

<operation id="1544" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.14:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1545" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.13:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1546" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.12:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1547" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.11:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1548" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.10:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1549" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.9:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1550" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.8:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1551" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.7:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1552" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.6:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1553" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.5:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1554" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.4:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1555" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.3:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1556" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.2:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1557" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.1:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1558" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.0:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1559" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln65_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx583.0.0.15.0.0.033.case.15:15 %store_ln65 = store i16 %trunc_ln65_30, i6 %weights_cache_data_M_elems_V_15_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1560" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:15 %weights_cache_data_M_elems_V_13_load = load i6 %weights_cache_data_M_elems_V_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_load"/></StgValue>
</operation>

<operation id="1561" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:16 %weights_cache_data_M_elems_V_14_load = load i6 %weights_cache_data_M_elems_V_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_load"/></StgValue>
</operation>

<operation id="1562" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:31 %weights_cache_data_M_elems_V_13_1_load = load i6 %weights_cache_data_M_elems_V_13_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_1_load"/></StgValue>
</operation>

<operation id="1563" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:32 %weights_cache_data_M_elems_V_14_1_load = load i6 %weights_cache_data_M_elems_V_14_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_1_load"/></StgValue>
</operation>

<operation id="1564" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:47 %weights_cache_data_M_elems_V_13_2_load = load i6 %weights_cache_data_M_elems_V_13_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_2_load"/></StgValue>
</operation>

<operation id="1565" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:48 %weights_cache_data_M_elems_V_14_2_load = load i6 %weights_cache_data_M_elems_V_14_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_2_load"/></StgValue>
</operation>

<operation id="1566" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:63 %weights_cache_data_M_elems_V_13_3_load = load i6 %weights_cache_data_M_elems_V_13_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_3_load"/></StgValue>
</operation>

<operation id="1567" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:64 %weights_cache_data_M_elems_V_14_3_load = load i6 %weights_cache_data_M_elems_V_14_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_3_load"/></StgValue>
</operation>

<operation id="1568" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:79 %weights_cache_data_M_elems_V_13_4_load = load i6 %weights_cache_data_M_elems_V_13_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_4_load"/></StgValue>
</operation>

<operation id="1569" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:80 %weights_cache_data_M_elems_V_14_4_load = load i6 %weights_cache_data_M_elems_V_14_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_4_load"/></StgValue>
</operation>

<operation id="1570" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:95 %weights_cache_data_M_elems_V_13_5_load = load i6 %weights_cache_data_M_elems_V_13_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_5_load"/></StgValue>
</operation>

<operation id="1571" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:96 %weights_cache_data_M_elems_V_14_5_load = load i6 %weights_cache_data_M_elems_V_14_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_5_load"/></StgValue>
</operation>

<operation id="1572" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:111 %weights_cache_data_M_elems_V_13_6_load = load i6 %weights_cache_data_M_elems_V_13_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_6_load"/></StgValue>
</operation>

<operation id="1573" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:112 %weights_cache_data_M_elems_V_14_6_load = load i6 %weights_cache_data_M_elems_V_14_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_6_load"/></StgValue>
</operation>

<operation id="1574" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:127 %weights_cache_data_M_elems_V_13_7_load = load i6 %weights_cache_data_M_elems_V_13_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_7_load"/></StgValue>
</operation>

<operation id="1575" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:128 %weights_cache_data_M_elems_V_14_7_load = load i6 %weights_cache_data_M_elems_V_14_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_7_load"/></StgValue>
</operation>

<operation id="1576" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:143 %weights_cache_data_M_elems_V_13_8_load = load i6 %weights_cache_data_M_elems_V_13_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_8_load"/></StgValue>
</operation>

<operation id="1577" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:144 %weights_cache_data_M_elems_V_14_8_load = load i6 %weights_cache_data_M_elems_V_14_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_8_load"/></StgValue>
</operation>

<operation id="1578" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:159 %weights_cache_data_M_elems_V_13_9_load = load i6 %weights_cache_data_M_elems_V_13_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_9_load"/></StgValue>
</operation>

<operation id="1579" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:160 %weights_cache_data_M_elems_V_14_9_load = load i6 %weights_cache_data_M_elems_V_14_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_9_load"/></StgValue>
</operation>

<operation id="1580" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:175 %weights_cache_data_M_elems_V_13_10_load = load i6 %weights_cache_data_M_elems_V_13_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_10_load"/></StgValue>
</operation>

<operation id="1581" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:176 %weights_cache_data_M_elems_V_14_10_load = load i6 %weights_cache_data_M_elems_V_14_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_10_load"/></StgValue>
</operation>

<operation id="1582" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:191 %weights_cache_data_M_elems_V_13_11_load = load i6 %weights_cache_data_M_elems_V_13_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_11_load"/></StgValue>
</operation>

<operation id="1583" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:192 %weights_cache_data_M_elems_V_14_11_load = load i6 %weights_cache_data_M_elems_V_14_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_11_load"/></StgValue>
</operation>

<operation id="1584" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:207 %weights_cache_data_M_elems_V_13_12_load = load i6 %weights_cache_data_M_elems_V_13_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_12_load"/></StgValue>
</operation>

<operation id="1585" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:208 %weights_cache_data_M_elems_V_14_12_load = load i6 %weights_cache_data_M_elems_V_14_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_12_load"/></StgValue>
</operation>

<operation id="1586" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:223 %weights_cache_data_M_elems_V_13_13_load = load i6 %weights_cache_data_M_elems_V_13_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_13_load"/></StgValue>
</operation>

<operation id="1587" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:224 %weights_cache_data_M_elems_V_14_13_load = load i6 %weights_cache_data_M_elems_V_14_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_13_load"/></StgValue>
</operation>

<operation id="1588" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:239 %weights_cache_data_M_elems_V_13_14_load = load i6 %weights_cache_data_M_elems_V_13_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_14_load"/></StgValue>
</operation>

<operation id="1589" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:240 %weights_cache_data_M_elems_V_14_14_load = load i6 %weights_cache_data_M_elems_V_14_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_14_load"/></StgValue>
</operation>

<operation id="1590" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:255 %weights_cache_data_M_elems_V_13_15_load = load i6 %weights_cache_data_M_elems_V_13_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_13_15_load"/></StgValue>
</operation>

<operation id="1591" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:256 %weights_cache_data_M_elems_V_14_15_load = load i6 %weights_cache_data_M_elems_V_14_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_15_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1592" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:16 %weights_cache_data_M_elems_V_14_load = load i6 %weights_cache_data_M_elems_V_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_load"/></StgValue>
</operation>

<operation id="1593" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:17 %weights_cache_data_M_elems_V_15_load = load i6 %weights_cache_data_M_elems_V_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_load"/></StgValue>
</operation>

<operation id="1594" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:32 %weights_cache_data_M_elems_V_14_1_load = load i6 %weights_cache_data_M_elems_V_14_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_1_load"/></StgValue>
</operation>

<operation id="1595" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:33 %weights_cache_data_M_elems_V_15_1_load = load i6 %weights_cache_data_M_elems_V_15_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_1_load"/></StgValue>
</operation>

<operation id="1596" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:48 %weights_cache_data_M_elems_V_14_2_load = load i6 %weights_cache_data_M_elems_V_14_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_2_load"/></StgValue>
</operation>

<operation id="1597" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:49 %weights_cache_data_M_elems_V_15_2_load = load i6 %weights_cache_data_M_elems_V_15_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_2_load"/></StgValue>
</operation>

<operation id="1598" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:64 %weights_cache_data_M_elems_V_14_3_load = load i6 %weights_cache_data_M_elems_V_14_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_3_load"/></StgValue>
</operation>

<operation id="1599" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:65 %weights_cache_data_M_elems_V_15_3_load = load i6 %weights_cache_data_M_elems_V_15_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_3_load"/></StgValue>
</operation>

<operation id="1600" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:80 %weights_cache_data_M_elems_V_14_4_load = load i6 %weights_cache_data_M_elems_V_14_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_4_load"/></StgValue>
</operation>

<operation id="1601" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:81 %weights_cache_data_M_elems_V_15_4_load = load i6 %weights_cache_data_M_elems_V_15_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_4_load"/></StgValue>
</operation>

<operation id="1602" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:96 %weights_cache_data_M_elems_V_14_5_load = load i6 %weights_cache_data_M_elems_V_14_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_5_load"/></StgValue>
</operation>

<operation id="1603" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:97 %weights_cache_data_M_elems_V_15_5_load = load i6 %weights_cache_data_M_elems_V_15_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_5_load"/></StgValue>
</operation>

<operation id="1604" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:112 %weights_cache_data_M_elems_V_14_6_load = load i6 %weights_cache_data_M_elems_V_14_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_6_load"/></StgValue>
</operation>

<operation id="1605" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:113 %weights_cache_data_M_elems_V_15_6_load = load i6 %weights_cache_data_M_elems_V_15_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_6_load"/></StgValue>
</operation>

<operation id="1606" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:128 %weights_cache_data_M_elems_V_14_7_load = load i6 %weights_cache_data_M_elems_V_14_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_7_load"/></StgValue>
</operation>

<operation id="1607" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:129 %weights_cache_data_M_elems_V_15_7_load = load i6 %weights_cache_data_M_elems_V_15_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_7_load"/></StgValue>
</operation>

<operation id="1608" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:144 %weights_cache_data_M_elems_V_14_8_load = load i6 %weights_cache_data_M_elems_V_14_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_8_load"/></StgValue>
</operation>

<operation id="1609" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:145 %weights_cache_data_M_elems_V_15_8_load = load i6 %weights_cache_data_M_elems_V_15_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_8_load"/></StgValue>
</operation>

<operation id="1610" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:160 %weights_cache_data_M_elems_V_14_9_load = load i6 %weights_cache_data_M_elems_V_14_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_9_load"/></StgValue>
</operation>

<operation id="1611" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:161 %weights_cache_data_M_elems_V_15_9_load = load i6 %weights_cache_data_M_elems_V_15_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_9_load"/></StgValue>
</operation>

<operation id="1612" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:176 %weights_cache_data_M_elems_V_14_10_load = load i6 %weights_cache_data_M_elems_V_14_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_10_load"/></StgValue>
</operation>

<operation id="1613" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:177 %weights_cache_data_M_elems_V_15_10_load = load i6 %weights_cache_data_M_elems_V_15_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_10_load"/></StgValue>
</operation>

<operation id="1614" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:192 %weights_cache_data_M_elems_V_14_11_load = load i6 %weights_cache_data_M_elems_V_14_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_11_load"/></StgValue>
</operation>

<operation id="1615" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:193 %weights_cache_data_M_elems_V_15_11_load = load i6 %weights_cache_data_M_elems_V_15_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_11_load"/></StgValue>
</operation>

<operation id="1616" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:208 %weights_cache_data_M_elems_V_14_12_load = load i6 %weights_cache_data_M_elems_V_14_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_12_load"/></StgValue>
</operation>

<operation id="1617" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:209 %weights_cache_data_M_elems_V_15_12_load = load i6 %weights_cache_data_M_elems_V_15_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_12_load"/></StgValue>
</operation>

<operation id="1618" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:224 %weights_cache_data_M_elems_V_14_13_load = load i6 %weights_cache_data_M_elems_V_14_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_13_load"/></StgValue>
</operation>

<operation id="1619" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:225 %weights_cache_data_M_elems_V_15_13_load = load i6 %weights_cache_data_M_elems_V_15_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_13_load"/></StgValue>
</operation>

<operation id="1620" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:240 %weights_cache_data_M_elems_V_14_14_load = load i6 %weights_cache_data_M_elems_V_14_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_14_load"/></StgValue>
</operation>

<operation id="1621" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:241 %weights_cache_data_M_elems_V_15_14_load = load i6 %weights_cache_data_M_elems_V_15_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_14_load"/></StgValue>
</operation>

<operation id="1622" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:256 %weights_cache_data_M_elems_V_14_15_load = load i6 %weights_cache_data_M_elems_V_14_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_14_15_load"/></StgValue>
</operation>

<operation id="1623" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:257 %weights_cache_data_M_elems_V_15_15_load = load i6 %weights_cache_data_M_elems_V_15_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_15_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1624" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.15:0 %dst_block_load = load i32 %dst_block

]]></Node>
<StgValue><ssdm name="dst_block_load"/></StgValue>
</operation>

<operation id="1625" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.15:1 %next_dst_block = add i32 %dst_block_load, i32 1

]]></Node>
<StgValue><ssdm name="next_dst_block"/></StgValue>
</operation>

<operation id="1626" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:17 %weights_cache_data_M_elems_V_15_load = load i6 %weights_cache_data_M_elems_V_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_load"/></StgValue>
</operation>

<operation id="1627" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:33 %weights_cache_data_M_elems_V_15_1_load = load i6 %weights_cache_data_M_elems_V_15_1_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_1_load"/></StgValue>
</operation>

<operation id="1628" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:49 %weights_cache_data_M_elems_V_15_2_load = load i6 %weights_cache_data_M_elems_V_15_2_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_2_load"/></StgValue>
</operation>

<operation id="1629" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:65 %weights_cache_data_M_elems_V_15_3_load = load i6 %weights_cache_data_M_elems_V_15_3_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_3_load"/></StgValue>
</operation>

<operation id="1630" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:81 %weights_cache_data_M_elems_V_15_4_load = load i6 %weights_cache_data_M_elems_V_15_4_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_4_load"/></StgValue>
</operation>

<operation id="1631" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:97 %weights_cache_data_M_elems_V_15_5_load = load i6 %weights_cache_data_M_elems_V_15_5_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_5_load"/></StgValue>
</operation>

<operation id="1632" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:113 %weights_cache_data_M_elems_V_15_6_load = load i6 %weights_cache_data_M_elems_V_15_6_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_6_load"/></StgValue>
</operation>

<operation id="1633" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:129 %weights_cache_data_M_elems_V_15_7_load = load i6 %weights_cache_data_M_elems_V_15_7_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_7_load"/></StgValue>
</operation>

<operation id="1634" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:145 %weights_cache_data_M_elems_V_15_8_load = load i6 %weights_cache_data_M_elems_V_15_8_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_8_load"/></StgValue>
</operation>

<operation id="1635" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:161 %weights_cache_data_M_elems_V_15_9_load = load i6 %weights_cache_data_M_elems_V_15_9_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_9_load"/></StgValue>
</operation>

<operation id="1636" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:177 %weights_cache_data_M_elems_V_15_10_load = load i6 %weights_cache_data_M_elems_V_15_10_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_10_load"/></StgValue>
</operation>

<operation id="1637" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:193 %weights_cache_data_M_elems_V_15_11_load = load i6 %weights_cache_data_M_elems_V_15_11_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_11_load"/></StgValue>
</operation>

<operation id="1638" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:209 %weights_cache_data_M_elems_V_15_12_load = load i6 %weights_cache_data_M_elems_V_15_12_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_12_load"/></StgValue>
</operation>

<operation id="1639" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:225 %weights_cache_data_M_elems_V_15_13_load = load i6 %weights_cache_data_M_elems_V_15_13_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_13_load"/></StgValue>
</operation>

<operation id="1640" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:241 %weights_cache_data_M_elems_V_15_14_load = load i6 %weights_cache_data_M_elems_V_15_14_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_14_load"/></StgValue>
</operation>

<operation id="1641" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.15:257 %weights_cache_data_M_elems_V_15_15_load = load i6 %weights_cache_data_M_elems_V_15_15_addr

]]></Node>
<StgValue><ssdm name="weights_cache_data_M_elems_V_15_15_load"/></StgValue>
</operation>

<operation id="1642" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="32">
<![CDATA[
for.inc.15:258 %zext_ln89 = zext i32 %dst_block_load

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="1643" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="10" op_0_bw="4096" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.15:259 %weights_dst_addr = getelementptr i4096 %weights_dst, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="weights_dst_addr"/></StgValue>
</operation>

<operation id="1644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="4096" op_0_bw="4096" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16">
<![CDATA[
for.inc.15:260 %or_ln89_s = bitconcatenate i4096 @_ssdm_op_BitConcatenate.i4096.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %weights_cache_data_M_elems_V_15_15_load, i16 %weights_cache_data_M_elems_V_14_15_load, i16 %weights_cache_data_M_elems_V_13_15_load, i16 %weights_cache_data_M_elems_V_12_15_load, i16 %weights_cache_data_M_elems_V_11_15_load, i16 %weights_cache_data_M_elems_V_10_15_load, i16 %weights_cache_data_M_elems_V_9_15_load, i16 %weights_cache_data_M_elems_V_8_15_load, i16 %weights_cache_data_M_elems_V_7_15_load, i16 %weights_cache_data_M_elems_V_6_15_load, i16 %weights_cache_data_M_elems_V_5_15_load, i16 %weights_cache_data_M_elems_V_4_15_load, i16 %weights_cache_data_M_elems_V_3_15_load, i16 %weights_cache_data_M_elems_V_2_15_load, i16 %weights_cache_data_M_elems_V_1_15_load, i16 %weights_cache_data_M_elems_V_0_15_load, i16 %weights_cache_data_M_elems_V_15_14_load, i16 %weights_cache_data_M_elems_V_14_14_load, i16 %weights_cache_data_M_elems_V_13_14_load, i16 %weights_cache_data_M_elems_V_12_14_load, i16 %weights_cache_data_M_elems_V_11_14_load, i16 %weights_cache_data_M_elems_V_10_14_load, i16 %weights_cache_data_M_elems_V_9_14_load, i16 %weights_cache_data_M_elems_V_8_14_load, i16 %weights_cache_data_M_elems_V_7_14_load, i16 %weights_cache_data_M_elems_V_6_14_load, i16 %weights_cache_data_M_elems_V_5_14_load, i16 %weights_cache_data_M_elems_V_4_14_load, i16 %weights_cache_data_M_elems_V_3_14_load, i16 %weights_cache_data_M_elems_V_2_14_load, i16 %weights_cache_data_M_elems_V_1_14_load, i16 %weights_cache_data_M_elems_V_0_14_load, i16 %weights_cache_data_M_elems_V_15_13_load, i16 %weights_cache_data_M_elems_V_14_13_load, i16 %weights_cache_data_M_elems_V_13_13_load, i16 %weights_cache_data_M_elems_V_12_13_load, i16 %weights_cache_data_M_elems_V_11_13_load, i16 %weights_cache_data_M_elems_V_10_13_load, i16 %weights_cache_data_M_elems_V_9_13_load, i16 %weights_cache_data_M_elems_V_8_13_load, i16 %weights_cache_data_M_elems_V_7_13_load, i16 %weights_cache_data_M_elems_V_6_13_load, i16 %weights_cache_data_M_elems_V_5_13_load, i16 %weights_cache_data_M_elems_V_4_13_load, i16 %weights_cache_data_M_elems_V_3_13_load, i16 %weights_cache_data_M_elems_V_2_13_load, i16 %weights_cache_data_M_elems_V_1_13_load, i16 %weights_cache_data_M_elems_V_0_13_load, i16 %weights_cache_data_M_elems_V_15_12_load, i16 %weights_cache_data_M_elems_V_14_12_load, i16 %weights_cache_data_M_elems_V_13_12_load, i16 %weights_cache_data_M_elems_V_12_12_load, i16 %weights_cache_data_M_elems_V_11_12_load, i16 %weights_cache_data_M_elems_V_10_12_load, i16 %weights_cache_data_M_elems_V_9_12_load, i16 %weights_cache_data_M_elems_V_8_12_load, i16 %weights_cache_data_M_elems_V_7_12_load, i16 %weights_cache_data_M_elems_V_6_12_load, i16 %weights_cache_data_M_elems_V_5_12_load, i16 %weights_cache_data_M_elems_V_4_12_load, i16 %weights_cache_data_M_elems_V_3_12_load, i16 %weights_cache_data_M_elems_V_2_12_load, i16 %weights_cache_data_M_elems_V_1_12_load, i16 %weights_cache_data_M_elems_V_0_12_load, i16 %weights_cache_data_M_elems_V_15_11_load, i16 %weights_cache_data_M_elems_V_14_11_load, i16 %weights_cache_data_M_elems_V_13_11_load, i16 %weights_cache_data_M_elems_V_12_11_load, i16 %weights_cache_data_M_elems_V_11_11_load, i16 %weights_cache_data_M_elems_V_10_11_load, i16 %weights_cache_data_M_elems_V_9_11_load, i16 %weights_cache_data_M_elems_V_8_11_load, i16 %weights_cache_data_M_elems_V_7_11_load, i16 %weights_cache_data_M_elems_V_6_11_load, i16 %weights_cache_data_M_elems_V_5_11_load, i16 %weights_cache_data_M_elems_V_4_11_load, i16 %weights_cache_data_M_elems_V_3_11_load, i16 %weights_cache_data_M_elems_V_2_11_load, i16 %weights_cache_data_M_elems_V_1_11_load, i16 %weights_cache_data_M_elems_V_0_11_load, i16 %weights_cache_data_M_elems_V_15_10_load, i16 %weights_cache_data_M_elems_V_14_10_load, i16 %weights_cache_data_M_elems_V_13_10_load, i16 %weights_cache_data_M_elems_V_12_10_load, i16 %weights_cache_data_M_elems_V_11_10_load, i16 %weights_cache_data_M_elems_V_10_10_load, i16 %weights_cache_data_M_elems_V_9_10_load, i16 %weights_cache_data_M_elems_V_8_10_load, i16 %weights_cache_data_M_elems_V_7_10_load, i16 %weights_cache_data_M_elems_V_6_10_load, i16 %weights_cache_data_M_elems_V_5_10_load, i16 %weights_cache_data_M_elems_V_4_10_load, i16 %weights_cache_data_M_elems_V_3_10_load, i16 %weights_cache_data_M_elems_V_2_10_load, i16 %weights_cache_data_M_elems_V_1_10_load, i16 %weights_cache_data_M_elems_V_0_10_load, i16 %weights_cache_data_M_elems_V_15_9_load, i16 %weights_cache_data_M_elems_V_14_9_load, i16 %weights_cache_data_M_elems_V_13_9_load, i16 %weights_cache_data_M_elems_V_12_9_load, i16 %weights_cache_data_M_elems_V_11_9_load, i16 %weights_cache_data_M_elems_V_10_9_load, i16 %weights_cache_data_M_elems_V_9_9_load, i16 %weights_cache_data_M_elems_V_8_9_load, i16 %weights_cache_data_M_elems_V_7_9_load, i16 %weights_cache_data_M_elems_V_6_9_load, i16 %weights_cache_data_M_elems_V_5_9_load, i16 %weights_cache_data_M_elems_V_4_9_load, i16 %weights_cache_data_M_elems_V_3_9_load, i16 %weights_cache_data_M_elems_V_2_9_load, i16 %weights_cache_data_M_elems_V_1_9_load, i16 %weights_cache_data_M_elems_V_0_9_load, i16 %weights_cache_data_M_elems_V_15_8_load, i16 %weights_cache_data_M_elems_V_14_8_load, i16 %weights_cache_data_M_elems_V_13_8_load, i16 %weights_cache_data_M_elems_V_12_8_load, i16 %weights_cache_data_M_elems_V_11_8_load, i16 %weights_cache_data_M_elems_V_10_8_load, i16 %weights_cache_data_M_elems_V_9_8_load, i16 %weights_cache_data_M_elems_V_8_8_load, i16 %weights_cache_data_M_elems_V_7_8_load, i16 %weights_cache_data_M_elems_V_6_8_load, i16 %weights_cache_data_M_elems_V_5_8_load, i16 %weights_cache_data_M_elems_V_4_8_load, i16 %weights_cache_data_M_elems_V_3_8_load, i16 %weights_cache_data_M_elems_V_2_8_load, i16 %weights_cache_data_M_elems_V_1_8_load, i16 %weights_cache_data_M_elems_V_0_8_load, i16 %weights_cache_data_M_elems_V_15_7_load, i16 %weights_cache_data_M_elems_V_14_7_load, i16 %weights_cache_data_M_elems_V_13_7_load, i16 %weights_cache_data_M_elems_V_12_7_load, i16 %weights_cache_data_M_elems_V_11_7_load, i16 %weights_cache_data_M_elems_V_10_7_load, i16 %weights_cache_data_M_elems_V_9_7_load, i16 %weights_cache_data_M_elems_V_8_7_load, i16 %weights_cache_data_M_elems_V_7_7_load, i16 %weights_cache_data_M_elems_V_6_7_load, i16 %weights_cache_data_M_elems_V_5_7_load, i16 %weights_cache_data_M_elems_V_4_7_load, i16 %weights_cache_data_M_elems_V_3_7_load, i16 %weights_cache_data_M_elems_V_2_7_load, i16 %weights_cache_data_M_elems_V_1_7_load, i16 %weights_cache_data_M_elems_V_0_7_load, i16 %weights_cache_data_M_elems_V_15_6_load, i16 %weights_cache_data_M_elems_V_14_6_load, i16 %weights_cache_data_M_elems_V_13_6_load, i16 %weights_cache_data_M_elems_V_12_6_load, i16 %weights_cache_data_M_elems_V_11_6_load, i16 %weights_cache_data_M_elems_V_10_6_load, i16 %weights_cache_data_M_elems_V_9_6_load, i16 %weights_cache_data_M_elems_V_8_6_load, i16 %weights_cache_data_M_elems_V_7_6_load, i16 %weights_cache_data_M_elems_V_6_6_load, i16 %weights_cache_data_M_elems_V_5_6_load, i16 %weights_cache_data_M_elems_V_4_6_load, i16 %weights_cache_data_M_elems_V_3_6_load, i16 %weights_cache_data_M_elems_V_2_6_load, i16 %weights_cache_data_M_elems_V_1_6_load, i16 %weights_cache_data_M_elems_V_0_6_load, i16 %weights_cache_data_M_elems_V_15_5_load, i16 %weights_cache_data_M_elems_V_14_5_load, i16 %weights_cache_data_M_elems_V_13_5_load, i16 %weights_cache_data_M_elems_V_12_5_load, i16 %weights_cache_data_M_elems_V_11_5_load, i16 %weights_cache_data_M_elems_V_10_5_load, i16 %weights_cache_data_M_elems_V_9_5_load, i16 %weights_cache_data_M_elems_V_8_5_load, i16 %weights_cache_data_M_elems_V_7_5_load, i16 %weights_cache_data_M_elems_V_6_5_load, i16 %weights_cache_data_M_elems_V_5_5_load, i16 %weights_cache_data_M_elems_V_4_5_load, i16 %weights_cache_data_M_elems_V_3_5_load, i16 %weights_cache_data_M_elems_V_2_5_load, i16 %weights_cache_data_M_elems_V_1_5_load, i16 %weights_cache_data_M_elems_V_0_5_load, i16 %weights_cache_data_M_elems_V_15_4_load, i16 %weights_cache_data_M_elems_V_14_4_load, i16 %weights_cache_data_M_elems_V_13_4_load, i16 %weights_cache_data_M_elems_V_12_4_load, i16 %weights_cache_data_M_elems_V_11_4_load, i16 %weights_cache_data_M_elems_V_10_4_load, i16 %weights_cache_data_M_elems_V_9_4_load, i16 %weights_cache_data_M_elems_V_8_4_load, i16 %weights_cache_data_M_elems_V_7_4_load, i16 %weights_cache_data_M_elems_V_6_4_load, i16 %weights_cache_data_M_elems_V_5_4_load, i16 %weights_cache_data_M_elems_V_4_4_load, i16 %weights_cache_data_M_elems_V_3_4_load, i16 %weights_cache_data_M_elems_V_2_4_load, i16 %weights_cache_data_M_elems_V_1_4_load, i16 %weights_cache_data_M_elems_V_0_4_load, i16 %weights_cache_data_M_elems_V_15_3_load, i16 %weights_cache_data_M_elems_V_14_3_load, i16 %weights_cache_data_M_elems_V_13_3_load, i16 %weights_cache_data_M_elems_V_12_3_load, i16 %weights_cache_data_M_elems_V_11_3_load, i16 %weights_cache_data_M_elems_V_10_3_load, i16 %weights_cache_data_M_elems_V_9_3_load, i16 %weights_cache_data_M_elems_V_8_3_load, i16 %weights_cache_data_M_elems_V_7_3_load, i16 %weights_cache_data_M_elems_V_6_3_load, i16 %weights_cache_data_M_elems_V_5_3_load, i16 %weights_cache_data_M_elems_V_4_3_load, i16 %weights_cache_data_M_elems_V_3_3_load, i16 %weights_cache_data_M_elems_V_2_3_load, i16 %weights_cache_data_M_elems_V_1_3_load, i16 %weights_cache_data_M_elems_V_0_3_load, i16 %weights_cache_data_M_elems_V_15_2_load, i16 %weights_cache_data_M_elems_V_14_2_load, i16 %weights_cache_data_M_elems_V_13_2_load, i16 %weights_cache_data_M_elems_V_12_2_load, i16 %weights_cache_data_M_elems_V_11_2_load, i16 %weights_cache_data_M_elems_V_10_2_load, i16 %weights_cache_data_M_elems_V_9_2_load, i16 %weights_cache_data_M_elems_V_8_2_load, i16 %weights_cache_data_M_elems_V_7_2_load, i16 %weights_cache_data_M_elems_V_6_2_load, i16 %weights_cache_data_M_elems_V_5_2_load, i16 %weights_cache_data_M_elems_V_4_2_load, i16 %weights_cache_data_M_elems_V_3_2_load, i16 %weights_cache_data_M_elems_V_2_2_load, i16 %weights_cache_data_M_elems_V_1_2_load, i16 %weights_cache_data_M_elems_V_0_2_load, i16 %weights_cache_data_M_elems_V_15_1_load, i16 %weights_cache_data_M_elems_V_14_1_load, i16 %weights_cache_data_M_elems_V_13_1_load, i16 %weights_cache_data_M_elems_V_12_1_load, i16 %weights_cache_data_M_elems_V_11_1_load, i16 %weights_cache_data_M_elems_V_10_1_load, i16 %weights_cache_data_M_elems_V_9_1_load, i16 %weights_cache_data_M_elems_V_8_1_load, i16 %weights_cache_data_M_elems_V_7_1_load, i16 %weights_cache_data_M_elems_V_6_1_load, i16 %weights_cache_data_M_elems_V_5_1_load, i16 %weights_cache_data_M_elems_V_4_1_load, i16 %weights_cache_data_M_elems_V_3_1_load, i16 %weights_cache_data_M_elems_V_2_1_load, i16 %weights_cache_data_M_elems_V_1_1_load, i16 %weights_cache_data_M_elems_V_0_1_load, i16 %weights_cache_data_M_elems_V_15_load, i16 %weights_cache_data_M_elems_V_14_load, i16 %weights_cache_data_M_elems_V_13_load, i16 %weights_cache_data_M_elems_V_12_load, i16 %weights_cache_data_M_elems_V_11_load, i16 %weights_cache_data_M_elems_V_10_load, i16 %weights_cache_data_M_elems_V_9_load, i16 %weights_cache_data_M_elems_V_8_load, i16 %weights_cache_data_M_elems_V_7_load, i16 %weights_cache_data_M_elems_V_6_load, i16 %weights_cache_data_M_elems_V_5_load, i16 %weights_cache_data_M_elems_V_4_load, i16 %weights_cache_data_M_elems_V_3_load, i16 %weights_cache_data_M_elems_V_2_load, i16 %weights_cache_data_M_elems_V_1_load, i16 %weights_cache_data_M_elems_V_0_load

]]></Node>
<StgValue><ssdm name="or_ln89_s"/></StgValue>
</operation>

<operation id="1645" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="4096" op_1_bw="10">
<![CDATA[
for.inc.15:261 %store_ln89 = store i4096 %or_ln89_s, i10 %weights_dst_addr

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.15:262 %store_ln90 = store i32 %next_dst_block, i32 %dst_block

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="1647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0">
<![CDATA[
for.inc.15:263 %br_ln90 = br void %for.inc98

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
