#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 12 15:09:13 2018
# Process ID: 7280
# Current directory: C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12612 C:\Users\juanj\Desktop\RepositorioSED\Trabajo_V1.0\Trabajo_V1.0.xpr
# Log file: C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/vivado.log
# Journal file: C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/juanj/OneDrive - Universidad Politécnica de Madrid/CUARTO/Sistemas Electronicos Digitales/Trabajo VHDL/tonto/Trabajo_V1.0' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/../OneDrive - Universidad Politcnica de Madrid/CUARTO/Sistemas Electronicos Digitales/Trabajo VHDL/tonto/Trabajo_V1.0/Trabajo_V1.0.ip_user_files'; using path 'C:/Users/juanj/OneDrive - Universidad Politcnica de Madrid/CUARTO/Sistemas Electronicos Digitales/Trabajo VHDL/tonto/Trabajo_V1.0/Trabajo_V1.0.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 746.305 ; gain = 84.762
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Contador_compuesto_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 787.711 ; gain = 9.996
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 787.711 ; gain = 12.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 799.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 803.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 806.039 ; gain = 1.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 814.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Contador_compuesto_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 814.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 814.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 814.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Contador_compuesto_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 814.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 814.156 ; gain = 0.105
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Contador_compuesto_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 815.398 ; gain = 1.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sources_1/new/Contador_compuesto.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Contador_compuesto_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_compuesto [contador_compuesto_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_compuesto_tb
Built simulation snapshot Contador_compuesto_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 819.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Contador_compuesto_tb_behav -key {Behavioral:sim_1:Functional:Contador_compuesto_tb} -tclbatch {Contador_compuesto_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Contador_compuesto_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Contador_compuesto_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 819.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Contador_compuesto_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Contador_compuesto_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Contador_compuesto_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_compuesto_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5f5ce1c89c32438aad9e4733555ce9f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Contador_compuesto_tb_behav xil_defaultlib.Contador_compuesto_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-716] formal port j_unid of mode inout cannot be associated with actual port j_unid of mode in [C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.srcs/sim_1/new/Contador_compuesto_tb.vhd:60]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit contador_compuesto_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/juanj/Desktop/RepositorioSED/Trabajo_V1.0/Trabajo_V1.0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 819.082 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 12 16:10:54 2018...
