// VERILOG_OUTPUT: a.v
// VERILOG_TB: sram_if_tb.v
// VERILOG_EXPECTED_OUTPUT: 123

@sram_if
shared s int[16]

process main() {
  s.waitAccess()
  s[6] = 10
  assert(s[6] == 10)
  assert(s[7] == 5)
  assert(s[8] == 6)
  print(123)
}

compile()
writeHdl("a.v")
