#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000151556d6530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000151556d66c0 .scope module, "OBSTACLE_DIST_TB" "OBSTACLE_DIST_TB" 3 1;
 .timescale 0 0;
v000001515573deb0_0 .var "clk", 0 0;
v000001515573e8b0_0 .var "reset", 0 0;
v000001515573e810_0 .var "sink_data", 23 0;
v000001515573daf0_0 .var "sink_eop", 0 0;
v000001515573d190_0 .net "sink_ready", 0 0, L_00000151556d12d0;  1 drivers
v000001515573cdd0_0 .var "sink_sop", 0 0;
v000001515573db90_0 .var "sink_valid", 0 0;
v000001515573dd70_0 .net "source_data", 23 0, L_000001515573e770;  1 drivers
v000001515573d230_0 .net "source_eop", 0 0, L_000001515573d730;  1 drivers
v000001515573cd30_0 .var "source_ready", 0 0;
v000001515573d910_0 .net "source_sop", 0 0, L_000001515573e9f0;  1 drivers
v000001515573df50_0 .net "source_valid", 0 0, L_0000015155741580;  1 drivers
S_00000151556d6850 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 47, 3 47 0, S_00000151556d66c0;
 .timescale 0 0;
v00000151556afa40_0 .var/2s "i", 31 0;
S_0000015155682510 .scope module, "dut" "OBSTACLE_DIST" 3 120, 4 1 0, S_00000151556d66c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "s_chipselect";
    .port_info 3 /INPUT 1 "s_read";
    .port_info 4 /INPUT 1 "s_write";
    .port_info 5 /OUTPUT 32 "s_readdata";
    .port_info 6 /INPUT 32 "s_writedata";
    .port_info 7 /INPUT 4 "s_address";
    .port_info 8 /INPUT 24 "sink_data";
    .port_info 9 /INPUT 1 "sink_valid";
    .port_info 10 /OUTPUT 1 "sink_ready";
    .port_info 11 /INPUT 1 "sink_sop";
    .port_info 12 /INPUT 1 "sink_eop";
    .port_info 13 /OUTPUT 24 "source_data";
    .port_info 14 /OUTPUT 1 "source_valid";
    .port_info 15 /INPUT 1 "source_ready";
    .port_info 16 /OUTPUT 1 "source_sop";
    .port_info 17 /OUTPUT 1 "source_eop";
P_0000015155682ee0 .param/l "height" 0 4 31, +C4<00000000000000000000000111100000>;
P_0000015155682f18 .param/l "width" 0 4 30, +C4<00000000000000000000001010000000>;
v000001515573be00_0 .net "blue", 7 0, L_000001515573e450;  1 drivers
v000001515573afa0_0 .net "clk", 0 0, v000001515573deb0_0;  1 drivers
v000001515573ae60_0 .var "dead_zone", 10 0;
v000001515573bb80_0 .net "eop", 0 0, L_000001515573d690;  1 drivers
v000001515573b9a0_0 .net "green", 7 0, L_000001515573d7d0;  1 drivers
v000001515573abe0_0 .net "in_valid", 0 0, L_00000151556c1430;  1 drivers
v000001515573c3a0_0 .var "last_mask", 0 0;
v000001515573bcc0_0 .var "mask", 0 0;
v000001515573bf40_0 .net "out_ready", 0 0, L_0000015155740e10;  1 drivers
v000001515573bfe0_0 .var "packet_video", 0 0;
v000001515573b040_0 .var "potential_stripe_pos_min", 10 0;
v000001515573b5e0_0 .net "red", 7 0, L_000001515573d4b0;  1 drivers
v000001515573c080_0 .net "reset_n", 0 0, v000001515573e8b0_0;  1 drivers
o00000151556e8e58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001515573b540_0 .net "s_address", 3 0, o00000151556e8e58;  0 drivers
o00000151556e8e88 .functor BUFZ 1, C4<z>; HiZ drive
v000001515573bea0_0 .net "s_chipselect", 0 0, o00000151556e8e88;  0 drivers
o00000151556e8eb8 .functor BUFZ 1, C4<z>; HiZ drive
v000001515573b860_0 .net "s_read", 0 0, o00000151556e8eb8;  0 drivers
v000001515573b180_0 .var "s_readdata", 31 0;
o00000151556e8f18 .functor BUFZ 1, C4<z>; HiZ drive
v000001515573ad20_0 .net "s_write", 0 0, o00000151556e8f18;  0 drivers
o00000151556e8f48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001515573b220_0 .net "s_writedata", 31 0, o00000151556e8f48;  0 drivers
v000001515573b900_0 .net "sink_data", 23 0, v000001515573e810_0;  1 drivers
v000001515573aaa0_0 .net "sink_eop", 0 0, v000001515573daf0_0;  1 drivers
v000001515573c620_0 .net "sink_ready", 0 0, L_00000151556d12d0;  alias, 1 drivers
v000001515573ac80_0 .net "sink_sop", 0 0, v000001515573cdd0_0;  1 drivers
v000001515573b400_0 .net "sink_valid", 0 0, v000001515573db90_0;  1 drivers
v000001515573b680_0 .net "sop", 0 0, L_000001515573d2d0;  1 drivers
v000001515573a820_0 .net "source_data", 23 0, L_000001515573e770;  alias, 1 drivers
v000001515573ba40_0 .net "source_eop", 0 0, L_000001515573d730;  alias, 1 drivers
v000001515573b720_0 .net "source_ready", 0 0, v000001515573cd30_0;  1 drivers
v000001515573bd60_0 .net "source_sop", 0 0, L_000001515573e9f0;  alias, 1 drivers
v000001515573c120_0 .net "source_valid", 0 0, L_0000015155741580;  alias, 1 drivers
v000001515573c1c0_0 .var "stripe_count", 10 0;
v000001515573c260_0 .var "stripe_count_d", 10 0;
v000001515573c300_0 .var "stripe_dist_d", 10 0;
v000001515573adc0_0 .var "stripe_pos_max", 10 0;
v000001515573c440_0 .var "stripe_pos_max_d", 10 0;
v000001515573c4e0_0 .var "stripe_pos_min", 10 0;
v000001515573c580_0 .var "stripe_pos_min_d", 10 0;
v000001515573a8c0_0 .var/s "x_pixel", 15 0;
v000001515573a960_0 .var "y_indicator", 0 0;
v000001515573b2c0_0 .var "y_level", 10 0;
v000001515573cc90_0 .var/s "y_pixel", 15 0;
E_00000151556e1640/0 .event anyedge, v000001515573cc90_0, v000001515573b2c0_0, v000001515573be00_0, v000001515573c440_0;
E_00000151556e1640/1 .event anyedge, v000001515573c580_0;
E_00000151556e1640 .event/or E_00000151556e1640/0, E_00000151556e1640/1;
L_000001515573d4b0 .part v00000151556afcc0_0, 18, 8;
L_000001515573d7d0 .part v00000151556afcc0_0, 10, 8;
L_000001515573e450 .part v00000151556afcc0_0, 2, 8;
L_000001515573d2d0 .part v00000151556afcc0_0, 1, 1;
L_000001515573d690 .part v00000151556afcc0_0, 0, 1;
L_000001515573ce70 .concat [ 1 1 24 0], v000001515573daf0_0, v000001515573cdd0_0, v000001515573e810_0;
L_000001515573e770 .part v000001515573aa00_0, 2, 24;
L_000001515573e9f0 .part v000001515573aa00_0, 1, 1;
L_000001515573d730 .part v000001515573aa00_0, 0, 1;
LS_000001515573cf10_0_0 .concat [ 1 1 8 8], L_000001515573d690, L_000001515573d2d0, L_000001515573e450, L_000001515573d7d0;
LS_000001515573cf10_0_4 .concat [ 8 0 0 0], L_000001515573d4b0;
L_000001515573cf10 .concat [ 18 8 0 0], LS_000001515573cf10_0_0, LS_000001515573cf10_0_4;
S_00000151556827d0 .scope module, "in_reg" "STREAM_REG_DIST" 4 162, 5 1 0, S_0000015155682510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ready_out";
    .port_info 1 /OUTPUT 1 "valid_out";
    .port_info 2 /OUTPUT 26 "data_out";
    .port_info 3 /INPUT 1 "ready_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 26 "data_in";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_00000151556e1680 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000011010>;
L_00000151556d1d50 .functor NOT 1, v00000151556afe00_0, C4<0>, C4<0>, C4<0>;
L_00000151556d16c0 .functor NOT 1, v000001515573db90_0, C4<0>, C4<0>, C4<0>;
L_00000151556d1880 .functor AND 1, L_00000151556d1d50, L_00000151556d16c0, C4<1>, C4<1>;
L_00000151556d12d0 .functor OR 1, L_00000151556d1880, L_0000015155740e10, C4<0>, C4<0>;
L_00000151556c1430 .functor AND 1, v00000151556af720_0, v00000151556afe00_0, C4<1>, C4<1>;
v00000151556af400_0 .net *"_ivl_0", 0 0, L_00000151556d1d50;  1 drivers
v00000151556aef00_0 .net *"_ivl_2", 0 0, L_00000151556d16c0;  1 drivers
v00000151556af680_0 .net *"_ivl_4", 0 0, L_00000151556d1880;  1 drivers
v00000151556aefa0_0 .net "clk", 0 0, v000001515573deb0_0;  alias, 1 drivers
v00000151556afd60_0 .net "data_in", 25 0, L_000001515573ce70;  1 drivers
v00000151556afcc0_0 .var "data_out", 25 0;
v00000151556afe00_0 .var "data_valid", 0 0;
v00000151556af860_0 .net "ready_in", 0 0, L_0000015155740e10;  alias, 1 drivers
v00000151556af720_0 .var "ready_in_d", 0 0;
v00000151556af040_0 .net "ready_out", 0 0, L_00000151556d12d0;  alias, 1 drivers
v00000151556af9a0_0 .net "rst_n", 0 0, v000001515573e8b0_0;  alias, 1 drivers
v00000151556af540_0 .net "valid_in", 0 0, v000001515573db90_0;  alias, 1 drivers
v00000151556af4a0_0 .net "valid_out", 0 0, L_00000151556c1430;  alias, 1 drivers
E_00000151556e1700 .event posedge, v00000151556aefa0_0;
S_000001515573a640 .scope module, "out_reg" "STREAM_REG_DIST" 4 173, 5 1 0, S_0000015155682510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ready_out";
    .port_info 1 /OUTPUT 1 "valid_out";
    .port_info 2 /OUTPUT 26 "data_out";
    .port_info 3 /INPUT 1 "ready_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 26 "data_in";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_00000151556e1740 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000011010>;
L_0000015155740fd0 .functor NOT 1, v000001515573bc20_0, C4<0>, C4<0>, C4<0>;
L_0000015155740be0 .functor NOT 1, L_00000151556c1430, C4<0>, C4<0>, C4<0>;
L_0000015155741350 .functor AND 1, L_0000015155740fd0, L_0000015155740be0, C4<1>, C4<1>;
L_0000015155740e10 .functor OR 1, L_0000015155741350, v000001515573cd30_0, C4<0>, C4<0>;
L_0000015155741580 .functor AND 1, v000001515573b4a0_0, v000001515573bc20_0, C4<1>, C4<1>;
v00000151556af220_0 .net *"_ivl_0", 0 0, L_0000015155740fd0;  1 drivers
v00000151556afae0_0 .net *"_ivl_2", 0 0, L_0000015155740be0;  1 drivers
v00000151556afb80_0 .net *"_ivl_4", 0 0, L_0000015155741350;  1 drivers
v000001515573b0e0_0 .net "clk", 0 0, v000001515573deb0_0;  alias, 1 drivers
v000001515573bae0_0 .net "data_in", 25 0, L_000001515573cf10;  1 drivers
v000001515573aa00_0 .var "data_out", 25 0;
v000001515573bc20_0 .var "data_valid", 0 0;
v000001515573b7c0_0 .net "ready_in", 0 0, v000001515573cd30_0;  alias, 1 drivers
v000001515573b4a0_0 .var "ready_in_d", 0 0;
v000001515573c6c0_0 .net "ready_out", 0 0, L_0000015155740e10;  alias, 1 drivers
v000001515573af00_0 .net "rst_n", 0 0, v000001515573e8b0_0;  alias, 1 drivers
v000001515573b360_0 .net "valid_in", 0 0, L_00000151556c1430;  alias, 1 drivers
v000001515573ab40_0 .net "valid_out", 0 0, L_0000015155741580;  alias, 1 drivers
    .scope S_00000151556827d0;
T_0 ;
    %wait E_00000151556e1700;
    %load/vec4 v00000151556af9a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v00000151556afcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000151556afe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000151556af720_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000151556af860_0;
    %assign/vec4 v00000151556af720_0, 0;
    %load/vec4 v00000151556af540_0;
    %load/vec4 v00000151556afe00_0;
    %inv;
    %load/vec4 v00000151556af720_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000151556afd60_0;
    %assign/vec4 v00000151556afcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000151556afe00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000151556af720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000151556afe00_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001515573a640;
T_1 ;
    %wait E_00000151556e1700;
    %load/vec4 v000001515573af00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v000001515573aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001515573bc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001515573b4a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001515573b7c0_0;
    %assign/vec4 v000001515573b4a0_0, 0;
    %load/vec4 v000001515573b360_0;
    %load/vec4 v000001515573bc20_0;
    %inv;
    %load/vec4 v000001515573b4a0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001515573bae0_0;
    %assign/vec4 v000001515573aa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001515573bc20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001515573b4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001515573bc20_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015155682510;
T_2 ;
    %wait E_00000151556e1640;
    %load/vec4 v000001515573cc90_0;
    %load/vec4 v000001515573b2c0_0;
    %pad/u 16;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573a960_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573a960_0, 0, 1;
T_2.1 ;
    %load/vec4 v000001515573be00_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573bcc0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573bcc0_0, 0, 1;
T_2.3 ;
    %load/vec4 v000001515573c440_0;
    %load/vec4 v000001515573c580_0;
    %sub;
    %store/vec4 v000001515573c300_0, 0, 11;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000015155682510;
T_3 ;
    %wait E_00000151556e1700;
    %load/vec4 v000001515573c080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001515573a8c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001515573cc90_0, 0;
    %pushi/vec4 1, 0, 11;
    %assign/vec4 v000001515573b2c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001515573b680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001515573a8c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001515573cc90_0, 0;
    %load/vec4 v000001515573be00_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001515573bfe0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001515573c4e0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001515573adc0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001515573c1c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001515573bfe0_0;
    %load/vec4 v000001515573b680_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001515573abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000001515573a8c0_0;
    %pad/s 32;
    %cmpi/s 639, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001515573a8c0_0, 0;
    %load/vec4 v000001515573cc90_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001515573cc90_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000001515573a8c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001515573a8c0_0, 0;
T_3.9 ;
T_3.6 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %load/vec4 v000001515573bcc0_0;
    %assign/vec4 v000001515573c3a0_0, 0;
    %load/vec4 v000001515573a960_0;
    %load/vec4 v000001515573bcc0_0;
    %and;
    %load/vec4 v000001515573c3a0_0;
    %inv;
    %and;
    %load/vec4 v000001515573ae60_0;
    %pad/u 16;
    %load/vec4 v000001515573b040_0;
    %pad/u 16;
    %load/vec4 v000001515573a8c0_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v000001515573c1c0_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001515573c1c0_0, 0;
    %load/vec4 v000001515573a8c0_0;
    %pad/s 11;
    %assign/vec4 v000001515573b040_0, 0;
    %load/vec4 v000001515573c4e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001515573adc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v000001515573a8c0_0;
    %pad/s 11;
    %assign/vec4 v000001515573c4e0_0, 0;
    %load/vec4 v000001515573a8c0_0;
    %pad/s 11;
    %assign/vec4 v000001515573adc0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v000001515573c4e0_0;
    %load/vec4 v000001515573adc0_0;
    %cmp/e;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v000001515573a8c0_0;
    %pad/s 11;
    %assign/vec4 v000001515573adc0_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v000001515573a8c0_0;
    %load/vec4 v000001515573b040_0;
    %pad/u 16;
    %sub;
    %load/vec4 v000001515573adc0_0;
    %pad/u 16;
    %load/vec4 v000001515573c4e0_0;
    %pad/u 16;
    %sub;
    %cmp/u;
    %jmp/0xz  T_3.16, 5;
    %load/vec4 v000001515573b040_0;
    %assign/vec4 v000001515573c4e0_0, 0;
    %load/vec4 v000001515573a8c0_0;
    %pad/s 11;
    %assign/vec4 v000001515573adc0_0, 0;
T_3.16 ;
T_3.15 ;
T_3.13 ;
T_3.10 ;
    %load/vec4 v000001515573bfe0_0;
    %load/vec4 v000001515573bb80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v000001515573c1c0_0;
    %assign/vec4 v000001515573c260_0, 0;
    %load/vec4 v000001515573adc0_0;
    %assign/vec4 v000001515573c440_0, 0;
    %load/vec4 v000001515573c4e0_0;
    %assign/vec4 v000001515573c580_0, 0;
T_3.18 ;
    %load/vec4 v000001515573c080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001515573b180_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001515573c1c0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001515573c260_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001515573c300_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001515573c4e0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001515573c580_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001515573adc0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001515573c440_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001515573b040_0, 0;
    %pushi/vec4 10, 0, 11;
    %assign/vec4 v000001515573ae60_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v000001515573bea0_0;
    %load/vec4 v000001515573b860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %load/vec4 v000001515573b540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v000001515573b2c0_0;
    %pad/u 32;
    %assign/vec4 v000001515573b180_0, 0;
T_3.24 ;
    %load/vec4 v000001515573b540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v000001515573c260_0;
    %pad/u 32;
    %assign/vec4 v000001515573b180_0, 0;
T_3.26 ;
    %load/vec4 v000001515573b540_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v000001515573c300_0;
    %pad/u 32;
    %assign/vec4 v000001515573b180_0, 0;
T_3.28 ;
    %load/vec4 v000001515573b540_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %load/vec4 v000001515573c580_0;
    %pad/u 32;
    %assign/vec4 v000001515573b180_0, 0;
T_3.30 ;
    %load/vec4 v000001515573b540_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.32, 4;
    %load/vec4 v000001515573c440_0;
    %pad/u 32;
    %assign/vec4 v000001515573b180_0, 0;
T_3.32 ;
    %load/vec4 v000001515573b540_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %load/vec4 v000001515573ae60_0;
    %pad/u 32;
    %assign/vec4 v000001515573b180_0, 0;
T_3.34 ;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v000001515573bea0_0;
    %load/vec4 v000001515573ad20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %load/vec4 v000001515573b540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.38, 4;
    %load/vec4 v000001515573b220_0;
    %pad/u 11;
    %assign/vec4 v000001515573b2c0_0, 0;
T_3.38 ;
    %load/vec4 v000001515573b540_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_3.40, 4;
    %load/vec4 v000001515573b220_0;
    %pad/u 11;
    %assign/vec4 v000001515573ae60_0, 0;
T_3.40 ;
T_3.36 ;
T_3.23 ;
T_3.21 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000151556d66c0;
T_4 ;
    %vpi_call/w 3 8 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000151556d66c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573deb0_0, 0, 1;
    %pushi/vec4 1000000, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v000001515573deb0_0;
    %inv;
    %store/vec4 v000001515573deb0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_00000151556d66c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573e8b0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001515573e810_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573daf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573cd30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001515573e810_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573db90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573daf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573cd30_0, 0, 1;
    %delay 2, 0;
    %fork t_1, S_00000151556d6850;
    %jmp t_0;
    .scope S_00000151556d6850;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000151556afa40_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000151556afa40_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000151556afa40_0;
    %pushi/vec4 640, 0, 32;
    %mod/s;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000151556afa40_0;
    %pushi/vec4 640, 0, 32;
    %mod/s;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v00000151556afa40_0;
    %pushi/vec4 640, 0, 32;
    %mod/s;
    %pushi/vec4 70, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v00000151556afa40_0;
    %pushi/vec4 640, 0, 32;
    %mod/s;
    %pushi/vec4 85, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 16777215, 0, 24;
    %store/vec4 v000001515573e810_0, 0, 24;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001515573e810_0, 0, 24;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573daf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573cd30_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v00000151556afa40_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000151556afa40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_00000151556d66c0;
t_0 %join;
    %pushi/vec4 1056816, 0, 24;
    %store/vec4 v000001515573e810_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573daf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573cd30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001515573e810_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573daf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573cd30_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 1, 0, 24;
    %store/vec4 v000001515573e810_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573db90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573daf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573cd30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1057023, 0, 24;
    %store/vec4 v000001515573e810_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573daf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573cd30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001515573e810_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573daf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001515573cd30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001515573daf0_0, 0, 1;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "OBSTACLE_DIST_TB.sv";
    "OBSTACLE_DIST.sv";
    "STREAM_REG_DIST.v";
