// Seed: 2149922883
module module_0;
  logic id_1;
  ;
  wire id_2;
  parameter id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire id_5;
  ;
  assign id_2 = id_3;
  parameter id_6 = -1;
  reg id_7;
  ;
  assign id_7#(
      .id_3(-1),
      .id_6(-1)
  ) = id_6;
  always @(posedge 1, id_4) id_7 = -1'b0;
  or primCall (id_1, id_3, id_4);
  wire id_8;
  logic [-1 'b0 : 1 'h0] id_9;
endmodule
