Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Thu May  4 15:25:23 2023
| Host             : DESKTOP-MKAFNHE running 64-bit major release  (build 9200)
| Command          : report_power -file PWF_complete_power_routed.rpt -pb PWF_complete_power_summary_routed.pb -rpx PWF_complete_power_routed.rpx
| Design           : PWF_complete
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 25.063 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 24.266                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.287 |      717 |       --- |             --- |
|   LUT as Logic |     1.161 |      329 |     63400 |            0.52 |
|   BUFG         |     0.063 |        3 |        32 |            9.38 |
|   Register     |     0.040 |      304 |    126800 |            0.24 |
|   CARRY4       |     0.022 |        7 |     15850 |            0.04 |
|   Others       |     0.000 |       13 |       --- |             --- |
| Signals        |     1.956 |      688 |       --- |             --- |
| Block RAM      |     0.506 |      0.5 |       135 |            0.37 |
| I/O            |    20.517 |       39 |       210 |           18.57 |
| Static Power   |     0.797 |          |           |                 |
| Total          |    25.063 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     4.311 |       3.748 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.843 |       0.750 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     5.801 |       5.797 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.056 |       0.038 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| PWF_complete               |    24.266 |
|   A1                       |     0.263 |
|     Reg16                  |     0.263 |
|       Dec                  |     0.015 |
|       Reg                  |     0.248 |
|   A2                       |     1.444 |
|     A                      |     0.951 |
|     B                      |     0.300 |
|     K                      |     0.193 |
|   A3                       |     0.651 |
|     BRAM_SINGLE_MACRO_inst |     0.651 |
|   A4                       |     0.506 |
|     RegisterR0[4].MR0      |     0.007 |
|     RegisterR0[5].MR0      |     0.007 |
|     RegisterR0[6].MR0      |     0.007 |
|     RegisterR0[7].MR0      |     0.007 |
|     RegisterR1[0].MR1      |     0.009 |
|     RegisterR1[1].MR1      |     0.007 |
|     RegisterR1[2].MR1      |     0.010 |
|     RegisterR1[3].MR1      |     0.009 |
|     RegisterR3[0].MR3      |     0.001 |
|     RegisterR3[1].MR3      |     0.002 |
|     RegisterR3[2].MR3      |     0.001 |
|     RegisterR3[3].MR3      |     0.003 |
|     RegisterR3[4].MR3      |     0.003 |
|     RegisterR3[5].MR3      |     0.001 |
|     RegisterR3[6].MR3      |     0.001 |
|     RegisterR3[7].MR3      |     0.002 |
|     RegisterR4[0].MR4      |     0.001 |
|     RegisterR4[1].MR4      |     0.002 |
|     RegisterR4[2].MR4      |     0.001 |
|     RegisterR4[3].MR4      |     0.001 |
|     RegisterR4[4].MR4      |     0.001 |
|     RegisterR4[5].MR4      |     0.001 |
|     RegisterR4[6].MR4      |     0.019 |
|     RegisterR4[7].MR4      |     0.002 |
|     RegisterR5[0].MR5      |     0.014 |
|     RegisterR5[1].MR5      |     0.009 |
|     RegisterR5[2].MR5      |     0.017 |
|     RegisterR5[3].MR5      |     0.014 |
|     RegisterR5[4].MR5      |     0.011 |
|     RegisterR5[5].MR5      |     0.012 |
|     RegisterR5[6].MR5      |     0.001 |
|     RegisterR5[7].MR5      |     0.012 |
|     RegisterR6[0].MR6      |     0.001 |
|     RegisterR6[1].MR6      |     0.001 |
|     RegisterR6[2].MR6      |     0.002 |
|     RegisterR6[3].MR6      |     0.002 |
|     RegisterR6[4].MR6      |     0.001 |
|     RegisterR6[5].MR6      |     0.002 |
|     RegisterR6[6].MR6      |     0.001 |
|     RegisterR6[7].MR6      |     0.001 |
|     RegisterR7[0].MR7      |     0.006 |
|     RegisterR7[1].MR7      |     0.006 |
|     RegisterR7[2].MR7      |     0.008 |
|     RegisterR7[3].MR7      |     0.006 |
|     RegisterR7[4].MR7      |     0.006 |
|     RegisterR7[5].MR7      |     0.008 |
|     RegisterR7[6].MR7      |     0.009 |
|     RegisterR7[7].MR7      |     0.009 |
|   seg7                     |     0.618 |
+----------------------------+-----------+


