// Seed: 507174564
module module_0 (
    input  wor   id_0,
    output wor   id_1,
    input  uwire id_2,
    input  tri   id_3
);
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input  wire  id_0[-1 'd0 : 1],
    output uwire id_1,
    output wand  id_2,
    input  tri0  id_3,
    output wand  id_4,
    output tri1  id_5,
    input  tri1  id_6,
    output wand  id_7,
    input  wand  id_8,
    input  tri1  id_9
);
  assign id_7 = -1;
  always if (1) $signed(4);
  ;
  wire  id_11;
  logic id_12 = 1;
  logic id_13;
  logic id_14 = 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_9
  );
  assign modCall_1.id_3 = 0;
  logic id_15;
  ;
endmodule
