-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
--
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity find_max_bin is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    slcvec_angle_polar_offset_mrad_V : IN STD_LOGIC_VECTOR (13 downto 0);
    roi_seed_r_V : IN STD_LOGIC_VECTOR (21 downto 0);
    max_bin_count_0_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_1_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_2_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_3_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_4_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_5_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_6_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_7_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_8_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_9_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_10_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_11_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_12_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_13_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_14_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_15_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_16_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_17_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_18_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_19_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_20_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_21_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_22_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_23_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_24_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_25_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_26_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_27_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_28_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_29_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_30_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_31_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_32_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_33_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_34_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_35_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_36_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_37_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_38_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_39_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_40_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_41_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_42_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_43_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_44_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_45_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_46_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_47_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_48_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_49_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_50_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_51_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_52_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_53_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_54_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_55_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_56_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_57_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_58_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_59_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_60_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_61_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_62_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_63_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_r_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_2_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_3_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_4_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_5_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_6_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_7_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_8_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_9_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_10_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_11_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_12_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_13_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_14_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_15_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_16_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_17_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_18_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_19_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_20_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_21_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_22_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_23_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_24_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_25_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_26_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_27_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_28_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_29_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_30_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_31_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_32_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_33_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_34_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_35_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_36_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_37_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_38_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_39_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_40_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_41_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_42_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_43_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_44_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_45_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_46_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_47_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_48_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_49_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_50_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_51_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_52_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_53_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_54_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_55_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_56_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_57_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_58_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_59_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_60_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_61_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_62_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_63_V : IN STD_LOGIC_VECTOR (6 downto 0);
    hls_LT_theta_global_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    hls_LT_theta_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_global_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_theta_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    hls_LT_theta_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_count_V : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_max_bin_count_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_theta_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_theta_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_r_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_r_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of find_max_bin is
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "find_max_bin,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-2-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.727000,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=544,HLS_SYN_LUT=3254,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_66 : STD_LOGIC_VECTOR (6 downto 0) := "1100110";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_68 : STD_LOGIC_VECTOR (6 downto 0) := "1101000";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_69 : STD_LOGIC_VECTOR (6 downto 0) := "1101001";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_6A : STD_LOGIC_VECTOR (6 downto 0) := "1101010";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_6C : STD_LOGIC_VECTOR (6 downto 0) := "1101100";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_6D : STD_LOGIC_VECTOR (6 downto 0) := "1101101";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_6E : STD_LOGIC_VECTOR (6 downto 0) := "1101110";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_71 : STD_LOGIC_VECTOR (6 downto 0) := "1110001";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_72 : STD_LOGIC_VECTOR (6 downto 0) := "1110010";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_73 : STD_LOGIC_VECTOR (6 downto 0) := "1110011";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_74 : STD_LOGIC_VECTOR (6 downto 0) := "1110100";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_75 : STD_LOGIC_VECTOR (6 downto 0) := "1110101";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_76 : STD_LOGIC_VECTOR (6 downto 0) := "1110110";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_77 : STD_LOGIC_VECTOR (6 downto 0) := "1110111";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_7A : STD_LOGIC_VECTOR (6 downto 0) := "1111010";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_7B : STD_LOGIC_VECTOR (6 downto 0) := "1111011";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_7C : STD_LOGIC_VECTOR (6 downto 0) := "1111100";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv12_88D : STD_LOGIC_VECTOR (11 downto 0) := "100010001101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal hls_LT_theta_global_V_1_ack_in : STD_LOGIC;
    signal hls_LT_r_global_V_1_ack_in : STD_LOGIC;
    signal hls_LT_theta_V_1_ack_in : STD_LOGIC;
    signal hls_LT_r_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_count_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_theta_V_1_ack_in : STD_LOGIC;
    signal res_max_bin_r_V_1_ack_in : STD_LOGIC;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal hls_LT_theta_global_V_1_data_reg : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal hls_LT_theta_global_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_theta_global_V_1_vld_in : STD_LOGIC;
    signal hls_LT_r_global_V_1_data_reg : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal hls_LT_r_global_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_r_global_V_1_vld_in : STD_LOGIC;
    signal hls_LT_theta_V_1_data_reg : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal hls_LT_theta_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_theta_V_1_vld_in : STD_LOGIC;
    signal hls_LT_r_V_1_data_reg : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal hls_LT_r_V_1_vld_reg : STD_LOGIC := '0';
    signal hls_LT_r_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_count_V_1_data_reg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal res_max_bin_count_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_count_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_theta_V_1_data_reg : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal res_max_bin_theta_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_theta_V_1_vld_in : STD_LOGIC;
    signal res_max_bin_r_V_1_data_reg : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal res_max_bin_r_V_1_vld_reg : STD_LOGIC := '0';
    signal res_max_bin_r_V_1_vld_in : STD_LOGIC;
    signal roi_seed_r_V_read_reg_4733 : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_r_V_read_reg_4733_pp0_iter1_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal slcvec_angle_polar_o_reg_4738 : STD_LOGIC_VECTOR (13 downto 0);
    signal slcvec_angle_polar_o_reg_4738_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln895_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_4743 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_4748 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_4753 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_4758 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_fu_1576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_reg_4763 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_reg_4768 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_reg_4773 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_fu_1594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_reg_4778 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_fu_1600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_reg_4783 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_reg_4788 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_fu_1612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_reg_4793 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_reg_4798 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_fu_1624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_reg_4803 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_fu_1630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_reg_4808 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_fu_1636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_reg_4813 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_reg_4818 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_reg_4823 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_reg_4828 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_fu_1660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_reg_4833 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_reg_4838 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_reg_4843 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_reg_4848 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_fu_1684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_reg_4853 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_fu_1690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_reg_4858 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_reg_4863 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_reg_4868 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_reg_4873 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_reg_4878 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_reg_4883 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_reg_4888 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_reg_4893 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_reg_4898 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_reg_4903 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_reg_4908 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_reg_4913 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_fu_1762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_reg_4918 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_reg_4923 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_reg_4928 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_reg_4933 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_reg_4938 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_fu_1792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_reg_4943 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_reg_4948 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_fu_1804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_reg_4953 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_fu_1810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_reg_4958 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_reg_4963 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_reg_4968 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_fu_1828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_reg_4973 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_fu_1834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_reg_4978 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_fu_1840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_reg_4983 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_fu_1846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_reg_4988 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_reg_4993 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_reg_4998 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_fu_1864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_reg_5003 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_reg_5008 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_fu_1876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_reg_5013 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_reg_5018 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_fu_1888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_reg_5023 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_fu_1894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_reg_5028 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_fu_1900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_reg_5033 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_reg_5038 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_fu_1912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_reg_5043 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_fu_1918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_reg_5048 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_fu_1924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_reg_5053 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_fu_1930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_reg_5058 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_fu_1936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_reg_5063 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_1_fu_2764_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_1_reg_5068 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_66_fu_1942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_66_reg_5073 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_4_fu_2781_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_4_reg_5078 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_67_fu_1948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_67_reg_5083 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_7_fu_2798_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_7_reg_5088 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_68_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_68_reg_5093 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_10_fu_2815_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_10_reg_5098 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_69_fu_1960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_69_reg_5103 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_13_fu_2832_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_13_reg_5108 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_70_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_70_reg_5113 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_16_fu_2849_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_16_reg_5118 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_71_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_71_reg_5123 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_19_fu_2866_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_19_reg_5128 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_72_fu_1978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_72_reg_5133 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_22_fu_2883_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_22_reg_5138 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_73_fu_1984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_73_reg_5143 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_fu_1990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_reg_5148 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_fu_1996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_reg_5153 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_fu_2002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_reg_5158 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_77_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_77_reg_5163 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_78_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_78_reg_5168 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_79_fu_2020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_79_reg_5173 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_80_fu_2026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_80_reg_5178 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_fu_2032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_reg_5183 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_49_fu_3036_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_49_reg_5188 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_82_fu_2038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_82_reg_5193 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_52_fu_3053_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_52_reg_5198 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_83_fu_2044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_83_reg_5203 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_55_fu_3070_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_55_reg_5208 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_84_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_84_reg_5213 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_58_fu_3087_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_58_reg_5218 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_85_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_85_reg_5223 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_61_fu_3104_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_61_reg_5228 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_86_fu_2062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_86_reg_5233 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_64_fu_3121_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_64_reg_5238 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_87_fu_2068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_87_reg_5243 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_67_fu_3138_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_67_reg_5248 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_88_fu_2074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_88_reg_5253 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln422_70_fu_3155_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_70_reg_5258 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_89_fu_2080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_89_reg_5263 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_fu_2086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_reg_5268 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_fu_2092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_reg_5273 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_reg_5278 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_93_fu_2104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_93_reg_5283 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_94_fu_2110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_94_reg_5288 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_95_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_95_reg_5293 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_96_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_96_reg_5298 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_97_fu_2128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_97_reg_5303 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_2_fu_3308_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_2_reg_5309 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_98_fu_2132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_reg_5314 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_5_fu_3317_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_5_reg_5320 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_99_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_reg_5325 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_8_fu_3326_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_8_reg_5331 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_100_fu_2140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_reg_5336 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_11_fu_3335_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_11_reg_5342 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_101_fu_2144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_101_reg_5347 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_14_fu_3344_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_14_reg_5353 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_102_fu_2148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_102_reg_5358 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_17_fu_3353_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_17_reg_5364 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_103_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_103_reg_5369 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_20_fu_3362_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_20_reg_5375 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_104_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_104_reg_5380 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_23_fu_3371_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_23_reg_5386 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_105_fu_2160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_reg_5391 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_25_fu_3380_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_25_reg_5396 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_26_fu_3388_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_26_reg_5401 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_106_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_106_reg_5406 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_28_fu_3397_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_28_reg_5411 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_29_fu_3405_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_29_reg_5416 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_107_fu_2168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_107_reg_5421 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_31_fu_3414_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_31_reg_5426 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_32_fu_3422_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_32_reg_5431 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_108_fu_2172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_108_reg_5436 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_34_fu_3431_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_34_reg_5441 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_35_fu_3439_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_35_reg_5446 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_109_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_109_reg_5451 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_37_fu_3448_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_37_reg_5456 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_38_fu_3456_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_38_reg_5461 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_110_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_110_reg_5466 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_40_fu_3465_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_40_reg_5471 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_41_fu_3473_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_41_reg_5476 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_111_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_111_reg_5481 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_43_fu_3482_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_43_reg_5486 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_44_fu_3490_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_44_reg_5491 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_112_fu_2188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_112_reg_5496 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln440_46_fu_3499_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_46_reg_5501 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_47_fu_3507_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln440_47_reg_5506 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_113_fu_2192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_113_reg_5511 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_114_fu_2196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_114_reg_5518 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_115_fu_2200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_115_reg_5525 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_116_fu_2204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_116_reg_5532 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_117_fu_2208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_117_reg_5539 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_118_fu_2212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_118_reg_5546 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_119_fu_2216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_119_reg_5553 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_120_fu_2220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_120_reg_5560 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln476_fu_4492_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln476_reg_5567 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln476_6_fu_4542_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln476_6_reg_5572 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_125_fu_2240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_125_reg_5577 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_r_t_V_fu_4592_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_reg_5582 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_count_t_s_fu_4600_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_s_reg_5587 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_theta_t_1_fu_4608_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_1_reg_5593 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_1_fu_4616_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_1_reg_5598 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_count_t_1_fu_4624_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_1_reg_5603 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_2_fu_4637_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_theta_t_2_fu_4644_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_V_fu_4658_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln703_1_fu_4683_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln703_1_fu_4702_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln708_fu_4722_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_2_fu_4727_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal select_ln422_2_fu_2772_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_50_fu_3044_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_5_fu_2789_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_53_fu_3061_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_8_fu_2806_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_56_fu_3078_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_11_fu_2823_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_59_fu_3095_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_14_fu_2840_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_62_fu_3112_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_17_fu_2857_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_65_fu_3129_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_20_fu_2874_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_68_fu_3146_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_23_fu_2891_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_71_fu_3163_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_26_fu_2908_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_74_fu_3180_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_29_fu_2925_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_77_fu_3197_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_32_fu_2942_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_80_fu_3214_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_35_fu_2959_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_83_fu_3231_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_38_fu_2976_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_86_fu_3248_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_41_fu_2993_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_89_fu_3265_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_44_fu_3010_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_92_fu_3282_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_47_fu_3027_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln422_95_fu_3299_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln458_2_fu_4353_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln458_14_fu_4429_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln458_5_fu_4372_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln458_17_fu_4448_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln458_8_fu_4391_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln458_20_fu_4467_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln458_11_fu_4410_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln458_23_fu_4486_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln476_2_fu_4508_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln476_8_fu_4558_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln476_5_fu_4533_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln476_11_fu_4583_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln404_1_fu_2252_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_65_fu_2508_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_3_fu_2260_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_67_fu_2516_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_5_fu_2268_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_69_fu_2524_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_7_fu_2276_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_71_fu_2532_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_9_fu_2284_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_73_fu_2540_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_11_fu_2292_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_75_fu_2548_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_13_fu_2300_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_77_fu_2556_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_15_fu_2308_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_79_fu_2564_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_17_fu_2316_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_81_fu_2572_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_19_fu_2324_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_83_fu_2580_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_21_fu_2332_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_85_fu_2588_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_23_fu_2340_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_87_fu_2596_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_25_fu_2348_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_89_fu_2604_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_27_fu_2356_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_91_fu_2612_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_29_fu_2364_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_93_fu_2620_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_31_fu_2372_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_95_fu_2628_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_33_fu_2380_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_97_fu_2636_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_35_fu_2388_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_99_fu_2644_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_37_fu_2396_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_101_fu_2652_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_39_fu_2404_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_103_fu_2660_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_41_fu_2412_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_105_fu_2668_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_43_fu_2420_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_107_fu_2676_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_45_fu_2428_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_109_fu_2684_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_47_fu_2436_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_111_fu_2692_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_49_fu_2444_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_113_fu_2700_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_51_fu_2452_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_115_fu_2708_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_53_fu_2460_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_117_fu_2716_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_55_fu_2468_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_119_fu_2724_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_57_fu_2476_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_121_fu_2732_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_59_fu_2484_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_123_fu_2740_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_61_fu_2492_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_125_fu_2748_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_63_fu_2500_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_127_fu_2756_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_25_fu_2900_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_73_fu_3172_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_28_fu_2917_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_76_fu_3189_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_31_fu_2934_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_79_fu_3206_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_34_fu_2951_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_82_fu_3223_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_37_fu_2968_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_85_fu_3240_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_40_fu_2985_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_88_fu_3257_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_43_fu_3002_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_91_fu_3274_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_46_fu_3019_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_94_fu_3291_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_fu_3516_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_64_fu_3740_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_2_fu_3523_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_66_fu_3747_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_4_fu_3530_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_68_fu_3754_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_6_fu_3537_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_70_fu_3761_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_8_fu_3544_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_72_fu_3768_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_10_fu_3551_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_74_fu_3775_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_12_fu_3558_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_76_fu_3782_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_14_fu_3565_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_78_fu_3789_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_16_fu_3572_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_80_fu_3796_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_18_fu_3579_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_82_fu_3803_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_20_fu_3586_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_84_fu_3810_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_22_fu_3593_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_86_fu_3817_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_24_fu_3600_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_88_fu_3824_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_26_fu_3607_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_90_fu_3831_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_28_fu_3614_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_92_fu_3838_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_30_fu_3621_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_94_fu_3845_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_32_fu_3628_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_96_fu_3852_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_34_fu_3635_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_98_fu_3859_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_36_fu_3642_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_100_fu_3866_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_38_fu_3649_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_102_fu_3873_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_40_fu_3656_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_104_fu_3880_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_42_fu_3663_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_106_fu_3887_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_44_fu_3670_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_108_fu_3894_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_46_fu_3677_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_110_fu_3901_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_48_fu_3684_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_112_fu_3908_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_50_fu_3691_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_114_fu_3915_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_52_fu_3698_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_116_fu_3922_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_54_fu_3705_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_118_fu_3929_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_56_fu_3712_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_120_fu_3936_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_58_fu_3719_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_122_fu_3943_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_60_fu_3726_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_124_fu_3950_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_62_fu_3733_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln404_126_fu_3957_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_fu_3964_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_48_fu_4076_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_3_fu_3971_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_51_fu_4083_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_6_fu_3978_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_54_fu_4090_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_9_fu_3985_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_57_fu_4097_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_12_fu_3992_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_60_fu_4104_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_15_fu_3999_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_63_fu_4111_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_18_fu_4006_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_66_fu_4118_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_21_fu_4013_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_69_fu_4125_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_24_fu_4020_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_72_fu_4132_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_27_fu_4027_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_75_fu_4139_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_30_fu_4034_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_78_fu_4146_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_33_fu_4041_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_81_fu_4153_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_36_fu_4048_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_84_fu_4160_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_39_fu_4055_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_87_fu_4167_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_42_fu_4062_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_90_fu_4174_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_45_fu_4069_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln422_93_fu_4181_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_fu_4188_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_24_fu_4284_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_1_fu_4195_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_3_fu_4200_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_27_fu_4291_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_4_fu_4207_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_6_fu_4212_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_30_fu_4298_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_7_fu_4219_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_9_fu_4224_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_33_fu_4305_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_10_fu_4231_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_12_fu_4236_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_36_fu_4312_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_13_fu_4243_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_15_fu_4248_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_39_fu_4319_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_16_fu_4255_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_18_fu_4260_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_42_fu_4326_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_19_fu_4267_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_21_fu_4272_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_45_fu_4333_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln440_22_fu_4279_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_121_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln458_fu_4340_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_12_fu_4416_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_1_fu_4347_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_13_fu_4423_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_122_fu_2228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln458_3_fu_4359_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_15_fu_4435_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_4_fu_4366_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_16_fu_4442_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_123_fu_2232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln458_6_fu_4378_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_18_fu_4454_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_7_fu_4385_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_19_fu_4461_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_124_fu_2236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln458_9_fu_4397_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_21_fu_4473_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_10_fu_4404_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln458_22_fu_4480_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln476_1_fu_4500_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln476_7_fu_4550_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_126_fu_2244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln476_3_fu_4517_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln476_9_fu_4567_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln476_4_fu_4525_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln476_10_fu_4575_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_5_fu_2248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_theta_t_s_fu_4632_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_2_fu_4652_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal t0_V_fu_4665_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_fu_4673_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln703_fu_4679_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_fu_4688_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_fu_4694_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln703_2_fu_4698_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_4708_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_fu_4716_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if;
            end if;
        end if;
    end process;


    hls_LT_r_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_r_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_r_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_r_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    hls_LT_r_global_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_r_global_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_r_global_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_r_global_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    hls_LT_theta_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_theta_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_theta_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_theta_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    hls_LT_theta_global_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1))) then
                hls_LT_theta_global_V_1_vld_reg <= ap_const_logic_1;
            elsif (((hls_LT_theta_global_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1))) then
                hls_LT_theta_global_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    res_max_bin_count_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1))) then
                res_max_bin_count_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_count_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1))) then
                res_max_bin_count_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    res_max_bin_r_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1))) then
                res_max_bin_r_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_r_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1))) then
                res_max_bin_r_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    res_max_bin_theta_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1))) then
                res_max_bin_theta_V_1_vld_reg <= ap_const_logic_1;
            elsif (((res_max_bin_theta_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1))) then
                res_max_bin_theta_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_in = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1)))) then
                    hls_LT_r_V_1_data_reg(11 downto 4) <= zext_ln708_fu_4722_p1(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_in = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1)))) then
                hls_LT_r_global_V_1_data_reg <= add_ln703_2_fu_4727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_in = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1)))) then
                    hls_LT_theta_V_1_data_reg(8 downto 1) <= zext_ln703_1_fu_4683_p1(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_in = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1)))) then
                hls_LT_theta_global_V_1_data_reg <= add_ln703_1_fu_4702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln895_100_reg_5336 <= icmp_ln895_100_fu_2140_p2;
                icmp_ln895_101_reg_5347 <= icmp_ln895_101_fu_2144_p2;
                icmp_ln895_102_reg_5358 <= icmp_ln895_102_fu_2148_p2;
                icmp_ln895_103_reg_5369 <= icmp_ln895_103_fu_2152_p2;
                icmp_ln895_104_reg_5380 <= icmp_ln895_104_fu_2156_p2;
                icmp_ln895_105_reg_5391 <= icmp_ln895_105_fu_2160_p2;
                icmp_ln895_106_reg_5406 <= icmp_ln895_106_fu_2164_p2;
                icmp_ln895_107_reg_5421 <= icmp_ln895_107_fu_2168_p2;
                icmp_ln895_108_reg_5436 <= icmp_ln895_108_fu_2172_p2;
                icmp_ln895_109_reg_5451 <= icmp_ln895_109_fu_2176_p2;
                icmp_ln895_10_reg_4793 <= icmp_ln895_10_fu_1612_p2;
                icmp_ln895_110_reg_5466 <= icmp_ln895_110_fu_2180_p2;
                icmp_ln895_111_reg_5481 <= icmp_ln895_111_fu_2184_p2;
                icmp_ln895_112_reg_5496 <= icmp_ln895_112_fu_2188_p2;
                icmp_ln895_113_reg_5511 <= icmp_ln895_113_fu_2192_p2;
                icmp_ln895_114_reg_5518 <= icmp_ln895_114_fu_2196_p2;
                icmp_ln895_115_reg_5525 <= icmp_ln895_115_fu_2200_p2;
                icmp_ln895_116_reg_5532 <= icmp_ln895_116_fu_2204_p2;
                icmp_ln895_117_reg_5539 <= icmp_ln895_117_fu_2208_p2;
                icmp_ln895_118_reg_5546 <= icmp_ln895_118_fu_2212_p2;
                icmp_ln895_119_reg_5553 <= icmp_ln895_119_fu_2216_p2;
                icmp_ln895_11_reg_4798 <= icmp_ln895_11_fu_1618_p2;
                icmp_ln895_120_reg_5560 <= icmp_ln895_120_fu_2220_p2;
                icmp_ln895_125_reg_5577 <= icmp_ln895_125_fu_2240_p2;
                icmp_ln895_12_reg_4803 <= icmp_ln895_12_fu_1624_p2;
                icmp_ln895_13_reg_4808 <= icmp_ln895_13_fu_1630_p2;
                icmp_ln895_14_reg_4813 <= icmp_ln895_14_fu_1636_p2;
                icmp_ln895_15_reg_4818 <= icmp_ln895_15_fu_1642_p2;
                icmp_ln895_16_reg_4823 <= icmp_ln895_16_fu_1648_p2;
                icmp_ln895_17_reg_4828 <= icmp_ln895_17_fu_1654_p2;
                icmp_ln895_18_reg_4833 <= icmp_ln895_18_fu_1660_p2;
                icmp_ln895_19_reg_4838 <= icmp_ln895_19_fu_1666_p2;
                icmp_ln895_1_reg_4748 <= icmp_ln895_1_fu_1558_p2;
                icmp_ln895_20_reg_4843 <= icmp_ln895_20_fu_1672_p2;
                icmp_ln895_21_reg_4848 <= icmp_ln895_21_fu_1678_p2;
                icmp_ln895_22_reg_4853 <= icmp_ln895_22_fu_1684_p2;
                icmp_ln895_23_reg_4858 <= icmp_ln895_23_fu_1690_p2;
                icmp_ln895_24_reg_4863 <= icmp_ln895_24_fu_1696_p2;
                icmp_ln895_25_reg_4868 <= icmp_ln895_25_fu_1702_p2;
                icmp_ln895_26_reg_4873 <= icmp_ln895_26_fu_1708_p2;
                icmp_ln895_27_reg_4878 <= icmp_ln895_27_fu_1714_p2;
                icmp_ln895_28_reg_4883 <= icmp_ln895_28_fu_1720_p2;
                icmp_ln895_29_reg_4888 <= icmp_ln895_29_fu_1726_p2;
                icmp_ln895_2_reg_4753 <= icmp_ln895_2_fu_1564_p2;
                icmp_ln895_30_reg_4893 <= icmp_ln895_30_fu_1732_p2;
                icmp_ln895_31_reg_4898 <= icmp_ln895_31_fu_1738_p2;
                icmp_ln895_32_reg_4903 <= icmp_ln895_32_fu_1744_p2;
                icmp_ln895_33_reg_4908 <= icmp_ln895_33_fu_1750_p2;
                icmp_ln895_34_reg_4913 <= icmp_ln895_34_fu_1756_p2;
                icmp_ln895_35_reg_4918 <= icmp_ln895_35_fu_1762_p2;
                icmp_ln895_36_reg_4923 <= icmp_ln895_36_fu_1768_p2;
                icmp_ln895_37_reg_4928 <= icmp_ln895_37_fu_1774_p2;
                icmp_ln895_38_reg_4933 <= icmp_ln895_38_fu_1780_p2;
                icmp_ln895_39_reg_4938 <= icmp_ln895_39_fu_1786_p2;
                icmp_ln895_3_reg_4758 <= icmp_ln895_3_fu_1570_p2;
                icmp_ln895_40_reg_4943 <= icmp_ln895_40_fu_1792_p2;
                icmp_ln895_41_reg_4948 <= icmp_ln895_41_fu_1798_p2;
                icmp_ln895_42_reg_4953 <= icmp_ln895_42_fu_1804_p2;
                icmp_ln895_43_reg_4958 <= icmp_ln895_43_fu_1810_p2;
                icmp_ln895_44_reg_4963 <= icmp_ln895_44_fu_1816_p2;
                icmp_ln895_45_reg_4968 <= icmp_ln895_45_fu_1822_p2;
                icmp_ln895_46_reg_4973 <= icmp_ln895_46_fu_1828_p2;
                icmp_ln895_47_reg_4978 <= icmp_ln895_47_fu_1834_p2;
                icmp_ln895_48_reg_4983 <= icmp_ln895_48_fu_1840_p2;
                icmp_ln895_49_reg_4988 <= icmp_ln895_49_fu_1846_p2;
                icmp_ln895_4_reg_4763 <= icmp_ln895_4_fu_1576_p2;
                icmp_ln895_50_reg_4993 <= icmp_ln895_50_fu_1852_p2;
                icmp_ln895_51_reg_4998 <= icmp_ln895_51_fu_1858_p2;
                icmp_ln895_52_reg_5003 <= icmp_ln895_52_fu_1864_p2;
                icmp_ln895_53_reg_5008 <= icmp_ln895_53_fu_1870_p2;
                icmp_ln895_54_reg_5013 <= icmp_ln895_54_fu_1876_p2;
                icmp_ln895_55_reg_5018 <= icmp_ln895_55_fu_1882_p2;
                icmp_ln895_56_reg_5023 <= icmp_ln895_56_fu_1888_p2;
                icmp_ln895_57_reg_5028 <= icmp_ln895_57_fu_1894_p2;
                icmp_ln895_58_reg_5033 <= icmp_ln895_58_fu_1900_p2;
                icmp_ln895_59_reg_5038 <= icmp_ln895_59_fu_1906_p2;
                icmp_ln895_60_reg_5043 <= icmp_ln895_60_fu_1912_p2;
                icmp_ln895_61_reg_5048 <= icmp_ln895_61_fu_1918_p2;
                icmp_ln895_62_reg_5053 <= icmp_ln895_62_fu_1924_p2;
                icmp_ln895_63_reg_5058 <= icmp_ln895_63_fu_1930_p2;
                icmp_ln895_64_reg_4773 <= icmp_ln895_64_fu_1588_p2;
                icmp_ln895_65_reg_5063 <= icmp_ln895_65_fu_1936_p2;
                icmp_ln895_66_reg_5073 <= icmp_ln895_66_fu_1942_p2;
                icmp_ln895_67_reg_5083 <= icmp_ln895_67_fu_1948_p2;
                icmp_ln895_68_reg_5093 <= icmp_ln895_68_fu_1954_p2;
                icmp_ln895_69_reg_5103 <= icmp_ln895_69_fu_1960_p2;
                icmp_ln895_6_reg_4768 <= icmp_ln895_6_fu_1582_p2;
                icmp_ln895_70_reg_5113 <= icmp_ln895_70_fu_1966_p2;
                icmp_ln895_71_reg_5123 <= icmp_ln895_71_fu_1972_p2;
                icmp_ln895_72_reg_5133 <= icmp_ln895_72_fu_1978_p2;
                icmp_ln895_73_reg_5143 <= icmp_ln895_73_fu_1984_p2;
                icmp_ln895_74_reg_5148 <= icmp_ln895_74_fu_1990_p2;
                icmp_ln895_75_reg_5153 <= icmp_ln895_75_fu_1996_p2;
                icmp_ln895_76_reg_5158 <= icmp_ln895_76_fu_2002_p2;
                icmp_ln895_77_reg_5163 <= icmp_ln895_77_fu_2008_p2;
                icmp_ln895_78_reg_5168 <= icmp_ln895_78_fu_2014_p2;
                icmp_ln895_79_reg_5173 <= icmp_ln895_79_fu_2020_p2;
                icmp_ln895_7_reg_4778 <= icmp_ln895_7_fu_1594_p2;
                icmp_ln895_80_reg_5178 <= icmp_ln895_80_fu_2026_p2;
                icmp_ln895_81_reg_5183 <= icmp_ln895_81_fu_2032_p2;
                icmp_ln895_82_reg_5193 <= icmp_ln895_82_fu_2038_p2;
                icmp_ln895_83_reg_5203 <= icmp_ln895_83_fu_2044_p2;
                icmp_ln895_84_reg_5213 <= icmp_ln895_84_fu_2050_p2;
                icmp_ln895_85_reg_5223 <= icmp_ln895_85_fu_2056_p2;
                icmp_ln895_86_reg_5233 <= icmp_ln895_86_fu_2062_p2;
                icmp_ln895_87_reg_5243 <= icmp_ln895_87_fu_2068_p2;
                icmp_ln895_88_reg_5253 <= icmp_ln895_88_fu_2074_p2;
                icmp_ln895_89_reg_5263 <= icmp_ln895_89_fu_2080_p2;
                icmp_ln895_8_reg_4783 <= icmp_ln895_8_fu_1600_p2;
                icmp_ln895_90_reg_5268 <= icmp_ln895_90_fu_2086_p2;
                icmp_ln895_91_reg_5273 <= icmp_ln895_91_fu_2092_p2;
                icmp_ln895_92_reg_5278 <= icmp_ln895_92_fu_2098_p2;
                icmp_ln895_93_reg_5283 <= icmp_ln895_93_fu_2104_p2;
                icmp_ln895_94_reg_5288 <= icmp_ln895_94_fu_2110_p2;
                icmp_ln895_95_reg_5293 <= icmp_ln895_95_fu_2116_p2;
                icmp_ln895_96_reg_5298 <= icmp_ln895_96_fu_2122_p2;
                icmp_ln895_97_reg_5303 <= icmp_ln895_97_fu_2128_p2;
                icmp_ln895_98_reg_5314 <= icmp_ln895_98_fu_2132_p2;
                icmp_ln895_99_reg_5325 <= icmp_ln895_99_fu_2136_p2;
                icmp_ln895_9_reg_4788 <= icmp_ln895_9_fu_1606_p2;
                icmp_ln895_reg_4743 <= icmp_ln895_fu_1552_p2;
                res_max_bin_count_t_1_reg_5603 <= res_max_bin_count_t_1_fu_4624_p3;
                res_max_bin_count_t_s_reg_5587 <= res_max_bin_count_t_s_fu_4600_p3;
                res_max_bin_r_t_V_1_reg_5598 <= res_max_bin_r_t_V_1_fu_4616_p3;
                res_max_bin_r_t_V_reg_5582 <= res_max_bin_r_t_V_fu_4592_p3;
                    res_max_bin_theta_t_1_reg_5593(6 downto 1) <= res_max_bin_theta_t_1_fu_4608_p3(6 downto 1);
                roi_seed_r_V_read_reg_4733 <= roi_seed_r_V;
                roi_seed_r_V_read_reg_4733_pp0_iter1_reg <= roi_seed_r_V_read_reg_4733;
                select_ln422_10_reg_5098 <= select_ln422_10_fu_2815_p3;
                select_ln422_13_reg_5108 <= select_ln422_13_fu_2832_p3;
                select_ln422_16_reg_5118 <= select_ln422_16_fu_2849_p3;
                select_ln422_19_reg_5128 <= select_ln422_19_fu_2866_p3;
                select_ln422_1_reg_5068 <= select_ln422_1_fu_2764_p3;
                select_ln422_22_reg_5138 <= select_ln422_22_fu_2883_p3;
                select_ln422_49_reg_5188 <= select_ln422_49_fu_3036_p3;
                select_ln422_4_reg_5078 <= select_ln422_4_fu_2781_p3;
                select_ln422_52_reg_5198 <= select_ln422_52_fu_3053_p3;
                select_ln422_55_reg_5208 <= select_ln422_55_fu_3070_p3;
                select_ln422_58_reg_5218 <= select_ln422_58_fu_3087_p3;
                select_ln422_61_reg_5228 <= select_ln422_61_fu_3104_p3;
                select_ln422_64_reg_5238 <= select_ln422_64_fu_3121_p3;
                select_ln422_67_reg_5248 <= select_ln422_67_fu_3138_p3;
                select_ln422_70_reg_5258 <= select_ln422_70_fu_3155_p3;
                select_ln422_7_reg_5088 <= select_ln422_7_fu_2798_p3;
                select_ln440_11_reg_5342 <= select_ln440_11_fu_3335_p3;
                select_ln440_14_reg_5353 <= select_ln440_14_fu_3344_p3;
                select_ln440_17_reg_5364 <= select_ln440_17_fu_3353_p3;
                select_ln440_20_reg_5375 <= select_ln440_20_fu_3362_p3;
                select_ln440_23_reg_5386 <= select_ln440_23_fu_3371_p3;
                select_ln440_25_reg_5396 <= select_ln440_25_fu_3380_p3;
                select_ln440_26_reg_5401 <= select_ln440_26_fu_3388_p3;
                select_ln440_28_reg_5411 <= select_ln440_28_fu_3397_p3;
                select_ln440_29_reg_5416 <= select_ln440_29_fu_3405_p3;
                select_ln440_2_reg_5309 <= select_ln440_2_fu_3308_p3;
                select_ln440_31_reg_5426 <= select_ln440_31_fu_3414_p3;
                select_ln440_32_reg_5431 <= select_ln440_32_fu_3422_p3;
                select_ln440_34_reg_5441 <= select_ln440_34_fu_3431_p3;
                select_ln440_35_reg_5446 <= select_ln440_35_fu_3439_p3;
                select_ln440_37_reg_5456 <= select_ln440_37_fu_3448_p3;
                select_ln440_38_reg_5461 <= select_ln440_38_fu_3456_p3;
                select_ln440_40_reg_5471 <= select_ln440_40_fu_3465_p3;
                select_ln440_41_reg_5476 <= select_ln440_41_fu_3473_p3;
                select_ln440_43_reg_5486 <= select_ln440_43_fu_3482_p3;
                select_ln440_44_reg_5491 <= select_ln440_44_fu_3490_p3;
                select_ln440_46_reg_5501 <= select_ln440_46_fu_3499_p3;
                select_ln440_47_reg_5506 <= select_ln440_47_fu_3507_p3;
                select_ln440_5_reg_5320 <= select_ln440_5_fu_3317_p3;
                select_ln440_8_reg_5331 <= select_ln440_8_fu_3326_p3;
                    select_ln476_6_reg_5572(6 downto 2) <= select_ln476_6_fu_4542_p3(6 downto 2);
                    select_ln476_reg_5567(6 downto 2) <= select_ln476_fu_4492_p3(6 downto 2);
                slcvec_angle_polar_o_reg_4738 <= slcvec_angle_polar_offset_mrad_V;
                slcvec_angle_polar_o_reg_4738_pp0_iter1_reg <= slcvec_angle_polar_o_reg_4738;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_in = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_count_V_1_data_reg <= res_max_bin_count_t_2_fu_4637_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_in = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_r_V_1_data_reg <= tmp_V_fu_4658_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_in = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1)))) then
                res_max_bin_theta_V_1_data_reg <= res_max_bin_theta_t_2_fu_4644_p3;
            end if;
        end if;
    end process;
    hls_LT_theta_V_1_data_reg(0) <= '0';
    hls_LT_theta_V_1_data_reg(13 downto 9) <= "00000";
    hls_LT_r_V_1_data_reg(3 downto 0) <= "0000";
    hls_LT_r_V_1_data_reg(21 downto 12) <= "0000000000";
    select_ln476_reg_5567(1 downto 0) <= "00";
    select_ln476_6_reg_5572(1 downto 0) <= "10";
    res_max_bin_theta_t_1_reg_5593(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 =>
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln703_1_fu_4702_p2 <= std_logic_vector(unsigned(zext_ln703_2_fu_4698_p1) + unsigned(slcvec_angle_polar_o_reg_4738_pp0_iter1_reg));
    add_ln703_2_fu_4727_p2 <= std_logic_vector(unsigned(zext_ln708_fu_4722_p1) + unsigned(roi_seed_r_V_read_reg_4733_pp0_iter1_reg));
    add_ln703_fu_4688_p2 <= std_logic_vector(unsigned(zext_ln703_fu_4679_p1) + unsigned(ap_const_lv12_88D));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter3, hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(hls_LT_theta_global_V_1_ack_in, hls_LT_r_global_V_1_ack_in, hls_LT_theta_V_1_ack_in, hls_LT_r_V_1_ack_in, res_max_bin_count_V_1_ack_in, res_max_bin_theta_V_1_ack_in, res_max_bin_r_V_1_ack_in)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((res_max_bin_r_V_1_ack_in = ap_const_logic_0) or (res_max_bin_theta_V_1_ack_in = ap_const_logic_0) or (res_max_bin_count_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_V_1_ack_in = ap_const_logic_0) or (hls_LT_r_global_V_1_ack_in = ap_const_logic_0) or (hls_LT_theta_global_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            ap_done <= ap_const_logic_1;
        else
            ap_done <= ap_const_logic_0;
        end if;
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            ap_idle <= ap_const_logic_1;
        else
            ap_idle <= ap_const_logic_0;
        end if;
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
            ap_idle_pp0 <= ap_const_logic_1;
        else
            ap_idle_pp0 <= ap_const_logic_0;
        end if;
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if;
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            ap_ready <= ap_const_logic_1;
        else
            ap_ready <= ap_const_logic_0;
        end if;
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_r_V <= hls_LT_r_V_1_data_reg;

    hls_LT_r_V_1_ack_in_assign_proc : process(hls_LT_r_V_1_vld_reg)
    begin
        if (((hls_LT_r_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_r_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_r_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_r_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            hls_LT_r_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_r_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_r_V_ap_vld <= hls_LT_r_V_1_vld_reg;
    hls_LT_r_global_V <= hls_LT_r_global_V_1_data_reg;

    hls_LT_r_global_V_1_ack_in_assign_proc : process(hls_LT_r_global_V_1_vld_reg)
    begin
        if (((hls_LT_r_global_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_r_global_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_r_global_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_r_global_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_r_global_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            hls_LT_r_global_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_r_global_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_r_global_V_ap_vld <= hls_LT_r_global_V_1_vld_reg;
    hls_LT_theta_V <= hls_LT_theta_V_1_data_reg;

    hls_LT_theta_V_1_ack_in_assign_proc : process(hls_LT_theta_V_1_vld_reg)
    begin
        if (((hls_LT_theta_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_theta_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_theta_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_theta_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            hls_LT_theta_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_theta_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_theta_V_ap_vld <= hls_LT_theta_V_1_vld_reg;
    hls_LT_theta_global_V <= hls_LT_theta_global_V_1_data_reg;

    hls_LT_theta_global_V_1_ack_in_assign_proc : process(hls_LT_theta_global_V_1_vld_reg)
    begin
        if (((hls_LT_theta_global_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (hls_LT_theta_global_V_1_vld_reg = ap_const_logic_1)))) then
            hls_LT_theta_global_V_1_ack_in <= ap_const_logic_1;
        else
            hls_LT_theta_global_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    hls_LT_theta_global_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            hls_LT_theta_global_V_1_vld_in <= ap_const_logic_1;
        else
            hls_LT_theta_global_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    hls_LT_theta_global_V_ap_vld <= hls_LT_theta_global_V_1_vld_reg;
    icmp_ln895_100_fu_2140_p2 <= "1" when (unsigned(select_ln422_11_fu_2823_p3) > unsigned(select_ln422_59_fu_3095_p3)) else "0";
    icmp_ln895_101_fu_2144_p2 <= "1" when (unsigned(select_ln422_14_fu_2840_p3) > unsigned(select_ln422_62_fu_3112_p3)) else "0";
    icmp_ln895_102_fu_2148_p2 <= "1" when (unsigned(select_ln422_17_fu_2857_p3) > unsigned(select_ln422_65_fu_3129_p3)) else "0";
    icmp_ln895_103_fu_2152_p2 <= "1" when (unsigned(select_ln422_20_fu_2874_p3) > unsigned(select_ln422_68_fu_3146_p3)) else "0";
    icmp_ln895_104_fu_2156_p2 <= "1" when (unsigned(select_ln422_23_fu_2891_p3) > unsigned(select_ln422_71_fu_3163_p3)) else "0";
    icmp_ln895_105_fu_2160_p2 <= "1" when (unsigned(select_ln422_26_fu_2908_p3) > unsigned(select_ln422_74_fu_3180_p3)) else "0";
    icmp_ln895_106_fu_2164_p2 <= "1" when (unsigned(select_ln422_29_fu_2925_p3) > unsigned(select_ln422_77_fu_3197_p3)) else "0";
    icmp_ln895_107_fu_2168_p2 <= "1" when (unsigned(select_ln422_32_fu_2942_p3) > unsigned(select_ln422_80_fu_3214_p3)) else "0";
    icmp_ln895_108_fu_2172_p2 <= "1" when (unsigned(select_ln422_35_fu_2959_p3) > unsigned(select_ln422_83_fu_3231_p3)) else "0";
    icmp_ln895_109_fu_2176_p2 <= "1" when (unsigned(select_ln422_38_fu_2976_p3) > unsigned(select_ln422_86_fu_3248_p3)) else "0";
    icmp_ln895_10_fu_1612_p2 <= "1" when (max_bin_count_10_V = ap_const_lv4_0) else "0";
    icmp_ln895_110_fu_2180_p2 <= "1" when (unsigned(select_ln422_41_fu_2993_p3) > unsigned(select_ln422_89_fu_3265_p3)) else "0";
    icmp_ln895_111_fu_2184_p2 <= "1" when (unsigned(select_ln422_44_fu_3010_p3) > unsigned(select_ln422_92_fu_3282_p3)) else "0";
    icmp_ln895_112_fu_2188_p2 <= "1" when (unsigned(select_ln422_47_fu_3027_p3) > unsigned(select_ln422_95_fu_3299_p3)) else "0";
    icmp_ln895_113_fu_2192_p2 <= "1" when (unsigned(select_ln440_2_fu_3308_p3) > unsigned(select_ln440_26_fu_3388_p3)) else "0";
    icmp_ln895_114_fu_2196_p2 <= "1" when (unsigned(select_ln440_5_fu_3317_p3) > unsigned(select_ln440_29_fu_3405_p3)) else "0";
    icmp_ln895_115_fu_2200_p2 <= "1" when (unsigned(select_ln440_8_fu_3326_p3) > unsigned(select_ln440_32_fu_3422_p3)) else "0";
    icmp_ln895_116_fu_2204_p2 <= "1" when (unsigned(select_ln440_11_fu_3335_p3) > unsigned(select_ln440_35_fu_3439_p3)) else "0";
    icmp_ln895_117_fu_2208_p2 <= "1" when (unsigned(select_ln440_14_fu_3344_p3) > unsigned(select_ln440_38_fu_3456_p3)) else "0";
    icmp_ln895_118_fu_2212_p2 <= "1" when (unsigned(select_ln440_17_fu_3353_p3) > unsigned(select_ln440_41_fu_3473_p3)) else "0";
    icmp_ln895_119_fu_2216_p2 <= "1" when (unsigned(select_ln440_20_fu_3362_p3) > unsigned(select_ln440_44_fu_3490_p3)) else "0";
    icmp_ln895_11_fu_1618_p2 <= "1" when (max_bin_count_11_V = ap_const_lv4_0) else "0";
    icmp_ln895_120_fu_2220_p2 <= "1" when (unsigned(select_ln440_23_fu_3371_p3) > unsigned(select_ln440_47_fu_3507_p3)) else "0";
    icmp_ln895_121_fu_2224_p2 <= "1" when (unsigned(select_ln458_2_fu_4353_p3) > unsigned(select_ln458_14_fu_4429_p3)) else "0";
    icmp_ln895_122_fu_2228_p2 <= "1" when (unsigned(select_ln458_5_fu_4372_p3) > unsigned(select_ln458_17_fu_4448_p3)) else "0";
    icmp_ln895_123_fu_2232_p2 <= "1" when (unsigned(select_ln458_8_fu_4391_p3) > unsigned(select_ln458_20_fu_4467_p3)) else "0";
    icmp_ln895_124_fu_2236_p2 <= "1" when (unsigned(select_ln458_11_fu_4410_p3) > unsigned(select_ln458_23_fu_4486_p3)) else "0";
    icmp_ln895_125_fu_2240_p2 <= "1" when (unsigned(select_ln476_2_fu_4508_p3) > unsigned(select_ln476_8_fu_4558_p3)) else "0";
    icmp_ln895_126_fu_2244_p2 <= "1" when (unsigned(select_ln476_5_fu_4533_p3) > unsigned(select_ln476_11_fu_4583_p3)) else "0";
    icmp_ln895_12_fu_1624_p2 <= "1" when (max_bin_count_12_V = ap_const_lv4_0) else "0";
    icmp_ln895_13_fu_1630_p2 <= "1" when (max_bin_count_13_V = ap_const_lv4_0) else "0";
    icmp_ln895_14_fu_1636_p2 <= "1" when (max_bin_count_14_V = ap_const_lv4_0) else "0";
    icmp_ln895_15_fu_1642_p2 <= "1" when (max_bin_count_15_V = ap_const_lv4_0) else "0";
    icmp_ln895_16_fu_1648_p2 <= "1" when (max_bin_count_16_V = ap_const_lv4_0) else "0";
    icmp_ln895_17_fu_1654_p2 <= "1" when (max_bin_count_17_V = ap_const_lv4_0) else "0";
    icmp_ln895_18_fu_1660_p2 <= "1" when (max_bin_count_18_V = ap_const_lv4_0) else "0";
    icmp_ln895_19_fu_1666_p2 <= "1" when (max_bin_count_19_V = ap_const_lv4_0) else "0";
    icmp_ln895_1_fu_1558_p2 <= "1" when (max_bin_count_1_V = ap_const_lv4_0) else "0";
    icmp_ln895_20_fu_1672_p2 <= "1" when (max_bin_count_20_V = ap_const_lv4_0) else "0";
    icmp_ln895_21_fu_1678_p2 <= "1" when (max_bin_count_21_V = ap_const_lv4_0) else "0";
    icmp_ln895_22_fu_1684_p2 <= "1" when (max_bin_count_22_V = ap_const_lv4_0) else "0";
    icmp_ln895_23_fu_1690_p2 <= "1" when (max_bin_count_23_V = ap_const_lv4_0) else "0";
    icmp_ln895_24_fu_1696_p2 <= "1" when (max_bin_count_24_V = ap_const_lv4_0) else "0";
    icmp_ln895_25_fu_1702_p2 <= "1" when (max_bin_count_25_V = ap_const_lv4_0) else "0";
    icmp_ln895_26_fu_1708_p2 <= "1" when (max_bin_count_26_V = ap_const_lv4_0) else "0";
    icmp_ln895_27_fu_1714_p2 <= "1" when (max_bin_count_27_V = ap_const_lv4_0) else "0";
    icmp_ln895_28_fu_1720_p2 <= "1" when (max_bin_count_28_V = ap_const_lv4_0) else "0";
    icmp_ln895_29_fu_1726_p2 <= "1" when (max_bin_count_29_V = ap_const_lv4_0) else "0";
    icmp_ln895_2_fu_1564_p2 <= "1" when (max_bin_count_2_V = ap_const_lv4_0) else "0";
    icmp_ln895_30_fu_1732_p2 <= "1" when (max_bin_count_30_V = ap_const_lv4_0) else "0";
    icmp_ln895_31_fu_1738_p2 <= "1" when (max_bin_count_31_V = ap_const_lv4_0) else "0";
    icmp_ln895_32_fu_1744_p2 <= "1" when (max_bin_count_32_V = ap_const_lv4_0) else "0";
    icmp_ln895_33_fu_1750_p2 <= "1" when (max_bin_count_33_V = ap_const_lv4_0) else "0";
    icmp_ln895_34_fu_1756_p2 <= "1" when (max_bin_count_34_V = ap_const_lv4_0) else "0";
    icmp_ln895_35_fu_1762_p2 <= "1" when (max_bin_count_35_V = ap_const_lv4_0) else "0";
    icmp_ln895_36_fu_1768_p2 <= "1" when (max_bin_count_36_V = ap_const_lv4_0) else "0";
    icmp_ln895_37_fu_1774_p2 <= "1" when (max_bin_count_37_V = ap_const_lv4_0) else "0";
    icmp_ln895_38_fu_1780_p2 <= "1" when (max_bin_count_38_V = ap_const_lv4_0) else "0";
    icmp_ln895_39_fu_1786_p2 <= "1" when (max_bin_count_39_V = ap_const_lv4_0) else "0";
    icmp_ln895_3_fu_1570_p2 <= "1" when (max_bin_count_3_V = ap_const_lv4_0) else "0";
    icmp_ln895_40_fu_1792_p2 <= "1" when (max_bin_count_40_V = ap_const_lv4_0) else "0";
    icmp_ln895_41_fu_1798_p2 <= "1" when (max_bin_count_41_V = ap_const_lv4_0) else "0";
    icmp_ln895_42_fu_1804_p2 <= "1" when (max_bin_count_42_V = ap_const_lv4_0) else "0";
    icmp_ln895_43_fu_1810_p2 <= "1" when (max_bin_count_43_V = ap_const_lv4_0) else "0";
    icmp_ln895_44_fu_1816_p2 <= "1" when (max_bin_count_44_V = ap_const_lv4_0) else "0";
    icmp_ln895_45_fu_1822_p2 <= "1" when (max_bin_count_45_V = ap_const_lv4_0) else "0";
    icmp_ln895_46_fu_1828_p2 <= "1" when (max_bin_count_46_V = ap_const_lv4_0) else "0";
    icmp_ln895_47_fu_1834_p2 <= "1" when (max_bin_count_47_V = ap_const_lv4_0) else "0";
    icmp_ln895_48_fu_1840_p2 <= "1" when (max_bin_count_48_V = ap_const_lv4_0) else "0";
    icmp_ln895_49_fu_1846_p2 <= "1" when (max_bin_count_49_V = ap_const_lv4_0) else "0";
    icmp_ln895_4_fu_1576_p2 <= "1" when (max_bin_count_4_V = ap_const_lv4_0) else "0";
    icmp_ln895_50_fu_1852_p2 <= "1" when (max_bin_count_50_V = ap_const_lv4_0) else "0";
    icmp_ln895_51_fu_1858_p2 <= "1" when (max_bin_count_51_V = ap_const_lv4_0) else "0";
    icmp_ln895_52_fu_1864_p2 <= "1" when (max_bin_count_52_V = ap_const_lv4_0) else "0";
    icmp_ln895_53_fu_1870_p2 <= "1" when (max_bin_count_53_V = ap_const_lv4_0) else "0";
    icmp_ln895_54_fu_1876_p2 <= "1" when (max_bin_count_54_V = ap_const_lv4_0) else "0";
    icmp_ln895_55_fu_1882_p2 <= "1" when (max_bin_count_55_V = ap_const_lv4_0) else "0";
    icmp_ln895_56_fu_1888_p2 <= "1" when (max_bin_count_56_V = ap_const_lv4_0) else "0";
    icmp_ln895_57_fu_1894_p2 <= "1" when (max_bin_count_57_V = ap_const_lv4_0) else "0";
    icmp_ln895_58_fu_1900_p2 <= "1" when (max_bin_count_58_V = ap_const_lv4_0) else "0";
    icmp_ln895_59_fu_1906_p2 <= "1" when (max_bin_count_59_V = ap_const_lv4_0) else "0";
    icmp_ln895_5_fu_2248_p2 <= "1" when (unsigned(res_max_bin_count_t_s_reg_5587) > unsigned(res_max_bin_count_t_1_reg_5603)) else "0";
    icmp_ln895_60_fu_1912_p2 <= "1" when (max_bin_count_60_V = ap_const_lv4_0) else "0";
    icmp_ln895_61_fu_1918_p2 <= "1" when (max_bin_count_61_V = ap_const_lv4_0) else "0";
    icmp_ln895_62_fu_1924_p2 <= "1" when (max_bin_count_62_V = ap_const_lv4_0) else "0";
    icmp_ln895_63_fu_1930_p2 <= "1" when (max_bin_count_63_V = ap_const_lv4_0) else "0";
    icmp_ln895_64_fu_1588_p2 <= "1" when (max_bin_count_6_V = ap_const_lv4_0) else "0";
    icmp_ln895_65_fu_1936_p2 <= "1" when (unsigned(max_bin_count_0_V) > unsigned(max_bin_count_32_V)) else "0";
    icmp_ln895_66_fu_1942_p2 <= "1" when (unsigned(max_bin_count_1_V) > unsigned(max_bin_count_33_V)) else "0";
    icmp_ln895_67_fu_1948_p2 <= "1" when (unsigned(max_bin_count_2_V) > unsigned(max_bin_count_34_V)) else "0";
    icmp_ln895_68_fu_1954_p2 <= "1" when (unsigned(max_bin_count_3_V) > unsigned(max_bin_count_35_V)) else "0";
    icmp_ln895_69_fu_1960_p2 <= "1" when (unsigned(max_bin_count_4_V) > unsigned(max_bin_count_36_V)) else "0";
    icmp_ln895_6_fu_1582_p2 <= "1" when (max_bin_count_5_V = ap_const_lv4_0) else "0";
    icmp_ln895_70_fu_1966_p2 <= "1" when (unsigned(max_bin_count_5_V) > unsigned(max_bin_count_37_V)) else "0";
    icmp_ln895_71_fu_1972_p2 <= "1" when (unsigned(max_bin_count_6_V) > unsigned(max_bin_count_38_V)) else "0";
    icmp_ln895_72_fu_1978_p2 <= "1" when (unsigned(max_bin_count_7_V) > unsigned(max_bin_count_39_V)) else "0";
    icmp_ln895_73_fu_1984_p2 <= "1" when (unsigned(max_bin_count_8_V) > unsigned(max_bin_count_40_V)) else "0";
    icmp_ln895_74_fu_1990_p2 <= "1" when (unsigned(max_bin_count_9_V) > unsigned(max_bin_count_41_V)) else "0";
    icmp_ln895_75_fu_1996_p2 <= "1" when (unsigned(max_bin_count_10_V) > unsigned(max_bin_count_42_V)) else "0";
    icmp_ln895_76_fu_2002_p2 <= "1" when (unsigned(max_bin_count_11_V) > unsigned(max_bin_count_43_V)) else "0";
    icmp_ln895_77_fu_2008_p2 <= "1" when (unsigned(max_bin_count_12_V) > unsigned(max_bin_count_44_V)) else "0";
    icmp_ln895_78_fu_2014_p2 <= "1" when (unsigned(max_bin_count_13_V) > unsigned(max_bin_count_45_V)) else "0";
    icmp_ln895_79_fu_2020_p2 <= "1" when (unsigned(max_bin_count_14_V) > unsigned(max_bin_count_46_V)) else "0";
    icmp_ln895_7_fu_1594_p2 <= "1" when (max_bin_count_7_V = ap_const_lv4_0) else "0";
    icmp_ln895_80_fu_2026_p2 <= "1" when (unsigned(max_bin_count_15_V) > unsigned(max_bin_count_47_V)) else "0";
    icmp_ln895_81_fu_2032_p2 <= "1" when (unsigned(max_bin_count_16_V) > unsigned(max_bin_count_48_V)) else "0";
    icmp_ln895_82_fu_2038_p2 <= "1" when (unsigned(max_bin_count_17_V) > unsigned(max_bin_count_49_V)) else "0";
    icmp_ln895_83_fu_2044_p2 <= "1" when (unsigned(max_bin_count_18_V) > unsigned(max_bin_count_50_V)) else "0";
    icmp_ln895_84_fu_2050_p2 <= "1" when (unsigned(max_bin_count_19_V) > unsigned(max_bin_count_51_V)) else "0";
    icmp_ln895_85_fu_2056_p2 <= "1" when (unsigned(max_bin_count_20_V) > unsigned(max_bin_count_52_V)) else "0";
    icmp_ln895_86_fu_2062_p2 <= "1" when (unsigned(max_bin_count_21_V) > unsigned(max_bin_count_53_V)) else "0";
    icmp_ln895_87_fu_2068_p2 <= "1" when (unsigned(max_bin_count_22_V) > unsigned(max_bin_count_54_V)) else "0";
    icmp_ln895_88_fu_2074_p2 <= "1" when (unsigned(max_bin_count_23_V) > unsigned(max_bin_count_55_V)) else "0";
    icmp_ln895_89_fu_2080_p2 <= "1" when (unsigned(max_bin_count_24_V) > unsigned(max_bin_count_56_V)) else "0";
    icmp_ln895_8_fu_1600_p2 <= "1" when (max_bin_count_8_V = ap_const_lv4_0) else "0";
    icmp_ln895_90_fu_2086_p2 <= "1" when (unsigned(max_bin_count_25_V) > unsigned(max_bin_count_57_V)) else "0";
    icmp_ln895_91_fu_2092_p2 <= "1" when (unsigned(max_bin_count_26_V) > unsigned(max_bin_count_58_V)) else "0";
    icmp_ln895_92_fu_2098_p2 <= "1" when (unsigned(max_bin_count_27_V) > unsigned(max_bin_count_59_V)) else "0";
    icmp_ln895_93_fu_2104_p2 <= "1" when (unsigned(max_bin_count_28_V) > unsigned(max_bin_count_60_V)) else "0";
    icmp_ln895_94_fu_2110_p2 <= "1" when (unsigned(max_bin_count_29_V) > unsigned(max_bin_count_61_V)) else "0";
    icmp_ln895_95_fu_2116_p2 <= "1" when (unsigned(max_bin_count_30_V) > unsigned(max_bin_count_62_V)) else "0";
    icmp_ln895_96_fu_2122_p2 <= "1" when (unsigned(max_bin_count_31_V) > unsigned(max_bin_count_63_V)) else "0";
    icmp_ln895_97_fu_2128_p2 <= "1" when (unsigned(select_ln422_2_fu_2772_p3) > unsigned(select_ln422_50_fu_3044_p3)) else "0";
    icmp_ln895_98_fu_2132_p2 <= "1" when (unsigned(select_ln422_5_fu_2789_p3) > unsigned(select_ln422_53_fu_3061_p3)) else "0";
    icmp_ln895_99_fu_2136_p2 <= "1" when (unsigned(select_ln422_8_fu_2806_p3) > unsigned(select_ln422_56_fu_3078_p3)) else "0";
    icmp_ln895_9_fu_1606_p2 <= "1" when (max_bin_count_9_V = ap_const_lv4_0) else "0";
    icmp_ln895_fu_1552_p2 <= "1" when (max_bin_count_0_V = ap_const_lv4_0) else "0";
    p_Val2_2_fu_4673_p2 <= (t0_V_fu_4665_p3 or ap_const_lv9_2);
    p_Val2_4_fu_4716_p2 <= (shl_ln_fu_4708_p3 or ap_const_lv12_10);
    res_max_bin_count_V <= res_max_bin_count_V_1_data_reg;

    res_max_bin_count_V_1_ack_in_assign_proc : process(res_max_bin_count_V_1_vld_reg)
    begin
        if (((res_max_bin_count_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_count_V_1_vld_reg = ap_const_logic_1)))) then
            res_max_bin_count_V_1_ack_in <= ap_const_logic_1;
        else
            res_max_bin_count_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    res_max_bin_count_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            res_max_bin_count_V_1_vld_in <= ap_const_logic_1;
        else
            res_max_bin_count_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    res_max_bin_count_V_ap_vld <= res_max_bin_count_V_1_vld_reg;
    res_max_bin_count_t_1_fu_4624_p3 <=
        select_ln476_5_fu_4533_p3 when (icmp_ln895_126_fu_2244_p2(0) = '1') else
        select_ln476_11_fu_4583_p3;
    res_max_bin_count_t_2_fu_4637_p3 <=
        res_max_bin_count_t_s_reg_5587 when (icmp_ln895_5_fu_2248_p2(0) = '1') else
        res_max_bin_count_t_1_reg_5603;
    res_max_bin_count_t_s_fu_4600_p3 <=
        select_ln476_2_fu_4508_p3 when (icmp_ln895_125_fu_2240_p2(0) = '1') else
        select_ln476_8_fu_4558_p3;
    res_max_bin_r_V <= res_max_bin_r_V_1_data_reg;

    res_max_bin_r_V_1_ack_in_assign_proc : process(res_max_bin_r_V_1_vld_reg)
    begin
        if (((res_max_bin_r_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_r_V_1_vld_reg = ap_const_logic_1)))) then
            res_max_bin_r_V_1_ack_in <= ap_const_logic_1;
        else
            res_max_bin_r_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    res_max_bin_r_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            res_max_bin_r_V_1_vld_in <= ap_const_logic_1;
        else
            res_max_bin_r_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    res_max_bin_r_V_ap_vld <= res_max_bin_r_V_1_vld_reg;
    res_max_bin_r_t_V_1_fu_4616_p3 <=
        select_ln476_4_fu_4525_p3 when (icmp_ln895_126_fu_2244_p2(0) = '1') else
        select_ln476_10_fu_4575_p3;
    res_max_bin_r_t_V_2_fu_4652_p3 <=
        res_max_bin_r_t_V_reg_5582 when (icmp_ln895_5_fu_2248_p2(0) = '1') else
        res_max_bin_r_t_V_1_reg_5598;
    res_max_bin_r_t_V_fu_4592_p3 <=
        select_ln476_1_fu_4500_p3 when (icmp_ln895_125_fu_2240_p2(0) = '1') else
        select_ln476_7_fu_4550_p3;
    res_max_bin_theta_V <= res_max_bin_theta_V_1_data_reg;

    res_max_bin_theta_V_1_ack_in_assign_proc : process(res_max_bin_theta_V_1_vld_reg)
    begin
        if (((res_max_bin_theta_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (res_max_bin_theta_V_1_vld_reg = ap_const_logic_1)))) then
            res_max_bin_theta_V_1_ack_in <= ap_const_logic_1;
        else
            res_max_bin_theta_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    res_max_bin_theta_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            res_max_bin_theta_V_1_vld_in <= ap_const_logic_1;
        else
            res_max_bin_theta_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    res_max_bin_theta_V_ap_vld <= res_max_bin_theta_V_1_vld_reg;
    res_max_bin_theta_t_1_fu_4608_p3 <=
        select_ln476_3_fu_4517_p3 when (icmp_ln895_126_fu_2244_p2(0) = '1') else
        select_ln476_9_fu_4567_p3;
    res_max_bin_theta_t_2_fu_4644_p3 <=
        res_max_bin_theta_t_s_fu_4632_p3 when (icmp_ln895_5_fu_2248_p2(0) = '1') else
        res_max_bin_theta_t_1_reg_5593;
    res_max_bin_theta_t_s_fu_4632_p3 <=
        select_ln476_reg_5567 when (icmp_ln895_125_reg_5577(0) = '1') else
        select_ln476_6_reg_5572;
    select_ln404_100_fu_3866_p3 <=
        ap_const_lv7_72 when (icmp_ln895_50_reg_4993(0) = '1') else
        ap_const_lv7_32;
    select_ln404_101_fu_2652_p3 <=
        ap_const_lv7_0 when (icmp_ln895_50_fu_1852_p2(0) = '1') else
        max_bin_r_50_V;
    select_ln404_102_fu_3873_p3 <=
        ap_const_lv7_73 when (icmp_ln895_51_reg_4998(0) = '1') else
        ap_const_lv7_33;
    select_ln404_103_fu_2660_p3 <=
        ap_const_lv7_0 when (icmp_ln895_51_fu_1858_p2(0) = '1') else
        max_bin_r_51_V;
    select_ln404_104_fu_3880_p3 <=
        ap_const_lv7_74 when (icmp_ln895_52_reg_5003(0) = '1') else
        ap_const_lv7_34;
    select_ln404_105_fu_2668_p3 <=
        ap_const_lv7_0 when (icmp_ln895_52_fu_1864_p2(0) = '1') else
        max_bin_r_52_V;
    select_ln404_106_fu_3887_p3 <=
        ap_const_lv7_75 when (icmp_ln895_53_reg_5008(0) = '1') else
        ap_const_lv7_35;
    select_ln404_107_fu_2676_p3 <=
        ap_const_lv7_0 when (icmp_ln895_53_fu_1870_p2(0) = '1') else
        max_bin_r_53_V;
    select_ln404_108_fu_3894_p3 <=
        ap_const_lv7_76 when (icmp_ln895_54_reg_5013(0) = '1') else
        ap_const_lv7_36;
    select_ln404_109_fu_2684_p3 <=
        ap_const_lv7_0 when (icmp_ln895_54_fu_1876_p2(0) = '1') else
        max_bin_r_54_V;
    select_ln404_10_fu_3551_p3 <=
        ap_const_lv7_45 when (icmp_ln895_6_reg_4768(0) = '1') else
        ap_const_lv7_5;
    select_ln404_110_fu_3901_p3 <=
        ap_const_lv7_77 when (icmp_ln895_55_reg_5018(0) = '1') else
        ap_const_lv7_37;
    select_ln404_111_fu_2692_p3 <=
        ap_const_lv7_0 when (icmp_ln895_55_fu_1882_p2(0) = '1') else
        max_bin_r_55_V;
    select_ln404_112_fu_3908_p3 <=
        ap_const_lv7_78 when (icmp_ln895_56_reg_5023(0) = '1') else
        ap_const_lv7_38;
    select_ln404_113_fu_2700_p3 <=
        ap_const_lv7_0 when (icmp_ln895_56_fu_1888_p2(0) = '1') else
        max_bin_r_56_V;
    select_ln404_114_fu_3915_p3 <=
        ap_const_lv7_79 when (icmp_ln895_57_reg_5028(0) = '1') else
        ap_const_lv7_39;
    select_ln404_115_fu_2708_p3 <=
        ap_const_lv7_0 when (icmp_ln895_57_fu_1894_p2(0) = '1') else
        max_bin_r_57_V;
    select_ln404_116_fu_3922_p3 <=
        ap_const_lv7_7A when (icmp_ln895_58_reg_5033(0) = '1') else
        ap_const_lv7_3A;
    select_ln404_117_fu_2716_p3 <=
        ap_const_lv7_0 when (icmp_ln895_58_fu_1900_p2(0) = '1') else
        max_bin_r_58_V;
    select_ln404_118_fu_3929_p3 <=
        ap_const_lv7_7B when (icmp_ln895_59_reg_5038(0) = '1') else
        ap_const_lv7_3B;
    select_ln404_119_fu_2724_p3 <=
        ap_const_lv7_0 when (icmp_ln895_59_fu_1906_p2(0) = '1') else
        max_bin_r_59_V;
    select_ln404_11_fu_2292_p3 <=
        ap_const_lv7_0 when (icmp_ln895_6_fu_1582_p2(0) = '1') else
        max_bin_r_5_V;
    select_ln404_120_fu_3936_p3 <=
        ap_const_lv7_7C when (icmp_ln895_60_reg_5043(0) = '1') else
        ap_const_lv7_3C;
    select_ln404_121_fu_2732_p3 <=
        ap_const_lv7_0 when (icmp_ln895_60_fu_1912_p2(0) = '1') else
        max_bin_r_60_V;
    select_ln404_122_fu_3943_p3 <=
        ap_const_lv7_7D when (icmp_ln895_61_reg_5048(0) = '1') else
        ap_const_lv7_3D;
    select_ln404_123_fu_2740_p3 <=
        ap_const_lv7_0 when (icmp_ln895_61_fu_1918_p2(0) = '1') else
        max_bin_r_61_V;
    select_ln404_124_fu_3950_p3 <=
        ap_const_lv7_7E when (icmp_ln895_62_reg_5053(0) = '1') else
        ap_const_lv7_3E;
    select_ln404_125_fu_2748_p3 <=
        ap_const_lv7_0 when (icmp_ln895_62_fu_1924_p2(0) = '1') else
        max_bin_r_62_V;
    select_ln404_126_fu_3957_p3 <=
        ap_const_lv7_7F when (icmp_ln895_63_reg_5058(0) = '1') else
        ap_const_lv7_3F;
    select_ln404_127_fu_2756_p3 <=
        ap_const_lv7_0 when (icmp_ln895_63_fu_1930_p2(0) = '1') else
        max_bin_r_63_V;
    select_ln404_12_fu_3558_p3 <=
        ap_const_lv7_46 when (icmp_ln895_64_reg_4773(0) = '1') else
        ap_const_lv7_6;
    select_ln404_13_fu_2300_p3 <=
        ap_const_lv7_0 when (icmp_ln895_64_fu_1588_p2(0) = '1') else
        max_bin_r_6_V;
    select_ln404_14_fu_3565_p3 <=
        ap_const_lv7_47 when (icmp_ln895_7_reg_4778(0) = '1') else
        ap_const_lv7_7;
    select_ln404_15_fu_2308_p3 <=
        ap_const_lv7_0 when (icmp_ln895_7_fu_1594_p2(0) = '1') else
        max_bin_r_7_V;
    select_ln404_16_fu_3572_p3 <=
        ap_const_lv7_48 when (icmp_ln895_8_reg_4783(0) = '1') else
        ap_const_lv7_8;
    select_ln404_17_fu_2316_p3 <=
        ap_const_lv7_0 when (icmp_ln895_8_fu_1600_p2(0) = '1') else
        max_bin_r_8_V;
    select_ln404_18_fu_3579_p3 <=
        ap_const_lv7_49 when (icmp_ln895_9_reg_4788(0) = '1') else
        ap_const_lv7_9;
    select_ln404_19_fu_2324_p3 <=
        ap_const_lv7_0 when (icmp_ln895_9_fu_1606_p2(0) = '1') else
        max_bin_r_9_V;
    select_ln404_1_fu_2252_p3 <=
        ap_const_lv7_0 when (icmp_ln895_fu_1552_p2(0) = '1') else
        max_bin_r_0_V;
    select_ln404_20_fu_3586_p3 <=
        ap_const_lv7_4A when (icmp_ln895_10_reg_4793(0) = '1') else
        ap_const_lv7_A;
    select_ln404_21_fu_2332_p3 <=
        ap_const_lv7_0 when (icmp_ln895_10_fu_1612_p2(0) = '1') else
        max_bin_r_10_V;
    select_ln404_22_fu_3593_p3 <=
        ap_const_lv7_4B when (icmp_ln895_11_reg_4798(0) = '1') else
        ap_const_lv7_B;
    select_ln404_23_fu_2340_p3 <=
        ap_const_lv7_0 when (icmp_ln895_11_fu_1618_p2(0) = '1') else
        max_bin_r_11_V;
    select_ln404_24_fu_3600_p3 <=
        ap_const_lv7_4C when (icmp_ln895_12_reg_4803(0) = '1') else
        ap_const_lv7_C;
    select_ln404_25_fu_2348_p3 <=
        ap_const_lv7_0 when (icmp_ln895_12_fu_1624_p2(0) = '1') else
        max_bin_r_12_V;
    select_ln404_26_fu_3607_p3 <=
        ap_const_lv7_4D when (icmp_ln895_13_reg_4808(0) = '1') else
        ap_const_lv7_D;
    select_ln404_27_fu_2356_p3 <=
        ap_const_lv7_0 when (icmp_ln895_13_fu_1630_p2(0) = '1') else
        max_bin_r_13_V;
    select_ln404_28_fu_3614_p3 <=
        ap_const_lv7_4E when (icmp_ln895_14_reg_4813(0) = '1') else
        ap_const_lv7_E;
    select_ln404_29_fu_2364_p3 <=
        ap_const_lv7_0 when (icmp_ln895_14_fu_1636_p2(0) = '1') else
        max_bin_r_14_V;
    select_ln404_2_fu_3523_p3 <=
        ap_const_lv7_41 when (icmp_ln895_1_reg_4748(0) = '1') else
        ap_const_lv7_1;
    select_ln404_30_fu_3621_p3 <=
        ap_const_lv7_4F when (icmp_ln895_15_reg_4818(0) = '1') else
        ap_const_lv7_F;
    select_ln404_31_fu_2372_p3 <=
        ap_const_lv7_0 when (icmp_ln895_15_fu_1642_p2(0) = '1') else
        max_bin_r_15_V;
    select_ln404_32_fu_3628_p3 <=
        ap_const_lv7_50 when (icmp_ln895_16_reg_4823(0) = '1') else
        ap_const_lv7_10;
    select_ln404_33_fu_2380_p3 <=
        ap_const_lv7_0 when (icmp_ln895_16_fu_1648_p2(0) = '1') else
        max_bin_r_16_V;
    select_ln404_34_fu_3635_p3 <=
        ap_const_lv7_51 when (icmp_ln895_17_reg_4828(0) = '1') else
        ap_const_lv7_11;
    select_ln404_35_fu_2388_p3 <=
        ap_const_lv7_0 when (icmp_ln895_17_fu_1654_p2(0) = '1') else
        max_bin_r_17_V;
    select_ln404_36_fu_3642_p3 <=
        ap_const_lv7_52 when (icmp_ln895_18_reg_4833(0) = '1') else
        ap_const_lv7_12;
    select_ln404_37_fu_2396_p3 <=
        ap_const_lv7_0 when (icmp_ln895_18_fu_1660_p2(0) = '1') else
        max_bin_r_18_V;
    select_ln404_38_fu_3649_p3 <=
        ap_const_lv7_53 when (icmp_ln895_19_reg_4838(0) = '1') else
        ap_const_lv7_13;
    select_ln404_39_fu_2404_p3 <=
        ap_const_lv7_0 when (icmp_ln895_19_fu_1666_p2(0) = '1') else
        max_bin_r_19_V;
    select_ln404_3_fu_2260_p3 <=
        ap_const_lv7_0 when (icmp_ln895_1_fu_1558_p2(0) = '1') else
        max_bin_r_1_V;
    select_ln404_40_fu_3656_p3 <=
        ap_const_lv7_54 when (icmp_ln895_20_reg_4843(0) = '1') else
        ap_const_lv7_14;
    select_ln404_41_fu_2412_p3 <=
        ap_const_lv7_0 when (icmp_ln895_20_fu_1672_p2(0) = '1') else
        max_bin_r_20_V;
    select_ln404_42_fu_3663_p3 <=
        ap_const_lv7_55 when (icmp_ln895_21_reg_4848(0) = '1') else
        ap_const_lv7_15;
    select_ln404_43_fu_2420_p3 <=
        ap_const_lv7_0 when (icmp_ln895_21_fu_1678_p2(0) = '1') else
        max_bin_r_21_V;
    select_ln404_44_fu_3670_p3 <=
        ap_const_lv7_56 when (icmp_ln895_22_reg_4853(0) = '1') else
        ap_const_lv7_16;
    select_ln404_45_fu_2428_p3 <=
        ap_const_lv7_0 when (icmp_ln895_22_fu_1684_p2(0) = '1') else
        max_bin_r_22_V;
    select_ln404_46_fu_3677_p3 <=
        ap_const_lv7_57 when (icmp_ln895_23_reg_4858(0) = '1') else
        ap_const_lv7_17;
    select_ln404_47_fu_2436_p3 <=
        ap_const_lv7_0 when (icmp_ln895_23_fu_1690_p2(0) = '1') else
        max_bin_r_23_V;
    select_ln404_48_fu_3684_p3 <=
        ap_const_lv7_58 when (icmp_ln895_24_reg_4863(0) = '1') else
        ap_const_lv7_18;
    select_ln404_49_fu_2444_p3 <=
        ap_const_lv7_0 when (icmp_ln895_24_fu_1696_p2(0) = '1') else
        max_bin_r_24_V;
    select_ln404_4_fu_3530_p3 <=
        ap_const_lv7_42 when (icmp_ln895_2_reg_4753(0) = '1') else
        ap_const_lv7_2;
    select_ln404_50_fu_3691_p3 <=
        ap_const_lv7_59 when (icmp_ln895_25_reg_4868(0) = '1') else
        ap_const_lv7_19;
    select_ln404_51_fu_2452_p3 <=
        ap_const_lv7_0 when (icmp_ln895_25_fu_1702_p2(0) = '1') else
        max_bin_r_25_V;
    select_ln404_52_fu_3698_p3 <=
        ap_const_lv7_5A when (icmp_ln895_26_reg_4873(0) = '1') else
        ap_const_lv7_1A;
    select_ln404_53_fu_2460_p3 <=
        ap_const_lv7_0 when (icmp_ln895_26_fu_1708_p2(0) = '1') else
        max_bin_r_26_V;
    select_ln404_54_fu_3705_p3 <=
        ap_const_lv7_5B when (icmp_ln895_27_reg_4878(0) = '1') else
        ap_const_lv7_1B;
    select_ln404_55_fu_2468_p3 <=
        ap_const_lv7_0 when (icmp_ln895_27_fu_1714_p2(0) = '1') else
        max_bin_r_27_V;
    select_ln404_56_fu_3712_p3 <=
        ap_const_lv7_5C when (icmp_ln895_28_reg_4883(0) = '1') else
        ap_const_lv7_1C;
    select_ln404_57_fu_2476_p3 <=
        ap_const_lv7_0 when (icmp_ln895_28_fu_1720_p2(0) = '1') else
        max_bin_r_28_V;
    select_ln404_58_fu_3719_p3 <=
        ap_const_lv7_5D when (icmp_ln895_29_reg_4888(0) = '1') else
        ap_const_lv7_1D;
    select_ln404_59_fu_2484_p3 <=
        ap_const_lv7_0 when (icmp_ln895_29_fu_1726_p2(0) = '1') else
        max_bin_r_29_V;
    select_ln404_5_fu_2268_p3 <=
        ap_const_lv7_0 when (icmp_ln895_2_fu_1564_p2(0) = '1') else
        max_bin_r_2_V;
    select_ln404_60_fu_3726_p3 <=
        ap_const_lv7_5E when (icmp_ln895_30_reg_4893(0) = '1') else
        ap_const_lv7_1E;
    select_ln404_61_fu_2492_p3 <=
        ap_const_lv7_0 when (icmp_ln895_30_fu_1732_p2(0) = '1') else
        max_bin_r_30_V;
    select_ln404_62_fu_3733_p3 <=
        ap_const_lv7_5F when (icmp_ln895_31_reg_4898(0) = '1') else
        ap_const_lv7_1F;
    select_ln404_63_fu_2500_p3 <=
        ap_const_lv7_0 when (icmp_ln895_31_fu_1738_p2(0) = '1') else
        max_bin_r_31_V;
    select_ln404_64_fu_3740_p3 <=
        ap_const_lv7_60 when (icmp_ln895_32_reg_4903(0) = '1') else
        ap_const_lv7_20;
    select_ln404_65_fu_2508_p3 <=
        ap_const_lv7_0 when (icmp_ln895_32_fu_1744_p2(0) = '1') else
        max_bin_r_32_V;
    select_ln404_66_fu_3747_p3 <=
        ap_const_lv7_61 when (icmp_ln895_33_reg_4908(0) = '1') else
        ap_const_lv7_21;
    select_ln404_67_fu_2516_p3 <=
        ap_const_lv7_0 when (icmp_ln895_33_fu_1750_p2(0) = '1') else
        max_bin_r_33_V;
    select_ln404_68_fu_3754_p3 <=
        ap_const_lv7_62 when (icmp_ln895_34_reg_4913(0) = '1') else
        ap_const_lv7_22;
    select_ln404_69_fu_2524_p3 <=
        ap_const_lv7_0 when (icmp_ln895_34_fu_1756_p2(0) = '1') else
        max_bin_r_34_V;
    select_ln404_6_fu_3537_p3 <=
        ap_const_lv7_43 when (icmp_ln895_3_reg_4758(0) = '1') else
        ap_const_lv7_3;
    select_ln404_70_fu_3761_p3 <=
        ap_const_lv7_63 when (icmp_ln895_35_reg_4918(0) = '1') else
        ap_const_lv7_23;
    select_ln404_71_fu_2532_p3 <=
        ap_const_lv7_0 when (icmp_ln895_35_fu_1762_p2(0) = '1') else
        max_bin_r_35_V;
    select_ln404_72_fu_3768_p3 <=
        ap_const_lv7_64 when (icmp_ln895_36_reg_4923(0) = '1') else
        ap_const_lv7_24;
    select_ln404_73_fu_2540_p3 <=
        ap_const_lv7_0 when (icmp_ln895_36_fu_1768_p2(0) = '1') else
        max_bin_r_36_V;
    select_ln404_74_fu_3775_p3 <=
        ap_const_lv7_65 when (icmp_ln895_37_reg_4928(0) = '1') else
        ap_const_lv7_25;
    select_ln404_75_fu_2548_p3 <=
        ap_const_lv7_0 when (icmp_ln895_37_fu_1774_p2(0) = '1') else
        max_bin_r_37_V;
    select_ln404_76_fu_3782_p3 <=
        ap_const_lv7_66 when (icmp_ln895_38_reg_4933(0) = '1') else
        ap_const_lv7_26;
    select_ln404_77_fu_2556_p3 <=
        ap_const_lv7_0 when (icmp_ln895_38_fu_1780_p2(0) = '1') else
        max_bin_r_38_V;
    select_ln404_78_fu_3789_p3 <=
        ap_const_lv7_67 when (icmp_ln895_39_reg_4938(0) = '1') else
        ap_const_lv7_27;
    select_ln404_79_fu_2564_p3 <=
        ap_const_lv7_0 when (icmp_ln895_39_fu_1786_p2(0) = '1') else
        max_bin_r_39_V;
    select_ln404_7_fu_2276_p3 <=
        ap_const_lv7_0 when (icmp_ln895_3_fu_1570_p2(0) = '1') else
        max_bin_r_3_V;
    select_ln404_80_fu_3796_p3 <=
        ap_const_lv7_68 when (icmp_ln895_40_reg_4943(0) = '1') else
        ap_const_lv7_28;
    select_ln404_81_fu_2572_p3 <=
        ap_const_lv7_0 when (icmp_ln895_40_fu_1792_p2(0) = '1') else
        max_bin_r_40_V;
    select_ln404_82_fu_3803_p3 <=
        ap_const_lv7_69 when (icmp_ln895_41_reg_4948(0) = '1') else
        ap_const_lv7_29;
    select_ln404_83_fu_2580_p3 <=
        ap_const_lv7_0 when (icmp_ln895_41_fu_1798_p2(0) = '1') else
        max_bin_r_41_V;
    select_ln404_84_fu_3810_p3 <=
        ap_const_lv7_6A when (icmp_ln895_42_reg_4953(0) = '1') else
        ap_const_lv7_2A;
    select_ln404_85_fu_2588_p3 <=
        ap_const_lv7_0 when (icmp_ln895_42_fu_1804_p2(0) = '1') else
        max_bin_r_42_V;
    select_ln404_86_fu_3817_p3 <=
        ap_const_lv7_6B when (icmp_ln895_43_reg_4958(0) = '1') else
        ap_const_lv7_2B;
    select_ln404_87_fu_2596_p3 <=
        ap_const_lv7_0 when (icmp_ln895_43_fu_1810_p2(0) = '1') else
        max_bin_r_43_V;
    select_ln404_88_fu_3824_p3 <=
        ap_const_lv7_6C when (icmp_ln895_44_reg_4963(0) = '1') else
        ap_const_lv7_2C;
    select_ln404_89_fu_2604_p3 <=
        ap_const_lv7_0 when (icmp_ln895_44_fu_1816_p2(0) = '1') else
        max_bin_r_44_V;
    select_ln404_8_fu_3544_p3 <=
        ap_const_lv7_44 when (icmp_ln895_4_reg_4763(0) = '1') else
        ap_const_lv7_4;
    select_ln404_90_fu_3831_p3 <=
        ap_const_lv7_6D when (icmp_ln895_45_reg_4968(0) = '1') else
        ap_const_lv7_2D;
    select_ln404_91_fu_2612_p3 <=
        ap_const_lv7_0 when (icmp_ln895_45_fu_1822_p2(0) = '1') else
        max_bin_r_45_V;
    select_ln404_92_fu_3838_p3 <=
        ap_const_lv7_6E when (icmp_ln895_46_reg_4973(0) = '1') else
        ap_const_lv7_2E;
    select_ln404_93_fu_2620_p3 <=
        ap_const_lv7_0 when (icmp_ln895_46_fu_1828_p2(0) = '1') else
        max_bin_r_46_V;
    select_ln404_94_fu_3845_p3 <=
        ap_const_lv7_6F when (icmp_ln895_47_reg_4978(0) = '1') else
        ap_const_lv7_2F;
    select_ln404_95_fu_2628_p3 <=
        ap_const_lv7_0 when (icmp_ln895_47_fu_1834_p2(0) = '1') else
        max_bin_r_47_V;
    select_ln404_96_fu_3852_p3 <=
        ap_const_lv7_70 when (icmp_ln895_48_reg_4983(0) = '1') else
        ap_const_lv7_30;
    select_ln404_97_fu_2636_p3 <=
        ap_const_lv7_0 when (icmp_ln895_48_fu_1840_p2(0) = '1') else
        max_bin_r_48_V;
    select_ln404_98_fu_3859_p3 <=
        ap_const_lv7_71 when (icmp_ln895_49_reg_4988(0) = '1') else
        ap_const_lv7_31;
    select_ln404_99_fu_2644_p3 <=
        ap_const_lv7_0 when (icmp_ln895_49_fu_1846_p2(0) = '1') else
        max_bin_r_49_V;
    select_ln404_9_fu_2284_p3 <=
        ap_const_lv7_0 when (icmp_ln895_4_fu_1576_p2(0) = '1') else
        max_bin_r_4_V;
    select_ln404_fu_3516_p3 <=
        ap_const_lv7_40 when (icmp_ln895_reg_4743(0) = '1') else
        ap_const_lv7_0;
    select_ln422_10_fu_2815_p3 <=
        select_ln404_7_fu_2276_p3 when (icmp_ln895_68_fu_1954_p2(0) = '1') else
        select_ln404_71_fu_2532_p3;
    select_ln422_11_fu_2823_p3 <=
        max_bin_count_3_V when (icmp_ln895_68_fu_1954_p2(0) = '1') else
        max_bin_count_35_V;
    select_ln422_12_fu_3992_p3 <=
        select_ln404_8_fu_3544_p3 when (icmp_ln895_69_reg_5103(0) = '1') else
        select_ln404_72_fu_3768_p3;
    select_ln422_13_fu_2832_p3 <=
        select_ln404_9_fu_2284_p3 when (icmp_ln895_69_fu_1960_p2(0) = '1') else
        select_ln404_73_fu_2540_p3;
    select_ln422_14_fu_2840_p3 <=
        max_bin_count_4_V when (icmp_ln895_69_fu_1960_p2(0) = '1') else
        max_bin_count_36_V;
    select_ln422_15_fu_3999_p3 <=
        select_ln404_10_fu_3551_p3 when (icmp_ln895_70_reg_5113(0) = '1') else
        select_ln404_74_fu_3775_p3;
    select_ln422_16_fu_2849_p3 <=
        select_ln404_11_fu_2292_p3 when (icmp_ln895_70_fu_1966_p2(0) = '1') else
        select_ln404_75_fu_2548_p3;
    select_ln422_17_fu_2857_p3 <=
        max_bin_count_5_V when (icmp_ln895_70_fu_1966_p2(0) = '1') else
        max_bin_count_37_V;
    select_ln422_18_fu_4006_p3 <=
        select_ln404_12_fu_3558_p3 when (icmp_ln895_71_reg_5123(0) = '1') else
        select_ln404_76_fu_3782_p3;
    select_ln422_19_fu_2866_p3 <=
        select_ln404_13_fu_2300_p3 when (icmp_ln895_71_fu_1972_p2(0) = '1') else
        select_ln404_77_fu_2556_p3;
    select_ln422_1_fu_2764_p3 <=
        select_ln404_1_fu_2252_p3 when (icmp_ln895_65_fu_1936_p2(0) = '1') else
        select_ln404_65_fu_2508_p3;
    select_ln422_20_fu_2874_p3 <=
        max_bin_count_6_V when (icmp_ln895_71_fu_1972_p2(0) = '1') else
        max_bin_count_38_V;
    select_ln422_21_fu_4013_p3 <=
        select_ln404_14_fu_3565_p3 when (icmp_ln895_72_reg_5133(0) = '1') else
        select_ln404_78_fu_3789_p3;
    select_ln422_22_fu_2883_p3 <=
        select_ln404_15_fu_2308_p3 when (icmp_ln895_72_fu_1978_p2(0) = '1') else
        select_ln404_79_fu_2564_p3;
    select_ln422_23_fu_2891_p3 <=
        max_bin_count_7_V when (icmp_ln895_72_fu_1978_p2(0) = '1') else
        max_bin_count_39_V;
    select_ln422_24_fu_4020_p3 <=
        select_ln404_16_fu_3572_p3 when (icmp_ln895_73_reg_5143(0) = '1') else
        select_ln404_80_fu_3796_p3;
    select_ln422_25_fu_2900_p3 <=
        select_ln404_17_fu_2316_p3 when (icmp_ln895_73_fu_1984_p2(0) = '1') else
        select_ln404_81_fu_2572_p3;
    select_ln422_26_fu_2908_p3 <=
        max_bin_count_8_V when (icmp_ln895_73_fu_1984_p2(0) = '1') else
        max_bin_count_40_V;
    select_ln422_27_fu_4027_p3 <=
        select_ln404_18_fu_3579_p3 when (icmp_ln895_74_reg_5148(0) = '1') else
        select_ln404_82_fu_3803_p3;
    select_ln422_28_fu_2917_p3 <=
        select_ln404_19_fu_2324_p3 when (icmp_ln895_74_fu_1990_p2(0) = '1') else
        select_ln404_83_fu_2580_p3;
    select_ln422_29_fu_2925_p3 <=
        max_bin_count_9_V when (icmp_ln895_74_fu_1990_p2(0) = '1') else
        max_bin_count_41_V;
    select_ln422_2_fu_2772_p3 <=
        max_bin_count_0_V when (icmp_ln895_65_fu_1936_p2(0) = '1') else
        max_bin_count_32_V;
    select_ln422_30_fu_4034_p3 <=
        select_ln404_20_fu_3586_p3 when (icmp_ln895_75_reg_5153(0) = '1') else
        select_ln404_84_fu_3810_p3;
    select_ln422_31_fu_2934_p3 <=
        select_ln404_21_fu_2332_p3 when (icmp_ln895_75_fu_1996_p2(0) = '1') else
        select_ln404_85_fu_2588_p3;
    select_ln422_32_fu_2942_p3 <=
        max_bin_count_10_V when (icmp_ln895_75_fu_1996_p2(0) = '1') else
        max_bin_count_42_V;
    select_ln422_33_fu_4041_p3 <=
        select_ln404_22_fu_3593_p3 when (icmp_ln895_76_reg_5158(0) = '1') else
        select_ln404_86_fu_3817_p3;
    select_ln422_34_fu_2951_p3 <=
        select_ln404_23_fu_2340_p3 when (icmp_ln895_76_fu_2002_p2(0) = '1') else
        select_ln404_87_fu_2596_p3;
    select_ln422_35_fu_2959_p3 <=
        max_bin_count_11_V when (icmp_ln895_76_fu_2002_p2(0) = '1') else
        max_bin_count_43_V;
    select_ln422_36_fu_4048_p3 <=
        select_ln404_24_fu_3600_p3 when (icmp_ln895_77_reg_5163(0) = '1') else
        select_ln404_88_fu_3824_p3;
    select_ln422_37_fu_2968_p3 <=
        select_ln404_25_fu_2348_p3 when (icmp_ln895_77_fu_2008_p2(0) = '1') else
        select_ln404_89_fu_2604_p3;
    select_ln422_38_fu_2976_p3 <=
        max_bin_count_12_V when (icmp_ln895_77_fu_2008_p2(0) = '1') else
        max_bin_count_44_V;
    select_ln422_39_fu_4055_p3 <=
        select_ln404_26_fu_3607_p3 when (icmp_ln895_78_reg_5168(0) = '1') else
        select_ln404_90_fu_3831_p3;
    select_ln422_3_fu_3971_p3 <=
        select_ln404_2_fu_3523_p3 when (icmp_ln895_66_reg_5073(0) = '1') else
        select_ln404_66_fu_3747_p3;
    select_ln422_40_fu_2985_p3 <=
        select_ln404_27_fu_2356_p3 when (icmp_ln895_78_fu_2014_p2(0) = '1') else
        select_ln404_91_fu_2612_p3;
    select_ln422_41_fu_2993_p3 <=
        max_bin_count_13_V when (icmp_ln895_78_fu_2014_p2(0) = '1') else
        max_bin_count_45_V;
    select_ln422_42_fu_4062_p3 <=
        select_ln404_28_fu_3614_p3 when (icmp_ln895_79_reg_5173(0) = '1') else
        select_ln404_92_fu_3838_p3;
    select_ln422_43_fu_3002_p3 <=
        select_ln404_29_fu_2364_p3 when (icmp_ln895_79_fu_2020_p2(0) = '1') else
        select_ln404_93_fu_2620_p3;
    select_ln422_44_fu_3010_p3 <=
        max_bin_count_14_V when (icmp_ln895_79_fu_2020_p2(0) = '1') else
        max_bin_count_46_V;
    select_ln422_45_fu_4069_p3 <=
        select_ln404_30_fu_3621_p3 when (icmp_ln895_80_reg_5178(0) = '1') else
        select_ln404_94_fu_3845_p3;
    select_ln422_46_fu_3019_p3 <=
        select_ln404_31_fu_2372_p3 when (icmp_ln895_80_fu_2026_p2(0) = '1') else
        select_ln404_95_fu_2628_p3;
    select_ln422_47_fu_3027_p3 <=
        max_bin_count_15_V when (icmp_ln895_80_fu_2026_p2(0) = '1') else
        max_bin_count_47_V;
    select_ln422_48_fu_4076_p3 <=
        select_ln404_32_fu_3628_p3 when (icmp_ln895_81_reg_5183(0) = '1') else
        select_ln404_96_fu_3852_p3;
    select_ln422_49_fu_3036_p3 <=
        select_ln404_33_fu_2380_p3 when (icmp_ln895_81_fu_2032_p2(0) = '1') else
        select_ln404_97_fu_2636_p3;
    select_ln422_4_fu_2781_p3 <=
        select_ln404_3_fu_2260_p3 when (icmp_ln895_66_fu_1942_p2(0) = '1') else
        select_ln404_67_fu_2516_p3;
    select_ln422_50_fu_3044_p3 <=
        max_bin_count_16_V when (icmp_ln895_81_fu_2032_p2(0) = '1') else
        max_bin_count_48_V;
    select_ln422_51_fu_4083_p3 <=
        select_ln404_34_fu_3635_p3 when (icmp_ln895_82_reg_5193(0) = '1') else
        select_ln404_98_fu_3859_p3;
    select_ln422_52_fu_3053_p3 <=
        select_ln404_35_fu_2388_p3 when (icmp_ln895_82_fu_2038_p2(0) = '1') else
        select_ln404_99_fu_2644_p3;
    select_ln422_53_fu_3061_p3 <=
        max_bin_count_17_V when (icmp_ln895_82_fu_2038_p2(0) = '1') else
        max_bin_count_49_V;
    select_ln422_54_fu_4090_p3 <=
        select_ln404_36_fu_3642_p3 when (icmp_ln895_83_reg_5203(0) = '1') else
        select_ln404_100_fu_3866_p3;
    select_ln422_55_fu_3070_p3 <=
        select_ln404_37_fu_2396_p3 when (icmp_ln895_83_fu_2044_p2(0) = '1') else
        select_ln404_101_fu_2652_p3;
    select_ln422_56_fu_3078_p3 <=
        max_bin_count_18_V when (icmp_ln895_83_fu_2044_p2(0) = '1') else
        max_bin_count_50_V;
    select_ln422_57_fu_4097_p3 <=
        select_ln404_38_fu_3649_p3 when (icmp_ln895_84_reg_5213(0) = '1') else
        select_ln404_102_fu_3873_p3;
    select_ln422_58_fu_3087_p3 <=
        select_ln404_39_fu_2404_p3 when (icmp_ln895_84_fu_2050_p2(0) = '1') else
        select_ln404_103_fu_2660_p3;
    select_ln422_59_fu_3095_p3 <=
        max_bin_count_19_V when (icmp_ln895_84_fu_2050_p2(0) = '1') else
        max_bin_count_51_V;
    select_ln422_5_fu_2789_p3 <=
        max_bin_count_1_V when (icmp_ln895_66_fu_1942_p2(0) = '1') else
        max_bin_count_33_V;
    select_ln422_60_fu_4104_p3 <=
        select_ln404_40_fu_3656_p3 when (icmp_ln895_85_reg_5223(0) = '1') else
        select_ln404_104_fu_3880_p3;
    select_ln422_61_fu_3104_p3 <=
        select_ln404_41_fu_2412_p3 when (icmp_ln895_85_fu_2056_p2(0) = '1') else
        select_ln404_105_fu_2668_p3;
    select_ln422_62_fu_3112_p3 <=
        max_bin_count_20_V when (icmp_ln895_85_fu_2056_p2(0) = '1') else
        max_bin_count_52_V;
    select_ln422_63_fu_4111_p3 <=
        select_ln404_42_fu_3663_p3 when (icmp_ln895_86_reg_5233(0) = '1') else
        select_ln404_106_fu_3887_p3;
    select_ln422_64_fu_3121_p3 <=
        select_ln404_43_fu_2420_p3 when (icmp_ln895_86_fu_2062_p2(0) = '1') else
        select_ln404_107_fu_2676_p3;
    select_ln422_65_fu_3129_p3 <=
        max_bin_count_21_V when (icmp_ln895_86_fu_2062_p2(0) = '1') else
        max_bin_count_53_V;
    select_ln422_66_fu_4118_p3 <=
        select_ln404_44_fu_3670_p3 when (icmp_ln895_87_reg_5243(0) = '1') else
        select_ln404_108_fu_3894_p3;
    select_ln422_67_fu_3138_p3 <=
        select_ln404_45_fu_2428_p3 when (icmp_ln895_87_fu_2068_p2(0) = '1') else
        select_ln404_109_fu_2684_p3;
    select_ln422_68_fu_3146_p3 <=
        max_bin_count_22_V when (icmp_ln895_87_fu_2068_p2(0) = '1') else
        max_bin_count_54_V;
    select_ln422_69_fu_4125_p3 <=
        select_ln404_46_fu_3677_p3 when (icmp_ln895_88_reg_5253(0) = '1') else
        select_ln404_110_fu_3901_p3;
    select_ln422_6_fu_3978_p3 <=
        select_ln404_4_fu_3530_p3 when (icmp_ln895_67_reg_5083(0) = '1') else
        select_ln404_68_fu_3754_p3;
    select_ln422_70_fu_3155_p3 <=
        select_ln404_47_fu_2436_p3 when (icmp_ln895_88_fu_2074_p2(0) = '1') else
        select_ln404_111_fu_2692_p3;
    select_ln422_71_fu_3163_p3 <=
        max_bin_count_23_V when (icmp_ln895_88_fu_2074_p2(0) = '1') else
        max_bin_count_55_V;
    select_ln422_72_fu_4132_p3 <=
        select_ln404_48_fu_3684_p3 when (icmp_ln895_89_reg_5263(0) = '1') else
        select_ln404_112_fu_3908_p3;
    select_ln422_73_fu_3172_p3 <=
        select_ln404_49_fu_2444_p3 when (icmp_ln895_89_fu_2080_p2(0) = '1') else
        select_ln404_113_fu_2700_p3;
    select_ln422_74_fu_3180_p3 <=
        max_bin_count_24_V when (icmp_ln895_89_fu_2080_p2(0) = '1') else
        max_bin_count_56_V;
    select_ln422_75_fu_4139_p3 <=
        select_ln404_50_fu_3691_p3 when (icmp_ln895_90_reg_5268(0) = '1') else
        select_ln404_114_fu_3915_p3;
    select_ln422_76_fu_3189_p3 <=
        select_ln404_51_fu_2452_p3 when (icmp_ln895_90_fu_2086_p2(0) = '1') else
        select_ln404_115_fu_2708_p3;
    select_ln422_77_fu_3197_p3 <=
        max_bin_count_25_V when (icmp_ln895_90_fu_2086_p2(0) = '1') else
        max_bin_count_57_V;
    select_ln422_78_fu_4146_p3 <=
        select_ln404_52_fu_3698_p3 when (icmp_ln895_91_reg_5273(0) = '1') else
        select_ln404_116_fu_3922_p3;
    select_ln422_79_fu_3206_p3 <=
        select_ln404_53_fu_2460_p3 when (icmp_ln895_91_fu_2092_p2(0) = '1') else
        select_ln404_117_fu_2716_p3;
    select_ln422_7_fu_2798_p3 <=
        select_ln404_5_fu_2268_p3 when (icmp_ln895_67_fu_1948_p2(0) = '1') else
        select_ln404_69_fu_2524_p3;
    select_ln422_80_fu_3214_p3 <=
        max_bin_count_26_V when (icmp_ln895_91_fu_2092_p2(0) = '1') else
        max_bin_count_58_V;
    select_ln422_81_fu_4153_p3 <=
        select_ln404_54_fu_3705_p3 when (icmp_ln895_92_reg_5278(0) = '1') else
        select_ln404_118_fu_3929_p3;
    select_ln422_82_fu_3223_p3 <=
        select_ln404_55_fu_2468_p3 when (icmp_ln895_92_fu_2098_p2(0) = '1') else
        select_ln404_119_fu_2724_p3;
    select_ln422_83_fu_3231_p3 <=
        max_bin_count_27_V when (icmp_ln895_92_fu_2098_p2(0) = '1') else
        max_bin_count_59_V;
    select_ln422_84_fu_4160_p3 <=
        select_ln404_56_fu_3712_p3 when (icmp_ln895_93_reg_5283(0) = '1') else
        select_ln404_120_fu_3936_p3;
    select_ln422_85_fu_3240_p3 <=
        select_ln404_57_fu_2476_p3 when (icmp_ln895_93_fu_2104_p2(0) = '1') else
        select_ln404_121_fu_2732_p3;
    select_ln422_86_fu_3248_p3 <=
        max_bin_count_28_V when (icmp_ln895_93_fu_2104_p2(0) = '1') else
        max_bin_count_60_V;
    select_ln422_87_fu_4167_p3 <=
        select_ln404_58_fu_3719_p3 when (icmp_ln895_94_reg_5288(0) = '1') else
        select_ln404_122_fu_3943_p3;
    select_ln422_88_fu_3257_p3 <=
        select_ln404_59_fu_2484_p3 when (icmp_ln895_94_fu_2110_p2(0) = '1') else
        select_ln404_123_fu_2740_p3;
    select_ln422_89_fu_3265_p3 <=
        max_bin_count_29_V when (icmp_ln895_94_fu_2110_p2(0) = '1') else
        max_bin_count_61_V;
    select_ln422_8_fu_2806_p3 <=
        max_bin_count_2_V when (icmp_ln895_67_fu_1948_p2(0) = '1') else
        max_bin_count_34_V;
    select_ln422_90_fu_4174_p3 <=
        select_ln404_60_fu_3726_p3 when (icmp_ln895_95_reg_5293(0) = '1') else
        select_ln404_124_fu_3950_p3;
    select_ln422_91_fu_3274_p3 <=
        select_ln404_61_fu_2492_p3 when (icmp_ln895_95_fu_2116_p2(0) = '1') else
        select_ln404_125_fu_2748_p3;
    select_ln422_92_fu_3282_p3 <=
        max_bin_count_30_V when (icmp_ln895_95_fu_2116_p2(0) = '1') else
        max_bin_count_62_V;
    select_ln422_93_fu_4181_p3 <=
        select_ln404_62_fu_3733_p3 when (icmp_ln895_96_reg_5298(0) = '1') else
        select_ln404_126_fu_3957_p3;
    select_ln422_94_fu_3291_p3 <=
        select_ln404_63_fu_2500_p3 when (icmp_ln895_96_fu_2122_p2(0) = '1') else
        select_ln404_127_fu_2756_p3;
    select_ln422_95_fu_3299_p3 <=
        max_bin_count_31_V when (icmp_ln895_96_fu_2122_p2(0) = '1') else
        max_bin_count_63_V;
    select_ln422_9_fu_3985_p3 <=
        select_ln404_6_fu_3537_p3 when (icmp_ln895_68_reg_5093(0) = '1') else
        select_ln404_70_fu_3761_p3;
    select_ln422_fu_3964_p3 <=
        select_ln404_fu_3516_p3 when (icmp_ln895_65_reg_5063(0) = '1') else
        select_ln404_64_fu_3740_p3;
    select_ln440_10_fu_4231_p3 <=
        select_ln422_10_reg_5098 when (icmp_ln895_100_reg_5336(0) = '1') else
        select_ln422_58_reg_5218;
    select_ln440_11_fu_3335_p3 <=
        select_ln422_11_fu_2823_p3 when (icmp_ln895_100_fu_2140_p2(0) = '1') else
        select_ln422_59_fu_3095_p3;
    select_ln440_12_fu_4236_p3 <=
        select_ln422_12_fu_3992_p3 when (icmp_ln895_101_reg_5347(0) = '1') else
        select_ln422_60_fu_4104_p3;
    select_ln440_13_fu_4243_p3 <=
        select_ln422_13_reg_5108 when (icmp_ln895_101_reg_5347(0) = '1') else
        select_ln422_61_reg_5228;
    select_ln440_14_fu_3344_p3 <=
        select_ln422_14_fu_2840_p3 when (icmp_ln895_101_fu_2144_p2(0) = '1') else
        select_ln422_62_fu_3112_p3;
    select_ln440_15_fu_4248_p3 <=
        select_ln422_15_fu_3999_p3 when (icmp_ln895_102_reg_5358(0) = '1') else
        select_ln422_63_fu_4111_p3;
    select_ln440_16_fu_4255_p3 <=
        select_ln422_16_reg_5118 when (icmp_ln895_102_reg_5358(0) = '1') else
        select_ln422_64_reg_5238;
    select_ln440_17_fu_3353_p3 <=
        select_ln422_17_fu_2857_p3 when (icmp_ln895_102_fu_2148_p2(0) = '1') else
        select_ln422_65_fu_3129_p3;
    select_ln440_18_fu_4260_p3 <=
        select_ln422_18_fu_4006_p3 when (icmp_ln895_103_reg_5369(0) = '1') else
        select_ln422_66_fu_4118_p3;
    select_ln440_19_fu_4267_p3 <=
        select_ln422_19_reg_5128 when (icmp_ln895_103_reg_5369(0) = '1') else
        select_ln422_67_reg_5248;
    select_ln440_1_fu_4195_p3 <=
        select_ln422_1_reg_5068 when (icmp_ln895_97_reg_5303(0) = '1') else
        select_ln422_49_reg_5188;
    select_ln440_20_fu_3362_p3 <=
        select_ln422_20_fu_2874_p3 when (icmp_ln895_103_fu_2152_p2(0) = '1') else
        select_ln422_68_fu_3146_p3;
    select_ln440_21_fu_4272_p3 <=
        select_ln422_21_fu_4013_p3 when (icmp_ln895_104_reg_5380(0) = '1') else
        select_ln422_69_fu_4125_p3;
    select_ln440_22_fu_4279_p3 <=
        select_ln422_22_reg_5138 when (icmp_ln895_104_reg_5380(0) = '1') else
        select_ln422_70_reg_5258;
    select_ln440_23_fu_3371_p3 <=
        select_ln422_23_fu_2891_p3 when (icmp_ln895_104_fu_2156_p2(0) = '1') else
        select_ln422_71_fu_3163_p3;
    select_ln440_24_fu_4284_p3 <=
        select_ln422_24_fu_4020_p3 when (icmp_ln895_105_reg_5391(0) = '1') else
        select_ln422_72_fu_4132_p3;
    select_ln440_25_fu_3380_p3 <=
        select_ln422_25_fu_2900_p3 when (icmp_ln895_105_fu_2160_p2(0) = '1') else
        select_ln422_73_fu_3172_p3;
    select_ln440_26_fu_3388_p3 <=
        select_ln422_26_fu_2908_p3 when (icmp_ln895_105_fu_2160_p2(0) = '1') else
        select_ln422_74_fu_3180_p3;
    select_ln440_27_fu_4291_p3 <=
        select_ln422_27_fu_4027_p3 when (icmp_ln895_106_reg_5406(0) = '1') else
        select_ln422_75_fu_4139_p3;
    select_ln440_28_fu_3397_p3 <=
        select_ln422_28_fu_2917_p3 when (icmp_ln895_106_fu_2164_p2(0) = '1') else
        select_ln422_76_fu_3189_p3;
    select_ln440_29_fu_3405_p3 <=
        select_ln422_29_fu_2925_p3 when (icmp_ln895_106_fu_2164_p2(0) = '1') else
        select_ln422_77_fu_3197_p3;
    select_ln440_2_fu_3308_p3 <=
        select_ln422_2_fu_2772_p3 when (icmp_ln895_97_fu_2128_p2(0) = '1') else
        select_ln422_50_fu_3044_p3;
    select_ln440_30_fu_4298_p3 <=
        select_ln422_30_fu_4034_p3 when (icmp_ln895_107_reg_5421(0) = '1') else
        select_ln422_78_fu_4146_p3;
    select_ln440_31_fu_3414_p3 <=
        select_ln422_31_fu_2934_p3 when (icmp_ln895_107_fu_2168_p2(0) = '1') else
        select_ln422_79_fu_3206_p3;
    select_ln440_32_fu_3422_p3 <=
        select_ln422_32_fu_2942_p3 when (icmp_ln895_107_fu_2168_p2(0) = '1') else
        select_ln422_80_fu_3214_p3;
    select_ln440_33_fu_4305_p3 <=
        select_ln422_33_fu_4041_p3 when (icmp_ln895_108_reg_5436(0) = '1') else
        select_ln422_81_fu_4153_p3;
    select_ln440_34_fu_3431_p3 <=
        select_ln422_34_fu_2951_p3 when (icmp_ln895_108_fu_2172_p2(0) = '1') else
        select_ln422_82_fu_3223_p3;
    select_ln440_35_fu_3439_p3 <=
        select_ln422_35_fu_2959_p3 when (icmp_ln895_108_fu_2172_p2(0) = '1') else
        select_ln422_83_fu_3231_p3;
    select_ln440_36_fu_4312_p3 <=
        select_ln422_36_fu_4048_p3 when (icmp_ln895_109_reg_5451(0) = '1') else
        select_ln422_84_fu_4160_p3;
    select_ln440_37_fu_3448_p3 <=
        select_ln422_37_fu_2968_p3 when (icmp_ln895_109_fu_2176_p2(0) = '1') else
        select_ln422_85_fu_3240_p3;
    select_ln440_38_fu_3456_p3 <=
        select_ln422_38_fu_2976_p3 when (icmp_ln895_109_fu_2176_p2(0) = '1') else
        select_ln422_86_fu_3248_p3;
    select_ln440_39_fu_4319_p3 <=
        select_ln422_39_fu_4055_p3 when (icmp_ln895_110_reg_5466(0) = '1') else
        select_ln422_87_fu_4167_p3;
    select_ln440_3_fu_4200_p3 <=
        select_ln422_3_fu_3971_p3 when (icmp_ln895_98_reg_5314(0) = '1') else
        select_ln422_51_fu_4083_p3;
    select_ln440_40_fu_3465_p3 <=
        select_ln422_40_fu_2985_p3 when (icmp_ln895_110_fu_2180_p2(0) = '1') else
        select_ln422_88_fu_3257_p3;
    select_ln440_41_fu_3473_p3 <=
        select_ln422_41_fu_2993_p3 when (icmp_ln895_110_fu_2180_p2(0) = '1') else
        select_ln422_89_fu_3265_p3;
    select_ln440_42_fu_4326_p3 <=
        select_ln422_42_fu_4062_p3 when (icmp_ln895_111_reg_5481(0) = '1') else
        select_ln422_90_fu_4174_p3;
    select_ln440_43_fu_3482_p3 <=
        select_ln422_43_fu_3002_p3 when (icmp_ln895_111_fu_2184_p2(0) = '1') else
        select_ln422_91_fu_3274_p3;
    select_ln440_44_fu_3490_p3 <=
        select_ln422_44_fu_3010_p3 when (icmp_ln895_111_fu_2184_p2(0) = '1') else
        select_ln422_92_fu_3282_p3;
    select_ln440_45_fu_4333_p3 <=
        select_ln422_45_fu_4069_p3 when (icmp_ln895_112_reg_5496(0) = '1') else
        select_ln422_93_fu_4181_p3;
    select_ln440_46_fu_3499_p3 <=
        select_ln422_46_fu_3019_p3 when (icmp_ln895_112_fu_2188_p2(0) = '1') else
        select_ln422_94_fu_3291_p3;
    select_ln440_47_fu_3507_p3 <=
        select_ln422_47_fu_3027_p3 when (icmp_ln895_112_fu_2188_p2(0) = '1') else
        select_ln422_95_fu_3299_p3;
    select_ln440_4_fu_4207_p3 <=
        select_ln422_4_reg_5078 when (icmp_ln895_98_reg_5314(0) = '1') else
        select_ln422_52_reg_5198;
    select_ln440_5_fu_3317_p3 <=
        select_ln422_5_fu_2789_p3 when (icmp_ln895_98_fu_2132_p2(0) = '1') else
        select_ln422_53_fu_3061_p3;
    select_ln440_6_fu_4212_p3 <=
        select_ln422_6_fu_3978_p3 when (icmp_ln895_99_reg_5325(0) = '1') else
        select_ln422_54_fu_4090_p3;
    select_ln440_7_fu_4219_p3 <=
        select_ln422_7_reg_5088 when (icmp_ln895_99_reg_5325(0) = '1') else
        select_ln422_55_reg_5208;
    select_ln440_8_fu_3326_p3 <=
        select_ln422_8_fu_2806_p3 when (icmp_ln895_99_fu_2136_p2(0) = '1') else
        select_ln422_56_fu_3078_p3;
    select_ln440_9_fu_4224_p3 <=
        select_ln422_9_fu_3985_p3 when (icmp_ln895_100_reg_5336(0) = '1') else
        select_ln422_57_fu_4097_p3;
    select_ln440_fu_4188_p3 <=
        select_ln422_fu_3964_p3 when (icmp_ln895_97_reg_5303(0) = '1') else
        select_ln422_48_fu_4076_p3;
    select_ln458_10_fu_4404_p3 <=
        select_ln440_10_fu_4231_p3 when (icmp_ln895_116_reg_5532(0) = '1') else
        select_ln440_34_reg_5441;
    select_ln458_11_fu_4410_p3 <=
        select_ln440_11_reg_5342 when (icmp_ln895_116_reg_5532(0) = '1') else
        select_ln440_35_reg_5446;
    select_ln458_12_fu_4416_p3 <=
        select_ln440_12_fu_4236_p3 when (icmp_ln895_117_reg_5539(0) = '1') else
        select_ln440_36_fu_4312_p3;
    select_ln458_13_fu_4423_p3 <=
        select_ln440_13_fu_4243_p3 when (icmp_ln895_117_reg_5539(0) = '1') else
        select_ln440_37_reg_5456;
    select_ln458_14_fu_4429_p3 <=
        select_ln440_14_reg_5353 when (icmp_ln895_117_reg_5539(0) = '1') else
        select_ln440_38_reg_5461;
    select_ln458_15_fu_4435_p3 <=
        select_ln440_15_fu_4248_p3 when (icmp_ln895_118_reg_5546(0) = '1') else
        select_ln440_39_fu_4319_p3;
    select_ln458_16_fu_4442_p3 <=
        select_ln440_16_fu_4255_p3 when (icmp_ln895_118_reg_5546(0) = '1') else
        select_ln440_40_reg_5471;
    select_ln458_17_fu_4448_p3 <=
        select_ln440_17_reg_5364 when (icmp_ln895_118_reg_5546(0) = '1') else
        select_ln440_41_reg_5476;
    select_ln458_18_fu_4454_p3 <=
        select_ln440_18_fu_4260_p3 when (icmp_ln895_119_reg_5553(0) = '1') else
        select_ln440_42_fu_4326_p3;
    select_ln458_19_fu_4461_p3 <=
        select_ln440_19_fu_4267_p3 when (icmp_ln895_119_reg_5553(0) = '1') else
        select_ln440_43_reg_5486;
    select_ln458_1_fu_4347_p3 <=
        select_ln440_1_fu_4195_p3 when (icmp_ln895_113_reg_5511(0) = '1') else
        select_ln440_25_reg_5396;
    select_ln458_20_fu_4467_p3 <=
        select_ln440_20_reg_5375 when (icmp_ln895_119_reg_5553(0) = '1') else
        select_ln440_44_reg_5491;
    select_ln458_21_fu_4473_p3 <=
        select_ln440_21_fu_4272_p3 when (icmp_ln895_120_reg_5560(0) = '1') else
        select_ln440_45_fu_4333_p3;
    select_ln458_22_fu_4480_p3 <=
        select_ln440_22_fu_4279_p3 when (icmp_ln895_120_reg_5560(0) = '1') else
        select_ln440_46_reg_5501;
    select_ln458_23_fu_4486_p3 <=
        select_ln440_23_reg_5386 when (icmp_ln895_120_reg_5560(0) = '1') else
        select_ln440_47_reg_5506;
    select_ln458_2_fu_4353_p3 <=
        select_ln440_2_reg_5309 when (icmp_ln895_113_reg_5511(0) = '1') else
        select_ln440_26_reg_5401;
    select_ln458_3_fu_4359_p3 <=
        select_ln440_3_fu_4200_p3 when (icmp_ln895_114_reg_5518(0) = '1') else
        select_ln440_27_fu_4291_p3;
    select_ln458_4_fu_4366_p3 <=
        select_ln440_4_fu_4207_p3 when (icmp_ln895_114_reg_5518(0) = '1') else
        select_ln440_28_reg_5411;
    select_ln458_5_fu_4372_p3 <=
        select_ln440_5_reg_5320 when (icmp_ln895_114_reg_5518(0) = '1') else
        select_ln440_29_reg_5416;
    select_ln458_6_fu_4378_p3 <=
        select_ln440_6_fu_4212_p3 when (icmp_ln895_115_reg_5525(0) = '1') else
        select_ln440_30_fu_4298_p3;
    select_ln458_7_fu_4385_p3 <=
        select_ln440_7_fu_4219_p3 when (icmp_ln895_115_reg_5525(0) = '1') else
        select_ln440_31_reg_5426;
    select_ln458_8_fu_4391_p3 <=
        select_ln440_8_reg_5331 when (icmp_ln895_115_reg_5525(0) = '1') else
        select_ln440_32_reg_5431;
    select_ln458_9_fu_4397_p3 <=
        select_ln440_9_fu_4224_p3 when (icmp_ln895_116_reg_5532(0) = '1') else
        select_ln440_33_fu_4305_p3;
    select_ln458_fu_4340_p3 <=
        select_ln440_fu_4188_p3 when (icmp_ln895_113_reg_5511(0) = '1') else
        select_ln440_24_fu_4284_p3;
    select_ln476_10_fu_4575_p3 <=
        select_ln458_10_fu_4404_p3 when (icmp_ln895_124_fu_2236_p2(0) = '1') else
        select_ln458_22_fu_4480_p3;
    select_ln476_11_fu_4583_p3 <=
        select_ln458_11_fu_4410_p3 when (icmp_ln895_124_fu_2236_p2(0) = '1') else
        select_ln458_23_fu_4486_p3;
    select_ln476_1_fu_4500_p3 <=
        select_ln458_1_fu_4347_p3 when (icmp_ln895_121_fu_2224_p2(0) = '1') else
        select_ln458_13_fu_4423_p3;
    select_ln476_2_fu_4508_p3 <=
        select_ln458_2_fu_4353_p3 when (icmp_ln895_121_fu_2224_p2(0) = '1') else
        select_ln458_14_fu_4429_p3;
    select_ln476_3_fu_4517_p3 <=
        select_ln458_3_fu_4359_p3 when (icmp_ln895_122_fu_2228_p2(0) = '1') else
        select_ln458_15_fu_4435_p3;
    select_ln476_4_fu_4525_p3 <=
        select_ln458_4_fu_4366_p3 when (icmp_ln895_122_fu_2228_p2(0) = '1') else
        select_ln458_16_fu_4442_p3;
    select_ln476_5_fu_4533_p3 <=
        select_ln458_5_fu_4372_p3 when (icmp_ln895_122_fu_2228_p2(0) = '1') else
        select_ln458_17_fu_4448_p3;
    select_ln476_6_fu_4542_p3 <=
        select_ln458_6_fu_4378_p3 when (icmp_ln895_123_fu_2232_p2(0) = '1') else
        select_ln458_18_fu_4454_p3;
    select_ln476_7_fu_4550_p3 <=
        select_ln458_7_fu_4385_p3 when (icmp_ln895_123_fu_2232_p2(0) = '1') else
        select_ln458_19_fu_4461_p3;
    select_ln476_8_fu_4558_p3 <=
        select_ln458_8_fu_4391_p3 when (icmp_ln895_123_fu_2232_p2(0) = '1') else
        select_ln458_20_fu_4467_p3;
    select_ln476_9_fu_4567_p3 <=
        select_ln458_9_fu_4397_p3 when (icmp_ln895_124_fu_2236_p2(0) = '1') else
        select_ln458_21_fu_4473_p3;
    select_ln476_fu_4492_p3 <=
        select_ln458_fu_4340_p3 when (icmp_ln895_121_fu_2224_p2(0) = '1') else
        select_ln458_12_fu_4416_p3;
        sext_ln703_fu_4694_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_fu_4688_p2),13));

    shl_ln_fu_4708_p3 <= (tmp_V_fu_4658_p2 & ap_const_lv5_0);
    t0_V_fu_4665_p3 <= (res_max_bin_theta_t_2_fu_4644_p3 & ap_const_lv2_0);
    tmp_V_fu_4658_p2 <= std_logic_vector(unsigned(res_max_bin_r_t_V_2_fu_4652_p3) + unsigned(ap_const_lv7_1));
    zext_ln703_1_fu_4683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_2_fu_4673_p2),14));
    zext_ln703_2_fu_4698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln703_fu_4694_p1),14));
    zext_ln703_fu_4679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_2_fu_4673_p2),12));
    zext_ln708_fu_4722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_fu_4716_p2),22));
end behav;
