

================================================================
== Synthesis Summary Report of 'userdma'
================================================================
+ General Information: 
    * Date:           Fri May 24 01:07:43 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        hls_userdma.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+----+-----------+------------+-----+
    |                          Modules                         | Issue|      | Latency | Latency| Iteration|         | Trip |          |        |    |           |            |     |
    |                          & Loops                         | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |     LUT    | URAM|
    +----------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+----+-----------+------------+-----+
    |+ userdma*                                                |     -|  0.00|        -|       -|         -|        -|     -|  dataflow|  4 (1%)|   -|  5281 (4%)|  6792 (12%)|    -|
    | + entry_proc                                             |     -|  3.67|        0|   0.000|         -|        0|     -|        no|       -|   -|    3 (~0%)|    29 (~0%)|    -|
    | + getinstream                                            |     -|  0.69|        -|       -|         -|        -|     -|        no|       -|   -|  126 (~0%)|   307 (~0%)|    -|
    |  + getinstream_Pipeline_VITIS_LOOP_80_1                  |     -|  0.69|        -|       -|         -|        -|     -|        no|       -|   -|  116 (~0%)|   210 (~0%)|    -|
    |   o VITIS_LOOP_80_1                                      |     -|  7.30|        -|       -|         2|        1|     -|       yes|       -|   -|          -|           -|    -|
    | + paralleltostreamwithburst                              |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|   -|  2166 (2%)|   1269 (2%)|    -|
    |  o VITIS_LOOP_124_1                                      |     -|  7.30|        -|       -|         -|        -|     -|        no|       -|   -|          -|           -|    -|
    |   + paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|   -|  1886 (1%)|    717 (1%)|    -|
    |    o VITIS_LOOP_131_2                                    |     -|  7.30|        -|       -|        20|        1|     -|       yes|       -|   -|          -|           -|    -|
    | + streamtoparallelwithburst                              |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|   -|  604 (~0%)|    925 (1%)|    -|
    |  o VITIS_LOOP_24_1                                       |     -|  7.30|        -|       -|         -|        -|     -|        no|       -|   -|          -|           -|    -|
    |   + streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2   |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|   -|  355 (~0%)|   507 (~0%)|    -|
    |    o VITIS_LOOP_27_2                                     |     -|  7.30|        -|       -|        18|        1|     -|       yes|       -|   -|          -|           -|    -|
    | + sendoutstream                                          |     -|  3.74|        -|       -|         -|        -|     -|        no|       -|   -|    6 (~0%)|    55 (~0%)|    -|
    |  o VITIS_LOOP_171_1                                      |     -|  7.30|        -|       -|         2|        1|     -|       yes|       -|   -|          -|           -|    -|
    +----------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 64 -> 64   | 64            | 10      | slave  | 0        | 0         | 16           | 32           | 16          | 16          |
| m_axi_gmem1 | 64 -> 64   | 64            | 10      | slave  | 0        | 0         | 32           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register         | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL             | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER             | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER           | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR           | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | kernel_mode      | 0x10   | 32    | W      | Data signal of kernel_mode       |                                                                      |
| s_axi_control | s2m_buf_sts      | 0x18   | 32    | R      | Data signal of s2m_buf_sts       |                                                                      |
| s_axi_control | s2m_buf_sts_ctrl | 0x1c   | 32    | R      | Control signal of s2m_buf_sts    | 0=s2m_buf_sts_ap_vld                                                 |
| s_axi_control | m2s_buf_sts      | 0x28   | 32    | R      | Data signal of m2s_buf_sts       |                                                                      |
| s_axi_control | m2s_buf_sts_ctrl | 0x2c   | 32    | R      | Control signal of m2s_buf_sts    | 0=m2s_buf_sts_ap_vld                                                 |
| s_axi_control | s2mbuf_1         | 0x38   | 32    | W      | Data signal of s2mbuf            |                                                                      |
| s_axi_control | s2mbuf_2         | 0x3c   | 32    | W      | Data signal of s2mbuf            |                                                                      |
| s_axi_control | m2sbuf_1         | 0x44   | 32    | W      | Data signal of m2sbuf            |                                                                      |
| s_axi_control | m2sbuf_2         | 0x48   | 32    | W      | Data signal of m2sbuf            |                                                                      |
| s_axi_control | s2m_err          | 0x50   | 32    | R      | Data signal of s2m_err           |                                                                      |
| s_axi_control | s2m_err_ctrl     | 0x54   | 32    | R      | Control signal of s2m_err        | 0=s2m_err_ap_vld                                                     |
+---------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+--------------+---------------+-------+-------+-------+--------+-------+-------+--------+
| Interface    | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+--------------+---------------+-------+-------+-------+--------+-------+-------+--------+
| inStreamTop  | both          | 32    | 4     | 1     | 1      | 4     | 2     | 1      |
| outStreamTop | both          | 32    | 4     | 1     | 1      | 4     | 2     | 1      |
+--------------+---------------+-------+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+---------------------------------------------+
| Argument     | Direction | Datatype                                    |
+--------------+-----------+---------------------------------------------+
| inStreamTop  | in        | stream<hls::axis<ap_uint<32>, 2, 0, 0>, 0>& |
| outStreamTop | out       | stream<hls::axis<ap_uint<32>, 2, 0, 0>, 0>& |
| kernel_mode  | in        | ap_uint<2>                                  |
| s2m_buf_sts  | out       | bool*                                       |
| m2s_buf_sts  | out       | bool*                                       |
| s2mbuf       | out       | pointer                                     |
| m2sbuf       | in        | pointer                                     |
| s2m_err      | out       | ap_uint<2>*                                 |
+--------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+--------------+---------------+-----------+----------+--------------------------------------------+
| Argument     | HW Interface  | HW Type   | HW Usage | HW Info                                    |
+--------------+---------------+-----------+----------+--------------------------------------------+
| inStreamTop  | inStreamTop   | interface |          |                                            |
| outStreamTop | outStreamTop  | interface |          |                                            |
| kernel_mode  | s_axi_control | register  |          | name=kernel_mode offset=0x10 range=32      |
| s2m_buf_sts  | s_axi_control | register  |          | name=s2m_buf_sts offset=0x18 range=32      |
| s2m_buf_sts  | s_axi_control | register  |          | name=s2m_buf_sts_ctrl offset=0x1c range=32 |
| m2s_buf_sts  | s_axi_control | register  |          | name=m2s_buf_sts offset=0x28 range=32      |
| m2s_buf_sts  | s_axi_control | register  |          | name=m2s_buf_sts_ctrl offset=0x2c range=32 |
| s2mbuf       | m_axi_gmem0   | interface |          |                                            |
| s2mbuf       | s_axi_control | register  | offset   | name=s2mbuf_1 offset=0x38 range=32         |
| s2mbuf       | s_axi_control | register  | offset   | name=s2mbuf_2 offset=0x3c range=32         |
| m2sbuf       | m_axi_gmem1   | interface |          |                                            |
| m2sbuf       | s_axi_control | register  | offset   | name=m2sbuf_1 offset=0x44 range=32         |
| m2sbuf       | s_axi_control | register  | offset   | name=m2sbuf_2 offset=0x48 range=32         |
| s2m_err      | s_axi_control | register  |          | name=s2m_err offset=0x50 range=32          |
| s2m_err      | s_axi_control | register  |          | name=s2m_err_ctrl offset=0x54 range=32     |
+--------------+---------------+-----------+----------+--------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+------------+------------------+----------------------------------------------------------+------------+--------------------+
| HW Interface | Variable   | Loop             | Problem                                                  | Resolution | Location           |
+--------------+------------+------------------+----------------------------------------------------------+------------+--------------------+
| m_axi_gmem0  | out_memory | VITIS_LOOP_27_2  | Access store is in the conditional branch                | 214-232    | userdma.cpp:27:20  |
| m_axi_gmem0  | out_memory | VITIS_LOOP_27_2  | Access store is in the conditional branch                | 214-232    | userdma.cpp:27:20  |
| m_axi_gmem1  | in_memory  | VITIS_LOOP_131_2 | Access out_val.data_filed.V is in the conditional branch | 214-232    | userdma.cpp:131:21 |
| m_axi_gmem1  | in_memory  | VITIS_LOOP_131_2 | Access out_val.data_filed.V is in the conditional branch | 214-232    | userdma.cpp:131:21 |
+--------------+------------+------------------+----------------------------------------------------------+------------+--------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+-------------------+-----+--------+---------+
| Name                                                    | DSP | Pragma | Variable          | Op  | Impl   | Latency |
+---------------------------------------------------------+-----+--------+-------------------+-----+--------+---------+
| + userdma                                               | 0   |        |                   |     |        |         |
|  + getinstream                                          | 0   |        |                   |     |        |         |
|   + getinstream_Pipeline_VITIS_LOOP_80_1                | 0   |        |                   |     |        |         |
|     count_5_fu_140_p2                                   | -   |        | count_5           | add | fabric | 0       |
|     in_len_V_3_fu_146_p2                                | -   |        | in_len_V_3        | add | fabric | 0       |
|  + paralleltostreamwithburst                            | 0   |        |                   |     |        |         |
|    sub_fu_261_p2                                        | -   |        | sub               | add | fabric | 0       |
|    final_m2s_len_fu_281_p2                              | -   |        | final_m2s_len     | sub | fabric | 0       |
|    add_ln158_fu_313_p2                                  | -   |        | add_ln158         | add | fabric | 0       |
|    add_ln157_fu_338_p2                                  | -   |        | add_ln157         | add | fabric | 0       |
|   + paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2 | 0   |        |                   |     |        |         |
|     add_ln131_fu_210_p2                                 | -   |        | add_ln131         | add | fabric | 0       |
|     add_ln135_fu_246_p2                                 | -   |        | add_ln135         | add | fabric | 0       |
|     add_ln135_1_fu_261_p2                               | -   |        | add_ln135_1       | add | fabric | 0       |
|     final_m2s_len_1_fu_302_p2                           | -   |        | final_m2s_len_1   | add | fabric | 0       |
|  + streamtoparallelwithburst                            | 0   |        |                   |     |        |         |
|    final_s2m_len_V_3_fu_203_p2                          | -   |        | final_s2m_len_V_3 | add | fabric | 0       |
|    add_ln46_fu_233_p2                                   | -   |        | add_ln46          | add | fabric | 0       |
|    add_ln45_fu_251_p2                                   | -   |        | add_ln45          | add | fabric | 0       |
|   + streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2  | 0   |        |                   |     |        |         |
|     add_ln27_fu_167_p2                                  | -   |        | add_ln27          | add | fabric | 0       |
|     add_ln34_fu_193_p2                                  | -   |        | add_ln34          | add | fabric | 0       |
|     add_ln32_fu_198_p2                                  | -   |        | add_ln32          | add | fabric | 0       |
+---------------------------------------------------------+-----+--------+-------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+---------------+---------+--------+---------+
| Name              | BRAM | URAM | Pragma | Variable      | Storage | Impl   | Latency |
+-------------------+------+------+--------+---------------+---------+--------+---------+
| + userdma         | 4    | 0    |        |               |         |        |         |
|   s2mbuf_c_U      | -    | -    |        | s2mbuf_c      | fifo    | srl    | 0       |
|   kernel_mode_c_U | -    | -    |        | kernel_mode_c | fifo    | srl    | 0       |
|   inbuf_U         | 2    | -    |        | inbuf         | fifo    | memory | 0       |
|   incount_U       | -    | -    |        | incount       | fifo    | srl    | 0       |
|   outbuf_U        | 2    | -    |        | outbuf        | fifo    | memory | 0       |
+-------------------+------+------+--------+---------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------------------------------------------+----------------------------------------------+
| Type      | Options                                                                                       | Location                                     |
+-----------+-----------------------------------------------------------------------------------------------+----------------------------------------------+
| pipeline  |                                                                                               | userdma.cpp:28 in streamtoparallelwithburst  |
| pipeline  |                                                                                               | userdma.cpp:81 in getinstream                |
| pipeline  |                                                                                               | userdma.cpp:132 in paralleltostreamwithburst |
| pipeline  |                                                                                               | userdma.cpp:172 in sendoutstream             |
| interface | axis register_mode=both register port=inStreamTop                                             | userdma.cpp:193 in userdma, inStreamTop      |
| interface | axis register_mode=both register port=outStreamTop                                            | userdma.cpp:194 in userdma, outStreamTop     |
| interface | s_axilite port = kernel_mode bundle = control                                                 | userdma.cpp:195 in userdma                   |
| interface | s_axilite port = s2m_buf_sts bundle = control                                                 | userdma.cpp:196 in userdma                   |
| interface | s_axilite port = m2s_buf_sts bundle = control                                                 | userdma.cpp:197 in userdma                   |
| interface | s_axilite port = s2mbuf bundle = control                                                      | userdma.cpp:198 in userdma                   |
| interface | s_axilite port = m2sbuf bundle = control                                                      | userdma.cpp:199 in userdma                   |
| interface | m_axi max_write_burst_length=32 latency=10 depth=1024 bundle=gmem0 port=s2mbuf offset = slave | userdma.cpp:200 in userdma, s2mbuf           |
| interface | m_axi max_read_burst_length=32 latency=10 depth=1024 bundle=gmem1 port=m2sbuf offset = slave  | userdma.cpp:201 in userdma, m2sbuf           |
| interface | s_axilite port = s2m_err bundle = control                                                     | userdma.cpp:202 in userdma                   |
| interface | s_axilite port = return bundle = control                                                      | userdma.cpp:203 in userdma                   |
| dataflow  |                                                                                               | userdma.cpp:205 in userdma                   |
+-----------+-----------------------------------------------------------------------------------------------+----------------------------------------------+


