#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Dec  8 20:24:33 2020
# Process ID: 6288
# Current directory: /home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.runs/impl_1/system_wrapper.vdi
# Journal file: /home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/lucasml/.Xilinx/Vivado/Vivado_init.tcl'
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/Reponuevo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_VGA_CONTROLLER_0_0/system_VGA_CONTROLLER_0_0.dcp' for cell 'system_i/VGA_CONTROLLER_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.dcp' for cell 'system_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/system_axi_bram_ctrl_0_bram_0.dcp' for cell 'system_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/buttons'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/switches'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/system_clk_wiz_0_0_synth_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.dcp' for cell 'system_i/ps7_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/system_clk_wiz_0_0_synth_1/inst'
Finished Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/system_clk_wiz_0_0_synth_1/inst'
Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/system_clk_wiz_0_0_synth_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2053.074 ; gain = 494.578 ; free physical = 10363 ; free virtual = 13130
Finished Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/system_clk_wiz_0_0_synth_1/inst'
Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED_0[0]'. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_0[0]'. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_0[1]'. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_0[1]'. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_0[2]'. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_0[2]'. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_0[3]'. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_0[3]'. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/clase5/lab3_ArtyZ7_10.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 2229.160 ; gain = 982.262 ; free physical = 10364 ; free virtual = 13130
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.160 ; gain = 0.000 ; free physical = 10349 ; free virtual = 13117
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 149818ba9

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2229.160 ; gain = 0.000 ; free physical = 10352 ; free virtual = 13119
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 2104fbc45

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2229.160 ; gain = 0.000 ; free physical = 10352 ; free virtual = 13119
INFO: [Opt 31-389] Phase Constant propagation created 65 cells and removed 252 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 167e402ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2229.160 ; gain = 0.000 ; free physical = 10352 ; free virtual = 13119
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 772 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 167e402ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.160 ; gain = 0.000 ; free physical = 10352 ; free virtual = 13119
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 167e402ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.160 ; gain = 0.000 ; free physical = 10361 ; free virtual = 13129
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 167e402ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.160 ; gain = 0.000 ; free physical = 10361 ; free virtual = 13129
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2229.160 ; gain = 0.000 ; free physical = 10361 ; free virtual = 13129
Ending Logic Optimization Task | Checksum: 167e402ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2229.160 ; gain = 0.000 ; free physical = 10361 ; free virtual = 13129

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.890 | TNS=-2.507 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 2093fdb7f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10343 ; free virtual = 13116
Ending Power Optimization Task | Checksum: 2093fdb7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2304.191 ; gain = 75.031 ; free physical = 10349 ; free virtual = 13122
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10343 ; free virtual = 13118
INFO: [Common 17-1381] The checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10338 ; free virtual = 13113
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10c527436

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10338 ; free virtual = 13113
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10341 ; free virtual = 13116

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff3655d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10335 ; free virtual = 13113

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1155f9758

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10327 ; free virtual = 13106

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1155f9758

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10327 ; free virtual = 13106
Phase 1 Placer Initialization | Checksum: 1155f9758

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10327 ; free virtual = 13106

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 114636989

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10318 ; free virtual = 13098

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114636989

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10318 ; free virtual = 13098

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f84f9bda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10318 ; free virtual = 13099

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b0457776

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10318 ; free virtual = 13099

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b0457776

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10318 ; free virtual = 13099

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b0457776

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10318 ; free virtual = 13099

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b0457776

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10317 ; free virtual = 13098

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1ef34d89e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10306 ; free virtual = 13087

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1078e963d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10304 ; free virtual = 13085

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1078e963d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10303 ; free virtual = 13084

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1bab90e34

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10291 ; free virtual = 13072
Phase 3 Detail Placement | Checksum: 1bab90e34

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10292 ; free virtual = 13073

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e00a9cf4

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e00a9cf4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10293 ; free virtual = 13074
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1671ed91f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10315 ; free virtual = 13096
Phase 4.1 Post Commit Optimization | Checksum: 1671ed91f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10315 ; free virtual = 13096

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1671ed91f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10315 ; free virtual = 13096

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1671ed91f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10315 ; free virtual = 13096

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 8f33d153

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10315 ; free virtual = 13096
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8f33d153

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10315 ; free virtual = 13096
Ending Placer Task | Checksum: 3727091b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10317 ; free virtual = 13098
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10317 ; free virtual = 13098
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10307 ; free virtual = 13095
INFO: [Common 17-1381] The checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10295 ; free virtual = 13079
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10303 ; free virtual = 13087
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10299 ; free virtual = 13083
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 206fa46b ConstDB: 0 ShapeSum: 16b764b0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1763cc831

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10226 ; free virtual = 13010
Post Restoration Checksum: NetGraph: d8f62be4 NumContArr: 9d469c4d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1763cc831

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10223 ; free virtual = 13008

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1763cc831

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10207 ; free virtual = 12992

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1763cc831

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10208 ; free virtual = 12992
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 156f055b9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10201 ; free virtual = 12986
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.281 | TNS=-0.281 | WHS=-0.272 | THS=-27.235|

Phase 2 Router Initialization | Checksum: 107a38f92

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10202 ; free virtual = 12986

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23d9bd9e7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10201 ; free virtual = 12986

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.801 | TNS=-72.984| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15c252b30

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10197 ; free virtual = 12982

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.826 | TNS=-73.218| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14a783081

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10197 ; free virtual = 12982
Phase 4 Rip-up And Reroute | Checksum: 14a783081

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10197 ; free virtual = 12982

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1be8a274a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10197 ; free virtual = 12982
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.801 | TNS=-72.984| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1bbadbec6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10197 ; free virtual = 12982

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bbadbec6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10197 ; free virtual = 12982
Phase 5 Delay and Skew Optimization | Checksum: 1bbadbec6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10197 ; free virtual = 12982

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f36cee93

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2304.191 ; gain = 0.000 ; free physical = 10197 ; free virtual = 12982
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.801 | TNS=-72.972| WHS=-2.006 | THS=-328.466|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 2535fe17e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:35 . Memory (MB): peak = 2750.160 ; gain = 445.969 ; free physical = 10153 ; free virtual = 12938
Phase 6.1 Hold Fix Iter | Checksum: 2535fe17e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:35 . Memory (MB): peak = 2750.160 ; gain = 445.969 ; free physical = 10153 ; free virtual = 12938

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.801 | TNS=-72.972| WHS=-1.466 | THS=-6.895 |

Phase 6.2 Additional Hold Fix | Checksum: 12f3f1de5

Time (s): cpu = 00:02:16 ; elapsed = 00:01:36 . Memory (MB): peak = 2750.160 ; gain = 445.969 ; free physical = 10156 ; free virtual = 12941
Phase 6 Post Hold Fix | Checksum: 14069ac08

Time (s): cpu = 00:02:16 ; elapsed = 00:01:36 . Memory (MB): peak = 2750.160 ; gain = 445.969 ; free physical = 10156 ; free virtual = 12941

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.74099 %
  Global Horizontal Routing Utilization  = 4.99196 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17293c7f8

Time (s): cpu = 00:02:16 ; elapsed = 00:01:36 . Memory (MB): peak = 2750.160 ; gain = 445.969 ; free physical = 10156 ; free virtual = 12941

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17293c7f8

Time (s): cpu = 00:02:16 ; elapsed = 00:01:36 . Memory (MB): peak = 2750.160 ; gain = 445.969 ; free physical = 10155 ; free virtual = 12940

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1485bdbef

Time (s): cpu = 00:02:16 ; elapsed = 00:01:36 . Memory (MB): peak = 2750.160 ; gain = 445.969 ; free physical = 10155 ; free virtual = 12940

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 18d5143ce

Time (s): cpu = 00:02:17 ; elapsed = 00:01:36 . Memory (MB): peak = 2750.160 ; gain = 445.969 ; free physical = 10157 ; free virtual = 12942
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.801 | TNS=-72.972| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18d5143ce

Time (s): cpu = 00:02:17 ; elapsed = 00:01:36 . Memory (MB): peak = 2750.160 ; gain = 445.969 ; free physical = 10157 ; free virtual = 12942
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:17 ; elapsed = 00:01:36 . Memory (MB): peak = 2750.160 ; gain = 445.969 ; free physical = 10213 ; free virtual = 12998

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:20 ; elapsed = 00:01:37 . Memory (MB): peak = 2750.160 ; gain = 445.969 ; free physical = 10213 ; free virtual = 12998
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2766.168 ; gain = 0.000 ; free physical = 10205 ; free virtual = 12998
INFO: [Common 17-1381] The checkpoint '/home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lucasml/Escritorio/CESE/Microarquitecturasysoftcores/Laboratorios/laboratorio4/laboratorio4.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec  8 20:27:32 2020...
