Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Sep 18 12:20:57 2017
| Host         : vldmr-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file srio_example_test_timing_summary_routed.rpt -rpx srio_example_test_timing_summary_routed.rpx
| Design       : srio_example_test
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.239        0.000                      0                21770        0.060        0.000                      0                21770        1.700        0.000                       0                 10055  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clkp                                                                 {0.000 3.200}        6.400           156.250         
  clkfbout                                                               {0.000 3.200}        6.400           156.250         
  clkout0                                                                {0.000 3.200}        6.400           156.250         
  clkout1                                                                {0.000 12.800}       25.600          39.063          
  clkout2                                                                {0.000 6.400}        12.800          78.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.283        0.000                      0                  657        0.060        0.000                      0                  657       15.732        0.000                       0                   345  
sys_clkp                                                                       5.429        0.000                      0                   12        0.172        0.000                      0                   12        1.700        0.000                       0                    20  
  clkfbout                                                                                                                                                                                                                 5.329        0.000                       0                     2  
  clkout0                                                                      4.239        0.000                      0                  116        0.098        0.000                      0                  116        2.800        0.000                       0                    64  
  clkout1                                                                     19.678        0.000                      0                19237        0.068        0.000                      0                19237       12.032        0.000                       0                  9037  
  clkout2                                                                      9.363        0.000                      0                  975        0.075        0.000                      0                  975        5.758        0.000                       0                   587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout1             9.754        0.000                      0                  128        0.104        0.000                      0                  128  
clkout1       clkout2             8.773        0.000                      0                  125        0.096        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clkout1                                                                  clkout1                                                                       22.656        0.000                      0                  482        0.125        0.000                      0                  482  
**async_default**                                                        clkout2                                                                  clkout1                                                                       10.695        0.000                      0                    4        0.248        0.000                      0                    4  
**async_default**                                                        clkout1                                                                  clkout2                                                                       10.594        0.000                      0                    5        0.171        0.000                      0                    5  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.177        0.000                      0                  118        0.295        0.000                      0                  118  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.283ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.543ns (12.201%)  route 3.908ns (87.799%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.537     5.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.762 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.964     6.727    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.054     6.781 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.480     7.260    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X61Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.261    35.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X61Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.241    35.874    
                         clock uncertainty           -0.035    35.839    
    SLICE_X61Y86         FDCE (Setup_fdce_C_CE)      -0.295    35.544    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         35.543    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                 28.283    

Slack (MET) :             28.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.532ns (12.079%)  route 3.872ns (87.921%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.537     5.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.762 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.716     6.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.043     6.522 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.693     7.214    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X62Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.262    35.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.241    35.875    
                         clock uncertainty           -0.035    35.840    
    SLICE_X62Y84         FDPE (Setup_fdpe_C_CE)      -0.178    35.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         35.661    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                 28.447    

Slack (MET) :             28.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.532ns (12.079%)  route 3.872ns (87.921%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.537     5.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.762 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.716     6.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.043     6.522 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.693     7.214    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X62Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.262    35.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.241    35.875    
                         clock uncertainty           -0.035    35.840    
    SLICE_X62Y84         FDCE (Setup_fdce_C_CE)      -0.178    35.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         35.661    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                 28.447    

Slack (MET) :             28.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.532ns (12.079%)  route 3.872ns (87.921%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.537     5.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.762 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.716     6.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.043     6.522 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.693     7.214    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X62Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.262    35.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.241    35.875    
                         clock uncertainty           -0.035    35.840    
    SLICE_X62Y84         FDCE (Setup_fdce_C_CE)      -0.178    35.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         35.661    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                 28.447    

Slack (MET) :             28.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.532ns (12.079%)  route 3.872ns (87.921%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.537     5.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.762 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.716     6.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.043     6.522 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.693     7.214    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X62Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.262    35.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.241    35.875    
                         clock uncertainty           -0.035    35.840    
    SLICE_X62Y84         FDCE (Setup_fdce_C_CE)      -0.178    35.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         35.661    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                 28.447    

Slack (MET) :             28.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.532ns (12.079%)  route 3.872ns (87.921%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.537     5.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.762 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.716     6.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.043     6.522 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.693     7.214    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X62Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.262    35.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.241    35.875    
                         clock uncertainty           -0.035    35.840    
    SLICE_X62Y84         FDPE (Setup_fdpe_C_CE)      -0.178    35.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         35.661    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                 28.447    

Slack (MET) :             28.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.532ns (12.079%)  route 3.872ns (87.921%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.537     5.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.762 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.716     6.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/iTARGET_reg[8][0]
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.043     6.522 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.693     7.214    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X62Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.262    35.634    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.241    35.875    
                         clock uncertainty           -0.035    35.840    
    SLICE_X62Y84         FDCE (Setup_fdce_C_CE)      -0.178    35.661    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         35.661    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                 28.447    

Slack (MET) :             28.458ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.532ns (12.485%)  route 3.729ns (87.515%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 35.627 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.537     5.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.964     6.727    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.043     6.770 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count[3]_i_1__0/O
                         net (fo=4, routed)           0.301     7.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17]_0[0]
    SLICE_X59Y82         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.255    35.627    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y82         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/C
                         clock pessimism              0.241    35.868    
                         clock uncertainty           -0.035    35.833    
    SLICE_X59Y82         FDRE (Setup_fdre_C_R)       -0.304    35.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         35.528    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                 28.458    

Slack (MET) :             28.458ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.532ns (12.485%)  route 3.729ns (87.515%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 35.627 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.537     5.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.964     6.727    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.043     6.770 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count[3]_i_1__0/O
                         net (fo=4, routed)           0.301     7.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17]_0[0]
    SLICE_X59Y82         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.255    35.627    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y82         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/C
                         clock pessimism              0.241    35.868    
                         clock uncertainty           -0.035    35.833    
    SLICE_X59Y82         FDRE (Setup_fdre_C_R)       -0.304    35.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         35.528    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                 28.458    

Slack (MET) :             28.458ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.532ns (12.485%)  route 3.729ns (87.515%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 35.627 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.537     5.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.964     6.727    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X59Y85         LUT2 (Prop_lut2_I0_O)        0.043     6.770 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count[3]_i_1__0/O
                         net (fo=4, routed)           0.301     7.071    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17]_0[0]
    SLICE_X59Y82         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.255    35.627    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y82         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/C
                         clock pessimism              0.241    35.868    
                         clock uncertainty           -0.035    35.833    
    SLICE_X59Y82         FDRE (Setup_fdre_C_R)       -0.304    35.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         35.528    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                 28.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     1.410    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDCE (Prop_fdce_C_Q)         0.100     1.510 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.103     1.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X58Y84         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.808     1.763    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y84         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.342     1.421    
    SLICE_X58Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.264%)  route 0.060ns (39.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     1.410    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.091     1.501 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     1.561    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X58Y86         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.809     1.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y86         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.343     1.421    
    SLICE_X58Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.493    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.888%)  route 0.109ns (52.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.592     1.411    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X60Y85         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.100     1.511 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.109     1.620    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X58Y85         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.809     1.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y85         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.324     1.440    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.133ns (39.051%)  route 0.208ns (60.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     1.410    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X55Y86         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.100     1.510 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.208     1.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[4]
    SLICE_X56Y88         LUT3 (Prop_lut3_I0_O)        0.033     1.750 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.750    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/p_1_in[3]
    SLICE_X56Y88         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     1.767    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X56Y88         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism             -0.164     1.603    
    SLICE_X56Y88         FDCE (Hold_fdce_C_D)         0.075     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.320%)  route 0.206ns (61.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X55Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.100     1.512 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.206     1.718    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[1]
    SLICE_X56Y88         LUT3 (Prop_lut3_I0_O)        0.028     1.746 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/p_1_in[0]
    SLICE_X56Y88         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     1.767    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X56Y88         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -0.164     1.603    
    SLICE_X56Y88         FDCE (Hold_fdce_C_D)         0.060     1.663    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.147ns (40.482%)  route 0.216ns (59.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     1.410    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X54Y86         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.118     1.528 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.216     1.744    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[12]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.029     1.773 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[11]_i_1/O
                         net (fo=1, routed)           0.000     1.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/p_1_in[11]
    SLICE_X56Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.809     1.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X56Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism             -0.164     1.600    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.075     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.147ns (40.394%)  route 0.217ns (59.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.591     1.410    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X54Y86         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.118     1.528 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.217     1.745    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[10]
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.029     1.774 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[9]_i_1/O
                         net (fo=1, routed)           0.000     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/p_1_in[9]
    SLICE_X56Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.809     1.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X56Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism             -0.164     1.600    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.075     1.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.147%)  route 0.162ns (61.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.592     1.411    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X60Y85         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.100     1.511 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.162     1.673    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X58Y85         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.809     1.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y85         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.324     1.440    
    SLICE_X58Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.572    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.157ns (42.264%)  route 0.214ns (57.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X55Y88         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.091     1.503 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/Q
                         net (fo=1, routed)           0.214     1.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[8]
    SLICE_X56Y88         LUT3 (Prop_lut3_I0_O)        0.066     1.783 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[7]_i_1/O
                         net (fo=1, routed)           0.000     1.783    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/p_1_in[7]
    SLICE_X56Y88         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     1.767    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X56Y88         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
                         clock pessimism             -0.164     1.603    
    SLICE_X56Y88         FDCE (Hold_fdce_C_D)         0.075     1.678    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDPE (Prop_fdpe_C_Q)         0.100     1.512 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.567    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X53Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.810     1.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X53Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.353     1.412    
    SLICE_X53Y84         FDPE (Hold_fdpe_C_D)         0.047     1.459    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y16  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X59Y99    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X59Y99    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X58Y98    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X60Y96    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X56Y95    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X56Y94    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X56Y93    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X56Y93    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X56Y93    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y84    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y84    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y85    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y86    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X58Y86    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clkp
  To Clock:  sys_clkp

Setup :            0  Failing Endpoints,  Worst Slack        5.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.327     3.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.683 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y155        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.191     9.010    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.073    10.083    
                         clock uncertainty           -0.035    10.047    
    SLICE_X98Y155        FDRE (Setup_fdre_C_D)        0.064    10.111    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         10.111    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.327     3.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.683 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X98Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.191     9.010    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.073    10.083    
                         clock uncertainty           -0.035    10.047    
    SLICE_X98Y154        FDRE (Setup_fdre_C_D)        0.064    10.111    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         10.111    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.327     3.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     4.420 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.191     9.010    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.073    10.083    
                         clock uncertainty           -0.035    10.047    
    SLICE_X98Y154        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    10.011    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.327     3.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.426 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.426    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.191     9.010    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.073    10.083    
                         clock uncertainty           -0.035    10.047    
    SLICE_X98Y155        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    10.025    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -4.426    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.327     3.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.426 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.426    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.191     9.010    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.073    10.083    
                         clock uncertainty           -0.035    10.047    
    SLICE_X98Y154        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    10.025    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -4.426    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.327     3.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.418 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.418    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.191     9.010    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.073    10.083    
                         clock uncertainty           -0.035    10.047    
    SLICE_X98Y155        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    10.021    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.327     3.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.418 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.418    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.191     9.010    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.073    10.083    
                         clock uncertainty           -0.035    10.047    
    SLICE_X98Y154        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    10.021    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.204ns (31.245%)  route 0.449ns (68.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.327     3.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_fdre_C_Q)         0.204     3.887 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/Q
                         net (fo=1, routed)           0.449     4.335    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync3
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.191     9.010    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                         clock pessimism              1.073    10.083    
                         clock uncertainty           -0.035    10.047    
    SLICE_X99Y154        FDRE (Setup_fdre_C_D)       -0.090     9.957    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.204ns (35.274%)  route 0.374ns (64.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.327     3.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_fdre_C_Q)         0.204     3.887 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.374     4.261    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync1
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.191     9.010    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                         clock pessimism              1.073    10.083    
                         clock uncertainty           -0.035    10.047    
    SLICE_X99Y154        FDRE (Setup_fdre_C_D)       -0.092     9.955    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.204ns (36.177%)  route 0.360ns (63.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.327     3.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_fdre_C_Q)         0.204     3.887 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/Q
                         net (fo=2, routed)           0.360     4.246    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync5
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.191     9.010    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/C
                         clock pessimism              1.073    10.083    
                         clock uncertainty           -0.035    10.047    
    SLICE_X99Y154        FDRE (Setup_fdre_C_D)       -0.090     9.957    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  5.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.486     0.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.199 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.687     1.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.492     0.928    
    SLICE_X98Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.027    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.486     0.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.199 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.687     1.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.492     0.928    
    SLICE_X98Y154        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.027    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.486     0.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.204 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.204    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.687     1.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.492     0.928    
    SLICE_X98Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.030    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.486     0.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.204 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.204    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.687     1.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.492     0.928    
    SLICE_X98Y154        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.030    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.486     0.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.204 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.204    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.687     1.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y154        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.492     0.928    
    SLICE_X98Y154        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.022    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.881%)  route 0.204ns (67.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.486     0.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_fdre_C_Q)         0.100     1.028 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/Q
                         net (fo=1, routed)           0.204     1.232    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync2
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.687     1.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                         clock pessimism             -0.492     0.928    
    SLICE_X99Y154        FDRE (Hold_fdre_C_D)         0.044     0.972    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.512%)  route 0.208ns (67.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.486     0.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_fdre_C_Q)         0.100     1.028 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/Q
                         net (fo=1, routed)           0.208     1.235    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync4
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.687     1.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                         clock pessimism             -0.492     0.928    
    SLICE_X99Y154        FDRE (Hold_fdre_C_D)         0.047     0.975    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.091ns (33.716%)  route 0.179ns (66.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.486     0.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_fdre_C_Q)         0.091     1.019 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/Q
                         net (fo=2, routed)           0.179     1.197    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync5
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.687     1.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/C
                         clock pessimism             -0.492     0.928    
    SLICE_X99Y154        FDRE (Hold_fdre_C_D)        -0.003     0.925    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.117%)  route 0.192ns (67.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.486     0.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_fdre_C_Q)         0.091     1.019 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.192     1.211    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync1
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.687     1.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X99Y154        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                         clock pessimism             -0.492     0.928    
    SLICE_X99Y154        FDRE (Hold_fdre_C_D)        -0.006     0.922    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.486     0.928    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.326 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.326    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y155        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.687     1.420    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X98Y155        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.492     0.928    
    SLICE_X98Y155        FDRE (Hold_fdre_C_D)         0.087     1.015    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clkp
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         6.400       4.907      GTXE2_COMMON_X0Y0   srio_ip/inst/k7_v7_gtxe2_common_inst/gtxe2_common_0_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         6.400       4.992      BUFGCTRL_X0Y31      srio_ip/inst/srio_clk_inst/refclk_bufg_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         6.400       4.992      IBUFDS_GTE2_X0Y0    srio_ip/inst/srio_clk_inst/u_refclk_ibufds/I
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y4     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X99Y154       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X99Y154       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X99Y154       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.400       5.700      SLICE_X98Y155       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.400       5.700      SLICE_X98Y154       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y4     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y4     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y4     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y155       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y155       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y155       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y154       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y154       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y154       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y154       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y155       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y4     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y4     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y155       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y155       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y155       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y155       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y155       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y155       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y154       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.200       2.558      SLICE_X98Y154       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y4  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y4  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y4  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y4  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.352ns (20.210%)  route 1.390ns (79.790%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 12.918 - 6.400 ) 
    Source Clock Delay      (SCD):    8.004ns
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.286     8.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.223     8.227 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     8.779    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y150        LUT6 (Prop_lut6_I2_O)        0.043     8.822 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.243     9.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X90Y151        LUT6 (Prop_lut6_I5_O)        0.043     9.108 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.264     9.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X92Y151        LUT2 (Prop_lut2_I0_O)        0.043     9.414 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.331     9.745    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y153        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817     8.636    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     8.719 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    10.081    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.154 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.550    11.704    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    11.787 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.131    12.918    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y153        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              1.331    14.249    
                         clock uncertainty           -0.063    14.185    
    SLICE_X91Y153        FDRE (Setup_fdre_C_CE)      -0.201    13.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.348%)  route 1.378ns (79.652%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 12.918 - 6.400 ) 
    Source Clock Delay      (SCD):    8.004ns
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.286     8.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.223     8.227 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     8.779    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y150        LUT6 (Prop_lut6_I2_O)        0.043     8.822 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.243     9.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X90Y151        LUT6 (Prop_lut6_I5_O)        0.043     9.108 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.264     9.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X92Y151        LUT2 (Prop_lut2_I0_O)        0.043     9.414 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.733    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y152        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817     8.636    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     8.719 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    10.081    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.154 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.550    11.704    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    11.787 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.131    12.918    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y152        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              1.331    14.249    
                         clock uncertainty           -0.063    14.185    
    SLICE_X91Y152        FDRE (Setup_fdre_C_CE)      -0.201    13.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.348%)  route 1.378ns (79.652%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 12.918 - 6.400 ) 
    Source Clock Delay      (SCD):    8.004ns
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.286     8.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.223     8.227 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     8.779    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y150        LUT6 (Prop_lut6_I2_O)        0.043     8.822 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.243     9.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X90Y151        LUT6 (Prop_lut6_I5_O)        0.043     9.108 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.264     9.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X92Y151        LUT2 (Prop_lut2_I0_O)        0.043     9.414 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.733    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y152        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817     8.636    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     8.719 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    10.081    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.154 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.550    11.704    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    11.787 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.131    12.918    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y152        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              1.331    14.249    
                         clock uncertainty           -0.063    14.185    
    SLICE_X91Y152        FDRE (Setup_fdre_C_CE)      -0.201    13.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.348%)  route 1.378ns (79.652%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 12.918 - 6.400 ) 
    Source Clock Delay      (SCD):    8.004ns
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.286     8.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.223     8.227 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     8.779    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y150        LUT6 (Prop_lut6_I2_O)        0.043     8.822 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.243     9.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X90Y151        LUT6 (Prop_lut6_I5_O)        0.043     9.108 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.264     9.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X92Y151        LUT2 (Prop_lut2_I0_O)        0.043     9.414 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.733    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y152        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817     8.636    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     8.719 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    10.081    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.154 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.550    11.704    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    11.787 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.131    12.918    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y152        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              1.331    14.249    
                         clock uncertainty           -0.063    14.185    
    SLICE_X91Y152        FDRE (Setup_fdre_C_CE)      -0.201    13.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.348%)  route 1.378ns (79.652%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 12.918 - 6.400 ) 
    Source Clock Delay      (SCD):    8.004ns
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.286     8.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.223     8.227 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     8.779    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y150        LUT6 (Prop_lut6_I2_O)        0.043     8.822 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.243     9.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X90Y151        LUT6 (Prop_lut6_I5_O)        0.043     9.108 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.264     9.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X92Y151        LUT2 (Prop_lut2_I0_O)        0.043     9.414 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.733    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y152        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817     8.636    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     8.719 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    10.081    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.154 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.550    11.704    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    11.787 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.131    12.918    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y152        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              1.331    14.249    
                         clock uncertainty           -0.063    14.185    
    SLICE_X91Y152        FDRE (Setup_fdre_C_CE)      -0.201    13.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.349%)  route 1.378ns (79.651%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 12.918 - 6.400 ) 
    Source Clock Delay      (SCD):    8.004ns
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.286     8.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.223     8.227 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     8.779    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y150        LUT6 (Prop_lut6_I2_O)        0.043     8.822 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.243     9.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X90Y151        LUT6 (Prop_lut6_I5_O)        0.043     9.108 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.264     9.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X92Y151        LUT2 (Prop_lut2_I0_O)        0.043     9.414 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.733    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817     8.636    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     8.719 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    10.081    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.154 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.550    11.704    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    11.787 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.131    12.918    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              1.331    14.249    
                         clock uncertainty           -0.063    14.185    
    SLICE_X91Y150        FDRE (Setup_fdre_C_CE)      -0.201    13.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.349%)  route 1.378ns (79.651%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 12.918 - 6.400 ) 
    Source Clock Delay      (SCD):    8.004ns
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.286     8.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.223     8.227 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     8.779    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y150        LUT6 (Prop_lut6_I2_O)        0.043     8.822 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.243     9.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X90Y151        LUT6 (Prop_lut6_I5_O)        0.043     9.108 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.264     9.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X92Y151        LUT2 (Prop_lut2_I0_O)        0.043     9.414 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.733    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817     8.636    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     8.719 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    10.081    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.154 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.550    11.704    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    11.787 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.131    12.918    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              1.331    14.249    
                         clock uncertainty           -0.063    14.185    
    SLICE_X91Y150        FDRE (Setup_fdre_C_CE)      -0.201    13.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.349%)  route 1.378ns (79.651%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 12.918 - 6.400 ) 
    Source Clock Delay      (SCD):    8.004ns
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.286     8.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.223     8.227 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     8.779    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y150        LUT6 (Prop_lut6_I2_O)        0.043     8.822 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.243     9.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X90Y151        LUT6 (Prop_lut6_I5_O)        0.043     9.108 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.264     9.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X92Y151        LUT2 (Prop_lut2_I0_O)        0.043     9.414 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.733    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817     8.636    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     8.719 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    10.081    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.154 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.550    11.704    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    11.787 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.131    12.918    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              1.331    14.249    
                         clock uncertainty           -0.063    14.185    
    SLICE_X91Y150        FDRE (Setup_fdre_C_CE)      -0.201    13.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.352ns (20.349%)  route 1.378ns (79.651%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 12.918 - 6.400 ) 
    Source Clock Delay      (SCD):    8.004ns
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.286     8.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.223     8.227 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     8.779    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y150        LUT6 (Prop_lut6_I2_O)        0.043     8.822 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.243     9.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X90Y151        LUT6 (Prop_lut6_I5_O)        0.043     9.108 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.264     9.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X92Y151        LUT2 (Prop_lut2_I0_O)        0.043     9.414 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     9.733    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817     8.636    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     8.719 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    10.081    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.154 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.550    11.704    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    11.787 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.131    12.918    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              1.331    14.249    
                         clock uncertainty           -0.063    14.185    
    SLICE_X91Y150        FDRE (Setup_fdre_C_CE)      -0.201    13.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.352ns (20.446%)  route 1.370ns (79.554%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 12.918 - 6.400 ) 
    Source Clock Delay      (SCD):    8.004ns
    Clock Pessimism Removal (CPR):    1.331ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.286     8.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.223     8.227 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.553     8.779    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y150        LUT6 (Prop_lut6_I2_O)        0.043     8.822 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.243     9.065    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X90Y151        LUT6 (Prop_lut6_I5_O)        0.043     9.108 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.264     9.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X92Y151        LUT2 (Prop_lut2_I0_O)        0.043     9.414 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.311     9.725    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X91Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817     8.636    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     8.719 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    10.081    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.154 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.550    11.704    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    11.787 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.131    12.918    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              1.331    14.249    
                         clock uncertainty           -0.063    14.185    
    SLICE_X91Y151        FDRE (Setup_fdre_C_CE)      -0.201    13.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  4.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.333%)  route 0.102ns (28.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.100     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     3.079    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X91Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.191 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     3.191    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_0
    SLICE_X91Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.232 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.232    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_7
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism             -0.635     3.064    
    SLICE_X91Y150        FDRE (Hold_fdre_C_D)         0.071     3.135    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.565     2.860    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X93Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y151        FDRE (Prop_fdre_C_Q)         0.100     2.960 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.014    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X93Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X93Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.839     2.860    
    SLICE_X93Y151        FDRE (Hold_fdre_C_D)         0.047     2.907    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.264ns (72.196%)  route 0.102ns (27.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.100     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     3.079    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X91Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.191 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     3.191    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_0
    SLICE_X91Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.243 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.243    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_5
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism             -0.635     3.064    
    SLICE_X91Y150        FDRE (Hold_fdre_C_D)         0.071     3.135    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.272ns (72.791%)  route 0.102ns (27.209%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.100     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     3.079    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X91Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.191 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     3.191    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_0
    SLICE_X91Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.251 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.251    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_6
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism             -0.635     3.064    
    SLICE_X91Y150        FDRE (Hold_fdre_C_D)         0.071     3.135    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.277ns (73.150%)  route 0.102ns (26.850%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.100     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     3.079    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X91Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.191 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     3.191    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_0
    SLICE_X91Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     3.256 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.256    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_4
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.635     3.064    
    SLICE_X91Y150        FDRE (Hold_fdre_C_D)         0.071     3.135    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.278ns (73.221%)  route 0.102ns (26.779%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.100     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     3.079    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X91Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.191 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     3.191    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_0
    SLICE_X91Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.216 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.216    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_0
    SLICE_X91Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.257 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.257    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_7
    SLICE_X91Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism             -0.635     3.064    
    SLICE_X91Y151        FDRE (Hold_fdre_C_D)         0.071     3.135    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.694ns
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.561     2.856    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X94Y162        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y162        FDRE (Prop_fdre_C_Q)         0.118     2.974 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.028    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X94Y162        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.764     3.694    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X94Y162        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.838     2.856    
    SLICE_X94Y162        FDRE (Hold_fdre_C_D)         0.042     2.898    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.565     2.860    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X92Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y151        FDRE (Prop_fdre_C_Q)         0.118     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.032    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X92Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X92Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.839     2.860    
    SLICE_X92Y151        FDRE (Hold_fdre_C_D)         0.042     2.902    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.562     2.857    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X94Y161        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y161        FDRE (Prop_fdre_C_Q)         0.118     2.975 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.029    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X94Y161        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.766     3.696    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X94Y161        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.839     2.857    
    SLICE_X94Y161        FDRE (Hold_fdre_C_D)         0.042     2.899    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.289ns (73.975%)  route 0.102ns (26.025%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.100     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     3.079    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X91Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.191 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     3.191    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_0
    SLICE_X91Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.216 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.216    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_0
    SLICE_X91Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.268 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.268    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_5
    SLICE_X91Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X91Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.635     3.064    
    SLICE_X91Y151        FDRE (Hold_fdre_C_D)         0.071     3.135    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030         6.400       3.370      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.030         6.400       3.370      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         6.400       4.992      BUFGCTRL_X0Y30      srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0      n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y4     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X94Y161       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X94Y161       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X94Y161       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y4     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X94Y161       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X94Y161       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X94Y161       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X94Y161       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X95Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X94Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X93Y162       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X93Y151       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X93Y151       srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       19.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.678ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.352ns (6.074%)  route 5.443ns (93.926%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 32.073 - 25.600 ) 
    Source Clock Delay      (SCD):    7.930ns
    Clock Pessimism Removal (CPR):    1.344ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.212     7.930    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/log_clk
    SLICE_X55Y128        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.223     8.153 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/Q
                         net (fo=198, routed)         2.527    10.680    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tvalid
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.723 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.557    13.280    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X69Y123        LUT6 (Prop_lut6_I2_O)        0.043    13.323 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[12]_i_2/O
                         net (fo=1, routed)           0.359    13.682    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[12]_i_2_n_0
    SLICE_X68Y123        LUT6 (Prop_lut6_I5_O)        0.043    13.725 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[12]_i_1/O
                         net (fo=1, routed)           0.000    13.725    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[12]_i_1_n_0
    SLICE_X68Y123        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.086    32.073    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X68Y123        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[12]/C
                         clock pessimism              1.344    33.417    
                         clock uncertainty           -0.077    33.339    
    SLICE_X68Y123        FDRE (Setup_fdre_C_D)        0.064    33.403    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[12]
  -------------------------------------------------------------------
                         required time                         33.403    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                 19.678    

Slack (MET) :             19.720ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 0.352ns (6.116%)  route 5.404ns (93.884%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 32.073 - 25.600 ) 
    Source Clock Delay      (SCD):    7.930ns
    Clock Pessimism Removal (CPR):    1.344ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.212     7.930    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/log_clk
    SLICE_X55Y128        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.223     8.153 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/Q
                         net (fo=198, routed)         2.527    10.680    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tvalid
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.723 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.415    13.138    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X67Y122        LUT6 (Prop_lut6_I2_O)        0.043    13.181 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[46]_i_2/O
                         net (fo=1, routed)           0.461    13.642    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[46]_i_2_n_0
    SLICE_X68Y123        LUT6 (Prop_lut6_I5_O)        0.043    13.685 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[46]_i_1/O
                         net (fo=1, routed)           0.000    13.685    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[46]_i_1_n_0
    SLICE_X68Y123        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.086    32.073    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X68Y123        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[46]/C
                         clock pessimism              1.344    33.417    
                         clock uncertainty           -0.077    33.339    
    SLICE_X68Y123        FDRE (Setup_fdre_C_D)        0.066    33.405    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[46]
  -------------------------------------------------------------------
                         required time                         33.405    
                         arrival time                         -13.685    
  -------------------------------------------------------------------
                         slack                                 19.720    

Slack (MET) :             19.787ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 0.352ns (6.188%)  route 5.337ns (93.812%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 32.073 - 25.600 ) 
    Source Clock Delay      (SCD):    7.930ns
    Clock Pessimism Removal (CPR):    1.344ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.212     7.930    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/log_clk
    SLICE_X55Y128        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.223     8.153 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/Q
                         net (fo=198, routed)         2.527    10.680    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tvalid
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.723 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.478    13.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X67Y123        LUT6 (Prop_lut6_I2_O)        0.043    13.244 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[15]_i_2/O
                         net (fo=1, routed)           0.331    13.575    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[15]_i_2_n_0
    SLICE_X68Y123        LUT6 (Prop_lut6_I5_O)        0.043    13.618 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[15]_i_1/O
                         net (fo=1, routed)           0.000    13.618    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[15]_i_1_n_0
    SLICE_X68Y123        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.086    32.073    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X68Y123        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[15]/C
                         clock pessimism              1.344    33.417    
                         clock uncertainty           -0.077    33.339    
    SLICE_X68Y123        FDRE (Setup_fdre_C_D)        0.066    33.405    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[15]
  -------------------------------------------------------------------
                         required time                         33.405    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                 19.787    

Slack (MET) :             19.911ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 0.352ns (6.327%)  route 5.211ns (93.673%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 32.072 - 25.600 ) 
    Source Clock Delay      (SCD):    7.930ns
    Clock Pessimism Removal (CPR):    1.344ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.212     7.930    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/log_clk
    SLICE_X55Y128        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.223     8.153 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/Q
                         net (fo=198, routed)         2.527    10.680    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tvalid
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.723 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.254    12.977    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.043    13.020 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[4]_i_2/O
                         net (fo=1, routed)           0.430    13.450    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[4]_i_2_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I5_O)        0.043    13.493 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.493    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[4]_i_1_n_0
    SLICE_X68Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.085    32.072    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X68Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[4]/C
                         clock pessimism              1.344    33.416    
                         clock uncertainty           -0.077    33.338    
    SLICE_X68Y124        FDRE (Setup_fdre_C_D)        0.066    33.404    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[4]
  -------------------------------------------------------------------
                         required time                         33.404    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                 19.911    

Slack (MET) :             20.069ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 0.352ns (6.513%)  route 5.053ns (93.487%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 32.072 - 25.600 ) 
    Source Clock Delay      (SCD):    7.930ns
    Clock Pessimism Removal (CPR):    1.344ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.212     7.930    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/log_clk
    SLICE_X55Y128        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.223     8.153 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/Q
                         net (fo=198, routed)         2.527    10.680    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tvalid
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.723 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.192    12.915    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X68Y124        LUT6 (Prop_lut6_I2_O)        0.043    12.958 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[44]_i_2/O
                         net (fo=1, routed)           0.333    13.291    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[44]_i_2_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I5_O)        0.043    13.334 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[44]_i_1/O
                         net (fo=1, routed)           0.000    13.334    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[44]_i_1_n_0
    SLICE_X68Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.085    32.072    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X68Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[44]/C
                         clock pessimism              1.344    33.416    
                         clock uncertainty           -0.077    33.338    
    SLICE_X68Y124        FDRE (Setup_fdre_C_D)        0.065    33.403    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[44]
  -------------------------------------------------------------------
                         required time                         33.403    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                 20.069    

Slack (MET) :             20.095ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg1_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.259ns (5.151%)  route 4.769ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 32.072 - 25.600 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.266     7.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_clk
    SLICE_X82Y121        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y121        FDPE (Prop_fdpe_C_Q)         0.259     8.243 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/Q
                         net (fo=869, routed)         4.769    13.012    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_rst_q
    SLICE_X69Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg1_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.085    32.072    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X69Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg1_reg[44]/C
                         clock pessimism              1.417    33.489    
                         clock uncertainty           -0.077    33.411    
    SLICE_X69Y124        FDRE (Setup_fdre_C_R)       -0.304    33.107    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg1_reg[44]
  -------------------------------------------------------------------
                         required time                         33.107    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                 20.095    

Slack (MET) :             20.095ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.259ns (5.151%)  route 4.769ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 32.072 - 25.600 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.266     7.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_clk
    SLICE_X82Y121        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y121        FDPE (Prop_fdpe_C_Q)         0.259     8.243 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/Q
                         net (fo=869, routed)         4.769    13.012    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_rst_q
    SLICE_X69Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.085    32.072    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X69Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg1_reg[4]/C
                         clock pessimism              1.417    33.489    
                         clock uncertainty           -0.077    33.411    
    SLICE_X69Y124        FDRE (Setup_fdre_C_R)       -0.304    33.107    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg1_reg[4]
  -------------------------------------------------------------------
                         required time                         33.107    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                 20.095    

Slack (MET) :             20.095ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg2_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.259ns (5.151%)  route 4.769ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 32.072 - 25.600 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.266     7.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_clk
    SLICE_X82Y121        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y121        FDPE (Prop_fdpe_C_Q)         0.259     8.243 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/Q
                         net (fo=869, routed)         4.769    13.012    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_rst_q
    SLICE_X69Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg2_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.085    32.072    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X69Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg2_reg[44]/C
                         clock pessimism              1.417    33.489    
                         clock uncertainty           -0.077    33.411    
    SLICE_X69Y124        FDRE (Setup_fdre_C_R)       -0.304    33.107    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg2_reg[44]
  -------------------------------------------------------------------
                         required time                         33.107    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                 20.095    

Slack (MET) :             20.095ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg3_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.259ns (5.151%)  route 4.769ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 32.072 - 25.600 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.266     7.984    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_clk
    SLICE_X82Y121        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y121        FDPE (Prop_fdpe_C_Q)         0.259     8.243 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/Q
                         net (fo=869, routed)         4.769    13.012    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_rst_q
    SLICE_X69Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg3_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.085    32.072    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X69Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg3_reg[44]/C
                         clock pessimism              1.417    33.489    
                         clock uncertainty           -0.077    33.411    
    SLICE_X69Y124        FDRE (Setup_fdre_C_R)       -0.304    33.107    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_stg3_reg[44]
  -------------------------------------------------------------------
                         required time                         33.107    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                 20.095    

Slack (MET) :             20.133ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.352ns (6.592%)  route 4.988ns (93.408%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 32.072 - 25.600 ) 
    Source Clock Delay      (SCD):    7.930ns
    Clock Pessimism Removal (CPR):    1.344ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.212     7.930    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/log_clk
    SLICE_X55Y128        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.223     8.153 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_encoder_inst/LE_lhrx_tvalid_reg/Q
                         net (fo=198, routed)         2.527    10.680    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tvalid
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.043    10.723 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          2.266    12.989    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X66Y124        LUT6 (Prop_lut6_I2_O)        0.043    13.032 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[11]_i_2/O
                         net (fo=1, routed)           0.195    13.226    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[11]_i_2_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I5_O)        0.043    13.269 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[11]_i_1/O
                         net (fo=1, routed)           0.000    13.269    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[11]_i_1_n_0
    SLICE_X68Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.085    32.072    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X68Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[11]/C
                         clock pessimism              1.344    33.416    
                         clock uncertainty           -0.077    33.338    
    SLICE_X68Y124        FDRE (Setup_fdre_C_D)        0.064    33.402    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[11]
  -------------------------------------------------------------------
                         required time                         33.402    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                 20.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_tlock_max_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.934%)  route 0.185ns (59.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.584     2.879    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/drpclk
    SLICE_X96Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y149        FDRE (Prop_fdre_C_Q)         0.100     2.979 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_counter_reg[4]/Q
                         net (fo=5, routed)           0.185     3.163    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_counter_reg[4]
    SLICE_X97Y150        LUT6 (Prop_lut6_I2_O)        0.028     3.191 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_tlock_max_i_1__0/O
                         net (fo=1, routed)           0.000     3.191    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_tlock_max_i_1__0_n_0
    SLICE_X97Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_tlock_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/drpclk
    SLICE_X97Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_tlock_max_reg/C
                         clock pessimism             -0.635     3.064    
    SLICE_X97Y150        FDRE (Hold_fdre_C_D)         0.060     3.124    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/log_clk
    SLICE_X95Y106        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y106        FDRE (Prop_fdre_C_Q)         0.100     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[63]/Q
                         net (fo=1, routed)           0.096     3.073    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65/DIB1
    SLICE_X94Y107        RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.782     3.712    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65/WCLK
    SLICE_X94Y107        RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65/RAMB_D1/CLK
                         clock pessimism             -0.821     2.891    
    SLICE_X94Y107        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.006    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/log_clk
    SLICE_X92Y104        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.118     2.996 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[30]/Q
                         net (fo=1, routed)           0.096     3.091    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIA0
    SLICE_X92Y105        RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.783     3.713    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X92Y105        RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.821     2.892    
    SLICE_X92Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.023    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/user_if_gen[3].arb_tx_user_if_port_inst/UG_tx_port_tdata_q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/winning_port_object_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.599%)  route 0.141ns (52.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.708ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.631     2.926    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/user_if_gen[3].arb_tx_user_if_port_inst/log_clk
    SLICE_X83Y99         FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/user_if_gen[3].arb_tx_user_if_port_inst/UG_tx_port_tdata_q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.100     3.026 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/user_if_gen[3].arb_tx_user_if_port_inst/UG_tx_port_tdata_q_reg[35]/Q
                         net (fo=1, routed)           0.141     3.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/priority_arbitration_gen[1].prio_tx_arbiter.arb_tx_mux_inst/data3[54]
    SLICE_X83Y102        LUT5 (Prop_lut5_I4_O)        0.028     3.194 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/priority_arbitration_gen[1].prio_tx_arbiter.arb_tx_mux_inst/winning_port_object[87]_i_1/O
                         net (fo=1, routed)           0.000     3.194    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/priority_arbitration_gen[1].prio_tx_arbiter.arb_tx_mux_inst_n_37
    SLICE_X83Y102        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/winning_port_object_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.778     3.708    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_clk
    SLICE_X83Y102        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/winning_port_object_reg[87]/C
                         clock pessimism             -0.643     3.065    
    SLICE_X83Y102        FDRE (Hold_fdre_C_D)         0.061     3.126    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/winning_port_object_reg[87]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/log_clk
    SLICE_X99Y105        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y105        FDRE (Prop_fdre_C_Q)         0.100     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[39]/Q
                         net (fo=1, routed)           0.096     3.073    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIB1
    SLICE_X98Y105        RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.783     3.713    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X98Y105        RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/CLK
                         clock pessimism             -0.824     2.889    
    SLICE_X98Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][28]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.205%)  route 0.147ns (57.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.634     2.929    ila_ip/inst/ila_core_inst/out
    SLICE_X90Y94         FDRE                                         r  ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y94         FDRE (Prop_fdre_C_Q)         0.107     3.036 r  ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][28]/Q
                         net (fo=1, routed)           0.147     3.182    ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][34][9]
    RAMB36_X5Y18         RAMB36E1                                     r  ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.883     3.812    ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X5Y18         RAMB36E1                                     r  ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.823     2.989    
    RAMB36_X5Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.119     3.108    ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.108    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/log_clk
    SLICE_X92Y104        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.118     2.996 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[8]/Q
                         net (fo=1, routed)           0.102     3.098    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X92Y106        RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.783     3.713    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y106        RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.821     2.892    
    SLICE_X92Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.024    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.061%)  route 0.109ns (47.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.803ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.581     2.876    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/log_clk
    SLICE_X90Y107        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y107        FDRE (Prop_fdre_C_Q)         0.118     2.994 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[15]/Q
                         net (fo=1, routed)           0.109     3.102    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB1
    SLICE_X92Y107        RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.782     3.712    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X92Y107        RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.803     2.909    
    SLICE_X92Y107        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.024    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/user_if_gen[3].arb_tx_user_if_port_inst/UG_tx_port_tdata_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/winning_port_object_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.487%)  route 0.181ns (58.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.708ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.632     2.927    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/user_if_gen[3].arb_tx_user_if_port_inst/log_clk
    SLICE_X85Y97         FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/user_if_gen[3].arb_tx_user_if_port_inst/UG_tx_port_tdata_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y97         FDRE (Prop_fdre_C_Q)         0.100     3.027 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/user_if_gen[3].arb_tx_user_if_port_inst/UG_tx_port_tdata_q_reg[1]/Q
                         net (fo=1, routed)           0.181     3.207    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/priority_arbitration_gen[1].prio_tx_arbiter.arb_tx_mux_inst/data3[20]
    SLICE_X82Y100        LUT5 (Prop_lut5_I4_O)        0.028     3.235 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/priority_arbitration_gen[1].prio_tx_arbiter.arb_tx_mux_inst/winning_port_object[53]_i_1/O
                         net (fo=1, routed)           0.000     3.235    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/priority_arbitration_gen[1].prio_tx_arbiter.arb_tx_mux_inst_n_70
    SLICE_X82Y100        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/winning_port_object_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.778     3.708    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_clk
    SLICE_X82Y100        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/winning_port_object_reg[53]/C
                         clock pessimism             -0.643     3.065    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.087     3.152    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/winning_port_object_reg[53]
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/maint_block_enabled_gen.log_maint_inst/LR_cfgr_wdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/cfg_fabric_inst/lr_cfgr_wdata_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.544     2.839    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/maint_block_enabled_gen.log_maint_inst/log_clk
    SLICE_X75Y118        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/maint_block_enabled_gen.log_maint_inst/LR_cfgr_wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y118        FDRE (Prop_fdre_C_Q)         0.100     2.939 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/maint_block_enabled_gen.log_maint_inst/LR_cfgr_wdata_reg[13]/Q
                         net (fo=1, routed)           0.054     2.992    srio_ip/inst/srio_gen2_0_block_inst/cfg_fabric_inst/D[13]
    SLICE_X74Y118        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/cfg_fabric_inst/lr_cfgr_wdata_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.741     3.671    srio_ip/inst/srio_gen2_0_block_inst/cfg_fabric_inst/CLK
    SLICE_X74Y118        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/cfg_fabric_inst/lr_cfgr_wdata_q_reg[13]/C
                         clock pessimism             -0.821     2.850    
    SLICE_X74Y118        FDRE (Hold_fdre_C_D)         0.059     2.909    srio_ip/inst/srio_gen2_0_block_inst/cfg_fabric_inst/lr_cfgr_wdata_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         25.600      19.886     GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         25.600      23.505     RAMB36_X5Y18        ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         25.600      23.505     RAMB36_X5Y18        ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         25.600      23.505     RAMB36_X4Y17        ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         25.600      23.505     RAMB36_X4Y17        ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         25.600      23.505     RAMB36_X3Y16        ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         25.600      23.505     RAMB36_X3Y16        ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         25.600      23.505     RAMB36_X5Y19        ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         25.600      23.505     RAMB36_X5Y19        ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         25.600      23.505     RAMB36_X5Y16        ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       25.600      187.760    MMCME2_ADV_X0Y4     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X92Y108       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X92Y108       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X92Y108       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X92Y108       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X92Y108       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X92Y108       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         12.800      12.032     SLICE_X92Y108       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         12.800      12.032     SLICE_X92Y108       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X92Y107       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X92Y107       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X86Y112       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/req2_queue_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X86Y112       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/req2_queue_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         12.800      12.032     SLICE_X86Y112       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/req2_queue_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         12.800      12.032     SLICE_X86Y112       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/req2_queue_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         12.800      12.032     SLICE_X86Y112       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/req2_queue_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         12.800      12.032     SLICE_X86Y112       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/req2_queue_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X90Y112       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/resp_queue_prio_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X90Y112       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/resp_queue_prio_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X90Y112       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/resp_queue_prio_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         12.800      12.032     SLICE_X90Y112       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/resp_queue_prio_reg_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        9.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.363ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.359ns (11.702%)  route 2.709ns (88.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 19.391 - 12.800 ) 
    Source Clock Delay      (SCD):    8.003ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.285     8.003    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X88Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.236     8.239 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.370    10.608    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X103Y139       LUT4 (Prop_lut4_I3_O)        0.123    10.731 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.339    11.071    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X102Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.204    19.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X102Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[14]/C
                         clock pessimism              1.417    20.808    
                         clock uncertainty           -0.070    20.738    
    SLICE_X102Y141       FDSE (Setup_fdse_C_S)       -0.304    20.434    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[14]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  9.363    

Slack (MET) :             9.363ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.359ns (11.702%)  route 2.709ns (88.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 19.391 - 12.800 ) 
    Source Clock Delay      (SCD):    8.003ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.285     8.003    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X88Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.236     8.239 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.370    10.608    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X103Y139       LUT4 (Prop_lut4_I3_O)        0.123    10.731 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.339    11.071    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X102Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.204    19.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X102Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[17]/C
                         clock pessimism              1.417    20.808    
                         clock uncertainty           -0.070    20.738    
    SLICE_X102Y141       FDRE (Setup_fdre_C_R)       -0.304    20.434    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[17]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  9.363    

Slack (MET) :             9.363ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.359ns (11.702%)  route 2.709ns (88.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 19.391 - 12.800 ) 
    Source Clock Delay      (SCD):    8.003ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.285     8.003    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X88Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.236     8.239 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.370    10.608    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X103Y139       LUT4 (Prop_lut4_I3_O)        0.123    10.731 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.339    11.071    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X102Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.204    19.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X102Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[22]/C
                         clock pessimism              1.417    20.808    
                         clock uncertainty           -0.070    20.738    
    SLICE_X102Y141       FDSE (Setup_fdse_C_S)       -0.304    20.434    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[22]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  9.363    

Slack (MET) :             9.363ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.359ns (11.702%)  route 2.709ns (88.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 19.391 - 12.800 ) 
    Source Clock Delay      (SCD):    8.003ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.285     8.003    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X88Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.236     8.239 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.370    10.608    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X103Y139       LUT4 (Prop_lut4_I3_O)        0.123    10.731 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.339    11.071    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X102Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.204    19.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X102Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[6]/C
                         clock pessimism              1.417    20.808    
                         clock uncertainty           -0.070    20.738    
    SLICE_X102Y141       FDSE (Setup_fdse_C_S)       -0.304    20.434    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[6]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  9.363    

Slack (MET) :             9.363ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.359ns (11.702%)  route 2.709ns (88.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 19.391 - 12.800 ) 
    Source Clock Delay      (SCD):    8.003ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.285     8.003    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X88Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.236     8.239 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.370    10.608    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X103Y139       LUT4 (Prop_lut4_I3_O)        0.123    10.731 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.339    11.071    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X102Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.204    19.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X102Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[9]/C
                         clock pessimism              1.417    20.808    
                         clock uncertainty           -0.070    20.738    
    SLICE_X102Y141       FDRE (Setup_fdre_C_R)       -0.304    20.434    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[9]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  9.363    

Slack (MET) :             9.365ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.359ns (11.710%)  route 2.707ns (88.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 19.391 - 12.800 ) 
    Source Clock Delay      (SCD):    8.003ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.285     8.003    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X88Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.236     8.239 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.370    10.608    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X103Y139       LUT4 (Prop_lut4_I3_O)        0.123    10.731 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.337    11.068    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X103Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.204    19.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X103Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[10]/C
                         clock pessimism              1.417    20.808    
                         clock uncertainty           -0.070    20.738    
    SLICE_X103Y141       FDSE (Setup_fdse_C_S)       -0.304    20.434    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[10]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  9.365    

Slack (MET) :             9.365ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.359ns (11.710%)  route 2.707ns (88.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 19.391 - 12.800 ) 
    Source Clock Delay      (SCD):    8.003ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.285     8.003    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X88Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.236     8.239 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.370    10.608    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X103Y139       LUT4 (Prop_lut4_I3_O)        0.123    10.731 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.337    11.068    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X103Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.204    19.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X103Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[18]/C
                         clock pessimism              1.417    20.808    
                         clock uncertainty           -0.070    20.738    
    SLICE_X103Y141       FDSE (Setup_fdse_C_S)       -0.304    20.434    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[18]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  9.365    

Slack (MET) :             9.365ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.359ns (11.710%)  route 2.707ns (88.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 19.391 - 12.800 ) 
    Source Clock Delay      (SCD):    8.003ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.285     8.003    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X88Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.236     8.239 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.370    10.608    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X103Y139       LUT4 (Prop_lut4_I3_O)        0.123    10.731 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.337    11.068    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X103Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.204    19.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X103Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[1]/C
                         clock pessimism              1.417    20.808    
                         clock uncertainty           -0.070    20.738    
    SLICE_X103Y141       FDRE (Setup_fdre_C_R)       -0.304    20.434    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[1]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  9.365    

Slack (MET) :             9.365ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.359ns (11.710%)  route 2.707ns (88.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 19.391 - 12.800 ) 
    Source Clock Delay      (SCD):    8.003ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.285     8.003    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X88Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.236     8.239 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.370    10.608    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X103Y139       LUT4 (Prop_lut4_I3_O)        0.123    10.731 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.337    11.068    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X103Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.204    19.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X103Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[2]/C
                         clock pessimism              1.417    20.808    
                         clock uncertainty           -0.070    20.738    
    SLICE_X103Y141       FDSE (Setup_fdse_C_S)       -0.304    20.434    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[2]
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  9.365    

Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.359ns (12.779%)  route 2.450ns (87.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 19.338 - 12.800 ) 
    Source Clock Delay      (SCD):    8.003ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.285     8.003    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X88Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.236     8.239 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.011    10.250    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X105Y137       LUT1 (Prop_lut1_I0_O)        0.123    10.373 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.439    10.812    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X101Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.151    19.338    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X101Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]/C
                         clock pessimism              1.417    20.755    
                         clock uncertainty           -0.070    20.685    
    SLICE_X101Y137       FDRE (Setup_fdre_C_CE)      -0.201    20.484    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         20.484    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  9.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charissc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.147ns (39.876%)  route 0.222ns (60.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.714ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.565     2.860    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X98Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151        FDRE (Prop_fdre_C_Q)         0.118     2.978 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[24]/Q
                         net (fo=3, routed)           0.222     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg_n_0_[24]
    SLICE_X97Y149        LUT5 (Prop_lut5_I1_O)        0.029     3.228 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charissc[3]_i_1/O
                         net (fo=1, routed)           0.000     3.228    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/is_sc_3
    SLICE_X97Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charissc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.784     3.714    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X97Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charissc_reg[3]/C
                         clock pessimism             -0.635     3.079    
    SLICE_X97Y149        FDRE (Hold_fdre_C_D)         0.075     3.154    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charissc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charispd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.146ns (39.712%)  route 0.222ns (60.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.714ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.565     2.860    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X98Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151        FDRE (Prop_fdre_C_Q)         0.118     2.978 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[24]/Q
                         net (fo=3, routed)           0.222     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg_n_0_[24]
    SLICE_X97Y149        LUT5 (Prop_lut5_I1_O)        0.028     3.227 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charispd[3]_i_1/O
                         net (fo=1, routed)           0.000     3.227    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/is_pd_3
    SLICE_X97Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charispd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.784     3.714    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X97Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charispd_reg[3]/C
                         clock pessimism             -0.635     3.079    
    SLICE_X97Y149        FDRE (Hold_fdre_C_D)         0.060     3.139    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charispd_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/a_m_ctr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.034%)  route 0.063ns (32.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.611     2.906    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X105Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y141       FDSE (Prop_fdse_C_Q)         0.100     3.006 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/rng_curr_reg[4]/Q
                         net (fo=3, routed)           0.063     3.069    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/p_0_in4_in
    SLICE_X104Y141       LUT6 (Prop_lut6_I0_O)        0.028     3.097 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/a_m_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     3.097    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/a_m_ctr[0]_i_1_n_0
    SLICE_X104Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/a_m_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.811     3.741    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X104Y141       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/a_m_ctr_reg[0]/C
                         clock pessimism             -0.824     2.917    
    SLICE_X104Y141       FDSE (Hold_fdse_C_D)         0.087     3.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/a_m_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.272%)  route 0.102ns (28.728%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.584     2.879    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X99Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_fdre_C_Q)         0.100     2.979 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[15]/Q
                         net (fo=3, routed)           0.101     3.080    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[15]
    SLICE_X99Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.192 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.193    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[12]_i_1_n_0
    SLICE_X99Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.234 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.234    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[16]_i_1_n_7
    SLICE_X99Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X99Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[16]/C
                         clock pessimism             -0.635     3.064    
    SLICE_X99Y150        FDRE (Hold_fdre_C_D)         0.071     3.135    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.146ns (38.469%)  route 0.234ns (61.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.565     2.860    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X90Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y150        FDRE (Prop_fdre_C_Q)         0.118     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_reg[23]/Q
                         net (fo=1, routed)           0.234     3.211    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPG_gtrx_data[23]
    SLICE_X89Y148        LUT3 (Prop_lut3_I2_O)        0.028     3.239 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[23]_i_1/O
                         net (fo=1, routed)           0.000     3.239    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe[23]_i_1_n_0
    SLICE_X89Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.782     3.712    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X89Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[23]/C
                         clock pessimism             -0.635     3.077    
    SLICE_X89Y148        FDRE (Hold_fdre_C_D)         0.060     3.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.264ns (72.135%)  route 0.102ns (27.865%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.584     2.879    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X99Y149        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_fdre_C_Q)         0.100     2.979 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[15]/Q
                         net (fo=3, routed)           0.101     3.080    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[15]
    SLICE_X99Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.192 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.193    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[12]_i_1_n_0
    SLICE_X99Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.245 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.245    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[16]_i_1_n_5
    SLICE_X99Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X99Y150        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[18]/C
                         clock pessimism             -0.635     3.064    
    SLICE_X99Y150        FDRE (Hold_fdre_C_D)         0.071     3.135    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/tmr_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariskchar_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.713ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X99Y144        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariskchar_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y144        FDRE (Prop_fdre_C_Q)         0.100     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariskchar_reg[2]/Q
                         net (fo=1, routed)           0.081     3.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPG_gtrx_chariskchar[2]
    SLICE_X98Y144        LUT3 (Prop_lut3_I2_O)        0.028     3.086 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk[2]_i_1/O
                         net (fo=1, routed)           0.000     3.086    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk[2]_i_1_n_0
    SLICE_X98Y144        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.783     3.713    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X98Y144        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk_reg[2]/C
                         clock pessimism             -0.824     2.889    
    SLICE_X98Y144        FDRE (Hold_fdre_C_D)         0.087     2.976    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_isk_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.581     2.876    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X89Y140        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.100     2.976 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[18]/Q
                         net (fo=2, routed)           0.055     3.030    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[18]
    SLICE_X89Y140        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.780     3.710    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X89Y140        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[50]/C
                         clock pessimism             -0.834     2.876    
    SLICE_X89Y140        FDRE (Hold_fdre_C_D)         0.044     2.920    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].first_valid_comma_detect_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.146ns (37.173%)  route 0.247ns (62.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.714ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.565     2.860    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X98Y151        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151        FDRE (Prop_fdre_C_Q)         0.118     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_reg[2]/Q
                         net (fo=12, routed)          0.247     3.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gtreg_gen.PPG_gtrx_chariscomma_reg[3][2]
    SLICE_X93Y148        LUT6 (Prop_lut6_I3_O)        0.028     3.252 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].first_valid_comma_detect_i_1/O
                         net (fo=1, routed)           0.000     3.252    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].first_valid_comma_detect_i_1_n_0
    SLICE_X93Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].first_valid_comma_detect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.784     3.714    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X93Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].first_valid_comma_detect_reg/C
                         clock pessimism             -0.635     3.079    
    SLICE_X93Y148        FDRE (Hold_fdre_C_D)         0.060     3.139    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].first_valid_comma_detect_reg
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.661%)  route 0.062ns (38.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.581     2.876    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X89Y140        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.100     2.976 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[13]/Q
                         net (fo=2, routed)           0.062     3.038    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[13]
    SLICE_X89Y140        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.780     3.710    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X89Y140        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[45]/C
                         clock pessimism             -0.834     2.876    
    SLICE_X89Y140        FDRE (Hold_fdre_C_D)         0.047     2.923    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            6.060         12.800      6.740      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.060         12.800      6.740      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.409         12.800      11.392     BUFGCTRL_X0Y28      srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2       n/a            1.071         12.800      11.729     MMCME2_ADV_X0Y4     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X95Y147       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].v_ctr_reg[0][2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X95Y147       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].v_ctr_reg[0][4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X92Y148       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].v_ctr_reg[0][7]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X92Y148       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/sync_sm_gen[0].v_ctr_reg[0][9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X99Y143       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/byte_alignment_q_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X97Y142       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/destripe_invalid_q_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2       n/a            213.360       12.800      200.560    MMCME2_ADV_X0Y4     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         6.400       5.758      SLICE_X76Y126       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         6.400       5.758      SLICE_X76Y126       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X76Y126       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X105Y138      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/ccomp_freq_ctr_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X102Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][8]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X102Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][21]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X102Y138      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][25]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X103Y139      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_isk_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X102Y138      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X103Y138      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][9]/C
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         6.400       5.758      SLICE_X76Y126       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         6.400       5.758      SLICE_X76Y126       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X78Y129       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_q_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X76Y126       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X85Y138       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[51]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X81Y128       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_decode_error_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X81Y128       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_decode_error_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X81Y128       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_q_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X81Y128       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X78Y129       srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/PPI_reinit_sm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        9.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.754ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_rcvd_pkt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.318ns  (logic 0.302ns (13.028%)  route 2.016ns (86.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.478ns = ( 32.078 - 25.600 ) 
    Source Clock Delay      (SCD):    8.000ns = ( 20.800 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.282    20.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X94Y138        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.259    21.059 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.374    22.433    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.043    22.476 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.642    23.118    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X77Y129        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_rcvd_pkt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.091    32.078    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X77Y129        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_rcvd_pkt_reg[0]/C
                         clock pessimism              1.192    33.270    
                         clock uncertainty           -0.197    33.072    
    SLICE_X77Y129        FDRE (Setup_fdre_C_CE)      -0.201    32.871    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_rcvd_pkt_reg[0]
  -------------------------------------------------------------------
                         required time                         32.871    
                         arrival time                         -23.118    
  -------------------------------------------------------------------
                         slack                                  9.754    

Slack (MET) :             9.771ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.346ns  (logic 0.302ns (12.874%)  route 2.044ns (87.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.523ns = ( 32.123 - 25.600 ) 
    Source Clock Delay      (SCD):    8.000ns = ( 20.800 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.282    20.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X94Y138        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.259    21.059 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.374    22.433    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.043    22.476 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.670    23.145    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X80Y122        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.136    32.123    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X80Y122        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[2]/C
                         clock pessimism              1.192    33.315    
                         clock uncertainty           -0.197    33.117    
    SLICE_X80Y122        FDRE (Setup_fdre_C_CE)      -0.201    32.916    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[2]
  -------------------------------------------------------------------
                         required time                         32.916    
                         arrival time                         -23.145    
  -------------------------------------------------------------------
                         slack                                  9.771    

Slack (MET) :             9.771ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.346ns  (logic 0.302ns (12.874%)  route 2.044ns (87.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.523ns = ( 32.123 - 25.600 ) 
    Source Clock Delay      (SCD):    8.000ns = ( 20.800 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.282    20.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X94Y138        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.259    21.059 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.374    22.433    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.043    22.476 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.670    23.145    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X80Y122        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.136    32.123    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X80Y122        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[4]/C
                         clock pessimism              1.192    33.315    
                         clock uncertainty           -0.197    33.117    
    SLICE_X80Y122        FDRE (Setup_fdre_C_CE)      -0.201    32.916    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[4]
  -------------------------------------------------------------------
                         required time                         32.916    
                         arrival time                         -23.145    
  -------------------------------------------------------------------
                         slack                                  9.771    

Slack (MET) :             9.863ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.251ns  (logic 0.302ns (13.415%)  route 1.949ns (86.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.521ns = ( 32.121 - 25.600 ) 
    Source Clock Delay      (SCD):    8.000ns = ( 20.800 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.282    20.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X94Y138        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.259    21.059 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.374    22.433    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.043    22.476 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.575    23.051    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X81Y125        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.134    32.121    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X81Y125        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[0]/C
                         clock pessimism              1.192    33.313    
                         clock uncertainty           -0.197    33.115    
    SLICE_X81Y125        FDRE (Setup_fdre_C_CE)      -0.201    32.914    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[0]
  -------------------------------------------------------------------
                         required time                         32.914    
                         arrival time                         -23.051    
  -------------------------------------------------------------------
                         slack                                  9.863    

Slack (MET) :             9.863ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.251ns  (logic 0.302ns (13.415%)  route 1.949ns (86.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.521ns = ( 32.121 - 25.600 ) 
    Source Clock Delay      (SCD):    8.000ns = ( 20.800 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.282    20.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X94Y138        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.259    21.059 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.374    22.433    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.043    22.476 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.575    23.051    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X81Y125        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.134    32.121    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X81Y125        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[1]/C
                         clock pessimism              1.192    33.313    
                         clock uncertainty           -0.197    33.115    
    SLICE_X81Y125        FDRE (Setup_fdre_C_CE)      -0.201    32.914    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[1]
  -------------------------------------------------------------------
                         required time                         32.914    
                         arrival time                         -23.051    
  -------------------------------------------------------------------
                         slack                                  9.863    

Slack (MET) :             9.863ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.251ns  (logic 0.302ns (13.415%)  route 1.949ns (86.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.521ns = ( 32.121 - 25.600 ) 
    Source Clock Delay      (SCD):    8.000ns = ( 20.800 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.282    20.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X94Y138        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.259    21.059 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.374    22.433    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.043    22.476 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.575    23.051    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X81Y125        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.134    32.121    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X81Y125        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[0]/C
                         clock pessimism              1.192    33.313    
                         clock uncertainty           -0.197    33.115    
    SLICE_X81Y125        FDRE (Setup_fdre_C_CE)      -0.201    32.914    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[0]
  -------------------------------------------------------------------
                         required time                         32.914    
                         arrival time                         -23.051    
  -------------------------------------------------------------------
                         slack                                  9.863    

Slack (MET) :             9.863ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.251ns  (logic 0.302ns (13.415%)  route 1.949ns (86.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.521ns = ( 32.121 - 25.600 ) 
    Source Clock Delay      (SCD):    8.000ns = ( 20.800 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.282    20.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X94Y138        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.259    21.059 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.374    22.433    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.043    22.476 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.575    23.051    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X81Y125        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.134    32.121    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X81Y125        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[2]/C
                         clock pessimism              1.192    33.313    
                         clock uncertainty           -0.197    33.115    
    SLICE_X81Y125        FDRE (Setup_fdre_C_CE)      -0.201    32.914    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[2]
  -------------------------------------------------------------------
                         required time                         32.914    
                         arrival time                         -23.051    
  -------------------------------------------------------------------
                         slack                                  9.863    

Slack (MET) :             9.881ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.235ns  (logic 0.302ns (13.509%)  route 1.933ns (86.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.523ns = ( 32.123 - 25.600 ) 
    Source Clock Delay      (SCD):    8.000ns = ( 20.800 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.282    20.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X94Y138        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.259    21.059 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.374    22.433    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.043    22.476 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.559    23.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X81Y122        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.136    32.123    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X81Y122        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[3]/C
                         clock pessimism              1.192    33.315    
                         clock uncertainty           -0.197    33.117    
    SLICE_X81Y122        FDRE (Setup_fdre_C_CE)      -0.201    32.916    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[3]
  -------------------------------------------------------------------
                         required time                         32.916    
                         arrival time                         -23.035    
  -------------------------------------------------------------------
                         slack                                  9.881    

Slack (MET) :             9.881ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.235ns  (logic 0.302ns (13.509%)  route 1.933ns (86.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.523ns = ( 32.123 - 25.600 ) 
    Source Clock Delay      (SCD):    8.000ns = ( 20.800 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.282    20.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X94Y138        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.259    21.059 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.374    22.433    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.043    22.476 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.559    23.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X81Y122        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.136    32.123    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X81Y122        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[3]/C
                         clock pessimism              1.192    33.315    
                         clock uncertainty           -0.197    33.117    
    SLICE_X81Y122        FDRE (Setup_fdre_C_CE)      -0.201    32.916    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[3]
  -------------------------------------------------------------------
                         required time                         32.916    
                         arrival time                         -23.035    
  -------------------------------------------------------------------
                         slack                                  9.881    

Slack (MET) :             9.887ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_rcvd_pkt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.208ns  (logic 0.302ns (13.680%)  route 1.906ns (86.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.478ns = ( 32.078 - 25.600 ) 
    Source Clock Delay      (SCD):    8.000ns = ( 20.800 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.282    20.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X94Y138        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_fdre_C_Q)         0.259    21.059 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.374    22.433    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X71Y123        LUT6 (Prop_lut6_I1_O)        0.043    22.476 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.531    23.007    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X76Y129        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_rcvd_pkt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.091    32.078    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X76Y129        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_rcvd_pkt_reg[1]/C
                         clock pessimism              1.192    33.270    
                         clock uncertainty           -0.197    33.072    
    SLICE_X76Y129        FDRE (Setup_fdre_C_CE)      -0.178    32.894    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_rcvd_pkt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.894    
                         arrival time                         -23.007    
  -------------------------------------------------------------------
                         slack                                  9.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/port_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.146ns (22.412%)  route 0.505ns (77.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.565     2.860    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X78Y126        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/port_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y126        FDRE (Prop_fdre_C_Q)         0.118     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/port_initialized_reg/Q
                         net (fo=2, routed)           0.505     3.483    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/port_initialized
    SLICE_X78Y124        LUT5 (Prop_lut5_I3_O)        0.028     3.511 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     3.511    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/CCA_cfg_raddr_reg[2][1]
    SLICE_X78Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.760     3.690    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X78Y124        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[1]/C
                         clock pessimism             -0.567     3.123    
                         clock uncertainty            0.197     3.320    
    SLICE_X78Y124        FDRE (Hold_fdre_C_D)         0.087     3.407    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.407    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.118ns (19.190%)  route 0.497ns (80.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.708ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.582     2.877    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X88Y143        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.118     2.995 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[40]/Q
                         net (fo=1, routed)           0.497     3.491    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[40]
    SLICE_X87Y143        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.778     3.708    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X87Y143        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[40]/C
                         clock pessimism             -0.567     3.141    
                         clock uncertainty            0.197     3.338    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.036     3.374    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.146ns (22.684%)  route 0.498ns (77.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.692ns
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.566     2.861    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X82Y123        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.118     2.979 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[1]/Q
                         net (fo=3, routed)           0.498     3.476    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/lane0_gt_error_cnt_reg[3][1]
    SLICE_X80Y123        LUT6 (Prop_lut6_I4_O)        0.028     3.504 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     3.504    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/CCA_cfg_raddr_reg[2][7]
    SLICE_X80Y123        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.762     3.692    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X80Y123        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]/C
                         clock pessimism             -0.567     3.125    
                         clock uncertainty            0.197     3.322    
    SLICE_X80Y123        FDRE (Hold_fdre_C_D)         0.061     3.383    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.383    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.100ns (15.672%)  route 0.538ns (84.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.707ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.579     2.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X87Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDRE (Prop_fdre_C_Q)         0.100     2.974 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[28]/Q
                         net (fo=2, routed)           0.538     3.512    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[28]
    SLICE_X83Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.777     3.707    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X83Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[28]/C
                         clock pessimism             -0.567     3.140    
                         clock uncertainty            0.197     3.337    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.033     3.370    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.100ns (15.762%)  route 0.534ns (84.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.707ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.583     2.878    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X93Y144        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y144        FDRE (Prop_fdre_C_Q)         0.100     2.978 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[1]/Q
                         net (fo=2, routed)           0.534     3.512    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[1]
    SLICE_X81Y145        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.777     3.707    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X81Y145        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[1]/C
                         clock pessimism             -0.567     3.140    
                         clock uncertainty            0.197     3.337    
    SLICE_X81Y145        FDRE (Hold_fdre_C_D)         0.032     3.369    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.118ns (18.315%)  route 0.526ns (81.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.576     2.871    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X86Y137        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDRE (Prop_fdre_C_Q)         0.118     2.989 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[55]/Q
                         net (fo=1, routed)           0.526     3.515    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[55]
    SLICE_X81Y136        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.772     3.702    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X81Y136        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[55]/C
                         clock pessimism             -0.567     3.135    
                         clock uncertainty            0.197     3.332    
    SLICE_X81Y136        FDRE (Hold_fdre_C_D)         0.038     3.370    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[55]
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.100ns (15.398%)  route 0.549ns (84.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.707ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.578     2.873    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X87Y140        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.100     2.973 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[54]/Q
                         net (fo=1, routed)           0.549     3.522    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[54]
    SLICE_X87Y141        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.777     3.707    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X87Y141        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[54]/C
                         clock pessimism             -0.567     3.140    
                         clock uncertainty            0.197     3.337    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.040     3.377    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[54]
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.100ns (14.923%)  route 0.570ns (85.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.581     2.876    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X89Y142        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.100     2.976 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/Q
                         net (fo=1, routed)           0.570     3.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_charisk_nx_q[5]
    SLICE_X88Y142        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.780     3.710    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X88Y142        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[5]/C
                         clock pessimism             -0.567     3.143    
                         clock uncertainty            0.197     3.340    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.059     3.399    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           3.546    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.100ns (15.250%)  route 0.556ns (84.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.581     2.876    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X89Y140        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.100     2.976 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[44]/Q
                         net (fo=1, routed)           0.556     3.531    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[44]
    SLICE_X89Y139        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.779     3.709    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X89Y139        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[44]/C
                         clock pessimism             -0.567     3.142    
                         clock uncertainty            0.197     3.339    
    SLICE_X89Y139        FDRE (Hold_fdre_C_D)         0.043     3.382    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[44]
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.100ns (15.504%)  route 0.545ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.707ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.579     2.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X87Y144        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.100     2.974 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[21]/Q
                         net (fo=2, routed)           0.545     3.519    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[21]
    SLICE_X85Y140        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.777     3.707    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X85Y140        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[21]/C
                         clock pessimism             -0.567     3.140    
                         clock uncertainty            0.197     3.337    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.032     3.369    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        8.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.223ns (6.820%)  route 3.047ns (93.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 19.337 - 12.800 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.267     7.985    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X89Y126        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.223     8.208 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.047    11.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X84Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.150    19.337    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X84Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]/C
                         clock pessimism              1.192    20.529    
                         clock uncertainty           -0.197    20.331    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.304    20.027    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.223ns (6.820%)  route 3.047ns (93.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 19.337 - 12.800 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.267     7.985    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X89Y126        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.223     8.208 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.047    11.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X84Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.150    19.337    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X84Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[59]/C
                         clock pessimism              1.192    20.529    
                         clock uncertainty           -0.197    20.331    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.304    20.027    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[59]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.223ns (6.820%)  route 3.047ns (93.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 19.337 - 12.800 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.267     7.985    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X89Y126        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.223     8.208 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.047    11.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X84Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.150    19.337    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X84Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[60]/C
                         clock pessimism              1.192    20.529    
                         clock uncertainty           -0.197    20.331    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.304    20.027    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[60]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.223ns (6.820%)  route 3.047ns (93.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 19.337 - 12.800 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.267     7.985    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X89Y126        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.223     8.208 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.047    11.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X84Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.150    19.337    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X84Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[61]/C
                         clock pessimism              1.192    20.529    
                         clock uncertainty           -0.197    20.331    
    SLICE_X84Y146        FDRE (Setup_fdre_C_R)       -0.304    20.027    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[61]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.223ns (6.825%)  route 3.045ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 19.337 - 12.800 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.267     7.985    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X89Y126        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.223     8.208 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.045    11.252    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X85Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.150    19.337    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X85Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/C
                         clock pessimism              1.192    20.529    
                         clock uncertainty           -0.197    20.331    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.304    20.027    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.223ns (6.825%)  route 3.045ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 19.337 - 12.800 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.267     7.985    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X89Y126        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.223     8.208 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.045    11.252    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X85Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.150    19.337    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X85Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/C
                         clock pessimism              1.192    20.529    
                         clock uncertainty           -0.197    20.331    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.304    20.027    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.223ns (6.825%)  route 3.045ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.537ns = ( 19.337 - 12.800 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.267     7.985    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X89Y126        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.223     8.208 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.045    11.252    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X85Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.150    19.337    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X85Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/C
                         clock pessimism              1.192    20.529    
                         clock uncertainty           -0.197    20.331    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.304    20.027    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             9.140ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.223ns (7.686%)  route 2.679ns (92.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.536ns = ( 19.336 - 12.800 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.267     7.985    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X89Y126        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.223     8.208 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.679    10.886    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X81Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.149    19.336    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X81Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/C
                         clock pessimism              1.192    20.528    
                         clock uncertainty           -0.197    20.330    
    SLICE_X81Y146        FDRE (Setup_fdre_C_R)       -0.304    20.026    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]
  -------------------------------------------------------------------
                         required time                         20.026    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  9.140    

Slack (MET) :             9.140ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.223ns (7.686%)  route 2.679ns (92.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.536ns = ( 19.336 - 12.800 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.267     7.985    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X89Y126        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.223     8.208 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.679    10.886    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X81Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.149    19.336    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X81Y146        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[63]/C
                         clock pessimism              1.192    20.528    
                         clock uncertainty           -0.197    20.330    
    SLICE_X81Y146        FDRE (Setup_fdre_C_R)       -0.304    20.026    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[63]
  -------------------------------------------------------------------
                         required time                         20.026    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  9.140    

Slack (MET) :             9.141ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.223ns (7.628%)  route 2.700ns (92.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.536ns = ( 19.336 - 12.800 ) 
    Source Clock Delay      (SCD):    7.985ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.267     7.985    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X89Y126        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.223     8.208 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         2.700    10.908    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X82Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.149    19.336    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X82Y148        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]/C
                         clock pessimism              1.192    20.528    
                         clock uncertainty           -0.197    20.330    
    SLICE_X82Y148        FDRE (Setup_fdre_C_R)       -0.281    20.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]
  -------------------------------------------------------------------
                         required time                         20.049    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  9.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.157ns (24.669%)  route 0.479ns (75.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.609     2.904    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X107Y133       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y133       FDRE (Prop_fdre_C_Q)         0.091     2.995 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[63]/Q
                         net (fo=1, routed)           0.479     3.474    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][63]
    SLICE_X107Y135       LUT3 (Prop_lut3_I0_O)        0.066     3.540 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_2/O
                         net (fo=1, routed)           0.000     3.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[31]
    SLICE_X107Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.809     3.739    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X107Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]/C
                         clock pessimism             -0.567     3.172    
                         clock uncertainty            0.197     3.369    
    SLICE_X107Y135       FDRE (Hold_fdre_C_D)         0.075     3.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.160ns (25.046%)  route 0.479ns (74.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.579     2.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X101Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y136       FDRE (Prop_fdre_C_Q)         0.091     2.965 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[53]/Q
                         net (fo=1, routed)           0.479     3.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][53]
    SLICE_X101Y137       LUT3 (Prop_lut3_I0_O)        0.069     3.512 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[21]_i_1/O
                         net (fo=1, routed)           0.000     3.512    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[21]
    SLICE_X101Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.779     3.709    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X101Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/C
                         clock pessimism             -0.567     3.142    
                         clock uncertainty            0.197     3.339    
    SLICE_X101Y137       FDRE (Hold_fdre_C_D)         0.075     3.414    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.174ns (27.259%)  route 0.464ns (72.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.608     2.903    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X104Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y136       FDRE (Prop_fdre_C_Q)         0.107     3.010 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[54]/Q
                         net (fo=1, routed)           0.464     3.474    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][54]
    SLICE_X103Y136       LUT3 (Prop_lut3_I0_O)        0.067     3.541 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[22]_i_1/O
                         net (fo=1, routed)           0.000     3.541    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[22]
    SLICE_X103Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.807     3.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X103Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/C
                         clock pessimism             -0.567     3.170    
                         clock uncertainty            0.197     3.367    
    SLICE_X103Y136       FDRE (Hold_fdre_C_D)         0.075     3.442    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.129ns (19.233%)  route 0.542ns (80.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.579     2.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X99Y136        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y136        FDRE (Prop_fdre_C_Q)         0.100     2.974 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[62]/Q
                         net (fo=1, routed)           0.542     3.515    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][62]
    SLICE_X103Y136       LUT3 (Prop_lut3_I0_O)        0.029     3.544 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[30]_i_1/O
                         net (fo=1, routed)           0.000     3.544    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[30]
    SLICE_X103Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.807     3.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X103Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[30]/C
                         clock pessimism             -0.567     3.170    
                         clock uncertainty            0.197     3.367    
    SLICE_X103Y136       FDRE (Hold_fdre_C_D)         0.075     3.442    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.128ns (20.238%)  route 0.504ns (79.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.608     2.903    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X105Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135       FDRE (Prop_fdre_C_Q)         0.100     3.003 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[32]/Q
                         net (fo=1, routed)           0.504     3.507    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][32]
    SLICE_X103Y136       LUT3 (Prop_lut3_I0_O)        0.028     3.535 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[0]_i_1/O
                         net (fo=1, routed)           0.000     3.535    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[0]
    SLICE_X103Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.807     3.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X103Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]/C
                         clock pessimism             -0.567     3.170    
                         clock uncertainty            0.197     3.367    
    SLICE_X103Y136       FDRE (Hold_fdre_C_D)         0.060     3.427    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.158ns (23.885%)  route 0.504ns (76.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.608     2.903    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X105Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135       FDRE (Prop_fdre_C_Q)         0.091     2.994 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[37]/Q
                         net (fo=1, routed)           0.504     3.497    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][37]
    SLICE_X105Y136       LUT3 (Prop_lut3_I0_O)        0.067     3.564 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[5]_i_1/O
                         net (fo=1, routed)           0.000     3.564    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[5]
    SLICE_X105Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.807     3.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X105Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]/C
                         clock pessimism             -0.567     3.170    
                         clock uncertainty            0.197     3.367    
    SLICE_X105Y136       FDRE (Hold_fdre_C_D)         0.075     3.442    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.129ns (19.388%)  route 0.536ns (80.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.577     2.872    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X101Y132       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y132       FDRE (Prop_fdre_C_Q)         0.100     2.972 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[29]/Q
                         net (fo=1, routed)           0.536     3.508    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][29]
    SLICE_X101Y137       LUT3 (Prop_lut3_I1_O)        0.029     3.537 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[29]_i_1/O
                         net (fo=1, routed)           0.000     3.537    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[29]
    SLICE_X101Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.779     3.709    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X101Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]/C
                         clock pessimism             -0.567     3.142    
                         clock uncertainty            0.197     3.339    
    SLICE_X101Y137       FDRE (Hold_fdre_C_D)         0.075     3.414    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.179ns (27.538%)  route 0.471ns (72.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.608     2.903    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X104Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y136       FDRE (Prop_fdre_C_Q)         0.107     3.010 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[60]/Q
                         net (fo=1, routed)           0.471     3.481    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][60]
    SLICE_X103Y137       LUT3 (Prop_lut3_I0_O)        0.072     3.553 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[28]_i_1/O
                         net (fo=1, routed)           0.000     3.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[28]
    SLICE_X103Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.808     3.738    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X103Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[28]/C
                         clock pessimism             -0.567     3.171    
                         clock uncertainty            0.197     3.368    
    SLICE_X103Y137       FDRE (Hold_fdre_C_D)         0.061     3.429    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.157ns (23.589%)  route 0.509ns (76.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.608     2.903    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X105Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y135       FDRE (Prop_fdre_C_Q)         0.091     2.994 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[50]/Q
                         net (fo=1, routed)           0.509     3.502    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][50]
    SLICE_X107Y135       LUT3 (Prop_lut3_I0_O)        0.066     3.568 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[18]_i_1/O
                         net (fo=1, routed)           0.000     3.568    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[18]
    SLICE_X107Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.809     3.739    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X107Y135       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[18]/C
                         clock pessimism             -0.567     3.172    
                         clock uncertainty            0.197     3.369    
    SLICE_X107Y135       FDRE (Hold_fdre_C_D)         0.075     3.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.155ns (23.797%)  route 0.496ns (76.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.579     2.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X101Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y136       FDRE (Prop_fdre_C_Q)         0.091     2.965 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[33]/Q
                         net (fo=1, routed)           0.496     3.461    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][33]
    SLICE_X101Y137       LUT3 (Prop_lut3_I0_O)        0.064     3.525 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[1]_i_1/O
                         net (fo=1, routed)           0.000     3.525    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[1]
    SLICE_X101Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.779     3.709    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X101Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]/C
                         clock pessimism             -0.567     3.142    
                         clock uncertainty            0.197     3.339    
    SLICE_X101Y137       FDRE (Hold_fdre_C_D)         0.061     3.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.400    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       22.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.302ns (11.772%)  route 2.263ns (88.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 32.245 - 25.600 ) 
    Source Clock Delay      (SCD):    8.114ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.396     8.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y99         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.259     8.373 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.530     9.903    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.043     9.946 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.733    10.679    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y82         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.258    32.245    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y82         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              1.346    33.591    
                         clock uncertainty           -0.077    33.513    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.178    33.335    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.335    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                 22.656    

Slack (MET) :             22.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.302ns (11.772%)  route 2.263ns (88.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 32.245 - 25.600 ) 
    Source Clock Delay      (SCD):    8.114ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.396     8.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y99         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.259     8.373 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.530     9.903    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.043     9.946 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.733    10.679    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y82         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.258    32.245    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y82         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              1.346    33.591    
                         clock uncertainty           -0.077    33.513    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.178    33.335    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         33.335    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                 22.656    

Slack (MET) :             22.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.302ns (11.772%)  route 2.263ns (88.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 32.245 - 25.600 ) 
    Source Clock Delay      (SCD):    8.114ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.396     8.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y99         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.259     8.373 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.530     9.903    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.043     9.946 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.733    10.679    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y82         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.258    32.245    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y82         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              1.346    33.591    
                         clock uncertainty           -0.077    33.513    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.178    33.335    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.335    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                 22.656    

Slack (MET) :             22.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.302ns (11.772%)  route 2.263ns (88.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 32.245 - 25.600 ) 
    Source Clock Delay      (SCD):    8.114ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.396     8.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y99         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.259     8.373 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.530     9.903    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X58Y90         LUT2 (Prop_lut2_I1_O)        0.043     9.946 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.733    10.679    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X55Y82         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.258    32.245    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y82         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              1.346    33.591    
                         clock uncertainty           -0.077    33.513    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.178    33.335    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         33.335    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                 22.656    

Slack (MET) :             23.411ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.259ns (13.833%)  route 1.613ns (86.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.648ns = ( 32.248 - 25.600 ) 
    Source Clock Delay      (SCD):    8.114ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.396     8.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y99         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.259     8.373 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.613     9.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X59Y91         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.261    32.248    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y91         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              1.439    33.687    
                         clock uncertainty           -0.077    33.609    
    SLICE_X59Y91         FDCE (Recov_fdce_C_CLR)     -0.212    33.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         33.397    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 23.411    

Slack (MET) :             23.411ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.259ns (13.833%)  route 1.613ns (86.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.648ns = ( 32.248 - 25.600 ) 
    Source Clock Delay      (SCD):    8.114ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.396     8.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y99         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.259     8.373 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=165, routed)         1.613     9.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X59Y91         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.261    32.248    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y91         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              1.439    33.687    
                         clock uncertainty           -0.077    33.609    
    SLICE_X59Y91         FDCE (Recov_fdce_C_CLR)     -0.212    33.397    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         33.397    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 23.411    

Slack (MET) :             23.538ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[1]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.360ns (20.555%)  route 1.391ns (79.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns = ( 32.124 - 25.600 ) 
    Source Clock Delay      (SCD):    7.996ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.278     7.996    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X82Y139        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.236     8.232 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.621     8.852    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X87Y130        LUT5 (Prop_lut5_I4_O)        0.124     8.976 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.771     9.747    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X87Y127        FDPE                                         f  srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.137    32.124    srio_ip/inst/srio_rst_inst/sys_clkn
    SLICE_X87Y127        FDPE                                         r  srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[1]/C
                         clock pessimism              1.417    33.541    
                         clock uncertainty           -0.077    33.463    
    SLICE_X87Y127        FDPE (Recov_fdpe_C_PRE)     -0.178    33.285    srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         33.285    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                 23.538    

Slack (MET) :             23.538ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[2]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.360ns (20.555%)  route 1.391ns (79.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns = ( 32.124 - 25.600 ) 
    Source Clock Delay      (SCD):    7.996ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.278     7.996    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X82Y139        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.236     8.232 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.621     8.852    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X87Y130        LUT5 (Prop_lut5_I4_O)        0.124     8.976 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.771     9.747    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X87Y127        FDPE                                         f  srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.137    32.124    srio_ip/inst/srio_rst_inst/sys_clkn
    SLICE_X87Y127        FDPE                                         r  srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[2]/C
                         clock pessimism              1.417    33.541    
                         clock uncertainty           -0.077    33.463    
    SLICE_X87Y127        FDPE (Recov_fdpe_C_PRE)     -0.178    33.285    srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         33.285    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                 23.538    

Slack (MET) :             23.538ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[3]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.360ns (20.555%)  route 1.391ns (79.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.524ns = ( 32.124 - 25.600 ) 
    Source Clock Delay      (SCD):    7.996ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.278     7.996    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X82Y139        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.236     8.232 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.621     8.852    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X87Y130        LUT5 (Prop_lut5_I4_O)        0.124     8.976 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.771     9.747    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X87Y127        FDPE                                         f  srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.137    32.124    srio_ip/inst/srio_rst_inst/sys_clkn
    SLICE_X87Y127        FDPE                                         r  srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[3]/C
                         clock pessimism              1.417    33.541    
                         clock uncertainty           -0.077    33.463    
    SLICE_X87Y127        FDPE (Recov_fdpe_C_PRE)     -0.178    33.285    srio_ip/inst/srio_rst_inst/phy_rst_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         33.285    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                 23.538    

Slack (MET) :             23.549ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_log_rst_sr_reg[0]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.360ns (20.782%)  route 1.372ns (79.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.525ns = ( 32.125 - 25.600 ) 
    Source Clock Delay      (SCD):    7.996ns
    Clock Pessimism Removal (CPR):    1.417ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.278     7.996    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X82Y139        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.236     8.232 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.621     8.852    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X87Y130        LUT5 (Prop_lut5_I4_O)        0.124     8.976 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.751     9.728    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_rst
    SLICE_X86Y128        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_log_rst_sr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.138    32.125    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/log_clk
    SLICE_X86Y128        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_log_rst_sr_reg[0]/C
                         clock pessimism              1.417    33.542    
                         clock uncertainty           -0.077    33.464    
    SLICE_X86Y128        FDPE (Recov_fdpe_C_PRE)     -0.187    33.277    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_log_rst_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         33.277    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                 23.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.484%)  route 0.147ns (59.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.594     2.889    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X56Y91         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.100     2.989 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.147     3.136    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X55Y91         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.813     3.743    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X55Y91         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.663     3.080    
    SLICE_X55Y91         FDCE (Remov_fdce_C_CLR)     -0.069     3.011    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.131%)  route 0.149ns (55.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.591     2.886    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.118     3.004 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.149     3.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X56Y84         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.808     3.738    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X56Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.663     3.075    
    SLICE_X56Y84         FDPE (Remov_fdpe_C_PRE)     -0.072     3.003    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.173%)  route 0.208ns (63.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.591     2.886    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.118     3.004 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.208     3.212    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X58Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.807     3.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X58Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.663     3.074    
    SLICE_X58Y83         FDCE (Remov_fdce_C_CLR)     -0.050     3.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.173%)  route 0.208ns (63.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.591     2.886    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.118     3.004 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.208     3.212    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X58Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.807     3.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X58Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.663     3.074    
    SLICE_X58Y83         FDCE (Remov_fdce_C_CLR)     -0.050     3.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.173%)  route 0.208ns (63.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.591     2.886    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.118     3.004 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.208     3.212    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X58Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.807     3.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X58Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.663     3.074    
    SLICE_X58Y83         FDCE (Remov_fdce_C_CLR)     -0.050     3.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.173%)  route 0.208ns (63.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.591     2.886    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.118     3.004 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.208     3.212    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X58Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.807     3.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X58Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.663     3.074    
    SLICE_X58Y83         FDCE (Remov_fdce_C_CLR)     -0.050     3.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.173%)  route 0.208ns (63.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.591     2.886    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.118     3.004 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.208     3.212    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X58Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.807     3.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X58Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.663     3.074    
    SLICE_X58Y83         FDCE (Remov_fdce_C_CLR)     -0.050     3.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.908%)  route 0.193ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.591     2.886    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.118     3.004 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.193     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.807     3.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.663     3.074    
    SLICE_X57Y83         FDCE (Remov_fdce_C_CLR)     -0.069     3.005    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.908%)  route 0.193ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.591     2.886    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.118     3.004 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.193     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.807     3.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.663     3.074    
    SLICE_X57Y83         FDCE (Remov_fdce_C_CLR)     -0.069     3.005    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.908%)  route 0.193ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.591     2.886    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y84         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDPE (Prop_fdpe_C_Q)         0.118     3.004 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.193     3.197    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.807     3.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.663     3.074    
    SLICE_X57Y83         FDCE (Remov_fdce_C_CLR)     -0.069     3.005    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout2
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       10.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.695ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.445ns  (logic 0.259ns (17.929%)  route 1.186ns (82.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.519ns = ( 32.119 - 25.600 ) 
    Source Clock Delay      (SCD):    7.987ns = ( 20.787 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.269    20.787    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDPE (Prop_fdpe_C_Q)         0.259    21.046 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.186    22.231    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X92Y152        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.132    32.119    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X92Y152        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/C
                         clock pessimism              1.192    33.311    
                         clock uncertainty           -0.197    33.113    
    SLICE_X92Y152        FDPE (Recov_fdpe_C_PRE)     -0.187    32.926    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         32.926    
                         arrival time                         -22.231    
  -------------------------------------------------------------------
                         slack                                 10.695    

Slack (MET) :             10.876ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.263ns  (logic 0.259ns (20.509%)  route 1.004ns (79.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 32.118 - 25.600 ) 
    Source Clock Delay      (SCD):    7.987ns = ( 20.787 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.269    20.787    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDPE (Prop_fdpe_C_Q)         0.259    21.046 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.004    22.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X90Y152        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.131    32.118    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X90Y152        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/C
                         clock pessimism              1.192    33.310    
                         clock uncertainty           -0.197    33.112    
    SLICE_X90Y152        FDPE (Recov_fdpe_C_PRE)     -0.187    32.925    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                         -22.049    
  -------------------------------------------------------------------
                         slack                                 10.876    

Slack (MET) :             10.876ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.263ns  (logic 0.259ns (20.509%)  route 1.004ns (79.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 32.118 - 25.600 ) 
    Source Clock Delay      (SCD):    7.987ns = ( 20.787 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.269    20.787    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDPE (Prop_fdpe_C_Q)         0.259    21.046 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.004    22.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X90Y152        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.131    32.118    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X90Y152        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/C
                         clock pessimism              1.192    33.310    
                         clock uncertainty           -0.197    33.112    
    SLICE_X90Y152        FDPE (Recov_fdpe_C_PRE)     -0.187    32.925    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                         -22.049    
  -------------------------------------------------------------------
                         slack                                 10.876    

Slack (MET) :             10.876ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.263ns  (logic 0.259ns (20.509%)  route 1.004ns (79.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.518ns = ( 32.118 - 25.600 ) 
    Source Clock Delay      (SCD):    7.987ns = ( 20.787 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    15.155 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867    16.023    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    16.116 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553    17.669    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    17.746 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.679    19.425    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    19.518 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.269    20.787    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDPE (Prop_fdpe_C_Q)         0.259    21.046 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.004    22.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X90Y152        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    27.018 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    27.836    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.919 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    29.281    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.354 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.550    30.904    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    30.987 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.131    32.118    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X90Y152        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/C
                         clock pessimism              1.192    33.310    
                         clock uncertainty           -0.197    33.112    
    SLICE_X90Y152        FDPE (Recov_fdpe_C_PRE)     -0.187    32.925    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                         -22.049    
  -------------------------------------------------------------------
                         slack                                 10.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.118ns (17.855%)  route 0.543ns (82.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.570     2.865    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDPE (Prop_fdpe_C_Q)         0.118     2.983 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.543     3.525    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X90Y152        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X90Y152        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/C
                         clock pessimism             -0.567     3.132    
                         clock uncertainty            0.197     3.329    
    SLICE_X90Y152        FDPE (Remov_fdpe_C_PRE)     -0.052     3.277    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.277    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.118ns (17.855%)  route 0.543ns (82.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.570     2.865    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDPE (Prop_fdpe_C_Q)         0.118     2.983 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.543     3.525    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X90Y152        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X90Y152        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/C
                         clock pessimism             -0.567     3.132    
                         clock uncertainty            0.197     3.329    
    SLICE_X90Y152        FDPE (Remov_fdpe_C_PRE)     -0.052     3.277    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.277    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.118ns (17.855%)  route 0.543ns (82.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.570     2.865    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDPE (Prop_fdpe_C_Q)         0.118     2.983 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.543     3.525    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X90Y152        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X90Y152        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/C
                         clock pessimism             -0.567     3.132    
                         clock uncertainty            0.197     3.329    
    SLICE_X90Y152        FDPE (Remov_fdpe_C_PRE)     -0.052     3.277    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.277    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.118ns (15.556%)  route 0.641ns (84.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.570     2.865    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDPE (Prop_fdpe_C_Q)         0.118     2.983 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.641     3.623    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X92Y152        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.769     3.699    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X92Y152        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/C
                         clock pessimism             -0.567     3.132    
                         clock uncertainty            0.197     3.329    
    SLICE_X92Y152        FDPE (Remov_fdpe_C_PRE)     -0.052     3.277    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.277    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       10.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.594ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.360ns (23.312%)  route 1.184ns (76.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 19.327 - 12.800 ) 
    Source Clock Delay      (SCD):    7.996ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.278     7.996    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X82Y139        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.236     8.232 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.621     8.852    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X87Y130        LUT5 (Prop_lut5_I4_O)        0.124     8.976 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.563     9.540    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X86Y129        FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.140    19.327    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                         clock pessimism              1.192    20.519    
                         clock uncertainty           -0.197    20.321    
    SLICE_X86Y129        FDPE (Recov_fdpe_C_PRE)     -0.187    20.134    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         20.134    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                 10.594    

Slack (MET) :             10.627ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.360ns (23.312%)  route 1.184ns (76.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 19.327 - 12.800 ) 
    Source Clock Delay      (SCD):    7.996ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.278     7.996    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X82Y139        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.236     8.232 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.621     8.852    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X87Y130        LUT5 (Prop_lut5_I4_O)        0.124     8.976 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.563     9.540    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X86Y129        FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.140    19.327    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism              1.192    20.519    
                         clock uncertainty           -0.197    20.321    
    SLICE_X86Y129        FDPE (Recov_fdpe_C_PRE)     -0.154    20.167    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                 10.627    

Slack (MET) :             10.627ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.360ns (23.312%)  route 1.184ns (76.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.527ns = ( 19.327 - 12.800 ) 
    Source Clock Delay      (SCD):    7.996ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.278     7.996    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X82Y139        FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.236     8.232 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.621     8.852    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X87Y130        LUT5 (Prop_lut5_I4_O)        0.124     8.976 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.563     9.540    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X86Y129        FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.140    19.327    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/C
                         clock pessimism              1.192    20.519    
                         clock uncertainty           -0.197    20.321    
    SLICE_X86Y129        FDPE (Recov_fdpe_C_PRE)     -0.154    20.167    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                 10.627    

Slack (MET) :             10.633ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.266ns (17.589%)  route 1.246ns (82.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.526ns = ( 19.326 - 12.800 ) 
    Source Clock Delay      (SCD):    7.988ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.270     7.988    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X87Y130        FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y130        FDRE (Prop_fdre_C_Q)         0.223     8.211 r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/Q
                         net (fo=6, routed)           0.601     8.812    srio_ip/inst/srio_rst_inst/reset_state[1]
    SLICE_X87Y130        LUT4 (Prop_lut4_I1_O)        0.043     8.855 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.645     9.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X78Y130        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.139    19.326    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X78Y130        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/C
                         clock pessimism              1.192    20.518    
                         clock uncertainty           -0.197    20.320    
    SLICE_X78Y130        FDPE (Recov_fdpe_C_PRE)     -0.187    20.133    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         20.133    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                 10.633    

Slack (MET) :             10.633ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.266ns (17.589%)  route 1.246ns (82.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.526ns = ( 19.326 - 12.800 ) 
    Source Clock Delay      (SCD):    7.988ns
    Clock Pessimism Removal (CPR):    1.192ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.867     3.223    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.316 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.553     4.869    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.946 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.679     6.625    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     6.718 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        1.270     7.988    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X87Y130        FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y130        FDRE (Prop_fdre_C_Q)         0.223     8.211 r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/Q
                         net (fo=6, routed)           0.601     8.812    srio_ip/inst/srio_rst_inst/reset_state[1]
    SLICE_X87Y130        LUT4 (Prop_lut4_I1_O)        0.043     8.855 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.645     9.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X78Y130        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    14.218 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.817    15.036    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    15.119 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.362    16.481    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.554 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.550    18.104    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    18.187 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.139    19.326    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X78Y130        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/C
                         clock pessimism              1.192    20.518    
                         clock uncertainty           -0.197    20.320    
    SLICE_X78Y130        FDPE (Recov_fdpe_C_PRE)     -0.187    20.133    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         20.133    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                 10.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.157ns (27.003%)  route 0.424ns (72.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.570     2.865    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X87Y129        FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDRE (Prop_fdre_C_Q)         0.091     2.956 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.155     3.111    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X87Y130        LUT5 (Prop_lut5_I1_O)        0.066     3.177 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.269     3.446    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X86Y129        FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.767     3.697    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism             -0.567     3.130    
                         clock uncertainty            0.197     3.327    
    SLICE_X86Y129        FDPE (Remov_fdpe_C_PRE)     -0.052     3.275    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.157ns (27.003%)  route 0.424ns (72.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.570     2.865    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X87Y129        FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDRE (Prop_fdre_C_Q)         0.091     2.956 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.155     3.111    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X87Y130        LUT5 (Prop_lut5_I1_O)        0.066     3.177 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.269     3.446    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X86Y129        FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.767     3.697    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/C
                         clock pessimism             -0.567     3.130    
                         clock uncertainty            0.197     3.327    
    SLICE_X86Y129        FDPE (Remov_fdpe_C_PRE)     -0.052     3.275    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.157ns (27.003%)  route 0.424ns (72.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.570     2.865    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X87Y129        FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDRE (Prop_fdre_C_Q)         0.091     2.956 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.155     3.111    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X87Y130        LUT5 (Prop_lut5_I1_O)        0.066     3.177 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.269     3.446    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X86Y129        FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.767     3.697    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X86Y129        FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                         clock pessimism             -0.567     3.130    
                         clock uncertainty            0.197     3.327    
    SLICE_X86Y129        FDPE (Remov_fdpe_C_PRE)     -0.052     3.275    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.275    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.157ns (21.612%)  route 0.569ns (78.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.570     2.865    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X87Y129        FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDRE (Prop_fdre_C_Q)         0.091     2.956 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.258     3.214    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X87Y130        LUT4 (Prop_lut4_I3_O)        0.066     3.280 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.311     3.591    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X78Y130        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.766     3.696    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X78Y130        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/C
                         clock pessimism             -0.567     3.129    
                         clock uncertainty            0.197     3.326    
    SLICE_X78Y130        FDPE (Remov_fdpe_C_PRE)     -0.052     3.274    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.274    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.157ns (21.612%)  route 0.569ns (78.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.335     0.777    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.803 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.658     1.461    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.511 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.758     2.269    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.295 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=9035, routed)        0.570     2.865    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X87Y129        FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y129        FDRE (Prop_fdre_C_Q)         0.091     2.956 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.258     3.214    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X87Y130        LUT4 (Prop_lut4_I3_O)        0.066     3.280 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.311     3.591    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X78Y130        FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.370     1.103    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.133 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.892     2.025    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.078 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.822     2.900    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     2.930 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.766     3.696    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X78Y130        FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/C
                         clock pessimism             -0.567     3.129    
                         clock uncertainty            0.197     3.326    
    SLICE_X78Y130        FDPE (Remov_fdpe_C_PRE)     -0.052     3.274    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.274    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.624ns (13.450%)  route 4.015ns (86.550%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.778     5.960    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046     6.006 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.132     6.622 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.827     7.449    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X61Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.261    35.633    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X61Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.241    35.874    
                         clock uncertainty           -0.035    35.839    
    SLICE_X61Y86         FDCE (Recov_fdce_C_CLR)     -0.212    35.626    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         35.626    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 28.177    

Slack (MET) :             28.245ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.624ns (13.652%)  route 3.947ns (86.348%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 35.632 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.778     5.960    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046     6.006 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.132     6.622 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.758     7.381    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X60Y85         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.260    35.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X60Y85         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.241    35.873    
                         clock uncertainty           -0.035    35.837    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.212    35.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         35.625    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                 28.245    

Slack (MET) :             28.245ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.624ns (13.652%)  route 3.947ns (86.348%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 35.632 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.778     5.960    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046     6.006 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.132     6.622 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.758     7.381    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X60Y85         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.260    35.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X60Y85         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.241    35.873    
                         clock uncertainty           -0.035    35.837    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.212    35.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         35.625    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                 28.245    

Slack (MET) :             28.245ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.624ns (13.652%)  route 3.947ns (86.348%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 35.632 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.778     5.960    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046     6.006 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.132     6.622 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.758     7.381    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X60Y85         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.260    35.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X60Y85         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism              0.241    35.873    
                         clock uncertainty           -0.035    35.837    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.212    35.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         35.625    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                 28.245    

Slack (MET) :             28.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.624ns (13.952%)  route 3.848ns (86.048%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 35.631 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.778     5.960    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046     6.006 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.132     6.622 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.660     7.282    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.259    35.631    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.241    35.872    
                         clock uncertainty           -0.035    35.836    
    SLICE_X59Y86         FDCE (Recov_fdce_C_CLR)     -0.212    35.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         35.624    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 28.342    

Slack (MET) :             28.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.624ns (13.952%)  route 3.848ns (86.048%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 35.631 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.778     5.960    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046     6.006 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.132     6.622 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.660     7.282    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.259    35.631    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.241    35.872    
                         clock uncertainty           -0.035    35.836    
    SLICE_X59Y86         FDCE (Recov_fdce_C_CLR)     -0.212    35.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         35.624    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 28.342    

Slack (MET) :             28.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.624ns (13.952%)  route 3.848ns (86.048%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 35.631 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.778     5.960    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046     6.006 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.132     6.622 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.660     7.282    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.259    35.631    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.241    35.872    
                         clock uncertainty           -0.035    35.836    
    SLICE_X59Y86         FDCE (Recov_fdce_C_CLR)     -0.212    35.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         35.624    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 28.342    

Slack (MET) :             28.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.624ns (13.952%)  route 3.848ns (86.048%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 35.631 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.778     5.960    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046     6.006 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.132     6.622 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.660     7.282    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.259    35.631    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.241    35.872    
                         clock uncertainty           -0.035    35.836    
    SLICE_X59Y86         FDCE (Recov_fdce_C_CLR)     -0.212    35.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         35.624    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 28.342    

Slack (MET) :             28.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.624ns (13.952%)  route 3.848ns (86.048%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 35.631 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.778     5.960    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046     6.006 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.132     6.622 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.660     7.282    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.259    35.631    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.241    35.872    
                         clock uncertainty           -0.035    35.836    
    SLICE_X59Y86         FDCE (Recov_fdce_C_CLR)     -0.212    35.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         35.624    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 28.342    

Slack (MET) :             28.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.624ns (13.952%)  route 3.848ns (86.048%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 35.631 - 33.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.507     1.507    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.210     2.810    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.236     3.046 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.372     3.418    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X50Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.542 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     3.910    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.953 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.187     5.139    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X56Y100        LUT4 (Prop_lut4_I1_O)        0.043     5.182 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.778     5.960    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046     6.006 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.484     6.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.132     6.622 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.660     7.282    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.289    34.289    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    34.372 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.259    35.631    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.241    35.872    
                         clock uncertainty           -0.035    35.836    
    SLICE_X59Y86         FDCE (Recov_fdce_C_CLR)     -0.212    35.624    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         35.624    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 28.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.583%)  route 0.159ns (61.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y86         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDPE (Prop_fdpe_C_Q)         0.100     1.512 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.159     1.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     1.767    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X50Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.341     1.426    
    SLICE_X50Y87         FDCE (Remov_fdce_C_CLR)     -0.050     1.376    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.583%)  route 0.159ns (61.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y86         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDPE (Prop_fdpe_C_Q)         0.100     1.512 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.159     1.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     1.767    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/CLK
    SLICE_X50Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.341     1.426    
    SLICE_X50Y87         FDCE (Remov_fdce_C_CLR)     -0.050     1.376    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.583%)  route 0.159ns (61.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y86         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDPE (Prop_fdpe_C_Q)         0.100     1.512 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.159     1.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     1.767    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X50Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.341     1.426    
    SLICE_X50Y87         FDCE (Remov_fdce_C_CLR)     -0.050     1.376    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.583%)  route 0.159ns (61.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y86         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDPE (Prop_fdpe_C_Q)         0.100     1.512 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.159     1.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     1.767    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X50Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.341     1.426    
    SLICE_X50Y87         FDCE (Remov_fdce_C_CLR)     -0.050     1.376    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.583%)  route 0.159ns (61.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y86         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDPE (Prop_fdpe_C_Q)         0.100     1.512 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.159     1.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     1.767    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X50Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.341     1.426    
    SLICE_X50Y87         FDCE (Remov_fdce_C_CLR)     -0.050     1.376    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.583%)  route 0.159ns (61.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y86         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDPE (Prop_fdpe_C_Q)         0.100     1.512 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.159     1.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y87         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     1.767    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X50Y87         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.341     1.426    
    SLICE_X50Y87         FDCE (Remov_fdce_C_CLR)     -0.050     1.376    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.578%)  route 0.146ns (59.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y86         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDPE (Prop_fdpe_C_Q)         0.100     1.512 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     1.658    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X53Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X53Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.341     1.425    
    SLICE_X53Y86         FDCE (Remov_fdce_C_CLR)     -0.069     1.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.578%)  route 0.146ns (59.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y86         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDPE (Prop_fdpe_C_Q)         0.100     1.512 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     1.658    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X53Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X53Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.341     1.425    
    SLICE_X53Y86         FDCE (Remov_fdce_C_CLR)     -0.069     1.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.236%)  route 0.149ns (59.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y86         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDPE (Prop_fdpe_C_Q)         0.100     1.512 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     1.660    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X52Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X52Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.341     1.425    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.069     1.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.578%)  route 0.146ns (59.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.819 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X51Y86         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDPE (Prop_fdpe_C_Q)         0.100     1.512 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     1.658    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X53Y86         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     0.925    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.955 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     1.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/CLK
    SLICE_X53Y86         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.341     1.425    
    SLICE_X53Y86         FDPE (Remov_fdpe_C_PRE)     -0.072     1.353    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.305    





