<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1490' ll='1493' type='llvm::MVT llvm::TargetLoweringBase::getRegisterTypeForCallingConv(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1487'>/// Certain combinations of ABIs, Targets and features require that types
  /// are legal for some operations and not for other operations.
  /// For MIPS all vector types must be passed through the integer register set.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='254' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='577' u='c' c='_ZNK4llvm12CallLowering13getReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS0_11BaseArgInfoEEERKNS_10DataLayoutE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='778' u='c' c='_ZN4llvm12RegsForValueC1ERNS_11LLVMContextERKNS_14TargetLoweringERKNS_10DataLayoutEjPNS_4TypeENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='805' u='c' c='_ZNK4llvm12RegsForValue15getCopyFromRegsERNS_12SelectionDAGERNS_20FunctionLoweringInfoERKNS_5SDLocERNS_7SDValueEPS8_PKNS_5ValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='888' u='c' c='_ZNK4llvm12RegsForValue13getCopyToRegsENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocERS1_PS1_PKNS_5ValueENS_3ISD8NodeTypeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='1877' u='c' c='_ZN4llvm19SelectionDAGBuilder8visitRetERKNS_10ReturnInstE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9241' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9380' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9522' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9931' u='c' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10044' u='c' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1658' u='c' c='_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='318' u='c' c='_ZNK4llvm19AArch64CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoES7_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1054' u='c' c='_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='863' c='_ZNK4llvm16SITargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='867' u='c' c='_ZNK4llvm16SITargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='886' u='c' c='_ZNK4llvm16SITargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='111' c='_ZNK4llvm18MipsTargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2146' c='_ZNK4llvm17X86TargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2161' u='c' c='_ZNK4llvm17X86TargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
