<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
                      "http://www.w3.org/TR/html4/strict.dtd">
<!-- this file was generated by ccreport -->
<html>
<head>
<style type="text/css">
<!--
	body {background-color: #FDFDFC}
	a {font-size: small; font-weight: normal}
	a.V {color: green}
	a.H {color: blue}
	a.E {color: olive}
	a.U {color: silver}
	ul {list-style: disc}
	li {margin-left: -1.5em}
	span {font-size: small; font-weight: normal; color: gray}
-->
</style>
</head>
<body>

<ul>
<li><nobr><a href="units_details.html#t1" target="details" class="V">tb_mist1032isa_normal_test (tb_mist1032isa_normal_test)</a> <span>64.71%&nbsp;&nbsp;(Branch Coverage:25.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t2" target="details" class="V">mist1032isa (mist1032isa)</a> <span>91.30%&nbsp;&nbsp;(Branch Coverage:66.67%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t3" target="details" class="V">core (core)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t4" target="details" class="V">core_pipeline (core_pipeline)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t5" target="details" class="V">core_interrupt_manager (core_interrupt_manager)</a> <span>55.32%&nbsp;&nbsp;(Branch Coverage:56.25%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t6" target="details" class="V">exception_manager (exception_manager)</a> <span>49.83%&nbsp;&nbsp;(Branch Coverage:36.72%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t7" target="details" class="V">core_paging_support (core_paging_support)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:66.67%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t8" target="details" class="V">l1_instruction_cache (l1_instruction_cache)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:92.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t9" target="details" class="V">mist1032isa_arbiter_matching_queue (mist1032isa_arbiter_matching_queue)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t10" target="details" class="V">l1_instruction_cache_counter (l1_instruction_cache_counter)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t11" target="details" class="V">l1_cache_64entry_4way_line64b_bus_8b_damy (l1_cache_64entry_4way_line64b_bus_8b_damy)</a> <span>91.67%&nbsp;&nbsp;(Branch Coverage:75.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t12" target="details" class="V">fetch (fetch)</a> <span>88.06%&nbsp;&nbsp;(Branch Coverage:72.73%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t13" target="details" class="V">branch_predictor (branch_predictor)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:75.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t14" target="details" class="V">branch_cache (branch_cache)</a> <span>88.64%&nbsp;&nbsp;(Branch Coverage:85.96%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t15" target="details" class="V">mist1032isa_sync_fifo (mist1032isa_sync_fifo)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t16" target="details" class="V">instruction_buffer (instruction_buffer)</a> <span>52.38%&nbsp;&nbsp;(Branch Coverage:35.29%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t17" target="details" class="V">decoder (decoder)</a> <span>48.31%&nbsp;&nbsp;(Branch Coverage:14.72%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t18" target="details" class="V">dispatch (dispatch)</a> <span>94.67%&nbsp;&nbsp;(Branch Coverage:74.77%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t19" target="details" class="V">system_register (system_register)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t20" target="details" class="V">frcr_timer (frcr_timer)</a> <span>83.33%&nbsp;&nbsp;(Branch Coverage:75.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t21" target="details" class="V">execution (execution)</a> <span>64.51%&nbsp;&nbsp;(Branch Coverage:55.36%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t22" target="details" class="V">sys_reg (sys_reg)</a> <span>81.82%&nbsp;&nbsp;(Branch Coverage:77.78%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t23" target="details" class="V">logic_n (logic_n)</a> <span>51.43%&nbsp;&nbsp;(Branch Coverage:43.33%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t24" target="details" class="V">shift_n (shift_n)</a> <span>31.37%&nbsp;&nbsp;(Branch Coverage:22.09%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t25" target="details" class="V">shift_n/L_SHIFTER (shift_n/L_SHIFTER)</a> <span>--&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t26" target="details" class="V">shift_n/L_SHIFTER/genblk3 (shift_n/L_SHIFTER/genblk3)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t27" target="details" class="V">shift_n/L_SHIFTER/genblk5 (shift_n/L_SHIFTER/genblk5)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t28" target="details" class="V">shift_n/R_SHIFTER (shift_n/R_SHIFTER)</a> <span>--&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t29" target="details" class="V">shift_n/R_SHIFTER/genblk8 (shift_n/R_SHIFTER/genblk8)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t30" target="details" class="V">shift_n/R_SHIFTER/genblk10 (shift_n/R_SHIFTER/genblk10)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t31" target="details" class="V">shift_n/R_AL_SHIFTER (shift_n/R_AL_SHIFTER)</a> <span>--&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t32" target="details" class="V">shift_n/R_AL_SHIFTER/genblk13 (shift_n/R_AL_SHIFTER/genblk13)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t33" target="details" class="V">shift_n/R_AL_SHIFTER/genblk15 (shift_n/R_AL_SHIFTER/genblk15)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t34" target="details" class="V">shift_n/R_AL_SHIFTER/genblk17 (shift_n/R_AL_SHIFTER/genblk17)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:--)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t35" target="details" class="V">adder_n (adder_n)</a> <span>58.70%&nbsp;&nbsp;(Branch Coverage:21.95%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t36" target="details" class="V">pipelined_div_radix2 (pipelined_div_radix2)</a> <span>38.89%&nbsp;&nbsp;(Branch Coverage:35.71%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t37" target="details" class="V">radix2_linediv (radix2_linediv)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t38" target="details" class="V">div_pipelined_latch (div_pipelined_latch)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:83.33%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t39" target="details" class="V">load_store (load_store)</a> <span>28.23%&nbsp;&nbsp;(Branch Coverage:13.33%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t40" target="details" class="V">branch (branch)</a> <span>72.09%&nbsp;&nbsp;(Branch Coverage:72.92%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t41" target="details" class="V">losd_store_pipe_arbiter (losd_store_pipe_arbiter)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t42" target="details" class="V">l1_data_cache (l1_data_cache)</a> <span>96.36%&nbsp;&nbsp;(Branch Coverage:90.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t43" target="details" class="V">l1_data_cache_counter (l1_data_cache_counter)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t44" target="details" class="V">l1_data_cache_64entry_4way_line64b_bus_8b_damy (l1_data_cache_64entry_4way_line64b_bus_8b_damy)</a> <span>91.67%&nbsp;&nbsp;(Branch Coverage:75.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t45" target="details" class="V">core_debug (core_debug)</a> <span>32.22%&nbsp;&nbsp;(Branch Coverage:12.50%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t46" target="details" class="V">sdi_debugger (sdi_debugger)</a> <span>36.78%&nbsp;&nbsp;(Branch Coverage:23.19%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t47" target="details" class="V">sdi_interface_control (sdi_interface_control)</a> <span>73.33%&nbsp;&nbsp;(Branch Coverage:50.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t48" target="details" class="V">memory_pipe_arbiter (memory_pipe_arbiter)</a> <span>90.43%&nbsp;&nbsp;(Branch Coverage:77.78%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t49" target="details" class="V">mmu_if (mmu_if)</a> <span>76.47%&nbsp;&nbsp;(Branch Coverage:47.06%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t50" target="details" class="V">mmu (mmu)</a> <span>56.25%&nbsp;&nbsp;(Branch Coverage:35.80%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t51" target="details" class="V">tlb (tlb)</a> <span>51.41%&nbsp;&nbsp;(Branch Coverage:49.57%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t52" target="details" class="V">endian_controller (endian_controller)</a> <span>66.67%&nbsp;&nbsp;(Branch Coverage:58.33%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t53" target="details" class="V">peripheral_interface_controller (peripheral_interface_controller)</a> <span>83.82%&nbsp;&nbsp;(Branch Coverage:83.58%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t54" target="details" class="V">default_peripheral_system (default_peripheral_system)</a> <span>64.52%&nbsp;&nbsp;(Branch Coverage:52.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t55" target="details" class="V">dps_utim64 (dps_utim64)</a> <span>59.09%&nbsp;&nbsp;(Branch Coverage:51.35%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t56" target="details" class="V">utim64 (utim64)</a> <span>97.14%&nbsp;&nbsp;(Branch Coverage:43.75%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t57" target="details" class="V">mist1032isa_async_fifo (mist1032isa_async_fifo)</a> <span>82.14%&nbsp;&nbsp;(Branch Coverage:70.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t58" target="details" class="V">mist1032isa_async_fifo_double_flipflop (mist1032isa_async_fifo_double_flipflop)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t59" target="details" class="V">main_counter (main_counter)</a> <span>66.67%&nbsp;&nbsp;(Branch Coverage:35.71%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t60" target="details" class="V">comparator_counter (comparator_counter)</a> <span>36.67%&nbsp;&nbsp;(Branch Coverage:15.56%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t61" target="details" class="V">dps_sci (dps_sci)</a> <span>42.61%&nbsp;&nbsp;(Branch Coverage:32.53%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t62" target="details" class="V">dps_uart (dps_uart)</a> <span>21.05%&nbsp;&nbsp;(Branch Coverage:6.25%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t63" target="details" class="V">mist1032isa_uart_transmitter (mist1032isa_uart_transmitter)</a> <span>53.85%&nbsp;&nbsp;(Branch Coverage:46.15%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t64" target="details" class="V">mist1032isa_uart_transmitter_double_flipflop (mist1032isa_uart_transmitter_double_flipflop)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t65" target="details" class="V">mist1032isa_uart_transmitter_async2sync (mist1032isa_uart_transmitter_async2sync)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t66" target="details" class="V">mist1032isa_uart_receiver (mist1032isa_uart_receiver)</a> <span>59.26%&nbsp;&nbsp;(Branch Coverage:51.85%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t67" target="details" class="V">mist1032isa_uart_receiver_double_flipflop (mist1032isa_uart_receiver_double_flipflop)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t68" target="details" class="V">mist1032isa_uart_receiver_async2sync (mist1032isa_uart_receiver_async2sync)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t69" target="details" class="V">dps_mimsr (dps_mimsr)</a> <span>100.00%&nbsp;&nbsp;(Branch Coverage:100.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t70" target="details" class="V">dps_lsflags (dps_lsflags)</a> <span>75.00%&nbsp;&nbsp;(Branch Coverage:70.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t71" target="details" class="V">dps_irq (dps_irq)</a> <span>67.74%&nbsp;&nbsp;(Branch Coverage:60.00%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
<li><nobr><a href="units_details.html#t72" target="details" class="V">sim_memory_model (sim_memory_model)</a> <span>57.58%&nbsp;&nbsp;(Branch Coverage:6.67%)&nbsp;&nbsp;(Assertion Functional Coverage:-- )&nbsp;&nbsp;(Cover Functional Coverage:-- )</span></nobr></li>
</ul>

</body>
</html>
