

================================================================
== Vivado HLS Report for 'poly_Rq_mul'
================================================================
* Date:           Mon Aug 24 20:10:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru09
* Solution:       Keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+---------+------+---------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min |   max   |  min |   max   |   Type  |
    +------+---------+------+---------+---------+
    |  3564|  1554996|  3564|  1554996|   none  |
    +------+---------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+---------+----------+-----------+-----------+---------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  3563|  1554995| 7 ~ 3055 |          -|          -|      509|    no    |
        | + Loop 1.1  |     0|     1524|         3|          -|          -| 0 ~ 508 |    no    |
        | + Loop 1.2  |     3|     1527|         3|          -|          -| 1 ~ 509 |    no    |
        +-------------+------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     169|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     155|
|Register         |        -|      -|     156|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     156|     324|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------------------------+---------------------------------------------------+--------------+
    |                        Instance                       |                       Module                      |  Expression  |
    +-------------------------------------------------------+---------------------------------------------------+--------------+
    |crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1_U49  |crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1  | i0 + i1 * i2 |
    |crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1_U50  |crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1  | i0 + i1 * i2 |
    +-------------------------------------------------------+---------------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_23_fu_198_p2             |     +    |      0|  0|  16|           9|           1|
    |i_24_fu_214_p2             |     +    |      0|  0|  16|           9|           1|
    |indvars_iv_next_fu_235_p2  |     +    |      0|  0|  16|           1|           9|
    |k_5_fu_151_p2              |     +    |      0|  0|  16|           9|           1|
    |tmp_184_fu_177_p2          |     +    |      0|  0|  17|          10|          10|
    |tmp_186_fu_187_p2          |     -    |      0|  0|  16|           3|           9|
    |tmp_190_fu_220_p2          |     -    |      0|  0|  17|          10|          10|
    |tmp_s_fu_162_p2            |     -    |      0|  0|  16|           3|           9|
    |exitcond1_fu_145_p2        |   icmp   |      0|  0|  13|           9|           3|
    |exitcond_fu_208_p2         |   icmp   |      0|  0|  13|           9|           9|
    |tmp_183_fu_172_p2          |   icmp   |      0|  0|  13|           9|           9|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 169|          81|          71|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_coeffs_address0  |  15|          3|    9|         27|
    |ap_NS_fsm          |  47|         10|    1|         10|
    |b_coeffs_address0  |  15|          3|    9|         27|
    |i_1_reg_118        |   9|          2|    9|         18|
    |i_reg_107          |   9|          2|    9|         18|
    |indvars_iv_reg_84  |   9|          2|    9|         18|
    |k_reg_96           |   9|          2|    9|         18|
    |r_coeffs_address0  |  15|          3|    9|         27|
    |r_coeffs_d0        |  27|          5|   16|         80|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 155|         32|   80|        243|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   9|   0|    9|          0|
    |i_1_reg_118              |   9|   0|    9|          0|
    |i_23_reg_305             |   9|   0|    9|          0|
    |i_24_reg_313             |   9|   0|    9|          0|
    |i_reg_107                |   9|   0|    9|          0|
    |indvars_iv_next_reg_328  |   9|   0|    9|          0|
    |indvars_iv_reg_84        |   9|   0|    9|          0|
    |k_5_reg_277              |   9|   0|    9|          0|
    |k_cast2_reg_268          |   9|   0|   10|          1|
    |k_reg_96                 |   9|   0|    9|          0|
    |r_coeffs_addr_reg_282    |   9|   0|    9|          0|
    |reg_129                  |  16|   0|   16|          0|
    |reg_133                  |  16|   0|   16|          0|
    |reg_137                  |  16|   0|   16|          0|
    |tmp_s_reg_287            |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 156|   0|  157|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|ap_done            | out |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|r_coeffs_address0  | out |    9|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_ce0       | out |    1|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_we0       | out |    1|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_d0        | out |   16|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_q0        |  in |   16|  ap_memory |   r_coeffs   |     array    |
|a_coeffs_address0  | out |    9|  ap_memory |   a_coeffs   |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |   a_coeffs   |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |   a_coeffs   |     array    |
|b_coeffs_address0  | out |    9|  ap_memory |   b_coeffs   |     array    |
|b_coeffs_ce0       | out |    1|  ap_memory |   b_coeffs   |     array    |
|b_coeffs_q0        |  in |   16|  ap_memory |   b_coeffs   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (tmp_183)
	6  / (!tmp_183)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond)
	9  / (exitcond)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([509 x i16]* %a_coeffs)"   --->   Operation 10 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([509 x i16]* %b_coeffs)"   --->   Operation 11 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "br label %1" [poly.c:41]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvars_iv = phi i9 [ %indvars_iv_next, %6 ], [ 1, %0 ]" [poly.c:41]   --->   Operation 13 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%k = phi i9 [ %k_5, %6 ], [ 0, %0 ]"   --->   Operation 14 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%k_cast2 = zext i9 %k to i10" [poly.c:41]   --->   Operation 15 'zext' 'k_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.34ns)   --->   "%exitcond1 = icmp eq i9 %indvars_iv, -2" [poly.c:41]   --->   Operation 16 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%k_5 = add i9 %k, 1" [poly.c:41]   --->   Operation 18 'add' 'k_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %7, label %2" [poly.c:41]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = zext i9 %k to i64" [poly.c:43]   --->   Operation 20 'zext' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %tmp" [poly.c:43]   --->   Operation 21 'getelementptr' 'r_coeffs_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.77ns)   --->   "store i16 0, i16* %r_coeffs_addr, align 2" [poly.c:43]   --->   Operation 22 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%tmp_s = sub i9 -3, %k" [poly.c:44]   --->   Operation 23 'sub' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.35ns)   --->   "br label %3" [poly.c:44]   --->   Operation 24 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [poly.c:50]   --->   Operation 25 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.50>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i9 [ 1, %2 ], [ %i_23, %4 ]"   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast = zext i9 %i to i10" [poly.c:44]   --->   Operation 27 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.34ns)   --->   "%tmp_183 = icmp ult i9 %i, %tmp_s" [poly.c:44]   --->   Operation 28 'icmp' 'tmp_183' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 508, i64 0)"   --->   Operation 29 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_183, label %4, label %.preheader.preheader" [poly.c:44]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.73ns)   --->   "%tmp_184 = add i10 %k_cast2, %i_cast" [poly.c:45]   --->   Operation 31 'add' 'tmp_184' <Predicate = (tmp_183)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_185 = zext i10 %tmp_184 to i64" [poly.c:45]   --->   Operation 32 'zext' 'tmp_185' <Predicate = (tmp_183)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_185" [poly.c:45]   --->   Operation 33 'getelementptr' 'a_coeffs_addr' <Predicate = (tmp_183)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:45]   --->   Operation 34 'load' 'a_coeffs_load' <Predicate = (tmp_183)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_3 : Operation 35 [1/1] (1.73ns)   --->   "%tmp_186 = sub i9 -3, %i" [poly.c:45]   --->   Operation 35 'sub' 'tmp_186' <Predicate = (tmp_183)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_187 = zext i9 %tmp_186 to i64" [poly.c:45]   --->   Operation 36 'zext' 'tmp_187' <Predicate = (tmp_183)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 %tmp_187" [poly.c:45]   --->   Operation 37 'getelementptr' 'b_coeffs_addr' <Predicate = (tmp_183)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [poly.c:45]   --->   Operation 38 'load' 'b_coeffs_load' <Predicate = (tmp_183)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_3 : Operation 39 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [poly.c:45]   --->   Operation 39 'load' 'r_coeffs_load' <Predicate = (tmp_183)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_3 : Operation 40 [1/1] (1.73ns)   --->   "%i_23 = add i9 %i, 1" [poly.c:44]   --->   Operation 40 'add' 'i_23' <Predicate = (tmp_183)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:46]   --->   Operation 41 'br' <Predicate = (!tmp_183)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 42 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:45]   --->   Operation 42 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_4 : Operation 43 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [poly.c:45]   --->   Operation 43 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_4 : Operation 44 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [poly.c:45]   --->   Operation 44 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 5 <SV = 4> <Delay = 9.12>
ST_5 : Operation 45 [1/1] (2.82ns) (grouped into DSP with root node tmp_189)   --->   "%tmp_188 = mul i16 %a_coeffs_load, %b_coeffs_load" [poly.c:45]   --->   Operation 45 'mul' 'tmp_188' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_189 = add i16 %r_coeffs_load, %tmp_188" [poly.c:45]   --->   Operation 46 'add' 'tmp_189' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 47 [1/1] (2.77ns)   --->   "store i16 %tmp_189, i16* %r_coeffs_addr, align 2" [poly.c:45]   --->   Operation 47 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %3" [poly.c:44]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.50>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_24, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 49 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%i_1_cast = zext i9 %i_1 to i10" [poly.c:46]   --->   Operation 50 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.34ns)   --->   "%exitcond = icmp eq i9 %i_1, %indvars_iv" [poly.c:46]   --->   Operation 51 'icmp' 'exitcond' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 509, i64 0)"   --->   Operation 52 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.73ns)   --->   "%i_24 = add i9 %i_1, 1" [poly.c:46]   --->   Operation 53 'add' 'i_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [poly.c:46]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.73ns)   --->   "%tmp_190 = sub i10 %k_cast2, %i_1_cast" [poly.c:47]   --->   Operation 55 'sub' 'tmp_190' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_191 = sext i10 %tmp_190 to i64" [poly.c:47]   --->   Operation 56 'sext' 'tmp_191' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%a_coeffs_addr_8 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_191" [poly.c:47]   --->   Operation 57 'getelementptr' 'a_coeffs_addr_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (2.77ns)   --->   "%a_coeffs_load_8 = load i16* %a_coeffs_addr_8, align 2" [poly.c:47]   --->   Operation 58 'load' 'a_coeffs_load_8' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_192 = zext i9 %i_1 to i64" [poly.c:47]   --->   Operation 59 'zext' 'tmp_192' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%b_coeffs_addr_3 = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 %tmp_192" [poly.c:47]   --->   Operation 60 'getelementptr' 'b_coeffs_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (2.77ns)   --->   "%b_coeffs_load_1 = load i16* %b_coeffs_addr_3, align 2" [poly.c:47]   --->   Operation 61 'load' 'b_coeffs_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_6 : Operation 62 [2/2] (2.77ns)   --->   "%r_coeffs_load_4 = load i16* %r_coeffs_addr, align 2" [poly.c:47]   --->   Operation 62 'load' 'r_coeffs_load_4' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_6 : Operation 63 [2/2] (2.77ns)   --->   "%r_coeffs_load_3 = load i16* %r_coeffs_addr, align 2" [poly.c:48]   --->   Operation 63 'load' 'r_coeffs_load_3' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_6 : Operation 64 [1/1] (1.73ns)   --->   "%indvars_iv_next = add i9 1, %indvars_iv" [poly.c:41]   --->   Operation 64 'add' 'indvars_iv_next' <Predicate = (exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 2.77>
ST_7 : Operation 65 [1/2] (2.77ns)   --->   "%a_coeffs_load_8 = load i16* %a_coeffs_addr_8, align 2" [poly.c:47]   --->   Operation 65 'load' 'a_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_7 : Operation 66 [1/2] (2.77ns)   --->   "%b_coeffs_load_1 = load i16* %b_coeffs_addr_3, align 2" [poly.c:47]   --->   Operation 66 'load' 'b_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_7 : Operation 67 [1/2] (2.77ns)   --->   "%r_coeffs_load_4 = load i16* %r_coeffs_addr, align 2" [poly.c:47]   --->   Operation 67 'load' 'r_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 8 <SV = 5> <Delay = 9.12>
ST_8 : Operation 68 [1/1] (2.82ns) (grouped into DSP with root node tmp_194)   --->   "%tmp_193 = mul i16 %a_coeffs_load_8, %b_coeffs_load_1" [poly.c:47]   --->   Operation 68 'mul' 'tmp_193' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 69 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_194 = add i16 %r_coeffs_load_4, %tmp_193" [poly.c:47]   --->   Operation 69 'add' 'tmp_194' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 70 [1/1] (2.77ns)   --->   "store i16 %tmp_194, i16* %r_coeffs_addr, align 2" [poly.c:47]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:46]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 5.54>
ST_9 : Operation 72 [1/2] (2.77ns)   --->   "%r_coeffs_load_3 = load i16* %r_coeffs_addr, align 2" [poly.c:48]   --->   Operation 72 'load' 'r_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_254 = trunc i16 %r_coeffs_load_3 to i11" [poly.c:48]   --->   Operation 73 'trunc' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_299_cast = zext i11 %tmp_254 to i16" [poly.c:48]   --->   Operation 74 'zext' 'tmp_299_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (2.77ns)   --->   "store i16 %tmp_299_cast, i16* %r_coeffs_addr, align 2" [poly.c:48]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [poly.c:41]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10     (specbramwithbyteenable) [ 0000000000]
StgValue_11     (specbramwithbyteenable) [ 0000000000]
StgValue_12     (br                    ) [ 0111111111]
indvars_iv      (phi                   ) [ 0011111110]
k               (phi                   ) [ 0010000000]
k_cast2         (zext                  ) [ 0001111110]
exitcond1       (icmp                  ) [ 0011111111]
empty           (speclooptripcount     ) [ 0000000000]
k_5             (add                   ) [ 0111111111]
StgValue_19     (br                    ) [ 0000000000]
tmp             (zext                  ) [ 0000000000]
r_coeffs_addr   (getelementptr         ) [ 0001111111]
StgValue_22     (store                 ) [ 0000000000]
tmp_s           (sub                   ) [ 0001110000]
StgValue_24     (br                    ) [ 0011111111]
StgValue_25     (ret                   ) [ 0000000000]
i               (phi                   ) [ 0001000000]
i_cast          (zext                  ) [ 0000000000]
tmp_183         (icmp                  ) [ 0011111111]
empty_59        (speclooptripcount     ) [ 0000000000]
StgValue_30     (br                    ) [ 0000000000]
tmp_184         (add                   ) [ 0000000000]
tmp_185         (zext                  ) [ 0000000000]
a_coeffs_addr   (getelementptr         ) [ 0000100000]
tmp_186         (sub                   ) [ 0000000000]
tmp_187         (zext                  ) [ 0000000000]
b_coeffs_addr   (getelementptr         ) [ 0000100000]
i_23            (add                   ) [ 0011111111]
StgValue_41     (br                    ) [ 0011111111]
a_coeffs_load   (load                  ) [ 0000010000]
b_coeffs_load   (load                  ) [ 0000010000]
r_coeffs_load   (load                  ) [ 0000010000]
tmp_188         (mul                   ) [ 0000000000]
tmp_189         (add                   ) [ 0000000000]
StgValue_47     (store                 ) [ 0000000000]
StgValue_48     (br                    ) [ 0011111111]
i_1             (phi                   ) [ 0000001000]
i_1_cast        (zext                  ) [ 0000000000]
exitcond        (icmp                  ) [ 0011111111]
empty_60        (speclooptripcount     ) [ 0000000000]
i_24            (add                   ) [ 0011111111]
StgValue_54     (br                    ) [ 0000000000]
tmp_190         (sub                   ) [ 0000000000]
tmp_191         (sext                  ) [ 0000000000]
a_coeffs_addr_8 (getelementptr         ) [ 0000000100]
tmp_192         (zext                  ) [ 0000000000]
b_coeffs_addr_3 (getelementptr         ) [ 0000000100]
indvars_iv_next (add                   ) [ 0110000001]
a_coeffs_load_8 (load                  ) [ 0000000010]
b_coeffs_load_1 (load                  ) [ 0000000010]
r_coeffs_load_4 (load                  ) [ 0000000010]
tmp_193         (mul                   ) [ 0000000000]
tmp_194         (add                   ) [ 0000000000]
StgValue_70     (store                 ) [ 0000000000]
StgValue_71     (br                    ) [ 0011111111]
r_coeffs_load_3 (load                  ) [ 0000000000]
tmp_254         (trunc                 ) [ 0000000000]
tmp_299_cast    (zext                  ) [ 0000000000]
StgValue_75     (store                 ) [ 0000000000]
StgValue_76     (br                    ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="r_coeffs_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="16" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="9" slack="0"/>
<pin id="32" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="9" slack="0"/>
<pin id="37" dir="0" index="1" bw="16" slack="0"/>
<pin id="38" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_22/2 r_coeffs_load/3 StgValue_47/5 r_coeffs_load_4/6 r_coeffs_load_3/6 StgValue_70/8 StgValue_75/9 "/>
</bind>
</comp>

<comp id="42" class="1004" name="a_coeffs_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="10" slack="0"/>
<pin id="46" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="9" slack="0"/>
<pin id="51" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/3 a_coeffs_load_8/6 "/>
</bind>
</comp>

<comp id="55" class="1004" name="b_coeffs_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="16" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="9" slack="0"/>
<pin id="59" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_coeffs_load/3 b_coeffs_load_1/6 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_coeffs_addr_8_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="10" slack="0"/>
<pin id="72" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_8/6 "/>
</bind>
</comp>

<comp id="76" class="1004" name="b_coeffs_addr_3_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="9" slack="0"/>
<pin id="80" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_3/6 "/>
</bind>
</comp>

<comp id="84" class="1005" name="indvars_iv_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="1"/>
<pin id="86" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvars_iv_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="k_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="1"/>
<pin id="98" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="k_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="1"/>
<pin id="109" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="9" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_1_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="1"/>
<pin id="120" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_1_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="129" class="1005" name="reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="1"/>
<pin id="131" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_load a_coeffs_load_8 "/>
</bind>
</comp>

<comp id="133" class="1005" name="reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="1"/>
<pin id="135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_load b_coeffs_load_1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="1"/>
<pin id="139" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_load r_coeffs_load_4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="k_cast2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast2/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="exitcond1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="k_5_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="9" slack="0"/>
<pin id="165" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_183_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="1"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_183/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_184_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="1"/>
<pin id="179" dir="0" index="1" bw="9" slack="0"/>
<pin id="180" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_184/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_185_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_185/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_186_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="9" slack="0"/>
<pin id="190" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_186/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_187_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_187/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_23_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_23/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_1_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="exitcond_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="9" slack="2"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_24_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_24/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_190_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="2"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_190/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_191_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_191/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_192_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_192/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="indvars_iv_next_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="9" slack="2"/>
<pin id="238" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_254_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_254/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_299_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_299_cast/9 "/>
</bind>
</comp>

<comp id="250" class="1007" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="0" index="1" bw="16" slack="1"/>
<pin id="253" dir="0" index="2" bw="16" slack="1"/>
<pin id="254" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_188/5 tmp_189/5 "/>
</bind>
</comp>

<comp id="259" class="1007" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="1"/>
<pin id="261" dir="0" index="1" bw="16" slack="1"/>
<pin id="262" dir="0" index="2" bw="16" slack="1"/>
<pin id="263" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_193/8 tmp_194/8 "/>
</bind>
</comp>

<comp id="268" class="1005" name="k_cast2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="1"/>
<pin id="270" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_cast2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="k_5_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="k_5 "/>
</bind>
</comp>

<comp id="282" class="1005" name="r_coeffs_addr_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="1"/>
<pin id="284" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_s_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="1"/>
<pin id="289" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="295" class="1005" name="a_coeffs_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="1"/>
<pin id="297" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="b_coeffs_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="1"/>
<pin id="302" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_23_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_23 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_24_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="318" class="1005" name="a_coeffs_addr_8_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="1"/>
<pin id="320" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_8 "/>
</bind>
</comp>

<comp id="323" class="1005" name="b_coeffs_addr_3_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="1"/>
<pin id="325" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvars_iv_next_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="1"/>
<pin id="330" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="18" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="20" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="41"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="68" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="76" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="49" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="62" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="35" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="100" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="88" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="100" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="100" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="100" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="111" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="111" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="177" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="111" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="202"><net_src comp="111" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="122" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="122" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="84" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="122" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="204" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="233"><net_src comp="122" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="84" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="35" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="255"><net_src comp="129" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="133" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="137" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="258"><net_src comp="250" pin="3"/><net_sink comp="35" pin=1"/></net>

<net id="264"><net_src comp="129" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="133" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="137" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="267"><net_src comp="259" pin="3"/><net_sink comp="35" pin=1"/></net>

<net id="271"><net_src comp="141" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="280"><net_src comp="151" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="285"><net_src comp="28" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="290"><net_src comp="162" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="298"><net_src comp="42" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="303"><net_src comp="55" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="308"><net_src comp="198" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="316"><net_src comp="214" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="321"><net_src comp="68" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="326"><net_src comp="76" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="331"><net_src comp="235" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="88" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {2 5 8 9 }
 - Input state : 
	Port: poly_Rq_mul : r_coeffs | {3 4 6 7 9 }
	Port: poly_Rq_mul : a_coeffs | {3 4 6 7 }
	Port: poly_Rq_mul : b_coeffs | {3 4 6 7 }
  - Chain level:
	State 1
	State 2
		k_cast2 : 1
		exitcond1 : 1
		k_5 : 1
		StgValue_19 : 2
		tmp : 1
		r_coeffs_addr : 2
		StgValue_22 : 3
		tmp_s : 1
	State 3
		i_cast : 1
		tmp_183 : 1
		StgValue_30 : 2
		tmp_184 : 2
		tmp_185 : 3
		a_coeffs_addr : 4
		a_coeffs_load : 5
		tmp_186 : 1
		tmp_187 : 2
		b_coeffs_addr : 3
		b_coeffs_load : 4
		i_23 : 1
	State 4
	State 5
		tmp_189 : 1
		StgValue_47 : 2
	State 6
		i_1_cast : 1
		exitcond : 1
		i_24 : 1
		StgValue_54 : 2
		tmp_190 : 2
		tmp_191 : 3
		a_coeffs_addr_8 : 4
		a_coeffs_load_8 : 5
		tmp_192 : 1
		b_coeffs_addr_3 : 2
		b_coeffs_load_1 : 3
	State 7
	State 8
		tmp_194 : 1
		StgValue_70 : 2
	State 9
		tmp_254 : 1
		tmp_299_cast : 2
		StgValue_75 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       k_5_fu_151       |    0    |    0    |    16   |
|          |     tmp_184_fu_177     |    0    |    0    |    16   |
|    add   |       i_23_fu_198      |    0    |    0    |    16   |
|          |       i_24_fu_214      |    0    |    0    |    16   |
|          | indvars_iv_next_fu_235 |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_s_fu_162      |    0    |    0    |    16   |
|    sub   |     tmp_186_fu_187     |    0    |    0    |    16   |
|          |     tmp_190_fu_220     |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond1_fu_145    |    0    |    0    |    13   |
|   icmp   |     tmp_183_fu_172     |    0    |    0    |    13   |
|          |     exitcond_fu_208    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_250       |    1    |    0    |    0    |
|          |       grp_fu_259       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     k_cast2_fu_141     |    0    |    0    |    0    |
|          |       tmp_fu_157       |    0    |    0    |    0    |
|          |      i_cast_fu_168     |    0    |    0    |    0    |
|   zext   |     tmp_185_fu_182     |    0    |    0    |    0    |
|          |     tmp_187_fu_193     |    0    |    0    |    0    |
|          |     i_1_cast_fu_204    |    0    |    0    |    0    |
|          |     tmp_192_fu_230     |    0    |    0    |    0    |
|          |   tmp_299_cast_fu_245  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |     tmp_191_fu_225     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |     tmp_254_fu_241     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   167   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|a_coeffs_addr_8_reg_318|    9   |
| a_coeffs_addr_reg_295 |    9   |
|b_coeffs_addr_3_reg_323|    9   |
| b_coeffs_addr_reg_300 |    9   |
|      i_1_reg_118      |    9   |
|      i_23_reg_305     |    9   |
|      i_24_reg_313     |    9   |
|       i_reg_107       |    9   |
|indvars_iv_next_reg_328|    9   |
|   indvars_iv_reg_84   |    9   |
|      k_5_reg_277      |    9   |
|    k_cast2_reg_268    |   10   |
|        k_reg_96       |    9   |
| r_coeffs_addr_reg_282 |    9   |
|        reg_129        |   16   |
|        reg_133        |   16   |
|        reg_137        |   16   |
|     tmp_s_reg_287     |    9   |
+-----------------------+--------+
|         Total         |   184  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_35 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_35 |  p1  |   4  |  16  |   64   ||    21   |
|  grp_access_fu_49 |  p0  |   4  |   9  |   36   ||    21   |
|  grp_access_fu_62 |  p0  |   4  |   9  |   36   ||    21   |
| indvars_iv_reg_84 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   172  ||  7.3605 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   167  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   81   |
|  Register |    -   |    -   |   184  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   184  |   248  |
+-----------+--------+--------+--------+--------+
