#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May  8 01:21:04 2025
# Process ID: 31428
# Current directory: C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31616 C:\Users\admin\Documents\GitHub\ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog\IF + ID + EX + MEM\4300lab1a.xpr
# Log file: C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM/vivado.log
# Journal file: C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM\vivado.jou
# Running On: DESKTOP-SV406LK, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 16, Host memory: 68629 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM/4300lab1a.xpr}
update_compile_order -fileset sources_1
close [ open {C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM/4300lab1a.srcs/sources_1/new/mem_stage.v} w ]
add_files {{C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM/4300lab1a.srcs/sources_1/new/mem_stage.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
close [ open {C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM/4300lab1a.srcs/sources_1/new/mem_wb_reg.v} w ]
add_files {{C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM/4300lab1a.srcs/sources_1/new/mem_wb_reg.v}}
close [ open {C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM/4300lab1a.srcs/sources_1/new/data_memory.v} w ]
add_files {{C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM/4300lab1a.srcs/sources_1/new/data_memory.v}}
close [ open {C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM/4300lab1a.srcs/sources_1/new/mem_and_gate.v} w ]
add_files {{C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID + EX + MEM/4300lab1a.srcs/sources_1/new/mem_and_gate.v}}
launch_simulation
launch_simulation
