sv xil_defaultlib --include "../../../../GrayScale.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../GrayScale.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../GrayScale.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../GrayScale.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" \
"../../../bd/design_1/ipshared/0475/src/axis_fifo_v1_0.sv" \
"../../../bd/design_1/ipshared/0475/hdl/GrayScale_Accel_v1_0.v" \

verilog xil_defaultlib --include "../../../../GrayScale.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../GrayScale.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../GrayScale.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../GrayScale.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" \
"../../../bd/design_1/ip/design_1_GrayScale_Accel_0_0/sim/design_1_GrayScale_Accel_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
