$comment
	File created using the following command:
		vcd file lab1_3.msim.vcd -direction
$end
$date
	Fri Sep 17 14:58:32 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab1_3_vlg_vec_tst $end
$var reg 4 ! sw30 [3:0] $end
$var reg 4 " sw74 [3:0] $end
$var wire 1 # led [3] $end
$var wire 1 $ led [2] $end
$var wire 1 % led [1] $end
$var wire 1 & led [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . led[0]~output_o $end
$var wire 1 / led[1]~output_o $end
$var wire 1 0 led[2]~output_o $end
$var wire 1 1 led[3]~output_o $end
$var wire 1 2 sw30[0]~input_o $end
$var wire 1 3 sw74[0]~input_o $end
$var wire 1 4 sw30[3]~input_o $end
$var wire 1 5 sw30[1]~input_o $end
$var wire 1 6 sw74[1]~input_o $end
$var wire 1 7 LessThan0~0_combout $end
$var wire 1 8 sw30[2]~input_o $end
$var wire 1 9 sw74[2]~input_o $end
$var wire 1 : LessThan0~1_combout $end
$var wire 1 ; sw74[3]~input_o $end
$var wire 1 < LessThan0~2_combout $end
$var wire 1 = led~2_combout $end
$var wire 1 > led~3_combout $end
$var wire 1 ? led~4_combout $end
$var wire 1 @ led~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
b1110 "
0&
1%
1$
1#
x'
0(
1)
x*
1+
1,
1-
0.
1/
10
11
02
03
04
05
16
07
18
19
0:
1;
0<
0=
1>
1?
1@
$end
#80000
b101 !
b1100 "
06
12
0'
17
0>
1:
0/
0%
#160000
b1101 !
b100 "
b0 "
b1 "
b1100 !
13
09
0;
02
14
1'
07
1<
1=
0?
1.
00
1&
0$
1?
0=
10
0.
1$
0&
#240000
b1000 !
b1010 !
b11 "
b10 !
b11 !
16
12
15
08
04
0'
0:
1>
1=
0?
0@
0<
1/
1.
00
01
1%
1&
0$
0#
#320000
b1011 "
b1010 "
b1000 "
b1011 !
b1010 !
02
14
03
06
1;
1'
17
0=
1@
0>
1:
0.
11
0/
0&
1#
0%
1<
1>
1/
1%
#400000
b1110 !
b1100 !
b0 "
b1 "
b11 "
b100 !
13
16
0;
05
18
04
0'
07
0>
0@
1?
0/
01
10
0%
0#
1$
#480000
b0 !
b10 "
b0 "
03
06
08
1'
0:
0?
0<
00
0$
#1000000
