======
Cores:
======
Name:  "P"
Register Files:
  Name:  "GPR"
  Size:  32
  Usage:  read, written
  Width:  32
  -------------------------------
Registers:
  Name:  "PC"
  Usage:  read, written
  Width:  32
  Attributes:  cia nia
  -------------------------------
Current-instruction-address register:  PC
Next-instruction-address register:  PC
Real-address Mask:
  Initial mask:  0xffffffff (constant)
Effective-address Mask:
  Initial mask:  0xffffffff (constant)
Instruction Fields:
  OPCD: [0,5] 
    Attributes:  doc_hidden
    Primary opcode.
    
  RA: [11,15] [regfile:  GPR]
    Field used to specify a General Purpose Register to be used as a source.
    
  RB: [16,20] [regfile:  GPR]
    Field used to specify a General Purpose Register to be used as a source.
    
  RT: [6,10] [regfile:  GPR]
    Field used to specify a General Purpose Register to be used as a target.
    
  UI: [16,31] 
    Unsigned immediate field for arithmetic operations.
    
  XO: [21,30] 
    Extended opcode.
    
Instructions:
  Name:  add (rank: 100)
  Width:  32
  Attributes:  classA
  Fields:  OPCD(31) RT RA RB XO(266)
  Action:  {
    GPR ( RT ) = GPR ( RA ) + GPR ( RB ) ;
}
  Source Registers:  GPR(RA) GPR(RB) 
  Target Registers:  GPR(RT) 
  -------------------------------
  Name:  andi. (rank: 100)
  Width:  32
  Attributes:  classB
  Fields:  OPCD(28) RT RA UI
  Action:  {
    GPR ( RA ) = GPR ( RT ) & UI ;
}
  Source Registers:  GPR(RT) 
  Target Registers:  GPR(RA) 
  -------------------------------

Instruction Tables:
other:
    Mask:  0xfc000000
    28(70000000):  andi.
    31(7c000000):      Mask:  0x7fe
      266(214):  add
-------------------------------

