Warning (10268): Verilog HDL information at pc_segmented.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/pc_segmented.sv Line: 15
