Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 16 23:06:39 2025
| Host         : RM_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MINI_ALU_timing_summary_routed.rpt -pb MINI_ALU_timing_summary_routed.pb -rpx MINI_ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : MINI_ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            X[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.174ns  (logic 5.344ns (40.568%)  route 7.829ns (59.432%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  B_IBUF[0]_inst/O
                         net (fo=11, routed)          4.407     5.865    B_IBUF[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.989 f  X_OBUF[5]_inst_i_8/O
                         net (fo=3, routed)           0.658     6.647    X_OBUF[5]_inst_i_8_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.124     6.771 r  X_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.667     7.438    X_OBUF[5]_inst_i_4_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.562 r  X_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.098     9.659    X_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.174 r  X_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.174    X[5]
    U15                                                               r  X[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.023ns  (logic 5.345ns (41.048%)  route 7.677ns (58.952%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  B_IBUF[2]_inst/O
                         net (fo=7, routed)           4.055     5.523    B_IBUF[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.647 f  X_OBUF[5]_inst_i_7/O
                         net (fo=4, routed)           0.888     6.535    X_OBUF[5]_inst_i_7_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.124     6.659 f  X_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.656     7.315    X_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.439 r  X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.079     9.518    X_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.023 r  X_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.023    X[0]
    U16                                                               r  X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.885ns  (logic 5.568ns (43.217%)  route 7.316ns (56.783%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  B_IBUF[0]_inst/O
                         net (fo=11, routed)          4.083     5.541    B_IBUF[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.152     5.693 r  X_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           1.126     6.819    X_OBUF[4]_inst_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.326     7.145 r  X_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.421     7.566    X_OBUF[4]_inst_i_4_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.690 r  X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.686     9.376    X_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.885 r  X_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.885    X[4]
    W18                                                               r  X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.498ns  (logic 5.602ns (44.822%)  route 6.896ns (55.178%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  B_IBUF[0]_inst/O
                         net (fo=11, routed)          4.083     5.541    B_IBUF[0]
    SLICE_X0Y18          LUT3 (Prop_lut3_I0_O)        0.124     5.665 r  X_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.114     6.778    X_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.902 r  X_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.902    X_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I0_O)      0.212     7.114 r  X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.700     8.814    X_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.684    12.498 r  X_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.498    X[3]
    V19                                                               r  X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.025ns  (logic 5.594ns (46.517%)  route 6.432ns (53.483%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  B_IBUF[0]_inst/O
                         net (fo=11, routed)          4.065     5.523    B_IBUF[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.124     5.647 r  X_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.667     6.314    X_OBUF[2]_inst_i_5_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.124     6.438 r  X_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.438    X_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     6.650 r  X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.700     8.350    X_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    12.025 r  X_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.025    X[2]
    U19                                                               r  X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[2]
                            (input port)
  Destination:            X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.001ns  (logic 5.433ns (45.271%)  route 6.568ns (54.729%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  fxn[2] (IN)
                         net (fo=0)                   0.000     0.000    fxn[2]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  fxn_IBUF[2]_inst/O
                         net (fo=7, routed)           4.071     5.523    fxn_IBUF[2]
    SLICE_X0Y19          MUXF7 (Prop_muxf7_S_O)       0.276     5.799 r  X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.497     8.296    X_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705    12.001 r  X_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.001    X[1]
    E19                                                               r  X[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fxn[0]
                            (input port)
  Destination:            X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.482ns (60.204%)  route 0.979ns (39.796%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  fxn[0] (IN)
                         net (fo=0)                   0.000     0.000    fxn[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  fxn_IBUF[0]_inst/O
                         net (fo=15, routed)          0.628     0.855    fxn_IBUF[0]
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.900 r  X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.251    X_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.461 r  X_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.461    X[4]
    W18                                                               r  X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.472ns (59.210%)  route 1.014ns (40.790%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=11, routed)          0.507     0.728    A_IBUF[0]
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.773 r  X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.280    X_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.486 r  X_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.486    X[0]
    U16                                                               r  X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[0]
                            (input port)
  Destination:            X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.607ns (64.078%)  route 0.901ns (35.922%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  fxn[0] (IN)
                         net (fo=0)                   0.000     0.000    fxn[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  fxn_IBUF[0]_inst/O
                         net (fo=15, routed)          0.553     0.780    fxn_IBUF[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.825 r  X_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.825    X_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I0_O)      0.062     0.887 r  X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.235    X_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.273     2.508 r  X_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.508    X[3]
    V19                                                               r  X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.641ns (62.412%)  route 0.988ns (37.588%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=11, routed)          0.589     0.810    A_IBUF[0]
    SLICE_X1Y19          LUT4 (Prop_lut4_I2_O)        0.045     0.855 r  X_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.051     0.906    X_OBUF[2]_inst_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  X_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.951    X_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I1_O)      0.065     1.016 r  X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.364    X_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.265     2.629 r  X_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.629    X[2]
    U19                                                               r  X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            X[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.522ns (56.314%)  route 1.181ns (43.686%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=9, routed)           0.609     0.826    A_IBUF[3]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.045     0.871 r  X_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.058     0.929    X_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.974 r  X_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.514     1.487    X_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.703 r  X_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.703    X[5]
    U15                                                               r  X[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.622ns (56.602%)  route 1.243ns (43.398%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=11, routed)          0.543     0.764    A_IBUF[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.809 r  X_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.809    X_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.062     0.871 r  X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.700     1.571    X_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.294     2.865 r  X_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.865    X[1]
    E19                                                               r  X[1] (OUT)
  -------------------------------------------------------------------    -------------------





