INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/Shi Tong Yuan/Shi Tong Yuan.srcs/sources_1/new/generate_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_A'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/Shi Tong Yuan/Shi Tong Yuan.srcs/sources_1/new/generate_e.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_e'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/Shi Tong Yuan/Shi Tong Yuan.srcs/sources_1/new/generate_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_s'
