#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Apr 20 19:06:36 2022
# Process ID: 1556
# Current directory: C:/Users/wangc/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4112 C:\Users\wangc\lab5\lab5.xpr
# Log file: C:/Users/wangc/lab5/vivado.log
# Journal file: C:/Users/wangc/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wangc/lab5/lab5.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/wangc/lab5/lab5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.223 ; gain = 0.000
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/wangc/lab5/lab5.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/wangc/lab5/lab5.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci'
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1525.008 ; gain = 265.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'pdu' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/PDU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/PDU.v:278]
INFO: [Synth 8-6155] done synthesizing module 'pdu' (1#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/PDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/PC.v:37]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/PC.v:37]
INFO: [Synth 8-6157] synthesizing module 'PC_Mux' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PC_Mux' (3#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-6157] synthesizing module 'Instr_memory' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Instr_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [C:/Users/wangc/lab5/.Xil/Vivado-1556-LAPTOP-HYJWPK/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (4#1) [C:/Users/wangc/lab5/.Xil/Vivado-1556-LAPTOP-HYJWPK/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Instr_memory' (5#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Instr_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (6#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Imm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm' (7#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Imm.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (8#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'Registers' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Registers.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (9#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Registers.v:52]
INFO: [Synth 8-6157] synthesizing module 'Reg_Mux' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Registers.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Reg_Mux' (10#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Registers.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Branch' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Branch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Branch' (12#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Branch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Data_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_1' [C:/Users/wangc/lab5/.Xil/Vivado-1556-LAPTOP-HYJWPK/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_1' (13#1) [C:/Users/wangc/lab5/.Xil/Vivado-1556-LAPTOP-HYJWPK/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (14#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Data_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFID' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFID' (15#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEX' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEX' (16#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXMEM' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXMEM' (17#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWB' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB' (18#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-6157] synthesizing module 'Forwarding' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Forwarding.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding' (19#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Forwarding.v:45]
INFO: [Synth 8-6157] synthesizing module 'Forwaringreg_Mux' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Forwarding.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Forwaringreg_Mux' (20#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Forwarding.v:22]
INFO: [Synth 8-6157] synthesizing module 'Hazard' [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hazard' (21#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/Hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (22#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (23#1) [C:/Users/wangc/lab5/lab5.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1578.016 ; gain = 318.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1578.016 ; gain = 318.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1578.016 ; gain = 318.691
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wangc/lab5/lab4.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'CPU/Instr_memory/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wangc/lab5/lab4.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.dcp' for cell 'CPU/Data_Memory/dist_mem_gen_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1590.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/wangc/lab5/lab5.srcs/constrs_1/new/fpgaol1.xdc]
Finished Parsing XDC File [C:/Users/wangc/lab5/lab5.srcs/constrs_1/new/fpgaol1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1713.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1866.320 ; gain = 606.996
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1866.320 ; gain = 749.098
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 20:05:06 2022...
