#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Oct 11 05:11:01 2025
# Process ID         : 57753
# Current directory  : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo
# Command line       : vivado -mode batch -source script1.tcl
# Log file           : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/vivado.log
# Journal file       : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/vivado.jou
# Running On         : arthur-nathaniel
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i3-1315U
# CPU Frequency      : 1518.951 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 8
# Host memory        : 8038 MB
# Swap memory        : 4294 MB
# Total Virtual      : 12333 MB
# Available Virtual  : 7472 MB
#-----------------------------------------------------------
source script1.tcl
# proc findWordInFile {word file} {
#      set fh [open $file r]
#      set foundlines {}
#      while {[gets $fh line] >= 0} {
#          if {[string match "*$word*" $line]} {
#              lappend foundlines $line
#          }
#      }
#      close $fh
#      
#      if { [llength $foundlines] > 0 } {
#         foreach line $foundlines {
#             puts "\n$line\n"
#         }
#      } else {
#         puts "simulation failed"    
#      }
# }
# set proj_name "project1"
# set proj_dir "./project1"
# set part_name "xc7s50csga324-1"
# set top_module "top_level_wrapper"
# set sim_top_module "top_level_wrapper_tb"
# set sim_mem1_module "mem1_tb"
# set sim_mem_reader_module "mem_reader_tb"
# set sim_fifo_module "fifo_tb"
# set sim_dotProduct_module "dotProduct_tb"
# set sim_mem_writer_module "mem_writer_tb"
# set sim_mem3_module "mem3_tb"
# file mkdir sim
# cd sim
# file mkdir mem1
# cd mem1
# puts "\n1- Simulating mem1.v ---------------------------------\n" 

1- Simulating mem1.v ---------------------------------

# exec xvlog ./../../mem1.v
# exec xvlog ./../../mem1_tb.v
# exec xelab $sim_mem1_module -debug all
# exec xsim $sim_mem1_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir mem_reader
# cd mem_reader
# puts "\n1- Simulating mem_reader.v ---------------------------------\n" 

1- Simulating mem_reader.v ---------------------------------

# exec xvlog ./../../mem_reader.v
# exec xvlog ./../../mem_reader_tb.v
# exec xelab $sim_mem_reader_module -debug all
# exec xsim $sim_mem_reader_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir fifo
# cd fifo
# puts "\n1- Simulating fifo.v ---------------------------------\n" 

1- Simulating fifo.v ---------------------------------

# exec xvlog ./../../fifo.v
# exec xvlog ./../../fifo_tb.v
# exec xelab $sim_fifo_module -debug all
# exec xsim $sim_fifo_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir dotProduct
# cd dotProduct
# puts "\n1- Simulating dotProduct.v ---------------------------------\n" 

1- Simulating dotProduct.v ---------------------------------

# exec xvlog ./../../dotProduct.v
# exec xvlog ./../../dotProduct_tb.v
# exec xelab $sim_dotProduct_module -debug all
# exec xsim $sim_dotProduct_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir mem_writer
# cd mem_writer
# puts "\n1- Simulating mem_writer.v ---------------------------------\n" 

1- Simulating mem_writer.v ---------------------------------

# exec xvlog ./../../mem_writer.v
# exec xvlog ./../../mem_writer_tb.v
# exec xelab $sim_mem_writer_module -debug all
# exec xsim $sim_mem_writer_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir mem3
# cd mem3
# puts "\n1- Simulating mem3.v ---------------------------------\n" 

1- Simulating mem3.v ---------------------------------

# exec xvlog ./../../mem3.v
# exec xvlog ./../../mem3_tb.v
# exec xelab $sim_mem3_module -debug all
# exec xsim $sim_mem3_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir top_module
# cd top_module
# puts "\n1- Simulating $sim_top_module ---------------------------------\n" 

1- Simulating top_level_wrapper_tb ---------------------------------

# exec xvlog ./../../mem1.v 
# exec xvlog ./../../mem2.v 
# exec xvlog ./../../mem_reader.v 
# exec xvlog ./../../fifo.v
# exec xvlog ./../../dotProduct.v 
# exec xvlog ./../../mem_writer.v 
# exec xvlog ./../../mem3.v 
# exec xvlog ./../../top_level_wrapper.v 
# exec xvlog ./../../top_level_wrapper_tb.v 
# exec xelab $sim_top_module -debug all
# exec xsim $sim_top_module -R
# puts "simulation completed"
simulation completed
# findWordInFile  "PASS" "xsim.log"
simulation failed
# cd ../..
# catch {close_design}
# file mkdir synth_place_route
# cd synth_place_route
# read_verilog ./../mem1.v
read_verilog: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1446.938 ; gain = 0.027 ; free physical = 411 ; free virtual = 6742
# read_verilog ./../mem2.v
# read_verilog ./../mem_reader.v
# read_verilog ./../fifo.v
# read_verilog ./../dotProduct.v
# read_verilog ./../mem_writer.v
# read_verilog ./../mem3.v
# read_verilog ./../top_level_wrapper.v
# read_xdc ./../timingconstraints.xdc
# synth_design -top $top_module -part $part_name
Command: synth_design -top top_level_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 60527
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1991.082 ; gain = 427.832 ; free physical = 186 ; free virtual = 6052
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_wrapper' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/top_level_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem1' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem1.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem1' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem1.v:3]
INFO: [Synth 8-6157] synthesizing module 'mem2' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem2.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem2' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem2.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem_reader' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_reader.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_reader' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_reader.v:2]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/fifo.v:2]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/fifo.v:2]
INFO: [Synth 8-6157] synthesizing module 'dotProduct' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/dotProduct.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter VECTOR_ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RESULT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dotProduct' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/dotProduct.v:2]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/fifo.v:2]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/fifo.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem_writer' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_writer.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter RESULT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_writer' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem_writer.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem3' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem3.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem3' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/mem3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_level_wrapper' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/top_level_wrapper.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2066.020 ; gain = 502.770 ; free physical = 227 ; free virtual = 6053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2083.832 ; gain = 520.582 ; free physical = 241 ; free virtual = 6036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2083.832 ; gain = 520.582 ; free physical = 233 ; free virtual = 6028
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2083.832 ; gain = 0.000 ; free physical = 204 ; free virtual = 6004
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/timingconstraints.xdc]
Finished Parsing XDC File [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/timingconstraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.582 ; gain = 0.000 ; free physical = 184 ; free virtual = 5946
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2239.582 ; gain = 0.000 ; free physical = 180 ; free virtual = 5946
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2239.582 ; gain = 676.332 ; free physical = 263 ; free virtual = 5970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2247.586 ; gain = 684.336 ; free physical = 245 ; free virtual = 5960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2247.586 ; gain = 684.336 ; free physical = 235 ; free virtual = 5954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2247.586 ; gain = 684.336 ; free physical = 225 ; free virtual = 5934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 3     
	              256 Bit	(8 X 32 bit)          RAMs := 2     
	              128 Bit	(8 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2247.586 ; gain = 684.336 ; free physical = 240 ; free virtual = 5952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_mem1      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|u_mem2      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|u_mem3      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+-------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+------------+------------+-----------+----------------------+-------------+
|fifo:       | mem_reg    | Implied   | 8 x 32               | RAM32M x 6  | 
|fifo:       | mem_reg    | Implied   | 8 x 32               | RAM32M x 6  | 
|fifo3       | mem_reg    | Implied   | 8 x 16               | RAM32M x 3  | 
+------------+------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2259.586 ; gain = 696.336 ; free physical = 169 ; free virtual = 5803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2260.586 ; gain = 697.336 ; free physical = 172 ; free virtual = 5764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_mem1      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|u_mem2      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|u_mem3      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+-------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+------------+------------+-----------+----------------------+-------------+
|fifo:       | mem_reg    | Implied   | 8 x 32               | RAM32M x 6  | 
|fifo:       | mem_reg    | Implied   | 8 x 32               | RAM32M x 6  | 
|fifo3       | mem_reg    | Implied   | 8 x 16               | RAM32M x 3  | 
+------------+------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_mem1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_mem2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_mem3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2279.617 ; gain = 716.367 ; free physical = 159 ; free virtual = 5776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2440.430 ; gain = 877.180 ; free physical = 208 ; free virtual = 5744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2440.430 ; gain = 877.180 ; free physical = 204 ; free virtual = 5747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2440.430 ; gain = 877.180 ; free physical = 201 ; free virtual = 5748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2440.430 ; gain = 877.180 ; free physical = 201 ; free virtual = 5748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2443.398 ; gain = 880.148 ; free physical = 195 ; free virtual = 5746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2443.398 ; gain = 880.148 ; free physical = 195 ; free virtual = 5746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    52|
|3     |LUT1     |    10|
|4     |LUT2     |   266|
|5     |LUT3     |    27|
|6     |LUT4     |    87|
|7     |LUT5     |    27|
|8     |LUT6     |   169|
|9     |RAM32M   |    13|
|10    |RAM32X1D |     4|
|11    |RAMB18E1 |     3|
|12    |FDRE     |   267|
|13    |IBUF     |    85|
|14    |OBUF     |    32|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2443.398 ; gain = 880.148 ; free physical = 195 ; free virtual = 5746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2443.398 ; gain = 724.398 ; free physical = 179 ; free virtual = 5743
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2443.406 ; gain = 880.148 ; free physical = 179 ; free virtual = 5743
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2443.406 ; gain = 0.000 ; free physical = 160 ; free virtual = 5737
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/timingconstraints.xdc]
Finished Parsing XDC File [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/timingconstraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.426 ; gain = 0.000 ; free physical = 265 ; free virtual = 5835
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: b24dcd98
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:53 . Memory (MB): peak = 2499.426 ; gain = 1052.488 ; free physical = 259 ; free virtual = 5802
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1930.562; main = 1893.401; forked = 323.710
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3199.648; main = 2499.430; forked = 917.027
# write_checkpoint post_synthesis.dcp -force
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2531.441 ; gain = 0.000 ; free physical = 259 ; free virtual = 5804
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/synth_place_route/post_synthesis.dcp' has been generated.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2540.348 ; gain = 8.906 ; free physical = 253 ; free virtual = 5809

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 221d4bb6a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2662.160 ; gain = 121.812 ; free physical = 232 ; free virtual = 5815

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 221d4bb6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 156 ; free virtual = 5520

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 221d4bb6a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 158 ; free virtual = 5520
Phase 1 Initialization | Checksum: 221d4bb6a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 165 ; free virtual = 5527

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 221d4bb6a

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 179 ; free virtual = 5537

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 221d4bb6a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 173 ; free virtual = 5534
Phase 2 Timer Update And Timing Data Collection | Checksum: 221d4bb6a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 171 ; free virtual = 5533

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: dc326866

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 165 ; free virtual = 5531
Retarget | Checksum: dc326866
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1010de9ce

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 165 ; free virtual = 5531
Constant propagation | Checksum: 1010de9ce
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 165 ; free virtual = 5531
Phase 5 Sweep | Checksum: 186ef4fc2

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 165 ; free virtual = 5531
Sweep | Checksum: 186ef4fc2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 186ef4fc2

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 164 ; free virtual = 5532
BUFG optimization | Checksum: 186ef4fc2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 186ef4fc2

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 167 ; free virtual = 5535
Shift Register Optimization | Checksum: 186ef4fc2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 186ef4fc2

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 174 ; free virtual = 5544
Post Processing Netlist | Checksum: 186ef4fc2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 22f6a7f85

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 171 ; free virtual = 5545

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 171 ; free virtual = 5545
Phase 9.2 Verifying Netlist Connectivity | Checksum: 22f6a7f85

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 171 ; free virtual = 5545
Phase 9 Finalization | Checksum: 22f6a7f85

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 171 ; free virtual = 5545
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 22f6a7f85

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2936.066 ; gain = 0.000 ; free physical = 171 ; free virtual = 5545

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 22f6a7f85

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 200 ; free virtual = 5518
Ending Power Optimization Task | Checksum: 22f6a7f85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3112.121 ; gain = 176.055 ; free physical = 200 ; free virtual = 5518

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22f6a7f85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 200 ; free virtual = 5518

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 200 ; free virtual = 5518
Ending Netlist Obfuscation Task | Checksum: 22f6a7f85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 200 ; free virtual = 5518
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3112.121 ; gain = 580.680 ; free physical = 200 ; free virtual = 5518
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 144 ; free virtual = 5480
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 187d8f09d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 144 ; free virtual = 5480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 144 ; free virtual = 5480

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 118d0bcf1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 152 ; free virtual = 5478

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19f6c128b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 239 ; free virtual = 5540

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19f6c128b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 248 ; free virtual = 5541
Phase 1 Placer Initialization | Checksum: 19f6c128b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 247 ; free virtual = 5540

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 119c7899b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 218 ; free virtual = 5527

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b1e92cea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 201 ; free virtual = 5519

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b1e92cea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 201 ; free virtual = 5521

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1e9ddabdd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 256 ; free virtual = 5484

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1c2a6f948

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 359 ; free virtual = 5495

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 42 LUTNM shape to break, 124 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 18, two critical 24, total 42, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 99 nets or LUTs. Breaked 42 LUTs, combined 57 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 306 ; free virtual = 5474

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           42  |             57  |                    99  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           42  |             57  |                    99  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1839487a4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 278 ; free virtual = 5455
Phase 2.5 Global Place Phase2 | Checksum: 14baabda9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 376 ; free virtual = 5453
Phase 2 Global Placement | Checksum: 14baabda9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 376 ; free virtual = 5453

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e0c79795

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 361 ; free virtual = 5455

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26d7032b7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 294 ; free virtual = 5431

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2532aaa17

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 293 ; free virtual = 5432

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 216b8427a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 293 ; free virtual = 5431

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 26ec3d359

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 268 ; free virtual = 5366

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 27bf720b2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 269 ; free virtual = 5379

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21797becd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 264 ; free virtual = 5378

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20cf72e72

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 269 ; free virtual = 5383

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 233ca3149

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 280 ; free virtual = 5390
Phase 3 Detail Placement | Checksum: 233ca3149

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 279 ; free virtual = 5390

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bf2c50a6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.400 | TNS=-3.212 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bbddc102

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 299 ; free virtual = 5419
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23a74529b

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 295 ; free virtual = 5419
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bf2c50a6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 295 ; free virtual = 5420

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.174. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26f3a9ef0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 311 ; free virtual = 5432

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 305 ; free virtual = 5432
Phase 4.1 Post Commit Optimization | Checksum: 26f3a9ef0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 298 ; free virtual = 5425

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26f3a9ef0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 294 ; free virtual = 5426

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26f3a9ef0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 294 ; free virtual = 5426
Phase 4.3 Placer Reporting | Checksum: 26f3a9ef0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 294 ; free virtual = 5426

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 294 ; free virtual = 5426

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 294 ; free virtual = 5426
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e466e75e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 294 ; free virtual = 5426
Ending Placer Task | Checksum: 1929fcfb4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 289 ; free virtual = 5425
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:42 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 289 ; free virtual = 5425
# write_checkpoint post_place.dcp -force
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 289 ; free virtual = 5425
Wrote PlaceDB: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 282 ; free virtual = 5427
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 282 ; free virtual = 5427
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 282 ; free virtual = 5427
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 282 ; free virtual = 5427
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 277 ; free virtual = 5426
Write Physdb Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 277 ; free virtual = 5428
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/synth_place_route/post_place.dcp' has been generated.
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 328 ; free virtual = 5460
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.174 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8adfaee9 ConstDB: 0 ShapeSum: 5d2eed95 RouteDB: aa913336
Post Restoration Checksum: NetGraph: cd8db1e6 | NumContArr: daf5ce6f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 32dd5758f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 231 ; free virtual = 5365

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 32dd5758f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 231 ; free virtual = 5366

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 32dd5758f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 231 ; free virtual = 5366
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 294014340

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 202 ; free virtual = 5360
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.105  | TNS=0.000  | WHS=-0.141 | THS=-16.303|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 940
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 940
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b6590a33

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 220 ; free virtual = 5348

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2b6590a33

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 220 ; free virtual = 5348

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a4698857

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 208 ; free virtual = 5348
Phase 4 Initial Routing | Checksum: 1a4698857

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 208 ; free virtual = 5348
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                           |
+====================+===================+===============================================+
| clk                | clk               | u_dotProduct/dot_product_result_reg[15]/D     |
| clk                | clk               | u_dotProduct/dot_product_result_reg[13]/D     |
| clk                | clk               | u_dotProduct/genblk2[3].products_reg[3][15]/D |
| clk                | clk               | u_dotProduct/dot_product_result_reg[11]/D     |
+--------------------+-------------------+-----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 399
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.224 | TNS=-1.131 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2921345cb

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 193 ; free virtual = 5344

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.084 | TNS=-0.142 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 28a257bc4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 185 ; free virtual = 5356

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.071 | TNS=-0.216 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 29381ed3c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 202 ; free virtual = 5351
Phase 5 Rip-up And Reroute | Checksum: 29381ed3c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 202 ; free virtual = 5351

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3367e6cb5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 202 ; free virtual = 5351
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 3367e6cb5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 201 ; free virtual = 5354

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 3367e6cb5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 201 ; free virtual = 5354
Phase 6 Delay and Skew Optimization | Checksum: 3367e6cb5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 201 ; free virtual = 5354

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=0.121  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 347790fae

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 199 ; free virtual = 5356
Phase 7 Post Hold Fix | Checksum: 347790fae

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 199 ; free virtual = 5356

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.553217 %
  Global Horizontal Routing Utilization  = 0.530062 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 347790fae

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 197 ; free virtual = 5358

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 347790fae

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 197 ; free virtual = 5358

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 3875e96df

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 193 ; free virtual = 5357

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 3875e96df

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 193 ; free virtual = 5357

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.008  | TNS=0.000  | WHS=0.121  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 3875e96df

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 193 ; free virtual = 5357
Total Elapsed time in route_design: 40.21 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 111827d4a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 186 ; free virtual = 5354
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 111827d4a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 186 ; free virtual = 5354

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 186 ; free virtual = 5354
# write_checkpoint post_route.dcp -force
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 250 ; free virtual = 5423
Wrote PlaceDB: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 242 ; free virtual = 5426
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 240 ; free virtual = 5425
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 240 ; free virtual = 5423
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 239 ; free virtual = 5423
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 254 ; free virtual = 5417
Write Physdb Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 278 ; free virtual = 5416
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/synth_place_route/post_route.dcp' has been generated.
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 252 ; free virtual = 5424
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.011 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint post_phys_opt.dcp -force
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 246 ; free virtual = 5422
Wrote PlaceDB: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 241 ; free virtual = 5422
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 241 ; free virtual = 5422
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 259 ; free virtual = 5411
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 259 ; free virtual = 5411
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 259 ; free virtual = 5411
Write Physdb Complete: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3112.121 ; gain = 0.000 ; free physical = 259 ; free virtual = 5411
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifo/synth_place_route/post_phys_opt.dcp' has been generated.
# report_utilization -file utilization.rpt 
# report_timing_summary -file timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file power.rpt
Command: report_power -file power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power_opt -file power_opt.rpt
INFO: [Pwropt 34-45] Reporting existing clock enables to power_opt.rpt.
# report_route_status -file route_status.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Oct 11 05:16:06 2025...
