strict digraph "" {
	node [label="\N"];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f473f0a6c10>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f473f0a6c90>",
		fillcolor=firebrick,
		label="15:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f473f0a6c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:IF" -> "15:NS"	[cond="['reset']",
		label=reset,
		lineno=15];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f473f0a6c50>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f473f0a6810>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f473f0a68d0>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:IF" -> "17:BL"	[cond="['slowena']",
		label=slowena,
		lineno=17];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f473f0a6910>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f473f0a6950>",
		fillcolor=firebrick,
		label="18:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f473f0a6950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "18:NS"	[cond="['q']",
		label="(q == 9)",
		lineno=18];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f473f0a6510>",
		fillcolor=firebrick,
		label="19:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f473f0a6510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "19:NS"	[cond="['q']",
		label="!((q == 9))",
		lineno=18];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f473f0a6bd0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"18:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"19:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"15:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f473f0a6e90>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
