[["Future Developments in Information Technology (abstract).", ["Ian M. Ross"], "http://portal.acm.org/citation.cfm?id=285730.285731", 0], ["Twenty-Five Years of Electronic Design Automation.", ["A. Richard Newton"], "http://portal.acm.org/citation.cfm?id=285730.286213", 0], ["An Automated BIST Approach for General Sequential Logic Synthesis.", ["Charles E. Stroud"], "http://portal.acm.org/citation.cfm?id=285730.285732", 6], ["Automatic Insertion of BIST Hardware Using VHDL.", ["Kwanghyun Kim", "Joseph G. Tront", "Dong Sam Ha"], "http://portal.acm.org/citation.cfm?id=285730.285733", 7], ["VLSI Design Synthesis with Testability.", ["Catherine H. Gebotys", "Mohamed I. Elmasry"], "http://portal.acm.org/citation.cfm?id=285730.285734", 6], ["A Defect-Tolerant and Fully Testable PLA.", ["Norbert Wehn", "Manfred Glesner", "K. Caesar", "P. Mann", "A. Roth"], "http://portal.acm.org/citation.cfm?id=285730.285735", 12], ["The Role of VHDL in the MCC CAD System.", ["Ramon D. Acosta", "Mark Alexandre", "Gary Imken", "Bill Read"], "http://portal.acm.org/citation.cfm?id=285730.285736", 6], ["VHDL: A Call for Standards.", ["David R. Coelho"], "http://portal.acm.org/citation.cfm?id=285730.286214", 8], ["Verification of VHDL Designs Using VAL.", ["Larry M. Augustin", "Benoit A. Gennart", "Youm Huh", "David C. Luckham", "Alec G. Stanculescu"], "http://portal.acm.org/citation.cfm?id=285730.285737", 6], ["A Module Area Estimator for VLSI Layout.", ["Xinghao Chen", "Michael L. Bushnell"], "http://portal.acm.org/citation.cfm?id=285730.285738", 6], ["A New Area and Shape Function Estimation Technique for VLSI Layouts.", ["Gerhard Zimmermann"], "http://portal.acm.org/citation.cfm?id=285730.285739", 6], ["Optimal Aspect Ratios of Building Blocks in VLSI.", ["Shmuel Wimer", "Israel Koren", "Israel Cederbaum"], "http://portal.acm.org/citation.cfm?id=285730.285740", 7], ["Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing.", ["Carl Sechen"], "http://portal.acm.org/citation.cfm?id=285730.285741", 8], ["Automating the Design of Electronic Packaging (tutorial).", ["Barry Whalen"], "http://portal.acm.org/citation.cfm?id=285730.286215", 0], ["Opportunities in Computer Integrated Manufacturing.", ["David A. Hodges"], "http://portal.acm.org/citation.cfm?id=285730.285742", 2], ["Contest: A Concurrent Test Generator for Sequential Circuits.", ["Vishwani D. Agrawal", "Kwang-Ting Cheng", "Prathima Agrawal"], "http://portal.acm.org/citation.cfm?id=285730.285743", 6], ["A Method of Delay Fault Test Generation.", ["C. Thomas Glover", "M. Ray Mercer"], "http://portal.acm.org/citation.cfm?id=285730.285744", 6], ["Split Circuit Model for Test Generation.", ["Wu-Tung Cheng"], "http://portal.acm.org/citation.cfm?id=285730.285745", 6], ["A Notation for Describing Multiple Views of VLSI Circuits.", ["Jean-Loup Baer", "Meei-Chiueh Liem", "Larry McMurchie", "Rudolf Nottrott", "Lawrence Snyder", "Wayne Winder"], "http://portal.acm.org/citation.cfm?id=285730.285746", 6], ["A Graphical Hardware Design Language.", ["Paul J. Drongowski", "Jwahar R. Bami", "Ranganathan Ramaswamy", "Sundar Iyengar", "Tsu-Hua Wang"], "http://portal.acm.org/citation.cfm?id=285730.285747", 7], ["A Human Machine Interface for Silicon Compilation.", ["Gotaro Odawara", "Masahiro Tomita", "Kazuhiko Hattori", "Osamu Okuzawa", "Toshiaki Hirata", "Masayasu Ochiai"], "http://portal.acm.org/citation.cfm?id=285730.285748", 6], ["Parallel Placement on Reduced Array Architecture.", ["C. P. Ravikumar", "Sarma Sastry"], "http://portal.acm.org/citation.cfm?id=285730.285750", 7], ["Parallel Channel Routing.", ["Mehdi R. Zargham"], "http://portal.acm.org/citation.cfm?id=285730.285751", 6], ["Mask Verification on the Connection Machine.", ["Erik C. Carlson", "Rob A. Rutenbar"], "http://portal.acm.org/citation.cfm?id=285730.285752", 7], ["Future Computing Environments for DA (panel).", ["Andrew Rappaport"], "http://portal.acm.org/citation.cfm?id=285730.286216", 0], ["On Path Selection in Combinational Logic Circuits.", ["Wing Ning Li", "Sudhakar M. Reddy", "Sartaj Sahni"], "http://portal.acm.org/citation.cfm?id=285730.285753", 6], ["Pearl: A CMOS Timing Analyzer.", ["James J. Cherry"], "http://portal.acm.org/citation.cfm?id=285730.285754", 6], ["ATV: An Abstract Timing Verifier.", ["David E. Wallace", "Carlo H. Sequin"], "http://portal.acm.org/citation.cfm?id=285730.285755", 6], ["An Empirical Study of On-chip Parallelism.", ["Mary L. Bailey", "Lawrence Snyder"], "http://portal.acm.org/citation.cfm?id=285730.285756", 6], ["Parallel Logic Simulation on General Purpose Machines.", ["Larry Soule", "Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.285757", 6], ["A Programmable Hardware Accelerator for Compiled Electrical Simulation.", ["David M. Lewis"], "http://portal.acm.org/citation.cfm?id=285730.285758", 6], ["Recursive Channel Router.", ["Walter Heyns", "K. Van Nieuwenhove"], "http://portal.acm.org/citation.cfm?id=285730.285759", 5], ["Multi-Pads, Single Layer Power Net Routing in VLSI Circuits.", ["H. Cai"], "http://portal.acm.org/citation.cfm?id=285730.285760", 6], ["LocusRoute: A Parallel Global Router for Standard Cells.", ["Jonathan Rose"], "http://portal.acm.org/citation.cfm?id=285730.285762", 7], ["Behavioral Modeling for System Design (panel).", ["Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.286217", 0], ["Formal Specification and Verification of Hardware: A Comparative Case Study.", ["Victoria Stavridou", "Howard Barringer", "David A. Edwards"], "http://portal.acm.org/citation.cfm?id=285730.285763", 8], ["Proving Circuit Correctness Using Formal Comparison Between Expected and Extracted Behaviour.", ["Jean Christophe Madre", "Jean-Paul Billon"], "http://portal.acm.org/citation.cfm?id=285730.285764", 6], ["Formal Verification of the Sobel Image Processing Chip.", ["Paliath Narendran", "Jonathan Stillman"], "http://portal.acm.org/citation.cfm?id=285730.285765", 7], ["The IBM Engineering Verification Engine.", ["Daniel K. Beece", "George Deibert", "Georgina Papp", "Frank Villante"], "http://portal.acm.org/citation.cfm?id=285730.285766", 7], ["Logic Simulation System Using Simulation Processor (SP).", ["Minoru Saitoh", "Kenji Iwata", "Akiko Nokamura", "Makoto Kakegawa", "Junichi Masuda", "Hirofumi Hamamura", "Fumiyasu Hirose", "Nobuaki Kawato"], "http://portal.acm.org/citation.cfm?id=285730.285767", 6], ["Algorithm for Vectorizing Logic Simulation and Evaluation of \"VELVET\" Performance.", ["Yoshiharu Kazama", "Yoshiaki Kinoshita", "Motonobu Nagafuji", "Hiroshi Murayama"], "http://portal.acm.org/citation.cfm?id=285730.285768", 6], ["A Structural Representation for VLSI Design.", ["Richard Barth", "Bertrand Serlet"], "http://portal.acm.org/citation.cfm?id=285730.285769", 6], ["Parameterized Schematics.", ["Richard Barth", "Bertrand Serlet", "Pradeep S. Sindhu"], "http://portal.acm.org/citation.cfm?id=285730.285770", 7], ["Patchwork: Layout from Schematic Annotations.", ["Richard Barth", "Louis Monier", "Bertrand Serlet"], "http://portal.acm.org/citation.cfm?id=285730.285771", 6], ["What Is a Design Automation Framework, Anyway? (panel).", ["Wayne H. Wolf"], "http://portal.acm.org/citation.cfm?id=285730.286218", 0], ["A Database Management System for a VLSI Design System.", ["Gwo-Dong Chen", "Tai-Ming Parng"], "http://portal.acm.org/citation.cfm?id=285730.285772", 6], ["An Enhanced Data Model for CAD/CAM Database Systems.", ["Ying-Kuei Yang"], "http://portal.acm.org/citation.cfm?id=285730.285773", 6], ["Browsing in Chip Design Database.", ["David Gedye", "Randy H. Katz"], "http://portal.acm.org/citation.cfm?id=285730.285774", 6], ["Versions and Change Notification in an Object-Oriented Database System.", ["Hong-Tai Chou", "Won Kim"], "http://portal.acm.org/citation.cfm?id=285730.285775", 7], ["An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits.", ["Foong-Charn Chang", "Chin-Fu Chen", "Prasad Subramaniam"], "http://portal.acm.org/citation.cfm?id=285730.285776", 6], ["Delay Modeling and Time of Bipolar Digital Circuits.", ["Daniel G. Saab", "Andrew T. Yang", "Ibrahim N. Hajj"], "http://portal.acm.org/citation.cfm?id=285730.285777", 6], ["Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits.", ["Richard Burch", "Farid N. Najm", "Ping Yang", "Dale E. Hocevar"], "http://portal.acm.org/citation.cfm?id=285730.285778", 6], ["Improved Methods of Simulating RLC Couple and Uncoupled Transmission Lines Based on the Method of Characteristics.", ["Carol V. Gura", "Jacob A. Abraham"], "http://portal.acm.org/citation.cfm?id=285730.285779", 6], ["Performance of a New Annealing Schedule.", ["Jimmy Lam", "Jean-Marc Delosme"], "http://portal.acm.org/citation.cfm?id=285730.285780", 6], ["Clustering Based Simulated Annealing for Standard Cell Placement.", ["Sivanarayana Mallela", "Lov K. Grover"], "http://portal.acm.org/citation.cfm?id=285730.285781", 6], ["Proud: A Fast Sea-of-Gates Placement Algorithm.", ["Ren-Song Tsay", "Ernest S. Kuh", "Chi-Ping Hsu"], "http://portal.acm.org/citation.cfm?id=285730.285782", 6], ["A Quadratic Metric with a Simple Solution Scheme for Initial Placement.", ["Lawrence T. Pillage", "Ronald A. Rohrer"], "http://portal.acm.org/citation.cfm?id=285730.285783", 6], ["Tutorial on High-Level Synthesis.", ["Michael C. McFarland", "Alice C. Parker", "Raul Camposano"], "http://portal.acm.org/citation.cfm?id=285730.285784", 7], ["The System Architect's Workbench.", ["Donald E. Thomas", "Elizabeth M. Dirkes", "Robert A. Walker", "Jayanth V. Rajan", "John A. Nestor", "Robert L. Blackburn"], "http://portal.acm.org/citation.cfm?id=285730.285785", 7], ["A Context Mechanism to Control Sharing in a Design Database.", ["Denise J. Ecklund", "Fred M. Tonge"], "http://portal.acm.org/citation.cfm?id=285730.285786", 7], ["Object Type Oriented Data Modeling for VLSI Data Management.", ["Pieter van der Wolf", "T. G. R. van Leuken"], "http://portal.acm.org/citation.cfm?id=285730.285787", 6], ["Concurrency Control in a VLSI Design Database.", ["Ing Widya", "T. G. R. van Leuken", "Pieter van der Wolf"], "http://portal.acm.org/citation.cfm?id=285730.285788", 6], ["Automated Design Software for Switched-Capacitor IC's with Symbolic Simulator SCYMBAL.", ["Agnieszka Konczykowska", "M. Bon"], "http://portal.acm.org/citation.cfm?id=285730.285789", 6], ["Analog Compilation Based on Successive Decompositions.", ["E. Berkcan", "Manuel A. dAbreu", "W. Laughton"], "http://portal.acm.org/citation.cfm?id=285730.285790", 7], ["Model Development and Verification for High Level Analog Blocks.", ["Chandramouli Visweswariah", "Rakesh Chadha", "Chin-Fu Chen"], "http://portal.acm.org/citation.cfm?id=285730.285791", 7], ["Symbolic Layout Compaction Review.", ["David G. Boyer"], "http://portal.acm.org/citation.cfm?id=285730.285792", 7], ["Compaction with Incremental Over-Constraint Resolution.", ["Werner L. Schiele"], "http://portal.acm.org/citation.cfm?id=285730.285793", 6], ["An Efficient Compactor for 45\u00b0 Layout.", ["David Marple", "Michiel Smulders", "Henk Hegen"], "http://portal.acm.org/citation.cfm?id=285730.285794", 7], ["MILO: A Microarchitecture and Logic Optimizer.", ["Nels Vander Zanden", "Daniel Gajski"], "http://portal.acm.org/citation.cfm?id=285730.285795", 6], ["BECOME: Behavior Level Circuit Synthesis Based on Structure Mapping.", ["Ruey-Sing Wei", "Steven G. Rothweiler", "Jing-Yang Jou"], "http://portal.acm.org/citation.cfm?id=285730.285796", 6], ["Bridge: A Versatile Behavioral Synthesis System.", ["Chia-Jeng Tseng", "Ruey-Sing Wei", "Steven G. Rothweiler", "Michael M. Tong", "Ajoy K. Bose"], "http://portal.acm.org/citation.cfm?id=285730.285797", 6], ["PLAYGROUND: Minimization of PLAs with Mixed Ground True Outputs.", ["Chin-Long Wey", "Tsin-Yuan Chang"], "http://portal.acm.org/citation.cfm?id=285730.285798", 6], ["A Fast Algorithm to Minimize Multi-Output Mixed-Polarity Generalized Reed-Muller Forms.", ["Martin Helliwell", "Marek A. Perkowski"], "http://portal.acm.org/citation.cfm?id=285730.285799", 6], ["A Kernel-Finding State Assignment Algorithm for Multi-Level Logic.", ["Wayne H. Wolf", "Kurt Keutzer", "Janaki Akella"], "http://portal.acm.org/citation.cfm?id=285730.285800", 6], ["A High Packing Density Module Generator for CMOS Logic Cells.", ["Yoichi Shiraishi", "Junya Sakemi", "Makoto Kutsuwada", "Akira Tsukizoe", "Takashi Satoh"], "http://portal.acm.org/citation.cfm?id=285730.285801", 6], ["SOLO: A Generator of Efficient Layouts from Optimized MOS Circuit Schematics.", ["Donald G. Baltus", "Jonathan Allen"], "http://portal.acm.org/citation.cfm?id=285730.285802", 8], ["An Electrical Optimizer that Considers Physical Layout.", ["Fred W. Obermeier", "Randy H. Katz"], "http://portal.acm.org/citation.cfm?id=285730.285803", 7], ["Analyzing CMOS Power Supply Networks Using Ariel.", ["Don Stark", "Mark Horowitz"], "http://portal.acm.org/citation.cfm?id=285730.285804", 5], ["RISCE - A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification.", ["Volker Henkel", "Ulrich Golze"], "http://portal.acm.org/citation.cfm?id=285730.285805", 6], ["Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2.", ["Kuang-Wei Chiang", "Surendra Nahar", "Chi-Yuan Lo"], "http://portal.acm.org/citation.cfm?id=285730.285806", 5], ["CAD Tool Needs for System Designers.", ["Randal E. Bryant"], "http://portal.acm.org/citation.cfm?id=285730.286219", 0], ["High-Level Synthesis: Current Status and Future Directions.", ["Gaetano Borriello", "Ewald Detjens"], "http://portal.acm.org/citation.cfm?id=285730.285807", 6], ["HERCULES - a System for High-Level Synthesis.", ["Giovanni De Micheli", "David C. Ku"], "http://portal.acm.org/citation.cfm?id=285730.285808", 6], ["Design Process Model in the Yorktown Silicon Compiler.", ["Raul Camposano"], "http://portal.acm.org/citation.cfm?id=285730.285809", 6], ["Fast Incremental Circuit Analysis Using Extracted Hierarchy.", ["Derek L. Beatty", "Randal E. Bryant"], "http://portal.acm.org/citation.cfm?id=285730.285810", 6], ["Incremental-in-time Algorithm for Digital Simulation.", ["Kiyoung Choi", "Sun Young Hwang", "Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.285811", 5], ["A Dynamically-Directed Switch Model for MOS Logic Simulation.", ["Dan Adler"], "http://portal.acm.org/citation.cfm?id=285730.285812", 6], ["A Circuit Comparison System with Rule-Based Functional Isomorphism Checking.", ["Makoto Takashima", "Atsuhiko Ikeuchi", "Shoichi Kojima", "Toshikazu Tanaka", "Tamaki Saitou", "Jun-ichi Sakata"], "http://portal.acm.org/citation.cfm?id=285730.285813", 5], ["LOGEX - an Automatic Logic Extractor Form Transistor to Gate Level for CMOS Technology.", ["Michael Boehner"], "http://portal.acm.org/citation.cfm?id=285730.285814", 6], ["A Prolog-Based Connectivity Verification Tool.", ["Alexander C. Papaspyrdis"], "http://portal.acm.org/citation.cfm?id=285730.285815", 5], ["Will Cell Generation Displace Standard Cells?", ["Alfred E. Dunlop"], "http://portal.acm.org/citation.cfm?id=285730.286220", 0], ["CORAL II: Linking Behavior and Structure in an IC Design System.", ["Robert L. Blackburn", "Donald E. Thomas", "Patti M. Koenig"], "http://portal.acm.org/citation.cfm?id=285730.285816", 7], ["Splicer: A Heuristic Approach to Connectivity Binding.", ["Barry M. Pangre"], "http://portal.acm.org/citation.cfm?id=285730.285817", 6], ["Module Selection for Pipelined Synthesis.", ["Rajiv Jain", "Alice C. Parker", "Nohbyung Park"], "http://portal.acm.org/citation.cfm?id=285730.285818", 6], ["The Use of Petri Nets for Modeling Pipelined Processors.", ["Rami R. Razouk"], "http://portal.acm.org/citation.cfm?id=285730.285819", 6], ["Fast Algorithm for Optimal Layer Assignment.", ["Yue-Sun Kuo", "T. C. Chern", "Wei-Kuan Shih"], "http://portal.acm.org/citation.cfm?id=285730.285820", 6], ["Connectivity Biased Channel Construction and Ordering for Building-Block Layout.", ["H. Cai"], "http://portal.acm.org/citation.cfm?id=285730.285821", 6], ["A New Approach to the Pin Assignment Problem.", ["Xianji Yao", "Masaaki Yamada", "C. L. Liu"], "http://portal.acm.org/citation.cfm?id=285730.285822", 7], ["The Constrained Via Minimization Problem for PCB and VLSI Design.", ["Xiao-Ming Xiong", "Ernest S. Kuh"], "http://portal.acm.org/citation.cfm?id=285730.285823", 6], ["Micro-operation Perturbations in Chip Level Fault Modeling.", ["Chien-Hung Chao", "F. Gail Gray"], "http://portal.acm.org/citation.cfm?id=285730.285824", 4], ["A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits.", ["Fredrick J. Hill", "Eltayeb Abuelyamen", "Wei-Kang Huang", "Guo-Qiang Shen"], "http://portal.acm.org/citation.cfm?id=285730.285825", 4], ["Switch Level Random Pattern Testability Analysis.", ["Mehmet A. Cirit"], "http://portal.acm.org/citation.cfm?id=285730.285826", 4], ["Dytest: A Self-Learning Algorithm Using Dynamic Testability Measures to Accelerate Test Generation.", ["Weiwei Mao", "Michael D. Ciletti"], "http://portal.acm.org/citation.cfm?id=285730.285827", 6], ["CATAPULT: Concurrent Automatic Testing Allowing Parallelization and Using Limited Topology.", ["Rhonda Kay Gaede", "Don E. Ross", "M. Ray Mercer", "Kenneth M. Butler"], "http://portal.acm.org/citation.cfm?id=285730.285828", 4], ["A Graph Compaction Approach to Fault Simulation.", ["Dov Harel", "Balakrishnan Krishnamurthy"], "http://portal.acm.org/citation.cfm?id=285730.285829", 4], ["Automatic Functional Test Program Generation for Microprocessors.", ["Chen-Shang Lin", "Hong-Fa Ho"], "http://portal.acm.org/citation.cfm?id=285730.285830", 4], ["Spare Allocation and Reconfiguration in Large Area VLSI.", ["Sy-Yen Kuo", "W. Kent Fuchs"], "http://portal.acm.org/citation.cfm?id=285730.285831", 4], ["A Data Structure for Circuit Net Lists.", ["Steve Meyer"], "http://portal.acm.org/citation.cfm?id=285730.285832", 4], ["The Architecture of a Highly Integrated Simulation System.", ["Michel Heydemann", "Alain Plaignaud", "Daniel Dure"], "http://portal.acm.org/citation.cfm?id=285730.285833", 5], ["Circuit Compilers don't have to be Slow.", ["William C. Diss"], "http://portal.acm.org/citation.cfm?id=285730.285834", 6], ["Constraint Propagation in an Object-Oriented IC Design Environment.", ["Tai A. Ly", "Emil F. Girczyc"], "http://portal.acm.org/citation.cfm?id=285730.285835", 6], ["Design Automation for the Component Parts Industry.", ["Sheldon S. L. Chang"], "http://portal.acm.org/citation.cfm?id=285730.285836", 4], ["Automatic Building of Graphs for Rectangular Dualisation.", ["Marwan A. Jabri"], "http://portal.acm.org/citation.cfm?id=285730.285837", 4], ["Automatic Layout Procedures for Serial Routing Devices.", ["Yasushi Ogawa", "Hidekazu Terai", "Tokinori Kozawa"], "http://portal.acm.org/citation.cfm?id=285730.285838", 4], ["A Digit-Serial Silicon Compiler.", ["Richard I. Hartley", "Peter F. Corbett"], "http://portal.acm.org/citation.cfm?id=285730.285839", 4], ["DECOMPOSER: A Synthesizer for Systolic Systems.", ["Pao-Po Hou", "Robert Michael Owens", "Mary Jane Irwin"], "http://portal.acm.org/citation.cfm?id=285730.285840", 4], ["SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture.", ["Thomas Bergstraesser", "Jurgen Gessner", "Karlheinz Hafner", "Stefan Wallstab"], "http://portal.acm.org/citation.cfm?id=285730.285841", 4], ["Routing Algorithm for Gate Array Macro Cells.", ["Atreyi Chakraverti", "Moon-Jung Chung"], "http://portal.acm.org/citation.cfm?id=285730.285842", 5], ["How to Obtain More Compactable Channel Routing Solutions.", ["Jingsheng Cong", "D. F. Wong"], "http://portal.acm.org/citation.cfm?id=285730.285843", 4], ["A Channelless, Multilayer Router.", ["R. Eric Lunow"], "http://portal.acm.org/citation.cfm?id=285730.285844", 5], ["An Interactive Maze Router with Hints.", ["Michael H. Arnold", "Walter S. Scott"], "http://portal.acm.org/citation.cfm?id=285730.285845", 5], ["Improved Channel Routing by Via Minimization and Shifting.", ["Chung-Kuan Cheng", "David N. Deutsch"], "http://portal.acm.org/citation.cfm?id=285730.285846", 4], ["The Min-cut Shuffle: Toward a Solution for the Global Effect Problem of Min-cut Placement.", ["Inderpal S. Bhandari", "Mark Hirsch", "Daniel P. Siewiorek"], "http://portal.acm.org/citation.cfm?id=285730.285847", 5], ["Fault Simulation in a Distributed Environment.", ["Patrick A. Duba", "Rabindra K. Roy", "Jacob A. Abraham", "William A. Rogers"], "http://portal.acm.org/citation.cfm?id=285730.285848", 6], ["The Performance of the Concurrent Fault Simulation Algorithms in MOZART.", ["Silvano Gai", "Pier Luca Montessoro", "Fabio Somenzi"], "http://portal.acm.org/citation.cfm?id=285730.285849", 6], ["An Approach to Fast Hierarchical Fault Simulation.", ["Akira Motohara", "Motohide Murakami", "Miki Urano", "Yasuo Masuda", "Masahide Sugano"], "http://portal.acm.org/citation.cfm?id=285730.285850", 6], ["Why Partial Design Verification Works Better Than It Should.", ["Jacob Savir"], "http://portal.acm.org/citation.cfm?id=285730.285851", 4], ["Advances in Functional Abstraction from Structure.", ["Richard H. Lathrop", "Robert J. Hall", "Gavan Duffy", "K. Mark Alexander", "Robert S. Kirk"], "http://portal.acm.org/citation.cfm?id=285730.285852", 4], ["Hardware Logic Simulation by Compilation.", ["Craig Hansen"], "http://portal.acm.org/citation.cfm?id=285730.285853", 5], ["Clock Event Suppression Algorithm of VELVET and Its Application to S-820 Development.", ["Yoshio Takamine", "Shunsuke Miyamoto", "Shigeo Nagashima", "Masayuki Miyoshi", "Shun Kawabe"], "http://portal.acm.org/citation.cfm?id=285730.285854", 4], ["A Path Selection Algorithm for Timing Analysis.", ["H. C. Yen", "Subbarao Ghanta", "David Hung-Chang Du"], "http://portal.acm.org/citation.cfm?id=285730.285855", 4], ["Algorithms for Timing Requirement Analysis and Generation.", ["Steven K. Sherman"], "http://portal.acm.org/citation.cfm?id=285730.285856", 4]]