;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 130, 9
	ADD #0, -0
	ADD #0, -0
	SUB <0, @2
	SUB <0, @2
	MOV 0, -2
	SUB <0, @2
	SUB 300, 90
	JMZ -7, @-20
	SLT 102, 620
	ADD @70, 4
	SUB 130, @509
	ADD @70, 4
	SUB @2, -1
	CMP #210, 60
	JMN -10, <-802
	DAT #0, <-2
	SPL 0, <-2
	SPL <2, -1
	SUB @127, 106
	SPL <70, @2
	SPL 100, 600
	SPL 100, #640
	SUB 100, 600
	SUB @70, 2
	SUB @70, 2
	ADD @70, 4
	ADD 260, @26
	JMN -10, <-802
	DAT #0, <-2
	CMP @70, 4
	MOV -7, <-20
	JMZ 260, <20
	MOV -7, <-20
	ADD 260, @20
	ADD 260, @20
	SUB -5, 402
	ADD 210, 30
	ADD 705, <-26
	SPL @50
	JMZ 130, 9
	CMP -7, <-420
	MOV -1, <-20
	ADD 270, 60
	SPL 0, <-2
	ADD 706, <40
	MOV -1, <-20
	MOV -7, <-20
	SUB <0, @2
	MOV 0, -2
