Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: timer2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "timer2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "timer2"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : timer2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Duy/Desktop/divide.vhd" in Library work.
Architecture dividerpackage of Entity dividerpackage is up to date.
Compiling vhdl file "C:/Users/Duy/ISE Projects/timer2/timer2.vhd" in Library work.
Entity <timer2> compiled.
Entity <timer2> (Architecture <behavior>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <timer2> in library <work> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <timer2> in library <work> (Architecture <behavior>).
WARNING:Xst:819 - "C:/Users/Duy/ISE Projects/timer2/timer2.vhd" line 84: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <six>
WARNING:Xst:819 - "C:/Users/Duy/ISE Projects/timer2/timer2.vhd" line 94: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <go>
WARNING:Xst:819 - "C:/Users/Duy/ISE Projects/timer2/timer2.vhd" line 115: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sixty>
WARNING:Xst:819 - "C:/Users/Duy/ISE Projects/timer2/timer2.vhd" line 122: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ten>
WARNING:Xst:819 - "C:/Users/Duy/ISE Projects/timer2/timer2.vhd" line 128: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ten>
WARNING:Xst:819 - "C:/Users/Duy/ISE Projects/timer2/timer2.vhd" line 134: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ten>
WARNING:Xst:819 - "C:/Users/Duy/ISE Projects/timer2/timer2.vhd" line 140: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ten>
Entity <timer2> analyzed. Unit <timer2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <timer2>.
    Related source file is "C:/Users/Duy/ISE Projects/timer2/timer2.vhd".
WARNING:Xst:646 - Signal <tsec2<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tsec1<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmin2<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmin1<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ten> is used but never assigned. This sourceless signal will be automatically connected to value 001010.
WARNING:Xst:653 - Signal <sixty> is used but never assigned. This sourceless signal will be automatically connected to value 000000111100.
WARNING:Xst:653 - Signal <six> is used but never assigned. This sourceless signal will be automatically connected to value 111100.
WARNING:Xst:646 - Signal <seconds<11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <minutes<11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dp_value> is used but never assigned. This sourceless signal will be automatically connected to value 1101.
    Register <stop> equivalent to <done> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 9                                              |
    | Clock              | clock_7segment            (rising_edge)        |
    | Reset              | state$cmp_eq0000          (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000000001               |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <go>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <done>.
    Found 7-bit register for signal <seg>.
    Found 1-bit register for signal <dp>.
    Found 4-bit register for signal <an>.
    Found 1-bit register for signal <clock_7segment>.
    Found 32-bit comparator greatequal for signal <clock_7segment$cmp_ge0000> created at line 54.
    Found 32-bit comparator less for signal <clock_7segment$cmp_lt0000> created at line 56.
    Found 32-bit comparator less for signal <clock_7segment$cmp_lt0001> created at line 54.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit up counter for signal <counter0>.
    Found 12-bit adder for signal <p1$addsub0000> created at line 48.
    Found 12-bit adder for signal <p1$addsub0001> created at line 48.
    Found 12-bit adder for signal <p1$addsub0002> created at line 48.
    Found 12-bit adder for signal <p1$addsub0003> created at line 48.
    Found 12-bit adder for signal <p1$addsub0004> created at line 48.
    Found 12-bit adder for signal <p1$addsub0005> created at line 48.
    Found 12-bit adder for signal <p1$addsub0006> created at line 48.
    Found 12-bit adder for signal <p1$addsub0007> created at line 48.
    Found 12-bit adder for signal <p1$addsub0008> created at line 48.
    Found 12-bit adder for signal <p1$addsub0009> created at line 48.
    Found 12-bit adder for signal <p1$addsub0010> created at line 48.
    Found 12-bit subtractor for signal <p1$sub0000> created at line 45.
    Found 12-bit subtractor for signal <p1$sub0001> created at line 45.
    Found 12-bit subtractor for signal <p1$sub0002> created at line 45.
    Found 12-bit subtractor for signal <p1$sub0003> created at line 45.
    Found 12-bit subtractor for signal <p1$sub0004> created at line 45.
    Found 12-bit subtractor for signal <p1$sub0005> created at line 45.
    Found 12-bit subtractor for signal <p1$sub0006> created at line 45.
    Found 12-bit subtractor for signal <p1$sub0007> created at line 45.
    Found 12-bit subtractor for signal <p1$sub0008> created at line 45.
    Found 12-bit subtractor for signal <p1$sub0009> created at line 45.
    Found 12-bit subtractor for signal <p1$sub0010> created at line 45.
    Found 12-bit subtractor for signal <p1$sub0011> created at line 45.
    Found 6-bit adder for signal <p11$addsub0000> created at line 27.
    Found 6-bit adder for signal <p11$addsub0001> created at line 27.
    Found 6-bit adder for signal <p11$addsub0002> created at line 27.
    Found 6-bit adder for signal <p11$addsub0003> created at line 27.
    Found 6-bit adder for signal <p11$addsub0004> created at line 27.
    Found 6-bit subtractor for signal <p11$sub0000> created at line 24.
    Found 6-bit subtractor for signal <p11$sub0001> created at line 24.
    Found 6-bit subtractor for signal <p11$sub0002> created at line 24.
    Found 6-bit subtractor for signal <p11$sub0003> created at line 24.
    Found 6-bit subtractor for signal <p11$sub0004> created at line 24.
    Found 6-bit subtractor for signal <p11$sub0005> created at line 24.
    Found 6-bit adder for signal <p13$addsub0000> created at line 27.
    Found 6-bit adder for signal <p13$addsub0001> created at line 27.
    Found 6-bit adder for signal <p13$addsub0002> created at line 27.
    Found 6-bit adder for signal <p13$addsub0003> created at line 27.
    Found 6-bit adder for signal <p13$addsub0004> created at line 27.
    Found 6-bit subtractor for signal <p13$sub0000> created at line 24.
    Found 6-bit subtractor for signal <p13$sub0001> created at line 24.
    Found 6-bit subtractor for signal <p13$sub0002> created at line 24.
    Found 6-bit subtractor for signal <p13$sub0003> created at line 24.
    Found 6-bit subtractor for signal <p13$sub0004> created at line 24.
    Found 6-bit subtractor for signal <p13$sub0005> created at line 24.
    Found 6x6-bit multiplier for signal <product>.
    Found 12-bit adder for signal <seconds$addsub0000> created at line 48.
    Found 1-bit register for signal <SlowClock>.
    Found 32-bit comparator greatequal for signal <SlowClock$cmp_ge0000> created at line 71.
    Found 32-bit comparator less for signal <SlowClock$cmp_lt0000> created at line 73.
    Found 32-bit comparator less for signal <SlowClock$cmp_lt0001> created at line 71.
    Found 12-bit down counter for signal <temp>.
    Found 6-bit adder for signal <tmin1$addsub0000> created at line 48.
    Found 6-bit adder for signal <tsec1$addsub0000> created at line 48.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred  48 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   6 Comparator(s).
Unit <timer2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 6x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 48
 12-bit adder                                          : 12
 12-bit subtractor                                     : 12
 6-bit adder                                           : 12
 6-bit subtractor                                      : 12
# Counters                                             : 3
 12-bit down counter                                   : 1
 32-bit up counter                                     : 2
# Registers                                            : 6
 1-bit register                                        : 4
 4-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:5]> with one-hot encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 00001
 00000000000000000000000000000001 | 00010
 00000000000000000000000000000010 | 00100
 00000000000000000000000000000011 | 01000
 00000000000000000000000000000100 | 10000
----------------------------------------------
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block go.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch done hinder the constant cleaning in the block timer2.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 1
 6x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 48
 11-bit adder                                          : 11
 12-bit subtractor                                     : 12
 4-bit adder                                           : 2
 5-bit adder                                           : 10
 6-bit adder                                           : 1
 6-bit subtractor                                      : 12
# Counters                                             : 3
 12-bit down counter                                   : 1
 32-bit up counter                                     : 2
# Registers                                            : 15
 Flip-Flops                                            : 15
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch done hinder the constant cleaning in the block timer2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch go hinder the constant cleaning in the block timer2.
   You should achieve better results by setting this init to 1.

Optimizing unit <timer2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block timer2, actual ratio is 29.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : timer2.ngr
Top Level Output File Name         : timer2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 967
#      GND                         : 1
#      INV                         : 70
#      LUT1                        : 126
#      LUT2                        : 16
#      LUT3                        : 121
#      LUT4                        : 89
#      LUT4_L                      : 3
#      MUXCY                       : 273
#      MUXF5                       : 23
#      VCC                         : 1
#      XORCY                       : 244
# FlipFlops/Latches                : 97
#      FDCPE                       : 12
#      FDE                         : 9
#      FDR                         : 68
#      FDRE                        : 3
#      FDS                         : 1
#      FDSE                        : 3
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 7
#      OBUF                        : 13
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      229  out of    960    23%  
 Number of Slice Flip Flops:             97  out of   1920     5%  
 Number of 4 input LUTs:                425  out of   1920    22%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of     83    25%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 66    |
clock_7segment                     | NONE(seg_0)            | 17    |
SlowClock                          | NONE(done)             | 13    |
go_not0001(go_not00011:O)          | NONE(*)(go)            | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+------------------------+-------+
Control Signal                       | Buffer(FF name)        | Load  |
-------------------------------------+------------------------+-------+
temp_0__and0000(temp_0__and00001:O)  | NONE(temp_0)           | 1     |
temp_0__and0001(temp_0__and00011:O)  | NONE(temp_0)           | 1     |
temp_10__and0000(temp_10__and00001:O)| NONE(temp_10)          | 1     |
temp_10__and0001(temp_10__and00011:O)| NONE(temp_10)          | 1     |
temp_11__and0000(temp_11__and00001:O)| NONE(temp_11)          | 1     |
temp_11__and0001(temp_11__and00011:O)| NONE(temp_11)          | 1     |
temp_1__and0000(temp_1__and00001:O)  | NONE(temp_1)           | 1     |
temp_1__and0001(temp_1__and00011:O)  | NONE(temp_1)           | 1     |
temp_2__and0000(temp_2__and00001:O)  | NONE(temp_2)           | 1     |
temp_2__and0001(temp_2__and00011:O)  | NONE(temp_2)           | 1     |
temp_3__and0000(temp_3__and00001:O)  | NONE(temp_3)           | 1     |
temp_3__and0001(temp_3__and00011:O)  | NONE(temp_3)           | 1     |
temp_4__and0000(temp_4__and00001:O)  | NONE(temp_4)           | 1     |
temp_4__and0001(temp_4__and00011:O)  | NONE(temp_4)           | 1     |
temp_5__and0000(temp_5__and00001:O)  | NONE(temp_5)           | 1     |
temp_5__and0001(temp_5__and00011:O)  | NONE(temp_5)           | 1     |
temp_6__and0000(temp_6__and00001:O)  | NONE(temp_6)           | 1     |
temp_6__and0001(temp_6__and00011:O)  | NONE(temp_6)           | 1     |
temp_7__and0000(temp_7__and00001:O)  | NONE(temp_7)           | 1     |
temp_7__and0001(temp_7__and00011:O)  | NONE(temp_7)           | 1     |
temp_8__and0000(temp_8__and00001:O)  | NONE(temp_8)           | 1     |
temp_8__and0001(temp_8__and00011:O)  | NONE(temp_8)           | 1     |
temp_9__and0000(temp_9__and00001:O)  | NONE(temp_9)           | 1     |
temp_9__and0001(temp_9__and00011:O)  | NONE(temp_9)           | 1     |
-------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.989ns (Maximum Frequency: 166.968MHz)
   Minimum input arrival time before clock: 6.999ns
   Maximum output required time after clock: 4.134ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.989ns (frequency: 166.968MHz)
  Total number of paths / destination ports: 4752 / 132
-------------------------------------------------------------------------
Delay:               5.989ns (Levels of Logic = 15)
  Source:            counter0_7 (FF)
  Destination:       counter0_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: counter0_7 to counter0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  counter0_7 (counter0_7)
     LUT1:I0->O            1   0.612   0.000  Mcompar_SlowClock_cmp_ge0000_cy<0>_rt (Mcompar_SlowClock_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcompar_SlowClock_cmp_ge0000_cy<0> (Mcompar_SlowClock_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_SlowClock_cmp_ge0000_cy<1> (Mcompar_SlowClock_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_SlowClock_cmp_ge0000_cy<2> (Mcompar_SlowClock_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_SlowClock_cmp_ge0000_cy<3> (Mcompar_SlowClock_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_SlowClock_cmp_ge0000_cy<4> (Mcompar_SlowClock_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_SlowClock_cmp_ge0000_cy<5> (Mcompar_SlowClock_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_SlowClock_cmp_ge0000_cy<6> (Mcompar_SlowClock_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_SlowClock_cmp_ge0000_cy<7> (Mcompar_SlowClock_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_SlowClock_cmp_ge0000_cy<8> (Mcompar_SlowClock_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_SlowClock_cmp_ge0000_cy<9> (Mcompar_SlowClock_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_SlowClock_cmp_ge0000_cy<10> (Mcompar_SlowClock_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_SlowClock_cmp_ge0000_cy<11> (Mcompar_SlowClock_cmp_ge0000_cy<11>)
     MUXCY:CI->O           2   0.399   0.410  Mcompar_SlowClock_cmp_ge0000_cy<12> (Mcompar_SlowClock_cmp_ge0000_cy<12>)
     LUT3:I2->O           32   0.612   1.073  counter0_and00001 (counter0_and0000)
     FDR:R                     0.795          counter0_0
    ----------------------------------------
    Total                      5.989ns (3.903ns logic, 2.086ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_7segment'
  Clock period: 4.897ns (frequency: 204.196MHz)
  Total number of paths / destination ports: 98 / 37
-------------------------------------------------------------------------
Delay:               4.897ns (Levels of Logic = 5)
  Source:            state_FSM_FFd3 (FF)
  Destination:       seg_3 (FF)
  Source Clock:      clock_7segment rising
  Destination Clock: clock_7segment rising

  Data Path: state_FSM_FFd3 to seg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.514   0.882  state_FSM_FFd3 (state_FSM_FFd3)
     LUT4:I3->O            3   0.612   0.481  seg_mux0000<3>11 (N12)
     LUT4:I2->O            1   0.612   0.000  seg_mux0000<3>135_F (N59)
     MUXF5:I0->O           1   0.278   0.360  seg_mux0000<3>135 (seg_mux0000<3>135)
     LUT4:I3->O            1   0.612   0.000  seg_mux0000<3>170_F (N79)
     MUXF5:I0->O           1   0.278   0.000  seg_mux0000<3>170 (seg_mux0000<3>)
     FDE:D                     0.268          seg_3
    ----------------------------------------
    Total                      4.897ns (3.174ns logic, 1.723ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SlowClock'
  Clock period: 4.980ns (frequency: 200.809MHz)
  Total number of paths / destination ports: 103 / 25
-------------------------------------------------------------------------
Delay:               4.980ns (Levels of Logic = 14)
  Source:            temp_0 (FF)
  Destination:       temp_11 (FF)
  Source Clock:      SlowClock rising
  Destination Clock: SlowClock rising

  Data Path: temp_0 to temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           12   0.514   0.969  temp_0 (temp_0)
     LUT1:I0->O            1   0.612   0.000  temp_Msub__sub0000_cy<0>_rt (temp_Msub__sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  temp_Msub__sub0000_cy<0> (temp_Msub__sub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  temp_Msub__sub0000_cy<1> (temp_Msub__sub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  temp_Msub__sub0000_cy<2> (temp_Msub__sub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  temp_Msub__sub0000_cy<3> (temp_Msub__sub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  temp_Msub__sub0000_cy<4> (temp_Msub__sub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  temp_Msub__sub0000_cy<5> (temp_Msub__sub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  temp_Msub__sub0000_cy<6> (temp_Msub__sub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  temp_Msub__sub0000_cy<7> (temp_Msub__sub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  temp_Msub__sub0000_cy<8> (temp_Msub__sub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  temp_Msub__sub0000_cy<9> (temp_Msub__sub0000_cy<9>)
     MUXCY:CI->O           0   0.052   0.000  temp_Msub__sub0000_cy<10> (temp_Msub__sub0000_cy<10>)
     XORCY:CI->O           1   0.699   0.387  temp_Msub__sub0000_xor<11> (temp__sub0000<11>)
     LUT3:I2->O            1   0.612   0.000  temp_Q_mux0000<11>1 (temp_Q_mux0000<11>)
     FDCPE:D                   0.268          temp_11
    ----------------------------------------
    Total                      4.980ns (3.624ns logic, 1.356ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SlowClock'
  Total number of paths / destination ports: 69 / 12
-------------------------------------------------------------------------
Offset:              6.999ns (Levels of Logic = 3)
  Source:            InitialTime<4> (PAD)
  Destination:       temp_11 (FF)
  Destination Clock: SlowClock rising

  Data Path: InitialTime<4> to temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  InitialTime_4_IBUF (InitialTime_4_IBUF)
     MULT18X18SIO:A4->P11    3   4.136   0.520  Mmult_product (product<11>)
     LUT3:I1->O            1   0.612   0.000  temp_Q_mux0000<11>1 (temp_Q_mux0000<11>)
     FDCPE:D                   0.268          temp_11
    ----------------------------------------
    Total                      6.999ns (6.122ns logic, 0.877ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_7segment'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            dp (FF)
  Destination:       dp (PAD)
  Source Clock:      clock_7segment rising

  Data Path: dp to dp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  dp (dp_OBUF)
     OBUF:I->O                 3.169          dp_OBUF (dp)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SlowClock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            done (FF)
  Destination:       done (PAD)
  Source Clock:      SlowClock rising

  Data Path: done to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.451  done (done_OBUF)
     OBUF:I->O                 3.169          done_OBUF (done)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.54 secs
 
--> 

Total memory usage is 238652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    1 (   0 filtered)

