

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Mon Aug  5 17:49:17 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.905 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.000 ns|  9.000 ns|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       70|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       51|    -|
|Register             |        -|     -|      139|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      139|      121|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln869_fu_103_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln870_fu_127_p2  |         +|   0|  0|  15|           8|           8|
    |ap_return            |       and|   0|  0|   2|           1|           1|
    |grp_fu_85_p2         |      icmp|   0|  0|  29|          64|          64|
    |or_ln870_fu_137_p2   |        or|   0|  0|   7|           7|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  70|          89|          87|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |wsp2_address0            |  14|          3|    8|         24|
    |wsp2_address1            |  14|          3|    8|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  51|         11|   18|         53|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln870_reg_186           |   1|   0|    1|          0|
    |reg_77                       |  64|   0|   64|          0|
    |reg_81                       |  64|   0|   64|          0|
    |tmp_s_reg_166                |   3|   0|    7|          4|
    |zext_ln869_reg_156           |   3|   0|    8|          5|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 139|   0|  148|          9|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------+-----+-----+------------+--------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_return      |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|wsp2_address0  |  out|    8|   ap_memory|                      wsp2|         array|
|wsp2_ce0       |  out|    1|   ap_memory|                      wsp2|         array|
|wsp2_q0        |   in|   64|   ap_memory|                      wsp2|         array|
|wsp2_address1  |  out|    8|   ap_memory|                      wsp2|         array|
|wsp2_ce1       |  out|    1|   ap_memory|                      wsp2|         array|
|wsp2_q1        |   in|   64|   ap_memory|                      wsp2|         array|
|wsp1_offset1   |   in|    3|     ap_none|              wsp1_offset1|        scalar|
|wsp2_offset3   |   in|    3|     ap_none|              wsp2_offset3|        scalar|
+---------------+-----+-----+------------+--------------------------+--------------+

