============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 24 2024  10:01:06 am
  Module:                 alu
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin result_add_reg[2]/CLK->D
     Startpoint: (R) operand_a[0]
          Clock: (R) clk
       Endpoint: (F) result_add_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     122                  
       Uncertainty:-      10                  
     Required Time:=     868                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     368                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  operand_a[0]        -       -      R     (arrival)                     10 79.8     0     0     500 
  g9300/Y             -       B->Y   F     sky130_fd_sc_hd__nand2_8       1 10.0    28    35     535 
  g9299/Y             -       A1->Y  R     sky130_fd_sc_hd__o21ai_4       3  8.6   123   145     681 
  g47/Y               -       A_N->Y R     sky130_fd_sc_hd__nand3b_1      1  3.3    68   123     804 
  g46/Y               -       B1->Y  F     sky130_fd_sc_hd__o21ai_1       1  3.0    46    64     868 
  result_add_reg[2]/D -       -      F     sky130_fd_sc_hd__dfxtp_1       1    -     -     0     868 
#----------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin result_reg[0]/CLK->D
     Startpoint: (F) operand_a[0]
          Clock: (R) clk
       Endpoint: (F) result_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      79                  
       Uncertainty:-      10                  
     Required Time:=     911                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     411                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  operand_a[0]    -       -     F     (arrival)                    10 72.2     0     0     500 
  g291/Y          -       A->Y  R     sky130_fd_sc_hd__nor2_2       1  3.9    73    83     583 
  g276/Y          -       A2->Y F     sky130_fd_sc_hd__o21ai_1      1  3.6    50    64     647 
  g274/Y          -       A->Y  R     sky130_fd_sc_hd__nand2_1      1  3.7    52    61     708 
  g273/Y          -       A->Y  F     sky130_fd_sc_hd__nand2_1      1  3.5    39    50     758 
  g8981/Y         -       B->Y  R     sky130_fd_sc_hd__nor2_1       1  3.7    93    90     849 
  g8974/Y         -       A->Y  F     sky130_fd_sc_hd__nand2_1      1  3.5    44    62     911 
  result_reg[0]/D -       -     F     sky130_fd_sc_hd__dfstp_1      1    -     -     0     911 
#----------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin result_reg[2]/CLK->D
     Startpoint: (F) op[0]
          Clock: (R) clk
       Endpoint: (R) result_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      68                  
       Uncertainty:-      10                  
     Required Time:=     922                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     421                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  op[0]           -       -     F     (arrival)                      9 59.4     0     0     500 
  g9294/Y         -       A->Y  R     sky130_fd_sc_hd__inv_6         2 15.4    40    38     538 
  g9293/Y         -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 10.8    35    45     583 
  g9297/Y         -       A->Y  R     sky130_fd_sc_hd__clkinv_4      3 11.6    31    44     627 
  g9011/Y         -       A->Y  F     sky130_fd_sc_hd__nand3_1       1  2.7    51    54     681 
  g9170/X         -       B->X  F     sky130_fd_sc_hd__and2_1        1  3.6    40   157     838 
  g8964/Y         -       B->Y  R     sky130_fd_sc_hd__nand4_1       1  3.8    80    83     921 
  result_reg[2]/D -       -     R     sky130_fd_sc_hd__dfstp_1       1    -     -     0     921 
#-----------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin result_reg[3]/CLK->D
     Startpoint: (F) op[0]
          Clock: (R) clk
       Endpoint: (R) result_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
       Uncertainty:-      10                  
     Required Time:=     921                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     421                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  op[0]           -       -     F     (arrival)                     9 59.4     0     0     500 
  g101/Y          -       A->Y  R     sky130_fd_sc_hd__nor2_1       2  6.9   147   130     630 
  g59/Y           -       B->Y  F     sky130_fd_sc_hd__nand3_1      1  3.6    68    99     729 
  g58/Y           -       A->Y  R     sky130_fd_sc_hd__nand2_1      1  5.9    72    83     812 
  g57/Y           -       A->Y  F     sky130_fd_sc_hd__inv_2        1  3.6    22    33     845 
  g8961/Y         -       B->Y  R     sky130_fd_sc_hd__nand4_1      1  3.8    81    76     921 
  result_reg[3]/D -       -     R     sky130_fd_sc_hd__dfstp_1      1    -     -     0     921 
#----------------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin result_add_reg[3]/CLK->D
     Startpoint: (F) operand_b[2]
          Clock: (R) clk
       Endpoint: (F) result_add_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      81                  
       Uncertainty:-      10                  
     Required Time:=     909                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     408                  
             Slack:=       1                  

#-----------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  operand_b[2]        -       -       F     (arrival)                      7 54.0     0     0     500 
  g1847/Y             -       B->Y    R     sky130_fd_sc_hd__nand2_1       1  3.7    52    48     548 
  g9290/Y             -       A->Y    F     sky130_fd_sc_hd__nand2_1       1  5.6    50    61     609 
  g9289/Y             -       A->Y    R     sky130_fd_sc_hd__nand2_2       2  6.1    52    61     670 
  g45/Y               -       B1_N->Y R     sky130_fd_sc_hd__a21boi_1      1  3.9   128   161     832 
  g1834/Y             -       A2->Y   F     sky130_fd_sc_hd__o21ai_1       1  3.5    50    77     908 
  result_add_reg[3]/D -       -       F     sky130_fd_sc_hd__dfstp_1       1    -     -     0     908 
#-----------------------------------------------------------------------------------------------------



Path 6: MET (1 ps) Setup Check with Pin result_subtractor_reg[3]/CLK->D
     Startpoint: (F) operand_a[1]
          Clock: (R) clk
       Endpoint: (R) result_subtractor_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      71                  
       Uncertainty:-      10                  
     Required Time:=     919                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     418                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  operand_a[1]               -       -     F     (arrival)                     13 78.2     0     0     500 
  g28/Y                      -       A->Y  R     sky130_fd_sc_hd__clkinv_8      1 10.1    20    22     522 
  g9264/Y                    -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  9.7    32    37     559 
  g23/Y                      -       B->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    64     623 
  g9032/Y                    -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 15.2    47    56     679 
  g9020/Y                    -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    53    60     739 
  g8992/Y                    -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 13.7    43    54     793 
  g8976/Y                    -       A1->Y R     sky130_fd_sc_hd__o21ai_2       1  3.8    95   126     918 
  result_subtractor_reg[3]/D -       -     R     sky130_fd_sc_hd__dfsbp_1       1    -     -     0     918 
#----------------------------------------------------------------------------------------------------------



Path 7: MET (2 ps) Setup Check with Pin a_shift_right_reg[2]/CLK->D
     Startpoint: (F) operand_b[2]
          Clock: (R) clk
       Endpoint: (R) a_shift_right_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      74                  
       Uncertainty:-      10                  
     Required Time:=     916                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     414                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  operand_b[2]           -       -     F     (arrival)                      7 54.0     0     0     500 
  g175/Y                 -       A->Y  R     sky130_fd_sc_hd__clkinv_2      1  5.9    29    27     527 
  g170/Y                 -       B->Y  F     sky130_fd_sc_hd__nand3_2       4 15.0   107   105     632 
  g9087/Y                -       A->Y  R     sky130_fd_sc_hd__inv_2         5 15.3    81   108     740 
  g55/Y                  -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  3.6    51    59     799 
  g9035/Y                -       A2->Y R     sky130_fd_sc_hd__o21ai_1       1  3.0   104   115     914 
  a_shift_right_reg[2]/D -       -     R     sky130_fd_sc_hd__dfxtp_1       1    -     -     0     914 
#------------------------------------------------------------------------------------------------------



Path 8: MET (3 ps) Setup Check with Pin result_reg[1]/CLK->D
     Startpoint: (F) op[1]
          Clock: (R) clk
       Endpoint: (R) result_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=     927                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     424                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  op[1]           -       -     F     (arrival)                    11 90.6     0     0     500 
  g9316/Y         -       A->Y  R     sky130_fd_sc_hd__inv_8        1 10.1    26    28     528 
  g9315/Y         -       A->Y  F     sky130_fd_sc_hd__nand2_4      2 10.3    33    40     568 
  g9313/Y         -       B->Y  R     sky130_fd_sc_hd__nor2_2       2  6.7   102    95     662 
  g9069/Y         -       A->Y  F     sky130_fd_sc_hd__nand2_1      1  3.6    47    65     727 
  g9199/Y         -       B->Y  R     sky130_fd_sc_hd__nand3_1      1  3.8    69    83     810 
  g9198/Y         -       A->Y  F     sky130_fd_sc_hd__nor2_1       1  3.5    36    50     861 
  g9197/Y         -       B->Y  R     sky130_fd_sc_hd__nand2_1      1  3.8    53    63     924 
  result_reg[1]/D -       -     R     sky130_fd_sc_hd__dfstp_1      1    -     -     0     924 
#----------------------------------------------------------------------------------------------



Path 9: MET (4 ps) Setup Check with Pin a_shift_left_reg[2]/CLK->D
     Startpoint: (F) operand_b[2]
          Clock: (R) clk
       Endpoint: (R) a_shift_left_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      70                  
       Uncertainty:-      10                  
     Required Time:=     920                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     416                  
             Slack:=       4                  

#-----------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  operand_b[2]          -       -     F     (arrival)                      7 54.0     0     0     500 
  g175/Y                -       A->Y  R     sky130_fd_sc_hd__clkinv_2      1  5.9    29    27     527 
  g170/Y                -       B->Y  F     sky130_fd_sc_hd__nand3_2       4 15.0   107   105     632 
  g9083/Y               -       B->Y  R     sky130_fd_sc_hd__nor2_2        2  6.7   104   123     755 
  g9076/Y               -       A->Y  F     sky130_fd_sc_hd__inv_1         1  5.4    43    62     816 
  g9037/Y               -       A2->Y R     sky130_fd_sc_hd__o21ai_2       1  3.0    87    99     916 
  a_shift_left_reg[2]/D -       -     R     sky130_fd_sc_hd__dfxtp_1       1    -     -     0     916 
#-----------------------------------------------------------------------------------------------------



Path 10: MET (5 ps) Setup Check with Pin a_shift_right_reg[0]/CLK->D
     Startpoint: (R) operand_b[1]
          Clock: (R) clk
       Endpoint: (F) a_shift_right_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      79                  
       Uncertainty:-      10                  
     Required Time:=     911                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     405                  
             Slack:=       5                  

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  operand_b[1]           -       -     R     (arrival)                     14 93.0     0     0     500 
  g1862/Y                -       A->Y  F     sky130_fd_sc_hd__inv_6         3 11.4    13    16     516 
  g173/Y                 -       A->Y  R     sky130_fd_sc_hd__nand2_2       2 13.6    88    72     588 
  g169/Y                 -       A->Y  F     sky130_fd_sc_hd__nand2_1       2  6.5    61    77     666 
  g168/Y                 -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  3.7    52    66     732 
  g167/Y                 -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  3.6    38    51     783 
  g166/Y                 -       B->Y  R     sky130_fd_sc_hd__nand2b_1      1  3.7    58    68     850 
  g9018/Y                -       B->Y  F     sky130_fd_sc_hd__nand2_1       1  3.5    45    55     905 
  a_shift_right_reg[0]/D -       -     F     sky130_fd_sc_hd__dfsbp_1       1    -     -     0     905 
#------------------------------------------------------------------------------------------------------

