|lab1_2_efes
clk => counter_2bits:aaa.clk


|lab1_2_efes|counter_2bits:aaa
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resn => cnt[0]~reg0.ACLR
resn => cnt[1]~reg0.ACLR
enable => cnt[1]~reg0.ENA
enable => cnt[0]~reg0.ENA
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK


|lab1_2_efes|and_gate:bbb
A => C.IN0
B => C.IN1
C <= C.DB_MAX_OUTPUT_PORT_TYPE


