set ::env(PROJECT_NAME) tv80s
set ::env(DESIGN_TOP) tv80s_top
set ::env(DESIGN_DIR) RTL_Benchmark/core/tv80s/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/core/tv80s/rtl/tv80s_top.v
set ::env(CLOCK_PORT) clk
set ::env(DOMAIN) core
