INFO: [HLS 200-10] Running '/home/agustinsilva447/Vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'agustinsilva447' on host 'agustinsilva447-Lenovo-G50-80' (Linux_x86_64 version 5.8.0-55-generic) on Fri Jul 09 20:11:47 -03 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.2 LTS
INFO: [HLS 200-10] In directory '/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls'
Sourcing Tcl script '/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing'.
INFO: [HLS 200-10] Adding design file 'hopfield_routing.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_hopfield_routing.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hopfield_routing.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 930.543 ; gain = 523.035 ; free physical = 1549 ; free virtual = 9480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 930.543 ; gain = 523.035 ; free physical = 1549 ; free virtual = 9480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 933.863 ; gain = 526.355 ; free physical = 1452 ; free virtual = 9414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:16) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hopfield_routing' (hopfield_routing.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 933.863 ; gain = 526.355 ; free physical = 1434 ; free virtual = 9398
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:16) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hopfield_routing' (hopfield_routing.cpp:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hopfield_routing.cpp:41:6) to (hopfield_routing.cpp:39:23) in function 'hopfield_routing'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hopfield_routing' (hopfield_routing.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 933.863 ; gain = 526.355 ; free physical = 1402 ; free virtual = 9349
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 933.863 ; gain = 526.355 ; free physical = 1400 ; free virtual = 9348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hopfield_routing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hopfield_routing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 95.35 seconds; current allocated memory: 229.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 230.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hopfield_routing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_routing/V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_routing/U_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_routing/U_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_routing/U_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_routing/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_routing/T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_routing/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_routing/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_routing/C' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_routing/l' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hopfield_routing' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'hopfield_routing_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'hopfield_routing_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hopfield_routing_fmul_32ns_32ns_32_4_max_dsp_1' to 'hopfield_routing_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hopfield_routing_fdiv_32ns_32ns_32_16_1' to 'hopfield_routing_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hopfield_routing_sitofp_32ns_32_6_1' to 'hopfield_routing_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hopfield_routing_fexp_32ns_32ns_32_9_full_dsp_1' to 'hopfield_routing_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hopfield_routing_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hopfield_routing_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hopfield_routing_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hopfield_routing_eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hopfield_routing_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hopfield_routing'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 231.991 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.05 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1058.543 ; gain = 651.035 ; free physical = 1361 ; free virtual = 9321
INFO: [VHDL 208-304] Generating VHDL RTL for hopfield_routing.
INFO: [VLOG 209-307] Generating Verilog RTL for hopfield_routing.
INFO: [HLS 200-112] Total elapsed time: 99.25 seconds; peak allocated memory: 231.991 MB.
