
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.44;
0.44
set RST_NAME "reset";
reset
set TOP_MOD_NAME "myAdder";
myAdder
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Information:  ./test.sv:17: List () of one, unnamed, port is ignored. (VER-988)
Warning:  ./test.sv:30: The statements in initial blocks are ignored. (VER-281)
Warning:  ./test.sv:31: delay controls are ignored for synthesis. (VER-176)
Warning:  ./test.sv:52: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./test.sv:13: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine myAdder line 11 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'myAdder'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{a[3] a[2] a[1] a[0] b[3] b[2] b[1] b[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
Warning: Nothing implicitly matched 'reset' (SEL-003)
{a[3] a[2] a[1] a[0] b[3] b[2] b[1] b[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'myAdder'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'myAdder_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      50.8      0.10       0.2       0.0                          
    0:00:00      50.8      0.10       0.2       0.0                          
    0:00:00      50.8      0.10       0.2       0.0                          
    0:00:00      50.8      0.10       0.2       0.0                          
    0:00:00      50.8      0.10       0.2       0.0                          
    0:00:00      48.7      0.10       0.2       0.0                          
    0:00:00      50.3      0.09       0.2       0.0                          
    0:00:00      51.1      0.08       0.2       0.0                          
    0:00:00      51.9      0.07       0.2       0.0                          
    0:00:00      55.6      0.06       0.1       0.0                          
    0:00:00      55.6      0.06       0.1       0.0                          
    0:00:00      58.5      0.06       0.1       0.0                          
    0:00:00      58.5      0.05       0.1       0.0                          
    0:00:00      58.8      0.05       0.1       0.0                          
    0:00:00      59.8      0.05       0.1       0.0                          
    0:00:00      59.1      0.05       0.1       0.0                          
    0:00:00      59.1      0.05       0.1       0.0                          
    0:00:00      59.1      0.05       0.1       0.0                          
    0:00:00      59.1      0.05       0.1       0.0                          
    0:00:00      59.1      0.05       0.1       0.0                          
    0:00:00      59.1      0.05       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      59.1      0.05       0.1       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.9      0.00       0.0       0.0                          
    0:00:00      52.1      0.00       0.0       0.0                          
    0:00:00      52.1      0.00       0.0       0.0                          
    0:00:00      52.1      0.00       0.0       0.0                          
    0:00:00      52.1      0.00       0.0       0.0                          
    0:00:00      52.1      0.00       0.0       0.0                          
    0:00:00      52.1      0.00       0.0       0.0                          
    0:00:00      52.1      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
report_area
 
****************************************
Report : area
Design : myAdder
Version: J-2014.09-SP5-2
Date   : Tue Aug 30 18:23:18 2016
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           14
Number of nets:                            40
Number of cells:                           31
Number of combinational cells:             26
Number of sequential cells:                 5
Number of macros/black boxes:               0
Number of buf/inv:                          4
Number of references:                      12

Combinational area:                 29.526000
Buf/Inv area:                        2.394000
Noncombinational area:              22.609999
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                    52.135999
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : myAdder
Version: J-2014.09-SP5-2
Date   : Tue Aug 30 18:23:18 2016
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
myAdder                5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  85.4512 uW   (87%)
  Net Switching Power  =  12.9277 uW   (13%)
                         ---------
Total Dynamic Power    =  98.3789 uW  (100%)

Cell Leakage Power     =   1.0929 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register          64.4885            0.4636          395.5116           65.3476  (  65.69%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     20.9627           12.4641          697.3480           34.1242  (  34.31%)
--------------------------------------------------------------------------------------------------
Total             85.4512 uW        12.9277 uW     1.0929e+03 nW        99.4718 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : myAdder
Version: J-2014.09-SP5-2
Date   : Tue Aug 30 18:23:18 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a[1] (input port clocked by clk)
  Endpoint: z_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  myAdder            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  a[1] (in)                                0.00       0.20 f
  U8/ZN (OAI211_X1)                        0.05       0.25 r
  U12/ZN (NAND2_X1)                        0.03       0.28 f
  U4/Z (BUF_X1)                            0.04       0.32 f
  U20/Z (XOR2_X1)                          0.07       0.39 f
  z_reg[2]/D (DFF_X1)                      0.01       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    0.44       0.44
  clock network delay (ideal)              0.00       0.44
  z_reg[2]/CK (DFF_X1)                     0.00       0.44 r
  library setup time                      -0.04       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/zli/ese507work/proj0/gates.v'.
1
quit

Thank you...
