#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: YLJ
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Sat Oct 26 18:35:19 2024
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
W: ConstraintEditor-4019: Port Bus 'o_pl_err' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_rdecer_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_rdecer_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_rdisper_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_rdisper_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_rxstatus_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_rxstatus_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_wtchdg_st_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'chk_rst' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_free_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_pll_rst_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_wtchdg_clr_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pcs_lsm_synced_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pcs_lsm_synced_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pll_lock_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_pll_done_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxlane_done_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxlane_done_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_txlane_done_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_txlane_done_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'src_rst' unspecified I/O constraint.
C: SDC-2025: Clock source 'n:U_INST/U_GTP_HSST_WRAPPER/P_RX2_CLK_FR_CORE' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'hsst_test_dut_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
I: GTP_HSST_E2 PAD pin U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_REFCLKN_1 is unused
I: GTP_HSST_E2 PAD pin U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_REFCLKP_1 is unused
I: GTP_HSST_E2 PAD pin U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_RX_SDN0 is unused
I: GTP_HSST_E2 PAD pin U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_RX_SDN1 is unused
I: GTP_HSST_E2 PAD pin U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_RX_SDP0 is unused
I: GTP_HSST_E2 PAD pin U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST.P_RX_SDP1 is unused
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net i_src_clk3 in design, driver pin P_TCLK2FABRIC[2](instance U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST) -> load pin P_RX2_CLK_FR_CORE(instance U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_i_free_clk in design, driver pin O(instance i_free_clk_ibuf) -> load pin CLK(instance U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: U_INST_CHK/N721.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: U_INST_CHK/N959.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: U_INST_CHK/N971.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N15_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N6_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N16_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N33_1_1/gateop, insts:13.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N193_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N203_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N220_1_1/gateop, insts:13.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N241_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N262_1_1/gateop, insts:14.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N276_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N193_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N203_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N220_1_1/gateop, insts:13.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N241_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N262_1_1/gateop, insts:14.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N276_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N98_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N114_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N135_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 832      | 64200         | 2                  
| LUT                   | 726      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 134           | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 45       | 296           | 16                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| HSST                  | 1        | 1             | 100                
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hsst_test_dut_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Sat Oct 26 18:35:24 2024
Action dev_map: Peak memory pool usage is 297 MB
