<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C35 (0x020B40DD)" sof_file="MIPS_System.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2024/03/24 15:26:02  #0">
      <clock name="CLOCK_50" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="256" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="KEY[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|aluop[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|aluop[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|aluop[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alusrc" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[9]" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="KEY[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|aluop[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|aluop[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|aluop[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alusrc" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[9]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="KEY[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|aluop[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|aluop[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|aluop[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|aludec:ad|funct[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|controller:c|op[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|a[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|alucont[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|b[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alu:alu|result[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alucontrol[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|aluout[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|alusrc" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_mux_2_out[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|lb_signext_out[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|datapath:dp|writedata[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|instr[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|memaddr[9]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[0]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[10]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[11]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[12]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[13]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[14]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[15]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[16]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[17]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[18]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[19]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[1]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[20]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[21]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[22]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[23]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[24]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[25]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[26]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[27]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[28]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[29]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[2]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[30]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[31]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[3]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[4]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[5]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[6]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[7]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[8]" tap_mode="classic"/>
          <wire name="mips:mips_cpu|pc[9]" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node name="mips:mips_cpu|instr" order="msb_to_lsb" type="combinatorial">
            <node data_index="273" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="273" tap_mode="classic" trigger_index="273" type="combinatorial"/>
            <node data_index="272" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="272" tap_mode="classic" trigger_index="272" type="combinatorial"/>
            <node data_index="270" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="270" tap_mode="classic" trigger_index="270" type="combinatorial"/>
            <node data_index="269" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="269" tap_mode="classic" trigger_index="269" type="combinatorial"/>
            <node data_index="268" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="268" tap_mode="classic" trigger_index="268" type="combinatorial"/>
            <node data_index="267" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="267" tap_mode="classic" trigger_index="267" type="combinatorial"/>
            <node data_index="266" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="266" tap_mode="classic" trigger_index="266" type="combinatorial"/>
            <node data_index="265" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="265" tap_mode="classic" trigger_index="265" type="combinatorial"/>
            <node data_index="264" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="264" tap_mode="classic" trigger_index="264" type="combinatorial"/>
            <node data_index="263" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="263" tap_mode="classic" trigger_index="263" type="combinatorial"/>
            <node data_index="262" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="262" tap_mode="classic" trigger_index="262" type="combinatorial"/>
            <node data_index="261" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="261" tap_mode="classic" trigger_index="261" type="combinatorial"/>
            <node data_index="259" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="259" tap_mode="classic" trigger_index="259" type="combinatorial"/>
            <node data_index="258" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="258" tap_mode="classic" trigger_index="258" type="combinatorial"/>
            <node data_index="257" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="257" tap_mode="classic" trigger_index="257" type="combinatorial"/>
            <node data_index="256" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="256" tap_mode="classic" trigger_index="256" type="combinatorial"/>
            <node data_index="255" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="255" tap_mode="classic" trigger_index="255" type="combinatorial"/>
            <node data_index="254" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="254" tap_mode="classic" trigger_index="254" type="combinatorial"/>
            <node data_index="253" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="253" tap_mode="classic" trigger_index="253" type="combinatorial"/>
            <node data_index="252" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="252" tap_mode="classic" trigger_index="252" type="combinatorial"/>
            <node data_index="251" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="251" tap_mode="classic" trigger_index="251" type="combinatorial"/>
            <node data_index="250" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="250" tap_mode="classic" trigger_index="250" type="combinatorial"/>
            <node data_index="280" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="280" tap_mode="classic" trigger_index="280" type="combinatorial"/>
            <node data_index="279" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="279" tap_mode="classic" trigger_index="279" type="combinatorial"/>
            <node data_index="278" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="278" tap_mode="classic" trigger_index="278" type="combinatorial"/>
            <node data_index="277" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="277" tap_mode="classic" trigger_index="277" type="combinatorial"/>
            <node data_index="276" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="276" tap_mode="classic" trigger_index="276" type="combinatorial"/>
            <node data_index="275" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="275" tap_mode="classic" trigger_index="275" type="combinatorial"/>
            <node data_index="274" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="274" tap_mode="classic" trigger_index="274" type="combinatorial"/>
            <node data_index="271" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="271" tap_mode="classic" trigger_index="271" type="combinatorial"/>
            <node data_index="260" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="260" tap_mode="classic" trigger_index="260" type="combinatorial"/>
            <node data_index="249" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="249" tap_mode="classic" trigger_index="249" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|pc" order="msb_to_lsb" type="combinatorial">
            <node data_index="337" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="337" tap_mode="classic" trigger_index="337" type="combinatorial"/>
            <node data_index="336" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="336" tap_mode="classic" trigger_index="336" type="combinatorial"/>
            <node data_index="334" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="334" tap_mode="classic" trigger_index="334" type="combinatorial"/>
            <node data_index="333" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="333" tap_mode="classic" trigger_index="333" type="combinatorial"/>
            <node data_index="332" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="332" tap_mode="classic" trigger_index="332" type="combinatorial"/>
            <node data_index="331" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="331" tap_mode="classic" trigger_index="331" type="combinatorial"/>
            <node data_index="330" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="330" tap_mode="classic" trigger_index="330" type="combinatorial"/>
            <node data_index="329" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="329" tap_mode="classic" trigger_index="329" type="combinatorial"/>
            <node data_index="328" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="328" tap_mode="classic" trigger_index="328" type="combinatorial"/>
            <node data_index="327" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="327" tap_mode="classic" trigger_index="327" type="combinatorial"/>
            <node data_index="326" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="326" tap_mode="classic" trigger_index="326" type="combinatorial"/>
            <node data_index="325" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="325" tap_mode="classic" trigger_index="325" type="combinatorial"/>
            <node data_index="323" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="323" tap_mode="classic" trigger_index="323" type="combinatorial"/>
            <node data_index="322" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="322" tap_mode="classic" trigger_index="322" type="combinatorial"/>
            <node data_index="321" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="321" tap_mode="classic" trigger_index="321" type="combinatorial"/>
            <node data_index="320" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="320" tap_mode="classic" trigger_index="320" type="combinatorial"/>
            <node data_index="319" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="319" tap_mode="classic" trigger_index="319" type="combinatorial"/>
            <node data_index="318" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="318" tap_mode="classic" trigger_index="318" type="combinatorial"/>
            <node data_index="317" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="317" tap_mode="classic" trigger_index="317" type="combinatorial"/>
            <node data_index="316" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="316" tap_mode="classic" trigger_index="316" type="combinatorial"/>
            <node data_index="315" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="315" tap_mode="classic" trigger_index="315" type="combinatorial"/>
            <node data_index="314" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="314" tap_mode="classic" trigger_index="314" type="combinatorial"/>
            <node data_index="344" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="344" tap_mode="classic" trigger_index="344" type="combinatorial"/>
            <node data_index="343" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="343" tap_mode="classic" trigger_index="343" type="combinatorial"/>
            <node data_index="342" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="342" tap_mode="classic" trigger_index="342" type="combinatorial"/>
            <node data_index="341" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="341" tap_mode="classic" trigger_index="341" type="combinatorial"/>
            <node data_index="340" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="340" tap_mode="classic" trigger_index="340" type="combinatorial"/>
            <node data_index="339" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="339" tap_mode="classic" trigger_index="339" type="combinatorial"/>
            <node data_index="338" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="338" tap_mode="classic" trigger_index="338" type="combinatorial"/>
            <node data_index="335" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="335" tap_mode="classic" trigger_index="335" type="combinatorial"/>
            <node data_index="324" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="324" tap_mode="classic" trigger_index="324" type="combinatorial"/>
            <node data_index="313" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="313" tap_mode="classic" trigger_index="313" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|memaddr" order="msb_to_lsb" type="combinatorial">
            <node data_index="305" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="305" tap_mode="classic" trigger_index="305" type="combinatorial"/>
            <node data_index="304" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="304" tap_mode="classic" trigger_index="304" type="combinatorial"/>
            <node data_index="302" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="302" tap_mode="classic" trigger_index="302" type="combinatorial"/>
            <node data_index="301" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="301" tap_mode="classic" trigger_index="301" type="combinatorial"/>
            <node data_index="300" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="300" tap_mode="classic" trigger_index="300" type="combinatorial"/>
            <node data_index="299" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="299" tap_mode="classic" trigger_index="299" type="combinatorial"/>
            <node data_index="298" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="298" tap_mode="classic" trigger_index="298" type="combinatorial"/>
            <node data_index="297" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="297" tap_mode="classic" trigger_index="297" type="combinatorial"/>
            <node data_index="296" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="296" tap_mode="classic" trigger_index="296" type="combinatorial"/>
            <node data_index="295" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="295" tap_mode="classic" trigger_index="295" type="combinatorial"/>
            <node data_index="294" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="294" tap_mode="classic" trigger_index="294" type="combinatorial"/>
            <node data_index="293" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="293" tap_mode="classic" trigger_index="293" type="combinatorial"/>
            <node data_index="291" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="291" tap_mode="classic" trigger_index="291" type="combinatorial"/>
            <node data_index="290" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="290" tap_mode="classic" trigger_index="290" type="combinatorial"/>
            <node data_index="289" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="289" tap_mode="classic" trigger_index="289" type="combinatorial"/>
            <node data_index="288" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="288" tap_mode="classic" trigger_index="288" type="combinatorial"/>
            <node data_index="287" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="287" tap_mode="classic" trigger_index="287" type="combinatorial"/>
            <node data_index="286" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="286" tap_mode="classic" trigger_index="286" type="combinatorial"/>
            <node data_index="285" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="285" tap_mode="classic" trigger_index="285" type="combinatorial"/>
            <node data_index="284" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="284" tap_mode="classic" trigger_index="284" type="combinatorial"/>
            <node data_index="283" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="283" tap_mode="classic" trigger_index="283" type="combinatorial"/>
            <node data_index="282" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="282" tap_mode="classic" trigger_index="282" type="combinatorial"/>
            <node data_index="312" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="312" tap_mode="classic" trigger_index="312" type="combinatorial"/>
            <node data_index="311" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="311" tap_mode="classic" trigger_index="311" type="combinatorial"/>
            <node data_index="310" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="310" tap_mode="classic" trigger_index="310" type="combinatorial"/>
            <node data_index="309" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="309" tap_mode="classic" trigger_index="309" type="combinatorial"/>
            <node data_index="308" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="308" tap_mode="classic" trigger_index="308" type="combinatorial"/>
            <node data_index="307" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="307" tap_mode="classic" trigger_index="307" type="combinatorial"/>
            <node data_index="306" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="306" tap_mode="classic" trigger_index="306" type="combinatorial"/>
            <node data_index="303" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="303" tap_mode="classic" trigger_index="303" type="combinatorial"/>
            <node data_index="292" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="292" tap_mode="classic" trigger_index="292" type="combinatorial"/>
            <node data_index="281" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="281" tap_mode="classic" trigger_index="281" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|controller:c|op" order="msb_to_lsb" type="combinatorial">
            <node data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="combinatorial"/>
            <node data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="combinatorial"/>
            <node data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
            <node data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
            <node data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
            <node data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|controller:c|aludec:ad|aluop" order="msb_to_lsb" type="combinatorial">
            <node data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|aluop[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="combinatorial"/>
            <node data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|aluop[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="combinatorial"/>
            <node data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|aluop[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|controller:c|aludec:ad|funct" order="msb_to_lsb" type="combinatorial">
            <node data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
            <node data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
            <node data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="combinatorial"/>
            <node data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="combinatorial"/>
            <node data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="combinatorial"/>
            <node data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|datapath:dp|alucontrol" order="msb_to_lsb" type="combinatorial">
            <node data_index="119" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="119" type="combinatorial"/>
            <node data_index="118" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="118" type="combinatorial"/>
            <node data_index="117" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="117" type="combinatorial"/>
            <node data_index="116" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="116" type="combinatorial"/>
          </node>
          <node data_index="152" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alusrc" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" trigger_index="152" type="combinatorial"/>
          <node name="mips:mips_cpu|datapath:dp|alu:alu|alucont" order="msb_to_lsb" state="collapse" type="combinatorial">
            <node data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="combinatorial"/>
            <node data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="combinatorial"/>
            <node data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="combinatorial"/>
            <node data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|datapath:dp|alu:alu|a" order="msb_to_lsb" type="combinatorial">
            <node data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="combinatorial"/>
            <node data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="combinatorial"/>
            <node data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="combinatorial"/>
            <node data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="combinatorial"/>
            <node data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="combinatorial"/>
            <node data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="combinatorial"/>
            <node data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <node data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <node data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <node data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <node data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <node data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <node data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
            <node data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="combinatorial"/>
            <node data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="combinatorial"/>
            <node data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="combinatorial"/>
            <node data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="combinatorial"/>
            <node data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="combinatorial"/>
            <node data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="combinatorial"/>
            <node data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="combinatorial"/>
            <node data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="combinatorial"/>
            <node data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="combinatorial"/>
            <node data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="combinatorial"/>
            <node data_index="46" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="combinatorial"/>
            <node data_index="45" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="combinatorial"/>
            <node data_index="44" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="combinatorial"/>
            <node data_index="43" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="combinatorial"/>
            <node data_index="42" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="combinatorial"/>
            <node data_index="41" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="combinatorial"/>
            <node data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="combinatorial"/>
            <node data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <node data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|datapath:dp|alu:alu|b" order="msb_to_lsb" type="combinatorial">
            <node data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="combinatorial"/>
            <node data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="combinatorial"/>
            <node data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="combinatorial"/>
            <node data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="combinatorial"/>
            <node data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="combinatorial"/>
            <node data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="combinatorial"/>
            <node data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="combinatorial"/>
            <node data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="combinatorial"/>
            <node data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="combinatorial"/>
            <node data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="combinatorial"/>
            <node data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="combinatorial"/>
            <node data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="combinatorial"/>
            <node data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="combinatorial"/>
            <node data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="combinatorial"/>
            <node data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="combinatorial"/>
            <node data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="combinatorial"/>
            <node data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="combinatorial"/>
            <node data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="combinatorial"/>
            <node data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="combinatorial"/>
            <node data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="combinatorial"/>
            <node data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="combinatorial"/>
            <node data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="combinatorial"/>
            <node data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="combinatorial"/>
            <node data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="combinatorial"/>
            <node data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="combinatorial"/>
            <node data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="combinatorial"/>
            <node data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="combinatorial"/>
            <node data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="combinatorial"/>
            <node data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="combinatorial"/>
            <node data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="combinatorial"/>
            <node data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="combinatorial"/>
            <node data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|datapath:dp|alu:alu|result" order="msb_to_lsb" type="combinatorial">
            <node data_index="108" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="combinatorial"/>
            <node data_index="107" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="combinatorial"/>
            <node data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="combinatorial"/>
            <node data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="combinatorial"/>
            <node data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="combinatorial"/>
            <node data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="combinatorial"/>
            <node data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="combinatorial"/>
            <node data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="combinatorial"/>
            <node data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="combinatorial"/>
            <node data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="combinatorial"/>
            <node data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="combinatorial"/>
            <node data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="combinatorial"/>
            <node data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="combinatorial"/>
            <node data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="combinatorial"/>
            <node data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="combinatorial"/>
            <node data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="combinatorial"/>
            <node data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="combinatorial"/>
            <node data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="combinatorial"/>
            <node data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="combinatorial"/>
            <node data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="combinatorial"/>
            <node data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="combinatorial"/>
            <node data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="combinatorial"/>
            <node data_index="115" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="115" type="combinatorial"/>
            <node data_index="114" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="114" type="combinatorial"/>
            <node data_index="113" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="113" type="combinatorial"/>
            <node data_index="112" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="112" type="combinatorial"/>
            <node data_index="111" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="111" type="combinatorial"/>
            <node data_index="110" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="combinatorial"/>
            <node data_index="109" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="combinatorial"/>
            <node data_index="106" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="combinatorial"/>
            <node data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="combinatorial"/>
            <node data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|datapath:dp|aluout" order="msb_to_lsb" type="combinatorial">
            <node data_index="144" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" trigger_index="144" type="combinatorial"/>
            <node data_index="143" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" trigger_index="143" type="combinatorial"/>
            <node data_index="141" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" trigger_index="141" type="combinatorial"/>
            <node data_index="140" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" trigger_index="140" type="combinatorial"/>
            <node data_index="139" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" trigger_index="139" type="combinatorial"/>
            <node data_index="138" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" trigger_index="138" type="combinatorial"/>
            <node data_index="137" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" trigger_index="137" type="combinatorial"/>
            <node data_index="136" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" trigger_index="136" type="combinatorial"/>
            <node data_index="135" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="135" tap_mode="classic" trigger_index="135" type="combinatorial"/>
            <node data_index="134" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" trigger_index="134" type="combinatorial"/>
            <node data_index="133" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="133" tap_mode="classic" trigger_index="133" type="combinatorial"/>
            <node data_index="132" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="132" tap_mode="classic" trigger_index="132" type="combinatorial"/>
            <node data_index="130" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="130" type="combinatorial"/>
            <node data_index="129" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="classic" trigger_index="129" type="combinatorial"/>
            <node data_index="128" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" trigger_index="128" type="combinatorial"/>
            <node data_index="127" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" trigger_index="127" type="combinatorial"/>
            <node data_index="126" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="classic" trigger_index="126" type="combinatorial"/>
            <node data_index="125" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="classic" trigger_index="125" type="combinatorial"/>
            <node data_index="124" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" trigger_index="124" type="combinatorial"/>
            <node data_index="123" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" trigger_index="123" type="combinatorial"/>
            <node data_index="122" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="122" type="combinatorial"/>
            <node data_index="121" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="121" type="combinatorial"/>
            <node data_index="151" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" trigger_index="151" type="combinatorial"/>
            <node data_index="150" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" trigger_index="150" type="combinatorial"/>
            <node data_index="149" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" trigger_index="149" type="combinatorial"/>
            <node data_index="148" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" trigger_index="148" type="combinatorial"/>
            <node data_index="147" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" trigger_index="147" type="combinatorial"/>
            <node data_index="146" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" trigger_index="146" type="combinatorial"/>
            <node data_index="145" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" trigger_index="145" type="combinatorial"/>
            <node data_index="142" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" trigger_index="142" type="combinatorial"/>
            <node data_index="131" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" trigger_index="131" type="combinatorial"/>
            <node data_index="120" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="120" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|datapath:dp|lb_mux_2_out" order="msb_to_lsb" type="combinatorial">
            <node data_index="177" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="177" tap_mode="classic" trigger_index="177" type="combinatorial"/>
            <node data_index="176" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="176" tap_mode="classic" trigger_index="176" type="combinatorial"/>
            <node data_index="174" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="174" tap_mode="classic" trigger_index="174" type="combinatorial"/>
            <node data_index="173" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="173" tap_mode="classic" trigger_index="173" type="combinatorial"/>
            <node data_index="172" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="172" tap_mode="classic" trigger_index="172" type="combinatorial"/>
            <node data_index="171" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="171" tap_mode="classic" trigger_index="171" type="combinatorial"/>
            <node data_index="170" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="170" tap_mode="classic" trigger_index="170" type="combinatorial"/>
            <node data_index="169" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="169" tap_mode="classic" trigger_index="169" type="combinatorial"/>
            <node data_index="168" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="168" tap_mode="classic" trigger_index="168" type="combinatorial"/>
            <node data_index="167" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="167" tap_mode="classic" trigger_index="167" type="combinatorial"/>
            <node data_index="166" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="166" tap_mode="classic" trigger_index="166" type="combinatorial"/>
            <node data_index="165" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="165" tap_mode="classic" trigger_index="165" type="combinatorial"/>
            <node data_index="163" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="163" tap_mode="classic" trigger_index="163" type="combinatorial"/>
            <node data_index="162" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="162" tap_mode="classic" trigger_index="162" type="combinatorial"/>
            <node data_index="161" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="161" tap_mode="classic" trigger_index="161" type="combinatorial"/>
            <node data_index="160" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="160" tap_mode="classic" trigger_index="160" type="combinatorial"/>
            <node data_index="159" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="159" tap_mode="classic" trigger_index="159" type="combinatorial"/>
            <node data_index="158" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="158" tap_mode="classic" trigger_index="158" type="combinatorial"/>
            <node data_index="157" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="157" tap_mode="classic" trigger_index="157" type="combinatorial"/>
            <node data_index="156" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="156" tap_mode="classic" trigger_index="156" type="combinatorial"/>
            <node data_index="155" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" trigger_index="155" type="combinatorial"/>
            <node data_index="154" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" trigger_index="154" type="combinatorial"/>
            <node data_index="184" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="184" tap_mode="classic" trigger_index="184" type="combinatorial"/>
            <node data_index="183" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="183" tap_mode="classic" trigger_index="183" type="combinatorial"/>
            <node data_index="182" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="182" tap_mode="classic" trigger_index="182" type="combinatorial"/>
            <node data_index="181" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="181" tap_mode="classic" trigger_index="181" type="combinatorial"/>
            <node data_index="180" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="180" tap_mode="classic" trigger_index="180" type="combinatorial"/>
            <node data_index="179" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="179" tap_mode="classic" trigger_index="179" type="combinatorial"/>
            <node data_index="178" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="178" tap_mode="classic" trigger_index="178" type="combinatorial"/>
            <node data_index="175" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="175" tap_mode="classic" trigger_index="175" type="combinatorial"/>
            <node data_index="164" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="164" tap_mode="classic" trigger_index="164" type="combinatorial"/>
            <node data_index="153" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" trigger_index="153" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|datapath:dp|lb_signext_out" order="msb_to_lsb" type="combinatorial">
            <node data_index="209" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="209" tap_mode="classic" trigger_index="209" type="combinatorial"/>
            <node data_index="208" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="208" tap_mode="classic" trigger_index="208" type="combinatorial"/>
            <node data_index="206" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="206" tap_mode="classic" trigger_index="206" type="combinatorial"/>
            <node data_index="205" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="205" tap_mode="classic" trigger_index="205" type="combinatorial"/>
            <node data_index="204" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="204" tap_mode="classic" trigger_index="204" type="combinatorial"/>
            <node data_index="203" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="203" tap_mode="classic" trigger_index="203" type="combinatorial"/>
            <node data_index="202" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="202" tap_mode="classic" trigger_index="202" type="combinatorial"/>
            <node data_index="201" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="201" tap_mode="classic" trigger_index="201" type="combinatorial"/>
            <node data_index="200" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="200" tap_mode="classic" trigger_index="200" type="combinatorial"/>
            <node data_index="199" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="199" tap_mode="classic" trigger_index="199" type="combinatorial"/>
            <node data_index="198" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="198" tap_mode="classic" trigger_index="198" type="combinatorial"/>
            <node data_index="197" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="197" tap_mode="classic" trigger_index="197" type="combinatorial"/>
            <node data_index="195" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="195" tap_mode="classic" trigger_index="195" type="combinatorial"/>
            <node data_index="194" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="194" tap_mode="classic" trigger_index="194" type="combinatorial"/>
            <node data_index="193" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="193" tap_mode="classic" trigger_index="193" type="combinatorial"/>
            <node data_index="192" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="192" tap_mode="classic" trigger_index="192" type="combinatorial"/>
            <node data_index="191" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="191" tap_mode="classic" trigger_index="191" type="combinatorial"/>
            <node data_index="190" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="190" tap_mode="classic" trigger_index="190" type="combinatorial"/>
            <node data_index="189" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="189" tap_mode="classic" trigger_index="189" type="combinatorial"/>
            <node data_index="188" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="188" tap_mode="classic" trigger_index="188" type="combinatorial"/>
            <node data_index="187" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="187" tap_mode="classic" trigger_index="187" type="combinatorial"/>
            <node data_index="186" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="186" tap_mode="classic" trigger_index="186" type="combinatorial"/>
            <node data_index="216" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="216" tap_mode="classic" trigger_index="216" type="combinatorial"/>
            <node data_index="215" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="215" tap_mode="classic" trigger_index="215" type="combinatorial"/>
            <node data_index="214" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="214" tap_mode="classic" trigger_index="214" type="combinatorial"/>
            <node data_index="213" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="213" tap_mode="classic" trigger_index="213" type="combinatorial"/>
            <node data_index="212" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="212" tap_mode="classic" trigger_index="212" type="combinatorial"/>
            <node data_index="211" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="211" tap_mode="classic" trigger_index="211" type="combinatorial"/>
            <node data_index="210" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="210" tap_mode="classic" trigger_index="210" type="combinatorial"/>
            <node data_index="207" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="207" tap_mode="classic" trigger_index="207" type="combinatorial"/>
            <node data_index="196" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="196" tap_mode="classic" trigger_index="196" type="combinatorial"/>
            <node data_index="185" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="185" tap_mode="classic" trigger_index="185" type="combinatorial"/>
          </node>
          <node name="mips:mips_cpu|datapath:dp|writedata" order="msb_to_lsb" type="combinatorial">
            <node data_index="241" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="241" tap_mode="classic" trigger_index="241" type="combinatorial"/>
            <node data_index="240" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="240" tap_mode="classic" trigger_index="240" type="combinatorial"/>
            <node data_index="238" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="238" tap_mode="classic" trigger_index="238" type="combinatorial"/>
            <node data_index="237" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="237" tap_mode="classic" trigger_index="237" type="combinatorial"/>
            <node data_index="236" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="236" tap_mode="classic" trigger_index="236" type="combinatorial"/>
            <node data_index="235" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="235" tap_mode="classic" trigger_index="235" type="combinatorial"/>
            <node data_index="234" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="234" tap_mode="classic" trigger_index="234" type="combinatorial"/>
            <node data_index="233" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="233" tap_mode="classic" trigger_index="233" type="combinatorial"/>
            <node data_index="232" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="232" tap_mode="classic" trigger_index="232" type="combinatorial"/>
            <node data_index="231" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="231" tap_mode="classic" trigger_index="231" type="combinatorial"/>
            <node data_index="230" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="230" tap_mode="classic" trigger_index="230" type="combinatorial"/>
            <node data_index="229" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="229" tap_mode="classic" trigger_index="229" type="combinatorial"/>
            <node data_index="227" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="227" tap_mode="classic" trigger_index="227" type="combinatorial"/>
            <node data_index="226" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="226" tap_mode="classic" trigger_index="226" type="combinatorial"/>
            <node data_index="225" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="225" tap_mode="classic" trigger_index="225" type="combinatorial"/>
            <node data_index="224" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="224" tap_mode="classic" trigger_index="224" type="combinatorial"/>
            <node data_index="223" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="223" tap_mode="classic" trigger_index="223" type="combinatorial"/>
            <node data_index="222" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="222" tap_mode="classic" trigger_index="222" type="combinatorial"/>
            <node data_index="221" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="221" tap_mode="classic" trigger_index="221" type="combinatorial"/>
            <node data_index="220" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="220" tap_mode="classic" trigger_index="220" type="combinatorial"/>
            <node data_index="219" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="219" tap_mode="classic" trigger_index="219" type="combinatorial"/>
            <node data_index="218" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="218" tap_mode="classic" trigger_index="218" type="combinatorial"/>
            <node data_index="248" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="248" tap_mode="classic" trigger_index="248" type="combinatorial"/>
            <node data_index="247" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="247" tap_mode="classic" trigger_index="247" type="combinatorial"/>
            <node data_index="246" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="246" tap_mode="classic" trigger_index="246" type="combinatorial"/>
            <node data_index="245" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="245" tap_mode="classic" trigger_index="245" type="combinatorial"/>
            <node data_index="244" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="244" tap_mode="classic" trigger_index="244" type="combinatorial"/>
            <node data_index="243" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="243" tap_mode="classic" trigger_index="243" type="combinatorial"/>
            <node data_index="242" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="242" tap_mode="classic" trigger_index="242" type="combinatorial"/>
            <node data_index="239" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="239" tap_mode="classic" trigger_index="239" type="combinatorial"/>
            <node data_index="228" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="228" tap_mode="classic" trigger_index="228" type="combinatorial"/>
            <node data_index="217" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="217" tap_mode="classic" trigger_index="217" type="combinatorial"/>
          </node>
          <node data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="KEY[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="input pin"/>
        </unified_setup_data_view>
        <data_view>
          <bus name="mips:mips_cpu|instr" order="msb_to_lsb" type="combinatorial">
            <net data_index="273" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="273" tap_mode="classic" trigger_index="273" type="combinatorial"/>
            <net data_index="272" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="272" tap_mode="classic" trigger_index="272" type="combinatorial"/>
            <net data_index="270" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="270" tap_mode="classic" trigger_index="270" type="combinatorial"/>
            <net data_index="269" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="269" tap_mode="classic" trigger_index="269" type="combinatorial"/>
            <net data_index="268" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="268" tap_mode="classic" trigger_index="268" type="combinatorial"/>
            <net data_index="267" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="267" tap_mode="classic" trigger_index="267" type="combinatorial"/>
            <net data_index="266" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="266" tap_mode="classic" trigger_index="266" type="combinatorial"/>
            <net data_index="265" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="265" tap_mode="classic" trigger_index="265" type="combinatorial"/>
            <net data_index="264" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="264" tap_mode="classic" trigger_index="264" type="combinatorial"/>
            <net data_index="263" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="263" tap_mode="classic" trigger_index="263" type="combinatorial"/>
            <net data_index="262" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="262" tap_mode="classic" trigger_index="262" type="combinatorial"/>
            <net data_index="261" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="261" tap_mode="classic" trigger_index="261" type="combinatorial"/>
            <net data_index="259" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="259" tap_mode="classic" trigger_index="259" type="combinatorial"/>
            <net data_index="258" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="258" tap_mode="classic" trigger_index="258" type="combinatorial"/>
            <net data_index="257" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="257" tap_mode="classic" trigger_index="257" type="combinatorial"/>
            <net data_index="256" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="256" tap_mode="classic" trigger_index="256" type="combinatorial"/>
            <net data_index="255" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="255" tap_mode="classic" trigger_index="255" type="combinatorial"/>
            <net data_index="254" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="254" tap_mode="classic" trigger_index="254" type="combinatorial"/>
            <net data_index="253" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="253" tap_mode="classic" trigger_index="253" type="combinatorial"/>
            <net data_index="252" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="252" tap_mode="classic" trigger_index="252" type="combinatorial"/>
            <net data_index="251" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="251" tap_mode="classic" trigger_index="251" type="combinatorial"/>
            <net data_index="250" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="250" tap_mode="classic" trigger_index="250" type="combinatorial"/>
            <net data_index="280" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="280" tap_mode="classic" trigger_index="280" type="combinatorial"/>
            <net data_index="279" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="279" tap_mode="classic" trigger_index="279" type="combinatorial"/>
            <net data_index="278" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="278" tap_mode="classic" trigger_index="278" type="combinatorial"/>
            <net data_index="277" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="277" tap_mode="classic" trigger_index="277" type="combinatorial"/>
            <net data_index="276" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="276" tap_mode="classic" trigger_index="276" type="combinatorial"/>
            <net data_index="275" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="275" tap_mode="classic" trigger_index="275" type="combinatorial"/>
            <net data_index="274" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="274" tap_mode="classic" trigger_index="274" type="combinatorial"/>
            <net data_index="271" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="271" tap_mode="classic" trigger_index="271" type="combinatorial"/>
            <net data_index="260" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="260" tap_mode="classic" trigger_index="260" type="combinatorial"/>
            <net data_index="249" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="249" tap_mode="classic" trigger_index="249" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|pc" order="msb_to_lsb" type="combinatorial">
            <net data_index="337" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="337" tap_mode="classic" trigger_index="337" type="combinatorial"/>
            <net data_index="336" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="336" tap_mode="classic" trigger_index="336" type="combinatorial"/>
            <net data_index="334" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="334" tap_mode="classic" trigger_index="334" type="combinatorial"/>
            <net data_index="333" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="333" tap_mode="classic" trigger_index="333" type="combinatorial"/>
            <net data_index="332" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="332" tap_mode="classic" trigger_index="332" type="combinatorial"/>
            <net data_index="331" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="331" tap_mode="classic" trigger_index="331" type="combinatorial"/>
            <net data_index="330" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="330" tap_mode="classic" trigger_index="330" type="combinatorial"/>
            <net data_index="329" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="329" tap_mode="classic" trigger_index="329" type="combinatorial"/>
            <net data_index="328" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="328" tap_mode="classic" trigger_index="328" type="combinatorial"/>
            <net data_index="327" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="327" tap_mode="classic" trigger_index="327" type="combinatorial"/>
            <net data_index="326" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="326" tap_mode="classic" trigger_index="326" type="combinatorial"/>
            <net data_index="325" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="325" tap_mode="classic" trigger_index="325" type="combinatorial"/>
            <net data_index="323" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="323" tap_mode="classic" trigger_index="323" type="combinatorial"/>
            <net data_index="322" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="322" tap_mode="classic" trigger_index="322" type="combinatorial"/>
            <net data_index="321" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="321" tap_mode="classic" trigger_index="321" type="combinatorial"/>
            <net data_index="320" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="320" tap_mode="classic" trigger_index="320" type="combinatorial"/>
            <net data_index="319" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="319" tap_mode="classic" trigger_index="319" type="combinatorial"/>
            <net data_index="318" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="318" tap_mode="classic" trigger_index="318" type="combinatorial"/>
            <net data_index="317" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="317" tap_mode="classic" trigger_index="317" type="combinatorial"/>
            <net data_index="316" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="316" tap_mode="classic" trigger_index="316" type="combinatorial"/>
            <net data_index="315" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="315" tap_mode="classic" trigger_index="315" type="combinatorial"/>
            <net data_index="314" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="314" tap_mode="classic" trigger_index="314" type="combinatorial"/>
            <net data_index="344" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="344" tap_mode="classic" trigger_index="344" type="combinatorial"/>
            <net data_index="343" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="343" tap_mode="classic" trigger_index="343" type="combinatorial"/>
            <net data_index="342" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="342" tap_mode="classic" trigger_index="342" type="combinatorial"/>
            <net data_index="341" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="341" tap_mode="classic" trigger_index="341" type="combinatorial"/>
            <net data_index="340" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="340" tap_mode="classic" trigger_index="340" type="combinatorial"/>
            <net data_index="339" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="339" tap_mode="classic" trigger_index="339" type="combinatorial"/>
            <net data_index="338" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="338" tap_mode="classic" trigger_index="338" type="combinatorial"/>
            <net data_index="335" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="335" tap_mode="classic" trigger_index="335" type="combinatorial"/>
            <net data_index="324" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="324" tap_mode="classic" trigger_index="324" type="combinatorial"/>
            <net data_index="313" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="313" tap_mode="classic" trigger_index="313" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|memaddr" order="msb_to_lsb" type="combinatorial">
            <net data_index="305" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="305" tap_mode="classic" trigger_index="305" type="combinatorial"/>
            <net data_index="304" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="304" tap_mode="classic" trigger_index="304" type="combinatorial"/>
            <net data_index="302" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="302" tap_mode="classic" trigger_index="302" type="combinatorial"/>
            <net data_index="301" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="301" tap_mode="classic" trigger_index="301" type="combinatorial"/>
            <net data_index="300" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="300" tap_mode="classic" trigger_index="300" type="combinatorial"/>
            <net data_index="299" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="299" tap_mode="classic" trigger_index="299" type="combinatorial"/>
            <net data_index="298" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="298" tap_mode="classic" trigger_index="298" type="combinatorial"/>
            <net data_index="297" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="297" tap_mode="classic" trigger_index="297" type="combinatorial"/>
            <net data_index="296" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="296" tap_mode="classic" trigger_index="296" type="combinatorial"/>
            <net data_index="295" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="295" tap_mode="classic" trigger_index="295" type="combinatorial"/>
            <net data_index="294" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="294" tap_mode="classic" trigger_index="294" type="combinatorial"/>
            <net data_index="293" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="293" tap_mode="classic" trigger_index="293" type="combinatorial"/>
            <net data_index="291" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="291" tap_mode="classic" trigger_index="291" type="combinatorial"/>
            <net data_index="290" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="290" tap_mode="classic" trigger_index="290" type="combinatorial"/>
            <net data_index="289" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="289" tap_mode="classic" trigger_index="289" type="combinatorial"/>
            <net data_index="288" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="288" tap_mode="classic" trigger_index="288" type="combinatorial"/>
            <net data_index="287" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="287" tap_mode="classic" trigger_index="287" type="combinatorial"/>
            <net data_index="286" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="286" tap_mode="classic" trigger_index="286" type="combinatorial"/>
            <net data_index="285" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="285" tap_mode="classic" trigger_index="285" type="combinatorial"/>
            <net data_index="284" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="284" tap_mode="classic" trigger_index="284" type="combinatorial"/>
            <net data_index="283" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="283" tap_mode="classic" trigger_index="283" type="combinatorial"/>
            <net data_index="282" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="282" tap_mode="classic" trigger_index="282" type="combinatorial"/>
            <net data_index="312" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="312" tap_mode="classic" trigger_index="312" type="combinatorial"/>
            <net data_index="311" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="311" tap_mode="classic" trigger_index="311" type="combinatorial"/>
            <net data_index="310" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="310" tap_mode="classic" trigger_index="310" type="combinatorial"/>
            <net data_index="309" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="309" tap_mode="classic" trigger_index="309" type="combinatorial"/>
            <net data_index="308" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="308" tap_mode="classic" trigger_index="308" type="combinatorial"/>
            <net data_index="307" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="307" tap_mode="classic" trigger_index="307" type="combinatorial"/>
            <net data_index="306" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="306" tap_mode="classic" trigger_index="306" type="combinatorial"/>
            <net data_index="303" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="303" tap_mode="classic" trigger_index="303" type="combinatorial"/>
            <net data_index="292" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="292" tap_mode="classic" trigger_index="292" type="combinatorial"/>
            <net data_index="281" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="281" tap_mode="classic" trigger_index="281" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|controller:c|op" order="msb_to_lsb" type="combinatorial">
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="combinatorial"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="combinatorial"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|controller:c|aludec:ad|aluop" order="msb_to_lsb" type="combinatorial">
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|aluop[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="combinatorial"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|aluop[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="combinatorial"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|aluop[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|controller:c|aludec:ad|funct" order="msb_to_lsb" type="combinatorial">
            <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="combinatorial"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="combinatorial"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="combinatorial"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|alucontrol" order="msb_to_lsb" type="combinatorial">
            <net data_index="119" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="119" type="combinatorial"/>
            <net data_index="118" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="118" type="combinatorial"/>
            <net data_index="117" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="117" type="combinatorial"/>
            <net data_index="116" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="116" type="combinatorial"/>
          </bus>
          <net data_index="152" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alusrc" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" trigger_index="152" type="combinatorial"/>
          <bus name="mips:mips_cpu|datapath:dp|alu:alu|alucont" order="msb_to_lsb" state="collapse" type="combinatorial">
            <net data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="combinatorial"/>
            <net data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="combinatorial"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="combinatorial"/>
            <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|alu:alu|a" order="msb_to_lsb" type="combinatorial">
            <net data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="combinatorial"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="combinatorial"/>
            <net data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="combinatorial"/>
            <net data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="combinatorial"/>
            <net data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="combinatorial"/>
            <net data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="combinatorial"/>
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="combinatorial"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="combinatorial"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="combinatorial"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="combinatorial"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="combinatorial"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="combinatorial"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="combinatorial"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="combinatorial"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="combinatorial"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="combinatorial"/>
            <net data_index="46" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="combinatorial"/>
            <net data_index="45" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="combinatorial"/>
            <net data_index="44" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="combinatorial"/>
            <net data_index="43" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="combinatorial"/>
            <net data_index="42" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="combinatorial"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="combinatorial"/>
            <net data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="combinatorial"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|alu:alu|b" order="msb_to_lsb" type="combinatorial">
            <net data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="combinatorial"/>
            <net data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="combinatorial"/>
            <net data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="combinatorial"/>
            <net data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="combinatorial"/>
            <net data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="combinatorial"/>
            <net data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="combinatorial"/>
            <net data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="combinatorial"/>
            <net data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="combinatorial"/>
            <net data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="combinatorial"/>
            <net data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="combinatorial"/>
            <net data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="combinatorial"/>
            <net data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="combinatorial"/>
            <net data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="combinatorial"/>
            <net data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="combinatorial"/>
            <net data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="combinatorial"/>
            <net data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="combinatorial"/>
            <net data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="combinatorial"/>
            <net data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="combinatorial"/>
            <net data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="combinatorial"/>
            <net data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="combinatorial"/>
            <net data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="combinatorial"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="combinatorial"/>
            <net data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="combinatorial"/>
            <net data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="combinatorial"/>
            <net data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="combinatorial"/>
            <net data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="combinatorial"/>
            <net data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="combinatorial"/>
            <net data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="combinatorial"/>
            <net data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="combinatorial"/>
            <net data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="combinatorial"/>
            <net data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="combinatorial"/>
            <net data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|alu:alu|result" order="msb_to_lsb" type="combinatorial">
            <net data_index="108" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="combinatorial"/>
            <net data_index="107" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="combinatorial"/>
            <net data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="combinatorial"/>
            <net data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="combinatorial"/>
            <net data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="combinatorial"/>
            <net data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="combinatorial"/>
            <net data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="combinatorial"/>
            <net data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="combinatorial"/>
            <net data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="combinatorial"/>
            <net data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="combinatorial"/>
            <net data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="combinatorial"/>
            <net data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="combinatorial"/>
            <net data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="combinatorial"/>
            <net data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="combinatorial"/>
            <net data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="combinatorial"/>
            <net data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="combinatorial"/>
            <net data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="combinatorial"/>
            <net data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="combinatorial"/>
            <net data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="combinatorial"/>
            <net data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="combinatorial"/>
            <net data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="combinatorial"/>
            <net data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="combinatorial"/>
            <net data_index="115" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="115" type="combinatorial"/>
            <net data_index="114" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="114" type="combinatorial"/>
            <net data_index="113" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="113" type="combinatorial"/>
            <net data_index="112" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="112" type="combinatorial"/>
            <net data_index="111" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="111" type="combinatorial"/>
            <net data_index="110" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="combinatorial"/>
            <net data_index="109" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="combinatorial"/>
            <net data_index="106" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="combinatorial"/>
            <net data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="combinatorial"/>
            <net data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|aluout" order="msb_to_lsb" type="combinatorial">
            <net data_index="144" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" trigger_index="144" type="combinatorial"/>
            <net data_index="143" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" trigger_index="143" type="combinatorial"/>
            <net data_index="141" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" trigger_index="141" type="combinatorial"/>
            <net data_index="140" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" trigger_index="140" type="combinatorial"/>
            <net data_index="139" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" trigger_index="139" type="combinatorial"/>
            <net data_index="138" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" trigger_index="138" type="combinatorial"/>
            <net data_index="137" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" trigger_index="137" type="combinatorial"/>
            <net data_index="136" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" trigger_index="136" type="combinatorial"/>
            <net data_index="135" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="135" tap_mode="classic" trigger_index="135" type="combinatorial"/>
            <net data_index="134" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" trigger_index="134" type="combinatorial"/>
            <net data_index="133" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="133" tap_mode="classic" trigger_index="133" type="combinatorial"/>
            <net data_index="132" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="132" tap_mode="classic" trigger_index="132" type="combinatorial"/>
            <net data_index="130" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="130" type="combinatorial"/>
            <net data_index="129" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="classic" trigger_index="129" type="combinatorial"/>
            <net data_index="128" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" trigger_index="128" type="combinatorial"/>
            <net data_index="127" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" trigger_index="127" type="combinatorial"/>
            <net data_index="126" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="classic" trigger_index="126" type="combinatorial"/>
            <net data_index="125" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="classic" trigger_index="125" type="combinatorial"/>
            <net data_index="124" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" trigger_index="124" type="combinatorial"/>
            <net data_index="123" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" trigger_index="123" type="combinatorial"/>
            <net data_index="122" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="122" type="combinatorial"/>
            <net data_index="121" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="121" type="combinatorial"/>
            <net data_index="151" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" trigger_index="151" type="combinatorial"/>
            <net data_index="150" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" trigger_index="150" type="combinatorial"/>
            <net data_index="149" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" trigger_index="149" type="combinatorial"/>
            <net data_index="148" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" trigger_index="148" type="combinatorial"/>
            <net data_index="147" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" trigger_index="147" type="combinatorial"/>
            <net data_index="146" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" trigger_index="146" type="combinatorial"/>
            <net data_index="145" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" trigger_index="145" type="combinatorial"/>
            <net data_index="142" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" trigger_index="142" type="combinatorial"/>
            <net data_index="131" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" trigger_index="131" type="combinatorial"/>
            <net data_index="120" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="120" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|lb_mux_2_out" order="msb_to_lsb" type="combinatorial">
            <net data_index="177" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="177" tap_mode="classic" trigger_index="177" type="combinatorial"/>
            <net data_index="176" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="176" tap_mode="classic" trigger_index="176" type="combinatorial"/>
            <net data_index="174" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="174" tap_mode="classic" trigger_index="174" type="combinatorial"/>
            <net data_index="173" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="173" tap_mode="classic" trigger_index="173" type="combinatorial"/>
            <net data_index="172" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="172" tap_mode="classic" trigger_index="172" type="combinatorial"/>
            <net data_index="171" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="171" tap_mode="classic" trigger_index="171" type="combinatorial"/>
            <net data_index="170" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="170" tap_mode="classic" trigger_index="170" type="combinatorial"/>
            <net data_index="169" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="169" tap_mode="classic" trigger_index="169" type="combinatorial"/>
            <net data_index="168" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="168" tap_mode="classic" trigger_index="168" type="combinatorial"/>
            <net data_index="167" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="167" tap_mode="classic" trigger_index="167" type="combinatorial"/>
            <net data_index="166" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="166" tap_mode="classic" trigger_index="166" type="combinatorial"/>
            <net data_index="165" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="165" tap_mode="classic" trigger_index="165" type="combinatorial"/>
            <net data_index="163" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="163" tap_mode="classic" trigger_index="163" type="combinatorial"/>
            <net data_index="162" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="162" tap_mode="classic" trigger_index="162" type="combinatorial"/>
            <net data_index="161" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="161" tap_mode="classic" trigger_index="161" type="combinatorial"/>
            <net data_index="160" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="160" tap_mode="classic" trigger_index="160" type="combinatorial"/>
            <net data_index="159" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="159" tap_mode="classic" trigger_index="159" type="combinatorial"/>
            <net data_index="158" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="158" tap_mode="classic" trigger_index="158" type="combinatorial"/>
            <net data_index="157" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="157" tap_mode="classic" trigger_index="157" type="combinatorial"/>
            <net data_index="156" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="156" tap_mode="classic" trigger_index="156" type="combinatorial"/>
            <net data_index="155" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" trigger_index="155" type="combinatorial"/>
            <net data_index="154" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" trigger_index="154" type="combinatorial"/>
            <net data_index="184" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="184" tap_mode="classic" trigger_index="184" type="combinatorial"/>
            <net data_index="183" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="183" tap_mode="classic" trigger_index="183" type="combinatorial"/>
            <net data_index="182" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="182" tap_mode="classic" trigger_index="182" type="combinatorial"/>
            <net data_index="181" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="181" tap_mode="classic" trigger_index="181" type="combinatorial"/>
            <net data_index="180" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="180" tap_mode="classic" trigger_index="180" type="combinatorial"/>
            <net data_index="179" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="179" tap_mode="classic" trigger_index="179" type="combinatorial"/>
            <net data_index="178" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="178" tap_mode="classic" trigger_index="178" type="combinatorial"/>
            <net data_index="175" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="175" tap_mode="classic" trigger_index="175" type="combinatorial"/>
            <net data_index="164" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="164" tap_mode="classic" trigger_index="164" type="combinatorial"/>
            <net data_index="153" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" trigger_index="153" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|lb_signext_out" order="msb_to_lsb" type="combinatorial">
            <net data_index="209" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="209" tap_mode="classic" trigger_index="209" type="combinatorial"/>
            <net data_index="208" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="208" tap_mode="classic" trigger_index="208" type="combinatorial"/>
            <net data_index="206" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="206" tap_mode="classic" trigger_index="206" type="combinatorial"/>
            <net data_index="205" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="205" tap_mode="classic" trigger_index="205" type="combinatorial"/>
            <net data_index="204" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="204" tap_mode="classic" trigger_index="204" type="combinatorial"/>
            <net data_index="203" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="203" tap_mode="classic" trigger_index="203" type="combinatorial"/>
            <net data_index="202" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="202" tap_mode="classic" trigger_index="202" type="combinatorial"/>
            <net data_index="201" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="201" tap_mode="classic" trigger_index="201" type="combinatorial"/>
            <net data_index="200" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="200" tap_mode="classic" trigger_index="200" type="combinatorial"/>
            <net data_index="199" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="199" tap_mode="classic" trigger_index="199" type="combinatorial"/>
            <net data_index="198" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="198" tap_mode="classic" trigger_index="198" type="combinatorial"/>
            <net data_index="197" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="197" tap_mode="classic" trigger_index="197" type="combinatorial"/>
            <net data_index="195" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="195" tap_mode="classic" trigger_index="195" type="combinatorial"/>
            <net data_index="194" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="194" tap_mode="classic" trigger_index="194" type="combinatorial"/>
            <net data_index="193" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="193" tap_mode="classic" trigger_index="193" type="combinatorial"/>
            <net data_index="192" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="192" tap_mode="classic" trigger_index="192" type="combinatorial"/>
            <net data_index="191" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="191" tap_mode="classic" trigger_index="191" type="combinatorial"/>
            <net data_index="190" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="190" tap_mode="classic" trigger_index="190" type="combinatorial"/>
            <net data_index="189" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="189" tap_mode="classic" trigger_index="189" type="combinatorial"/>
            <net data_index="188" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="188" tap_mode="classic" trigger_index="188" type="combinatorial"/>
            <net data_index="187" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="187" tap_mode="classic" trigger_index="187" type="combinatorial"/>
            <net data_index="186" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="186" tap_mode="classic" trigger_index="186" type="combinatorial"/>
            <net data_index="216" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="216" tap_mode="classic" trigger_index="216" type="combinatorial"/>
            <net data_index="215" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="215" tap_mode="classic" trigger_index="215" type="combinatorial"/>
            <net data_index="214" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="214" tap_mode="classic" trigger_index="214" type="combinatorial"/>
            <net data_index="213" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="213" tap_mode="classic" trigger_index="213" type="combinatorial"/>
            <net data_index="212" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="212" tap_mode="classic" trigger_index="212" type="combinatorial"/>
            <net data_index="211" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="211" tap_mode="classic" trigger_index="211" type="combinatorial"/>
            <net data_index="210" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="210" tap_mode="classic" trigger_index="210" type="combinatorial"/>
            <net data_index="207" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="207" tap_mode="classic" trigger_index="207" type="combinatorial"/>
            <net data_index="196" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="196" tap_mode="classic" trigger_index="196" type="combinatorial"/>
            <net data_index="185" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="185" tap_mode="classic" trigger_index="185" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|writedata" order="msb_to_lsb" type="combinatorial">
            <net data_index="241" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="241" tap_mode="classic" trigger_index="241" type="combinatorial"/>
            <net data_index="240" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="240" tap_mode="classic" trigger_index="240" type="combinatorial"/>
            <net data_index="238" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="238" tap_mode="classic" trigger_index="238" type="combinatorial"/>
            <net data_index="237" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="237" tap_mode="classic" trigger_index="237" type="combinatorial"/>
            <net data_index="236" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="236" tap_mode="classic" trigger_index="236" type="combinatorial"/>
            <net data_index="235" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="235" tap_mode="classic" trigger_index="235" type="combinatorial"/>
            <net data_index="234" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="234" tap_mode="classic" trigger_index="234" type="combinatorial"/>
            <net data_index="233" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="233" tap_mode="classic" trigger_index="233" type="combinatorial"/>
            <net data_index="232" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="232" tap_mode="classic" trigger_index="232" type="combinatorial"/>
            <net data_index="231" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="231" tap_mode="classic" trigger_index="231" type="combinatorial"/>
            <net data_index="230" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="230" tap_mode="classic" trigger_index="230" type="combinatorial"/>
            <net data_index="229" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="229" tap_mode="classic" trigger_index="229" type="combinatorial"/>
            <net data_index="227" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="227" tap_mode="classic" trigger_index="227" type="combinatorial"/>
            <net data_index="226" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="226" tap_mode="classic" trigger_index="226" type="combinatorial"/>
            <net data_index="225" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="225" tap_mode="classic" trigger_index="225" type="combinatorial"/>
            <net data_index="224" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="224" tap_mode="classic" trigger_index="224" type="combinatorial"/>
            <net data_index="223" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="223" tap_mode="classic" trigger_index="223" type="combinatorial"/>
            <net data_index="222" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="222" tap_mode="classic" trigger_index="222" type="combinatorial"/>
            <net data_index="221" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="221" tap_mode="classic" trigger_index="221" type="combinatorial"/>
            <net data_index="220" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="220" tap_mode="classic" trigger_index="220" type="combinatorial"/>
            <net data_index="219" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="219" tap_mode="classic" trigger_index="219" type="combinatorial"/>
            <net data_index="218" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="218" tap_mode="classic" trigger_index="218" type="combinatorial"/>
            <net data_index="248" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="248" tap_mode="classic" trigger_index="248" type="combinatorial"/>
            <net data_index="247" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="247" tap_mode="classic" trigger_index="247" type="combinatorial"/>
            <net data_index="246" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="246" tap_mode="classic" trigger_index="246" type="combinatorial"/>
            <net data_index="245" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="245" tap_mode="classic" trigger_index="245" type="combinatorial"/>
            <net data_index="244" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="244" tap_mode="classic" trigger_index="244" type="combinatorial"/>
            <net data_index="243" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="243" tap_mode="classic" trigger_index="243" type="combinatorial"/>
            <net data_index="242" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="242" tap_mode="classic" trigger_index="242" type="combinatorial"/>
            <net data_index="239" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="239" tap_mode="classic" trigger_index="239" type="combinatorial"/>
            <net data_index="228" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="228" tap_mode="classic" trigger_index="228" type="combinatorial"/>
            <net data_index="217" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="217" tap_mode="classic" trigger_index="217" type="combinatorial"/>
          </bus>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="KEY[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="input pin"/>
        </data_view>
        <setup_view>
          <bus name="mips:mips_cpu|instr" order="msb_to_lsb" type="combinatorial">
            <net data_index="273" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="273" tap_mode="classic" trigger_index="273" type="combinatorial"/>
            <net data_index="272" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="272" tap_mode="classic" trigger_index="272" type="combinatorial"/>
            <net data_index="270" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="270" tap_mode="classic" trigger_index="270" type="combinatorial"/>
            <net data_index="269" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="269" tap_mode="classic" trigger_index="269" type="combinatorial"/>
            <net data_index="268" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="268" tap_mode="classic" trigger_index="268" type="combinatorial"/>
            <net data_index="267" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="267" tap_mode="classic" trigger_index="267" type="combinatorial"/>
            <net data_index="266" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="266" tap_mode="classic" trigger_index="266" type="combinatorial"/>
            <net data_index="265" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="265" tap_mode="classic" trigger_index="265" type="combinatorial"/>
            <net data_index="264" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="264" tap_mode="classic" trigger_index="264" type="combinatorial"/>
            <net data_index="263" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="263" tap_mode="classic" trigger_index="263" type="combinatorial"/>
            <net data_index="262" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="262" tap_mode="classic" trigger_index="262" type="combinatorial"/>
            <net data_index="261" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="261" tap_mode="classic" trigger_index="261" type="combinatorial"/>
            <net data_index="259" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="259" tap_mode="classic" trigger_index="259" type="combinatorial"/>
            <net data_index="258" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="258" tap_mode="classic" trigger_index="258" type="combinatorial"/>
            <net data_index="257" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="257" tap_mode="classic" trigger_index="257" type="combinatorial"/>
            <net data_index="256" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="256" tap_mode="classic" trigger_index="256" type="combinatorial"/>
            <net data_index="255" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="255" tap_mode="classic" trigger_index="255" type="combinatorial"/>
            <net data_index="254" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="254" tap_mode="classic" trigger_index="254" type="combinatorial"/>
            <net data_index="253" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="253" tap_mode="classic" trigger_index="253" type="combinatorial"/>
            <net data_index="252" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="252" tap_mode="classic" trigger_index="252" type="combinatorial"/>
            <net data_index="251" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="251" tap_mode="classic" trigger_index="251" type="combinatorial"/>
            <net data_index="250" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="250" tap_mode="classic" trigger_index="250" type="combinatorial"/>
            <net data_index="280" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="280" tap_mode="classic" trigger_index="280" type="combinatorial"/>
            <net data_index="279" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="279" tap_mode="classic" trigger_index="279" type="combinatorial"/>
            <net data_index="278" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="278" tap_mode="classic" trigger_index="278" type="combinatorial"/>
            <net data_index="277" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="277" tap_mode="classic" trigger_index="277" type="combinatorial"/>
            <net data_index="276" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="276" tap_mode="classic" trigger_index="276" type="combinatorial"/>
            <net data_index="275" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="275" tap_mode="classic" trigger_index="275" type="combinatorial"/>
            <net data_index="274" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="274" tap_mode="classic" trigger_index="274" type="combinatorial"/>
            <net data_index="271" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="271" tap_mode="classic" trigger_index="271" type="combinatorial"/>
            <net data_index="260" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="260" tap_mode="classic" trigger_index="260" type="combinatorial"/>
            <net data_index="249" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|instr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="249" tap_mode="classic" trigger_index="249" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|pc" order="msb_to_lsb" type="combinatorial">
            <net data_index="337" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="337" tap_mode="classic" trigger_index="337" type="combinatorial"/>
            <net data_index="336" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="336" tap_mode="classic" trigger_index="336" type="combinatorial"/>
            <net data_index="334" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="334" tap_mode="classic" trigger_index="334" type="combinatorial"/>
            <net data_index="333" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="333" tap_mode="classic" trigger_index="333" type="combinatorial"/>
            <net data_index="332" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="332" tap_mode="classic" trigger_index="332" type="combinatorial"/>
            <net data_index="331" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="331" tap_mode="classic" trigger_index="331" type="combinatorial"/>
            <net data_index="330" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="330" tap_mode="classic" trigger_index="330" type="combinatorial"/>
            <net data_index="329" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="329" tap_mode="classic" trigger_index="329" type="combinatorial"/>
            <net data_index="328" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="328" tap_mode="classic" trigger_index="328" type="combinatorial"/>
            <net data_index="327" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="327" tap_mode="classic" trigger_index="327" type="combinatorial"/>
            <net data_index="326" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="326" tap_mode="classic" trigger_index="326" type="combinatorial"/>
            <net data_index="325" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="325" tap_mode="classic" trigger_index="325" type="combinatorial"/>
            <net data_index="323" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="323" tap_mode="classic" trigger_index="323" type="combinatorial"/>
            <net data_index="322" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="322" tap_mode="classic" trigger_index="322" type="combinatorial"/>
            <net data_index="321" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="321" tap_mode="classic" trigger_index="321" type="combinatorial"/>
            <net data_index="320" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="320" tap_mode="classic" trigger_index="320" type="combinatorial"/>
            <net data_index="319" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="319" tap_mode="classic" trigger_index="319" type="combinatorial"/>
            <net data_index="318" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="318" tap_mode="classic" trigger_index="318" type="combinatorial"/>
            <net data_index="317" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="317" tap_mode="classic" trigger_index="317" type="combinatorial"/>
            <net data_index="316" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="316" tap_mode="classic" trigger_index="316" type="combinatorial"/>
            <net data_index="315" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="315" tap_mode="classic" trigger_index="315" type="combinatorial"/>
            <net data_index="314" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="314" tap_mode="classic" trigger_index="314" type="combinatorial"/>
            <net data_index="344" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="344" tap_mode="classic" trigger_index="344" type="combinatorial"/>
            <net data_index="343" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="343" tap_mode="classic" trigger_index="343" type="combinatorial"/>
            <net data_index="342" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="342" tap_mode="classic" trigger_index="342" type="combinatorial"/>
            <net data_index="341" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="341" tap_mode="classic" trigger_index="341" type="combinatorial"/>
            <net data_index="340" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="340" tap_mode="classic" trigger_index="340" type="combinatorial"/>
            <net data_index="339" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="339" tap_mode="classic" trigger_index="339" type="combinatorial"/>
            <net data_index="338" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="338" tap_mode="classic" trigger_index="338" type="combinatorial"/>
            <net data_index="335" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="335" tap_mode="classic" trigger_index="335" type="combinatorial"/>
            <net data_index="324" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="324" tap_mode="classic" trigger_index="324" type="combinatorial"/>
            <net data_index="313" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|pc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="313" tap_mode="classic" trigger_index="313" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|memaddr" order="msb_to_lsb" type="combinatorial">
            <net data_index="305" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="305" tap_mode="classic" trigger_index="305" type="combinatorial"/>
            <net data_index="304" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="304" tap_mode="classic" trigger_index="304" type="combinatorial"/>
            <net data_index="302" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="302" tap_mode="classic" trigger_index="302" type="combinatorial"/>
            <net data_index="301" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="301" tap_mode="classic" trigger_index="301" type="combinatorial"/>
            <net data_index="300" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="300" tap_mode="classic" trigger_index="300" type="combinatorial"/>
            <net data_index="299" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="299" tap_mode="classic" trigger_index="299" type="combinatorial"/>
            <net data_index="298" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="298" tap_mode="classic" trigger_index="298" type="combinatorial"/>
            <net data_index="297" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="297" tap_mode="classic" trigger_index="297" type="combinatorial"/>
            <net data_index="296" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="296" tap_mode="classic" trigger_index="296" type="combinatorial"/>
            <net data_index="295" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="295" tap_mode="classic" trigger_index="295" type="combinatorial"/>
            <net data_index="294" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="294" tap_mode="classic" trigger_index="294" type="combinatorial"/>
            <net data_index="293" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="293" tap_mode="classic" trigger_index="293" type="combinatorial"/>
            <net data_index="291" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="291" tap_mode="classic" trigger_index="291" type="combinatorial"/>
            <net data_index="290" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="290" tap_mode="classic" trigger_index="290" type="combinatorial"/>
            <net data_index="289" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="289" tap_mode="classic" trigger_index="289" type="combinatorial"/>
            <net data_index="288" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="288" tap_mode="classic" trigger_index="288" type="combinatorial"/>
            <net data_index="287" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="287" tap_mode="classic" trigger_index="287" type="combinatorial"/>
            <net data_index="286" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="286" tap_mode="classic" trigger_index="286" type="combinatorial"/>
            <net data_index="285" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="285" tap_mode="classic" trigger_index="285" type="combinatorial"/>
            <net data_index="284" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="284" tap_mode="classic" trigger_index="284" type="combinatorial"/>
            <net data_index="283" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="283" tap_mode="classic" trigger_index="283" type="combinatorial"/>
            <net data_index="282" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="282" tap_mode="classic" trigger_index="282" type="combinatorial"/>
            <net data_index="312" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="312" tap_mode="classic" trigger_index="312" type="combinatorial"/>
            <net data_index="311" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="311" tap_mode="classic" trigger_index="311" type="combinatorial"/>
            <net data_index="310" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="310" tap_mode="classic" trigger_index="310" type="combinatorial"/>
            <net data_index="309" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="309" tap_mode="classic" trigger_index="309" type="combinatorial"/>
            <net data_index="308" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="308" tap_mode="classic" trigger_index="308" type="combinatorial"/>
            <net data_index="307" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="307" tap_mode="classic" trigger_index="307" type="combinatorial"/>
            <net data_index="306" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="306" tap_mode="classic" trigger_index="306" type="combinatorial"/>
            <net data_index="303" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="303" tap_mode="classic" trigger_index="303" type="combinatorial"/>
            <net data_index="292" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="292" tap_mode="classic" trigger_index="292" type="combinatorial"/>
            <net data_index="281" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|memaddr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="281" tap_mode="classic" trigger_index="281" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|controller:c|op" order="msb_to_lsb" type="combinatorial">
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="combinatorial"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="combinatorial"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|op[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|controller:c|aludec:ad|aluop" order="msb_to_lsb" type="combinatorial">
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|aluop[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="combinatorial"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|aluop[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="combinatorial"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|aluop[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|controller:c|aludec:ad|funct" order="msb_to_lsb" type="combinatorial">
            <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="combinatorial"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="combinatorial"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="combinatorial"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|controller:c|aludec:ad|funct[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|alucontrol" order="msb_to_lsb" type="combinatorial">
            <net data_index="119" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="119" type="combinatorial"/>
            <net data_index="118" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="118" type="combinatorial"/>
            <net data_index="117" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="117" type="combinatorial"/>
            <net data_index="116" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alucontrol[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="116" type="combinatorial"/>
          </bus>
          <net data_index="152" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alusrc" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" trigger_index="152" type="combinatorial"/>
          <bus name="mips:mips_cpu|datapath:dp|alu:alu|alucont" order="msb_to_lsb" state="collapse" type="combinatorial">
            <net data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" trigger_index="51" type="combinatorial"/>
            <net data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" trigger_index="50" type="combinatorial"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" trigger_index="49" type="combinatorial"/>
            <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|alucont[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" trigger_index="48" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|alu:alu|a" order="msb_to_lsb" type="combinatorial">
            <net data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" trigger_index="40" type="combinatorial"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" trigger_index="39" type="combinatorial"/>
            <net data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" trigger_index="37" type="combinatorial"/>
            <net data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" trigger_index="36" type="combinatorial"/>
            <net data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" trigger_index="35" type="combinatorial"/>
            <net data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" trigger_index="34" type="combinatorial"/>
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="combinatorial"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="combinatorial"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="combinatorial"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="combinatorial"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="combinatorial"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="combinatorial"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="combinatorial"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="combinatorial"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="combinatorial"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" trigger_index="47" type="combinatorial"/>
            <net data_index="46" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" trigger_index="46" type="combinatorial"/>
            <net data_index="45" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" trigger_index="45" type="combinatorial"/>
            <net data_index="44" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" trigger_index="44" type="combinatorial"/>
            <net data_index="43" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" trigger_index="43" type="combinatorial"/>
            <net data_index="42" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" trigger_index="42" type="combinatorial"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" trigger_index="41" type="combinatorial"/>
            <net data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" trigger_index="38" type="combinatorial"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|a[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|alu:alu|b" order="msb_to_lsb" type="combinatorial">
            <net data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="76" type="combinatorial"/>
            <net data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="75" type="combinatorial"/>
            <net data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="73" type="combinatorial"/>
            <net data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="72" type="combinatorial"/>
            <net data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" trigger_index="71" type="combinatorial"/>
            <net data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" trigger_index="70" type="combinatorial"/>
            <net data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" trigger_index="69" type="combinatorial"/>
            <net data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" trigger_index="68" type="combinatorial"/>
            <net data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" trigger_index="67" type="combinatorial"/>
            <net data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" trigger_index="66" type="combinatorial"/>
            <net data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" trigger_index="65" type="combinatorial"/>
            <net data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" trigger_index="64" type="combinatorial"/>
            <net data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" trigger_index="62" type="combinatorial"/>
            <net data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" trigger_index="61" type="combinatorial"/>
            <net data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" trigger_index="60" type="combinatorial"/>
            <net data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" trigger_index="59" type="combinatorial"/>
            <net data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" trigger_index="58" type="combinatorial"/>
            <net data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" trigger_index="57" type="combinatorial"/>
            <net data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" trigger_index="56" type="combinatorial"/>
            <net data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" trigger_index="55" type="combinatorial"/>
            <net data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" trigger_index="54" type="combinatorial"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" trigger_index="53" type="combinatorial"/>
            <net data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="83" type="combinatorial"/>
            <net data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="82" type="combinatorial"/>
            <net data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="81" type="combinatorial"/>
            <net data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="80" type="combinatorial"/>
            <net data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="79" type="combinatorial"/>
            <net data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="78" type="combinatorial"/>
            <net data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="77" type="combinatorial"/>
            <net data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="74" type="combinatorial"/>
            <net data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" trigger_index="63" type="combinatorial"/>
            <net data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|b[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" trigger_index="52" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|alu:alu|result" order="msb_to_lsb" type="combinatorial">
            <net data_index="108" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="108" type="combinatorial"/>
            <net data_index="107" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="107" type="combinatorial"/>
            <net data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="105" type="combinatorial"/>
            <net data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="104" type="combinatorial"/>
            <net data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="103" type="combinatorial"/>
            <net data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="102" type="combinatorial"/>
            <net data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="101" type="combinatorial"/>
            <net data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="100" type="combinatorial"/>
            <net data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="99" type="combinatorial"/>
            <net data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="98" type="combinatorial"/>
            <net data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="97" type="combinatorial"/>
            <net data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="96" type="combinatorial"/>
            <net data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="94" type="combinatorial"/>
            <net data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="93" type="combinatorial"/>
            <net data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="92" type="combinatorial"/>
            <net data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="91" type="combinatorial"/>
            <net data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="90" type="combinatorial"/>
            <net data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="89" type="combinatorial"/>
            <net data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="88" type="combinatorial"/>
            <net data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="87" type="combinatorial"/>
            <net data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="86" type="combinatorial"/>
            <net data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="85" type="combinatorial"/>
            <net data_index="115" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="115" type="combinatorial"/>
            <net data_index="114" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="114" type="combinatorial"/>
            <net data_index="113" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="113" type="combinatorial"/>
            <net data_index="112" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="112" type="combinatorial"/>
            <net data_index="111" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="111" type="combinatorial"/>
            <net data_index="110" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="110" type="combinatorial"/>
            <net data_index="109" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="109" type="combinatorial"/>
            <net data_index="106" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="106" type="combinatorial"/>
            <net data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="95" type="combinatorial"/>
            <net data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|alu:alu|result[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="84" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|aluout" order="msb_to_lsb" type="combinatorial">
            <net data_index="144" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" trigger_index="144" type="combinatorial"/>
            <net data_index="143" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" trigger_index="143" type="combinatorial"/>
            <net data_index="141" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" trigger_index="141" type="combinatorial"/>
            <net data_index="140" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" trigger_index="140" type="combinatorial"/>
            <net data_index="139" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" trigger_index="139" type="combinatorial"/>
            <net data_index="138" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" trigger_index="138" type="combinatorial"/>
            <net data_index="137" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" trigger_index="137" type="combinatorial"/>
            <net data_index="136" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" trigger_index="136" type="combinatorial"/>
            <net data_index="135" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="135" tap_mode="classic" trigger_index="135" type="combinatorial"/>
            <net data_index="134" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" trigger_index="134" type="combinatorial"/>
            <net data_index="133" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="133" tap_mode="classic" trigger_index="133" type="combinatorial"/>
            <net data_index="132" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="132" tap_mode="classic" trigger_index="132" type="combinatorial"/>
            <net data_index="130" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" trigger_index="130" type="combinatorial"/>
            <net data_index="129" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="classic" trigger_index="129" type="combinatorial"/>
            <net data_index="128" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" trigger_index="128" type="combinatorial"/>
            <net data_index="127" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" trigger_index="127" type="combinatorial"/>
            <net data_index="126" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="classic" trigger_index="126" type="combinatorial"/>
            <net data_index="125" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="classic" trigger_index="125" type="combinatorial"/>
            <net data_index="124" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" trigger_index="124" type="combinatorial"/>
            <net data_index="123" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" trigger_index="123" type="combinatorial"/>
            <net data_index="122" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="122" type="combinatorial"/>
            <net data_index="121" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="121" type="combinatorial"/>
            <net data_index="151" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" trigger_index="151" type="combinatorial"/>
            <net data_index="150" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" trigger_index="150" type="combinatorial"/>
            <net data_index="149" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" trigger_index="149" type="combinatorial"/>
            <net data_index="148" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" trigger_index="148" type="combinatorial"/>
            <net data_index="147" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" trigger_index="147" type="combinatorial"/>
            <net data_index="146" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" trigger_index="146" type="combinatorial"/>
            <net data_index="145" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" trigger_index="145" type="combinatorial"/>
            <net data_index="142" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" trigger_index="142" type="combinatorial"/>
            <net data_index="131" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" trigger_index="131" type="combinatorial"/>
            <net data_index="120" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|aluout[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="120" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|lb_mux_2_out" order="msb_to_lsb" type="combinatorial">
            <net data_index="177" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="177" tap_mode="classic" trigger_index="177" type="combinatorial"/>
            <net data_index="176" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="176" tap_mode="classic" trigger_index="176" type="combinatorial"/>
            <net data_index="174" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="174" tap_mode="classic" trigger_index="174" type="combinatorial"/>
            <net data_index="173" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="173" tap_mode="classic" trigger_index="173" type="combinatorial"/>
            <net data_index="172" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="172" tap_mode="classic" trigger_index="172" type="combinatorial"/>
            <net data_index="171" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="171" tap_mode="classic" trigger_index="171" type="combinatorial"/>
            <net data_index="170" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="170" tap_mode="classic" trigger_index="170" type="combinatorial"/>
            <net data_index="169" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="169" tap_mode="classic" trigger_index="169" type="combinatorial"/>
            <net data_index="168" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="168" tap_mode="classic" trigger_index="168" type="combinatorial"/>
            <net data_index="167" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="167" tap_mode="classic" trigger_index="167" type="combinatorial"/>
            <net data_index="166" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="166" tap_mode="classic" trigger_index="166" type="combinatorial"/>
            <net data_index="165" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="165" tap_mode="classic" trigger_index="165" type="combinatorial"/>
            <net data_index="163" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="163" tap_mode="classic" trigger_index="163" type="combinatorial"/>
            <net data_index="162" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="162" tap_mode="classic" trigger_index="162" type="combinatorial"/>
            <net data_index="161" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="161" tap_mode="classic" trigger_index="161" type="combinatorial"/>
            <net data_index="160" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="160" tap_mode="classic" trigger_index="160" type="combinatorial"/>
            <net data_index="159" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="159" tap_mode="classic" trigger_index="159" type="combinatorial"/>
            <net data_index="158" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="158" tap_mode="classic" trigger_index="158" type="combinatorial"/>
            <net data_index="157" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="157" tap_mode="classic" trigger_index="157" type="combinatorial"/>
            <net data_index="156" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="156" tap_mode="classic" trigger_index="156" type="combinatorial"/>
            <net data_index="155" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" trigger_index="155" type="combinatorial"/>
            <net data_index="154" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" trigger_index="154" type="combinatorial"/>
            <net data_index="184" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="184" tap_mode="classic" trigger_index="184" type="combinatorial"/>
            <net data_index="183" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="183" tap_mode="classic" trigger_index="183" type="combinatorial"/>
            <net data_index="182" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="182" tap_mode="classic" trigger_index="182" type="combinatorial"/>
            <net data_index="181" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="181" tap_mode="classic" trigger_index="181" type="combinatorial"/>
            <net data_index="180" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="180" tap_mode="classic" trigger_index="180" type="combinatorial"/>
            <net data_index="179" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="179" tap_mode="classic" trigger_index="179" type="combinatorial"/>
            <net data_index="178" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="178" tap_mode="classic" trigger_index="178" type="combinatorial"/>
            <net data_index="175" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="175" tap_mode="classic" trigger_index="175" type="combinatorial"/>
            <net data_index="164" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="164" tap_mode="classic" trigger_index="164" type="combinatorial"/>
            <net data_index="153" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_mux_2_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" trigger_index="153" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|lb_signext_out" order="msb_to_lsb" type="combinatorial">
            <net data_index="209" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="209" tap_mode="classic" trigger_index="209" type="combinatorial"/>
            <net data_index="208" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="208" tap_mode="classic" trigger_index="208" type="combinatorial"/>
            <net data_index="206" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="206" tap_mode="classic" trigger_index="206" type="combinatorial"/>
            <net data_index="205" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="205" tap_mode="classic" trigger_index="205" type="combinatorial"/>
            <net data_index="204" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="204" tap_mode="classic" trigger_index="204" type="combinatorial"/>
            <net data_index="203" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="203" tap_mode="classic" trigger_index="203" type="combinatorial"/>
            <net data_index="202" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="202" tap_mode="classic" trigger_index="202" type="combinatorial"/>
            <net data_index="201" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="201" tap_mode="classic" trigger_index="201" type="combinatorial"/>
            <net data_index="200" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="200" tap_mode="classic" trigger_index="200" type="combinatorial"/>
            <net data_index="199" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="199" tap_mode="classic" trigger_index="199" type="combinatorial"/>
            <net data_index="198" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="198" tap_mode="classic" trigger_index="198" type="combinatorial"/>
            <net data_index="197" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="197" tap_mode="classic" trigger_index="197" type="combinatorial"/>
            <net data_index="195" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="195" tap_mode="classic" trigger_index="195" type="combinatorial"/>
            <net data_index="194" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="194" tap_mode="classic" trigger_index="194" type="combinatorial"/>
            <net data_index="193" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="193" tap_mode="classic" trigger_index="193" type="combinatorial"/>
            <net data_index="192" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="192" tap_mode="classic" trigger_index="192" type="combinatorial"/>
            <net data_index="191" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="191" tap_mode="classic" trigger_index="191" type="combinatorial"/>
            <net data_index="190" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="190" tap_mode="classic" trigger_index="190" type="combinatorial"/>
            <net data_index="189" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="189" tap_mode="classic" trigger_index="189" type="combinatorial"/>
            <net data_index="188" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="188" tap_mode="classic" trigger_index="188" type="combinatorial"/>
            <net data_index="187" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="187" tap_mode="classic" trigger_index="187" type="combinatorial"/>
            <net data_index="186" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="186" tap_mode="classic" trigger_index="186" type="combinatorial"/>
            <net data_index="216" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="216" tap_mode="classic" trigger_index="216" type="combinatorial"/>
            <net data_index="215" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="215" tap_mode="classic" trigger_index="215" type="combinatorial"/>
            <net data_index="214" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="214" tap_mode="classic" trigger_index="214" type="combinatorial"/>
            <net data_index="213" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="213" tap_mode="classic" trigger_index="213" type="combinatorial"/>
            <net data_index="212" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="212" tap_mode="classic" trigger_index="212" type="combinatorial"/>
            <net data_index="211" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="211" tap_mode="classic" trigger_index="211" type="combinatorial"/>
            <net data_index="210" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="210" tap_mode="classic" trigger_index="210" type="combinatorial"/>
            <net data_index="207" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="207" tap_mode="classic" trigger_index="207" type="combinatorial"/>
            <net data_index="196" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="196" tap_mode="classic" trigger_index="196" type="combinatorial"/>
            <net data_index="185" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|lb_signext_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="185" tap_mode="classic" trigger_index="185" type="combinatorial"/>
          </bus>
          <bus name="mips:mips_cpu|datapath:dp|writedata" order="msb_to_lsb" type="combinatorial">
            <net data_index="241" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="241" tap_mode="classic" trigger_index="241" type="combinatorial"/>
            <net data_index="240" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="240" tap_mode="classic" trigger_index="240" type="combinatorial"/>
            <net data_index="238" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="238" tap_mode="classic" trigger_index="238" type="combinatorial"/>
            <net data_index="237" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="237" tap_mode="classic" trigger_index="237" type="combinatorial"/>
            <net data_index="236" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="236" tap_mode="classic" trigger_index="236" type="combinatorial"/>
            <net data_index="235" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="235" tap_mode="classic" trigger_index="235" type="combinatorial"/>
            <net data_index="234" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="234" tap_mode="classic" trigger_index="234" type="combinatorial"/>
            <net data_index="233" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="233" tap_mode="classic" trigger_index="233" type="combinatorial"/>
            <net data_index="232" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="232" tap_mode="classic" trigger_index="232" type="combinatorial"/>
            <net data_index="231" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="231" tap_mode="classic" trigger_index="231" type="combinatorial"/>
            <net data_index="230" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="230" tap_mode="classic" trigger_index="230" type="combinatorial"/>
            <net data_index="229" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="229" tap_mode="classic" trigger_index="229" type="combinatorial"/>
            <net data_index="227" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="227" tap_mode="classic" trigger_index="227" type="combinatorial"/>
            <net data_index="226" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="226" tap_mode="classic" trigger_index="226" type="combinatorial"/>
            <net data_index="225" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="225" tap_mode="classic" trigger_index="225" type="combinatorial"/>
            <net data_index="224" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="224" tap_mode="classic" trigger_index="224" type="combinatorial"/>
            <net data_index="223" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="223" tap_mode="classic" trigger_index="223" type="combinatorial"/>
            <net data_index="222" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="222" tap_mode="classic" trigger_index="222" type="combinatorial"/>
            <net data_index="221" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="221" tap_mode="classic" trigger_index="221" type="combinatorial"/>
            <net data_index="220" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="220" tap_mode="classic" trigger_index="220" type="combinatorial"/>
            <net data_index="219" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="219" tap_mode="classic" trigger_index="219" type="combinatorial"/>
            <net data_index="218" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="218" tap_mode="classic" trigger_index="218" type="combinatorial"/>
            <net data_index="248" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="248" tap_mode="classic" trigger_index="248" type="combinatorial"/>
            <net data_index="247" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="247" tap_mode="classic" trigger_index="247" type="combinatorial"/>
            <net data_index="246" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="246" tap_mode="classic" trigger_index="246" type="combinatorial"/>
            <net data_index="245" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="245" tap_mode="classic" trigger_index="245" type="combinatorial"/>
            <net data_index="244" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="244" tap_mode="classic" trigger_index="244" type="combinatorial"/>
            <net data_index="243" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="243" tap_mode="classic" trigger_index="243" type="combinatorial"/>
            <net data_index="242" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="242" tap_mode="classic" trigger_index="242" type="combinatorial"/>
            <net data_index="239" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="239" tap_mode="classic" trigger_index="239" type="combinatorial"/>
            <net data_index="228" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="228" tap_mode="classic" trigger_index="228" type="combinatorial"/>
            <net data_index="217" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mips:mips_cpu|datapath:dp|writedata[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="217" tap_mode="classic" trigger_index="217" type="combinatorial"/>
          </bus>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="KEY[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="input pin"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="672E884A" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2024/03/24 15:26:02  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'KEY[0]' == rising edge
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2024/03/24 16:10:59  #0" power_up_mode="false" sample_depth="256" trigger_position="32">000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000000000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000100000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000100000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000100000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000100000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000100000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000000000000000100000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000001000000000100000001111110000000000000000000000000000000000010000000000000011111111110110000000011111111111000000000010011111110100011111111111000000000010011111111111111111111111111111111111111111111111111111111111111111111111101111111111100000000001001111111011111100100000000111100001111110111111111110000000000100111111100000000000000000000001000000000100011111111110000000000000000000000000000000000010000000001111011110000000000000000011111100001000011111111111111110100011111100001000011111111111111111111111111111111111111111111111111111111111111111111111111111111101111110000100001111111111111111100000010101000000111110011111000111111000010000111111111111111100000000000000000000001000000000100011111111110000000000000000000000000000000000010000000001111011110000000000000000011111100001000011111111111111110100011111100001000011111111111111111111111111111111111111111111111111111111111111111111111111111111101111110000100001111111111111111100000010101000000111110011111000111111000010000111111111111111100000000000000000000001000000000100011111111110000000000000000000000000000000000010000000001111011110000000000000000011111100001000011111111111111110100011111100001000011111111111111111111111111111111111111111111111111111111111111111111111111111111101111110000100001111111111111111100000010101000000111110011111000111111000010000111111111111111100000000000000000000001000000000100011111111110000000000000000000000000000000000010000000001111011110000000000000000011111100001000011111111111111110100011111100001000011111111111111111111111111111111111111111111111111111111111111111111111111111111101111110000100001111111111111111100000010101000000111110011111000111111000010000111111111111111100000000000000000000000001000000100011111111110000000000000000000000000000000000010000000001111011110000000000000000011111100001000011111111111111110100011111100001000011111111111111111111111111111111111111111111111111111111111111111111111111111111101111110000100001111111111111111100000010101000000111110011111000111111000010000111111111111111100000000000000000000000001000000111011100100000001111111111100000000001001111111110001111110000100001111111111111111100000000000111100000000000000001100100000000000111100000000000000000000000000000000000000010000000000000000000000000000000100000000001111110000100001111111111111111100110010101000100000010000100001000000000001111000000000000000000000000000000000000000001000000111011100100000001111111111100000000001001111111110001111110000100001111111111111111100000000000111100000000000000001100100000000000111100000000000000000000000000000000000000010000000000000000000000000000000100000000001111110000100001111111111111111100110010101000100000010000100001000000000001111000000000000000000000000000000000000000001000000111011100100000001111111111100000000001001111111110001111110000100001111111111111111100000000000111100000000000000001100100000000000111100000000000000000000000000000000000000010000000000000000000000000000000100000000001111110000100001111111111111111100110010101000100000010000100001000000000001111000000000000000000000000000000000000000001000000111011100100000001111111111100000000001001111111110001111110000100001111111111111111100000000000111100000000000000001100100000000000111100000000000000000000000000000000000000010000000000000000000000000000000100000000001111110000100001111111111111111100110010101000100000010000100001000000000001111000000000000000000000000000000000000001001000000111011100100000001111111111100000000001001111111110001111110000100001111111111111111100000000000111100000000000000001100100000000000111100000000000000000000000000000000000000010000000000000000000000000000000100000000001111110000100001111111111111111100110010101000100000010000100001000000000001111000000000000000000000000000000000000001001000000100011000001000000000000000000000000000000000000010000000000000000000000000000000000011111111111111111111111111111110100011111111111111111111111111111110111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000111000000001000000010000000000000111111111111111111111111111111100000000000000000000001001000000100011000001000000000000000000000000000000000000010000000000000000000000000000000000011111111111111111111111111111110100011111111111111111111111111111110111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000111000000001000000010000000000000111111111111111111111111111111100000000000000000000001001000000100011000001000000000000000000000000000000000000010000000000000000000000000000000000011111111111111111111111111111110100011111111111111111111111111111110111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000111000000001000000010000000000000111111111111111111111111111111100000000000000000000001001000000100011000001000000000000000000000000000000000000010000000000000000000000000000000000011111111111111111111111111111110100011111111111111111111111111111110111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000111000000001000000010000000000000111111111111111111111111111111100001000000000000000001001000000100011000001000000000000000000000000000000000000010000000000000000000000000000000000011111111111111111111111111111110100011111111111111111111111111111110111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000111000000001000000010000000000000111111111111111111111111111111100011000000000000000001001000000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001000000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001000000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001000000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001100000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001010000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001110000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001001000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001101000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001011000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001111000111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001000100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001100100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001000010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001010100111000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000010011100000000000000000000000000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000001001010100</data>
          <extradata>11111111111111111111111111111111T1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="40"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="8"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="16352"/>
    </position_info>
  </instance>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="0"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="sof manager visible" value="0"/>
    <multi attribute="column width" size="23" value="34,34,158,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,10"/>
    <multi attribute="frame size" size="2" value="958,974"/>
    <multi attribute="jtag widget size" size="2" value="400,161"/>
  </global_info>
</session>
