// Seed: 3421228686
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_1,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output wire  id_2
);
  always_ff id_0 <= id_1;
  wor id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_3 = 0;
  wire id_5, id_6, id_7, id_8 = id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_16, id_17;
  wire id_18;
endmodule
