#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001669cfe6b40 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v000001669d002c00_0 .net "DataAdr", 31 0, v000001669d053dc0_0;  1 drivers
v000001669d002ca0_0 .net "MemWrite", 0 0, L_000001669cf65a60;  1 drivers
v000001669d003060_0 .net "WriteData", 31 0, L_000001669d006940;  1 drivers
v000001669d002fc0_0 .var "clk", 0 0;
v000001669d0068a0_0 .var "reset", 0 0;
E_000001669cfd62b0 .event negedge, v000001669cfdcf90_0;
S_000001669cf9f270 .scope module, "dut" "top" 2 7, 3 5 0, S_000001669cfe6b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001669d003920_0 .net "DataAdr", 31 0, v000001669d053dc0_0;  alias, 1 drivers
v000001669d003ba0_0 .net "Instr", 31 0, L_000001669d007b90;  1 drivers
v000001669d003f60_0 .net "MemWrite", 0 0, L_000001669cf65a60;  alias, 1 drivers
v000001669d002520_0 .net "PC", 31 0, v000001669cffb260_0;  1 drivers
v000001669d0031a0_0 .net "ReadData", 31 0, L_000001669d0077a0;  1 drivers
v000001669d002ac0_0 .net "WriteData", 31 0, L_000001669d006940;  alias, 1 drivers
v000001669d002b60_0 .net "clk", 0 0, v000001669d002fc0_0;  1 drivers
v000001669d003240_0 .net "reset", 0 0, v000001669d0068a0_0;  1 drivers
S_000001669cf9f400 .scope module, "arm" "arm" 3 20, 4 4 0, S_000001669cf9f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000001669d002840_0 .net "ALUControl", 2 0, v000001669cfdd670_0;  1 drivers
v000001669d003740_0 .net "ALUFlags", 3 0, L_000001669d0ac8b0;  1 drivers
v000001669d002340_0 .net "ALUResult", 31 0, v000001669d053dc0_0;  alias, 1 drivers
v000001669d0040a0_0 .net "ALUSrc", 0 0, L_000001669d007160;  1 drivers
v000001669d003ec0_0 .net "ByteSrc", 0 0, L_000001669d005360;  1 drivers
v000001669d002700_0 .net "ImmSrc", 1 0, L_000001669d005400;  1 drivers
v000001669d0039c0_0 .net "Instr", 31 0, L_000001669d007b90;  alias, 1 drivers
v000001669d004140_0 .net "MemWrite", 0 0, L_000001669cf65a60;  alias, 1 drivers
v000001669d002480_0 .net "MemtoReg", 0 0, L_000001669d005d60;  1 drivers
v000001669d002d40_0 .net "PC", 31 0, v000001669cffb260_0;  alias, 1 drivers
v000001669d0025c0_0 .net "PCSrc", 0 0, L_000001669d0079d0;  1 drivers
v000001669d003100_0 .net "ReadData", 31 0, L_000001669d0077a0;  alias, 1 drivers
v000001669d003380_0 .net "RegSrc", 1 0, L_000001669d0052c0;  1 drivers
v000001669d0034c0_0 .net "RegWrite", 0 0, L_000001669cfa04b0;  1 drivers
v000001669d0027a0_0 .net "WriteData", 31 0, L_000001669d006940;  alias, 1 drivers
v000001669d002660_0 .net "clk", 0 0, v000001669d002fc0_0;  alias, 1 drivers
v000001669d003ce0_0 .net "reset", 0 0, v000001669d0068a0_0;  alias, 1 drivers
L_000001669d005720 .part L_000001669d007b90, 12, 20;
S_000001669cf9f590 .scope module, "c" "controller" 4 31, 5 4 0, S_000001669cf9f400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 1 "ByteSrc";
v000001669d053500_0 .net "ALUControl", 2 0, v000001669cfdd670_0;  alias, 1 drivers
v000001669d052920_0 .net "ALUFlags", 3 0, L_000001669d0ac8b0;  alias, 1 drivers
v000001669d0535a0_0 .net "ALUSrc", 0 0, L_000001669d007160;  alias, 1 drivers
v000001669d053640_0 .net "ByteSrc", 0 0, L_000001669d005360;  alias, 1 drivers
v000001669d052880_0 .net "FlagW", 1 0, v000001669cfdd3f0_0;  1 drivers
v000001669d0529c0_0 .net "ImmSrc", 1 0, L_000001669d005400;  alias, 1 drivers
v000001669d053aa0_0 .net "Instr", 31 12, L_000001669d005720;  1 drivers
v000001669d052d80_0 .net "MemW", 0 0, L_000001669d006440;  1 drivers
v000001669d0536e0_0 .net "MemWrite", 0 0, L_000001669cf65a60;  alias, 1 drivers
v000001669d0524c0_0 .net "MemtoReg", 0 0, L_000001669d005d60;  alias, 1 drivers
v000001669d053d20_0 .net "PCS", 0 0, L_000001669cfc5970;  1 drivers
v000001669d053820_0 .net "PCSrc", 0 0, L_000001669d0079d0;  alias, 1 drivers
v000001669d052560_0 .net "RegSrc", 1 0, L_000001669d0052c0;  alias, 1 drivers
v000001669d052c40_0 .net "RegW", 0 0, L_000001669d0055e0;  1 drivers
v000001669d0538c0_0 .net "RegWrite", 0 0, L_000001669cfa04b0;  alias, 1 drivers
v000001669d053e60_0 .net "clk", 0 0, v000001669d002fc0_0;  alias, 1 drivers
v000001669d052060_0 .net "reset", 0 0, v000001669d0068a0_0;  alias, 1 drivers
L_000001669d006b20 .part L_000001669d005720, 14, 2;
L_000001669d0063a0 .part L_000001669d005720, 8, 6;
L_000001669d006620 .part L_000001669d005720, 0, 4;
L_000001669d005540 .part L_000001669d005720, 16, 4;
S_000001669cf75d80 .scope module, "cl" "condlogic" 5 51, 6 4 0, S_000001669cf9f590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_000001669cf9fdb0 .functor AND 2, v000001669cfdd3f0_0, L_000001669d005ea0, C4<11>, C4<11>;
L_000001669cfa04b0 .functor AND 1, L_000001669d0055e0, v000001669cfdda30_0, C4<1>, C4<1>;
L_000001669cf65a60 .functor AND 1, L_000001669d006440, v000001669cfdda30_0, C4<1>, C4<1>;
L_000001669d0079d0 .functor AND 1, L_000001669cfc5970, v000001669cfdda30_0, C4<1>, C4<1>;
v000001669cfddd50_0 .net "ALUFlags", 3 0, L_000001669d0ac8b0;  alias, 1 drivers
v000001669cfde430_0 .net "Cond", 3 0, L_000001669d005540;  1 drivers
v000001669cfdcc70_0 .net "CondEx", 0 0, v000001669cfdda30_0;  1 drivers
v000001669cfdd210_0 .net "FlagW", 1 0, v000001669cfdd3f0_0;  alias, 1 drivers
v000001669cfde4d0_0 .net "FlagWrite", 1 0, L_000001669cf9fdb0;  1 drivers
v000001669cfdcd10_0 .net "Flags", 3 0, L_000001669d0061c0;  1 drivers
v000001669cfde070_0 .net "MemW", 0 0, L_000001669d006440;  alias, 1 drivers
v000001669cfdc8b0_0 .net "MemWrite", 0 0, L_000001669cf65a60;  alias, 1 drivers
v000001669cfdd170_0 .net "PCS", 0 0, L_000001669cfc5970;  alias, 1 drivers
v000001669cfdc630_0 .net "PCSrc", 0 0, L_000001669d0079d0;  alias, 1 drivers
v000001669cfdd350_0 .net "RegW", 0 0, L_000001669d0055e0;  alias, 1 drivers
v000001669cfdc6d0_0 .net "RegWrite", 0 0, L_000001669cfa04b0;  alias, 1 drivers
v000001669cfdd2b0_0 .net *"_ivl_13", 1 0, L_000001669d005ea0;  1 drivers
v000001669cfdd530_0 .net "clk", 0 0, v000001669d002fc0_0;  alias, 1 drivers
v000001669cfdddf0_0 .net "reset", 0 0, v000001669d0068a0_0;  alias, 1 drivers
L_000001669d005680 .part L_000001669cf9fdb0, 1, 1;
L_000001669d005e00 .part L_000001669d0ac8b0, 2, 2;
L_000001669d006da0 .part L_000001669cf9fdb0, 0, 1;
L_000001669d006ee0 .part L_000001669d0ac8b0, 0, 2;
L_000001669d0061c0 .concat8 [ 2 2 0 0], v000001669cfdcbd0_0, v000001669cfdce50_0;
L_000001669d005ea0 .concat [ 1 1 0 0], v000001669cfdda30_0, v000001669cfdda30_0;
S_000001669cf75fd0 .scope module, "cc" "condcheck" 6 45, 7 1 0, S_000001669cf75d80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_000001669cfc5ba0 .functor BUFZ 4, L_000001669d0061c0, C4<0000>, C4<0000>, C4<0000>;
L_000001669cf9f9c0 .functor XNOR 1, L_000001669d006a80, L_000001669d0054a0, C4<0>, C4<0>;
v000001669cfde1b0_0 .net "Cond", 3 0, L_000001669d005540;  alias, 1 drivers
v000001669cfdda30_0 .var "CondEx", 0 0;
v000001669cfdd490_0 .net "Flags", 3 0, L_000001669d0061c0;  alias, 1 drivers
v000001669cfddf30_0 .net *"_ivl_6", 3 0, L_000001669cfc5ba0;  1 drivers
v000001669cfddb70_0 .net "carry", 0 0, L_000001669d006080;  1 drivers
v000001669cfddc10_0 .net "ge", 0 0, L_000001669cf9f9c0;  1 drivers
v000001669cfdcdb0_0 .net "neg", 0 0, L_000001669d006a80;  1 drivers
v000001669cfdcb30_0 .net "overflow", 0 0, L_000001669d0054a0;  1 drivers
v000001669cfddad0_0 .net "zero", 0 0, L_000001669d0064e0;  1 drivers
E_000001669cfd6c70/0 .event anyedge, v000001669cfde1b0_0, v000001669cfddad0_0, v000001669cfddb70_0, v000001669cfdcdb0_0;
E_000001669cfd6c70/1 .event anyedge, v000001669cfdcb30_0, v000001669cfddc10_0;
E_000001669cfd6c70 .event/or E_000001669cfd6c70/0, E_000001669cfd6c70/1;
L_000001669d006a80 .part L_000001669cfc5ba0, 3, 1;
L_000001669d0064e0 .part L_000001669cfc5ba0, 2, 1;
L_000001669d006080 .part L_000001669cfc5ba0, 1, 1;
L_000001669d0054a0 .part L_000001669cfc5ba0, 0, 1;
S_000001669cf73800 .scope module, "flagreg0" "flopenr" 6 38, 8 1 0, S_000001669cf75d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000001669cfd6af0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v000001669cfdcf90_0 .net "clk", 0 0, v000001669d002fc0_0;  alias, 1 drivers
v000001669cfde2f0_0 .net "d", 1 0, L_000001669d006ee0;  1 drivers
v000001669cfde110_0 .net "en", 0 0, L_000001669d006da0;  1 drivers
v000001669cfdcbd0_0 .var "q", 1 0;
v000001669cfddfd0_0 .net "reset", 0 0, v000001669d0068a0_0;  alias, 1 drivers
E_000001669cfd6570 .event posedge, v000001669cfddfd0_0, v000001669cfdcf90_0;
S_000001669cf73990 .scope module, "flagreg1" "flopenr" 6 31, 8 1 0, S_000001669cf75d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000001669cfd67b0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v000001669cfdcef0_0 .net "clk", 0 0, v000001669d002fc0_0;  alias, 1 drivers
v000001669cfdd030_0 .net "d", 1 0, L_000001669d005e00;  1 drivers
v000001669cfddcb0_0 .net "en", 0 0, L_000001669d005680;  1 drivers
v000001669cfdce50_0 .var "q", 1 0;
v000001669cfdd0d0_0 .net "reset", 0 0, v000001669d0068a0_0;  alias, 1 drivers
S_000001669cf73b20 .scope module, "dec" "decode" 5 36, 9 1 0, S_000001669cf9f590;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
    .port_info 12 /OUTPUT 1 "ByteSrc";
L_000001669cfc57b0 .functor AND 1, L_000001669d007020, L_000001669d0055e0, C4<1>, C4<1>;
L_000001669cfc5970 .functor OR 1, L_000001669cfc57b0, L_000001669d006760, C4<0>, C4<0>;
v000001669cfdd670_0 .var "ALUControl", 2 0;
v000001669cfdde90_0 .net "ALUOp", 0 0, L_000001669d005cc0;  1 drivers
v000001669cfdc770_0 .net "ALUSrc", 0 0, L_000001669d007160;  alias, 1 drivers
v000001669cfdc810_0 .net "Branch", 0 0, L_000001669d006760;  1 drivers
v000001669cfdd8f0_0 .net "ByteSrc", 0 0, L_000001669d005360;  alias, 1 drivers
v000001669cfdd3f0_0 .var "FlagW", 1 0;
v000001669cfdd710_0 .net "Funct", 5 0, L_000001669d0063a0;  1 drivers
v000001669cfdd7b0_0 .net "ImmSrc", 1 0, L_000001669d005400;  alias, 1 drivers
v000001669cfdd850_0 .net "MemW", 0 0, L_000001669d006440;  alias, 1 drivers
v000001669cf84260_0 .net "MemtoReg", 0 0, L_000001669d005d60;  alias, 1 drivers
v000001669cf84300_0 .net "Op", 1 0, L_000001669d006b20;  1 drivers
v000001669cfbc930_0 .net "PCS", 0 0, L_000001669cfc5970;  alias, 1 drivers
v000001669cfbc430_0 .net "Rd", 3 0, L_000001669d006620;  1 drivers
v000001669d053460_0 .net "RegSrc", 1 0, L_000001669d0052c0;  alias, 1 drivers
v000001669d052380_0 .net "RegW", 0 0, L_000001669d0055e0;  alias, 1 drivers
v000001669d053780_0 .net *"_ivl_11", 10 0, v000001669d053320_0;  1 drivers
L_000001669d054028 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001669d053a00_0 .net/2u *"_ivl_12", 3 0, L_000001669d054028;  1 drivers
v000001669d053be0_0 .net *"_ivl_14", 0 0, L_000001669d007020;  1 drivers
v000001669d0533c0_0 .net *"_ivl_16", 0 0, L_000001669cfc57b0;  1 drivers
v000001669d053320_0 .var "controls", 10 0;
E_000001669cfd65b0 .event anyedge, v000001669cfdde90_0, v000001669cfdd710_0, v000001669cfdd670_0;
E_000001669cfd6ff0 .event anyedge, v000001669cf84300_0, v000001669cfdd710_0;
L_000001669d0052c0 .part v000001669d053320_0, 9, 2;
L_000001669d005400 .part v000001669d053320_0, 7, 2;
L_000001669d007160 .part v000001669d053320_0, 6, 1;
L_000001669d005d60 .part v000001669d053320_0, 5, 1;
L_000001669d0055e0 .part v000001669d053320_0, 4, 1;
L_000001669d006440 .part v000001669d053320_0, 3, 1;
L_000001669d006760 .part v000001669d053320_0, 2, 1;
L_000001669d005cc0 .part v000001669d053320_0, 1, 1;
L_000001669d005360 .part v000001669d053320_0, 0, 1;
L_000001669d007020 .cmp/eq 4, L_000001669d006620, L_000001669d054028;
S_000001669cf9ba50 .scope module, "dp" "datapath" 4 46, 10 9 0, S_000001669cf9f400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
    .port_info 15 /INPUT 1 "ByteSrc";
v000001669d001eb0_0 .net "ALUControl", 2 0, v000001669cfdd670_0;  alias, 1 drivers
v000001669d001550_0 .net "ALUFlags", 3 0, L_000001669d0ac8b0;  alias, 1 drivers
v000001669d000650_0 .net "ALUResult", 31 0, v000001669d053dc0_0;  alias, 1 drivers
v000001669d002130_0 .net "ALUSrc", 0 0, L_000001669d007160;  alias, 1 drivers
v000001669d001cd0_0 .net "ByteResult", 31 0, v000001669cffcde0_0;  1 drivers
v000001669d0005b0_0 .net "ByteSrc", 0 0, L_000001669d005360;  alias, 1 drivers
v000001669d0003d0_0 .net "ExtImm", 31 0, v000001669cffc840_0;  1 drivers
v000001669d000510_0 .net "FinalResult", 31 0, L_000001669d0ac9f0;  1 drivers
v000001669d000330_0 .net "ImmSrc", 1 0, L_000001669d005400;  alias, 1 drivers
v000001669d0015f0_0 .net "Instr", 31 0, L_000001669d007b90;  alias, 1 drivers
v000001669d000790_0 .net "MemtoReg", 0 0, L_000001669d005d60;  alias, 1 drivers
v000001669d000830_0 .net "PC", 31 0, v000001669cffb260_0;  alias, 1 drivers
v000001669d0008d0_0 .net "PCNext", 31 0, L_000001669d005b80;  1 drivers
v000001669d000a10_0 .net "PCPlus4", 31 0, L_000001669d005f40;  1 drivers
v000001669d001730_0 .net "PCPlus8", 31 0, L_000001669d006f80;  1 drivers
v000001669d001870_0 .net "PCSrc", 0 0, L_000001669d0079d0;  alias, 1 drivers
v000001669d001d70_0 .net "RA1", 3 0, L_000001669d0070c0;  1 drivers
v000001669d001e10_0 .net "RA2", 3 0, L_000001669d006d00;  1 drivers
v000001669d001f50_0 .net "ReadData", 31 0, L_000001669d0077a0;  alias, 1 drivers
v000001669d001ff0_0 .net "RegSrc", 1 0, L_000001669d0052c0;  alias, 1 drivers
v000001669d003d80_0 .net "RegWrite", 0 0, L_000001669cfa04b0;  alias, 1 drivers
v000001669d003e20_0 .net "Result", 31 0, L_000001669d0069e0;  1 drivers
v000001669d003a60_0 .net "SrcA", 31 0, L_000001669d006120;  1 drivers
v000001669d003420_0 .net "SrcB", 31 0, L_000001669d0059a0;  1 drivers
v000001669d0023e0_0 .net "SrcBB", 31 0, L_000001669d0ac4f0;  1 drivers
v000001669d0022a0_0 .net "WriteData", 31 0, L_000001669d006940;  alias, 1 drivers
v000001669d004000_0 .net "clk", 0 0, v000001669d002fc0_0;  alias, 1 drivers
v000001669d003c40_0 .net "reset", 0 0, v000001669d0068a0_0;  alias, 1 drivers
L_000001669d0057c0 .part L_000001669d007b90, 16, 4;
L_000001669d005ae0 .part L_000001669d0052c0, 0, 1;
L_000001669d006580 .part L_000001669d007b90, 0, 4;
L_000001669d005fe0 .part L_000001669d007b90, 12, 4;
L_000001669d005860 .part L_000001669d0052c0, 1, 1;
L_000001669d006bc0 .part L_000001669d007b90, 12, 4;
L_000001669d006c60 .part L_000001669d007b90, 0, 24;
S_000001669cf712a0 .scope module, "alu" "alu" 10 118, 11 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_000001669d008060 .functor NOT 33, L_000001669d0ad0d0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_000001669d0543d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001669d007650 .functor XNOR 1, L_000001669d0ac310, L_000001669d0543d0, C4<0>, C4<0>;
L_000001669d007960 .functor AND 1, L_000001669d007650, L_000001669d0add50, C4<1>, C4<1>;
L_000001669d054418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001669d007e30 .functor XNOR 1, L_000001669d0ac1d0, L_000001669d054418, C4<0>, C4<0>;
L_000001669d007d50 .functor XOR 1, L_000001669d0adc10, L_000001669d0ac810, C4<0>, C4<0>;
L_000001669d007730 .functor AND 1, L_000001669d007e30, L_000001669d007d50, C4<1>, C4<1>;
L_000001669d0076c0 .functor XOR 1, L_000001669d0ad990, L_000001669d0ac270, C4<0>, C4<0>;
L_000001669d007500 .functor XOR 1, L_000001669d0076c0, L_000001669d0ac450, C4<0>, C4<0>;
L_000001669d007f10 .functor AND 1, L_000001669d007730, L_000001669d007500, C4<1>, C4<1>;
v000001669d052f60_0 .net "ALUControl", 2 0, v000001669cfdd670_0;  alias, 1 drivers
v000001669d052420_0 .net "ALUFlags", 3 0, L_000001669d0ac8b0;  alias, 1 drivers
v000001669d053dc0_0 .var "Result", 31 0;
v000001669d052100_0 .net *"_ivl_0", 32 0, L_000001669d005a40;  1 drivers
v000001669d053f00_0 .net *"_ivl_10", 32 0, L_000001669d008060;  1 drivers
v000001669d0521a0_0 .net *"_ivl_12", 32 0, L_000001669d0ac950;  1 drivers
L_000001669d0542f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001669d053000_0 .net *"_ivl_15", 0 0, L_000001669d0542f8;  1 drivers
v000001669d052ba0_0 .net *"_ivl_16", 32 0, L_000001669d0ad530;  1 drivers
v000001669d052ec0_0 .net *"_ivl_18", 32 0, L_000001669d0ad5d0;  1 drivers
v000001669d052240_0 .net *"_ivl_21", 0 0, L_000001669d0ad710;  1 drivers
v000001669d0522e0_0 .net *"_ivl_22", 32 0, L_000001669d0ac3b0;  1 drivers
L_000001669d054340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001669d053b40_0 .net *"_ivl_25", 31 0, L_000001669d054340;  1 drivers
L_000001669d054268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001669d053960_0 .net *"_ivl_3", 0 0, L_000001669d054268;  1 drivers
L_000001669d054388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001669d052600_0 .net/2u *"_ivl_30", 31 0, L_000001669d054388;  1 drivers
v000001669d0530a0_0 .net *"_ivl_35", 0 0, L_000001669d0ac310;  1 drivers
v000001669d0526a0_0 .net/2u *"_ivl_36", 0 0, L_000001669d0543d0;  1 drivers
v000001669d053c80_0 .net *"_ivl_38", 0 0, L_000001669d007650;  1 drivers
v000001669d052740_0 .net *"_ivl_41", 0 0, L_000001669d0add50;  1 drivers
v000001669d053140_0 .net *"_ivl_45", 0 0, L_000001669d0ac1d0;  1 drivers
v000001669d0531e0_0 .net/2u *"_ivl_46", 0 0, L_000001669d054418;  1 drivers
v000001669d0527e0_0 .net *"_ivl_48", 0 0, L_000001669d007e30;  1 drivers
v000001669d053280_0 .net *"_ivl_5", 0 0, L_000001669d005c20;  1 drivers
v000001669d052a60_0 .net *"_ivl_51", 0 0, L_000001669d0adc10;  1 drivers
v000001669d052b00_0 .net *"_ivl_53", 0 0, L_000001669d0ac810;  1 drivers
v000001669d052ce0_0 .net *"_ivl_54", 0 0, L_000001669d007d50;  1 drivers
v000001669d052e20_0 .net *"_ivl_56", 0 0, L_000001669d007730;  1 drivers
v000001669cffc8e0_0 .net *"_ivl_59", 0 0, L_000001669d0ad990;  1 drivers
v000001669cffcca0_0 .net *"_ivl_6", 32 0, L_000001669d0ad0d0;  1 drivers
v000001669cffc520_0 .net *"_ivl_61", 0 0, L_000001669d0ac270;  1 drivers
v000001669cffb4e0_0 .net *"_ivl_62", 0 0, L_000001669d0076c0;  1 drivers
v000001669cffb940_0 .net *"_ivl_65", 0 0, L_000001669d0ac450;  1 drivers
v000001669cffc5c0_0 .net *"_ivl_66", 0 0, L_000001669d007500;  1 drivers
L_000001669d0542b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001669cffbee0_0 .net *"_ivl_9", 0 0, L_000001669d0542b0;  1 drivers
v000001669cffc020_0 .net "a", 31 0, L_000001669d006120;  alias, 1 drivers
v000001669cffb580_0 .net "b", 31 0, L_000001669d0ac4f0;  alias, 1 drivers
v000001669cffc340_0 .net "carry", 0 0, L_000001669d007960;  1 drivers
v000001669cffc2a0_0 .net "neg", 0 0, L_000001669d0ade90;  1 drivers
v000001669cffb9e0_0 .net "overflow", 0 0, L_000001669d007f10;  1 drivers
v000001669cffcac0_0 .net "sum", 32 0, L_000001669d0ac590;  1 drivers
v000001669cffba80_0 .net "zero", 0 0, L_000001669d0adcb0;  1 drivers
E_000001669cfd6830 .event anyedge, v000001669cfdd670_0, v000001669cffcac0_0, v000001669cffc020_0, v000001669cffb580_0;
L_000001669d005a40 .concat [ 32 1 0 0], L_000001669d006120, L_000001669d054268;
L_000001669d005c20 .part v000001669cfdd670_0, 0, 1;
L_000001669d0ad0d0 .concat [ 32 1 0 0], L_000001669d0ac4f0, L_000001669d0542b0;
L_000001669d0ac950 .concat [ 32 1 0 0], L_000001669d0ac4f0, L_000001669d0542f8;
L_000001669d0ad530 .functor MUXZ 33, L_000001669d0ac950, L_000001669d008060, L_000001669d005c20, C4<>;
L_000001669d0ad5d0 .arith/sum 33, L_000001669d005a40, L_000001669d0ad530;
L_000001669d0ad710 .part v000001669cfdd670_0, 0, 1;
L_000001669d0ac3b0 .concat [ 1 32 0 0], L_000001669d0ad710, L_000001669d054340;
L_000001669d0ac590 .arith/sum 33, L_000001669d0ad5d0, L_000001669d0ac3b0;
L_000001669d0ade90 .part v000001669d053dc0_0, 31, 1;
L_000001669d0adcb0 .cmp/eq 32, v000001669d053dc0_0, L_000001669d054388;
L_000001669d0ac310 .part v000001669cfdd670_0, 1, 1;
L_000001669d0add50 .part L_000001669d0ac590, 32, 1;
L_000001669d0ac1d0 .part v000001669cfdd670_0, 1, 1;
L_000001669d0adc10 .part L_000001669d0ac590, 31, 1;
L_000001669d0ac810 .part L_000001669d006120, 31, 1;
L_000001669d0ad990 .part v000001669cfdd670_0, 0, 1;
L_000001669d0ac270 .part L_000001669d006120, 31, 1;
L_000001669d0ac450 .part L_000001669d0ac4f0, 31, 1;
L_000001669d0ac8b0 .concat [ 1 1 1 1], L_000001669d007f10, L_000001669d007960, L_000001669d0adcb0, L_000001669d0ade90;
S_000001669cf5c3f0 .scope module, "byteC" "byteController" 10 131, 12 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Result";
    .port_info 1 /INPUT 32 "BytePosition";
    .port_info 2 /OUTPUT 32 "ByteResult";
    .port_info 3 /INPUT 1 "enable";
v000001669cffcb60_0 .net "BytePosition", 31 0, v000001669cffc840_0;  alias, 1 drivers
v000001669cffcde0_0 .var "ByteResult", 31 0;
v000001669cffbb20_0 .net "Result", 31 0, L_000001669d0069e0;  alias, 1 drivers
v000001669cffc660_0 .net "enable", 0 0, L_000001669d005360;  alias, 1 drivers
E_000001669cfd65f0 .event anyedge, v000001669cfdd8f0_0, v000001669cffcb60_0, v000001669cffbb20_0;
S_000001669cf5c580 .scope module, "byteMuxAlu" "mux2" 10 125, 13 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001669cfd6670 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v000001669cffc480_0 .net "d0", 31 0, L_000001669d0059a0;  alias, 1 drivers
L_000001669d054460 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001669cffbbc0_0 .net "d1", 31 0, L_000001669d054460;  1 drivers
v000001669cffcd40_0 .net "s", 0 0, L_000001669d005360;  alias, 1 drivers
v000001669cffc980_0 .net "y", 31 0, L_000001669d0ac4f0;  alias, 1 drivers
L_000001669d0ac4f0 .functor MUXZ 32, L_000001669d0059a0, L_000001669d054460, L_000001669d005360, C4<>;
S_000001669cf5c710 .scope module, "byteMuxResult" "mux2" 10 137, 13 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001669cfd66f0 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v000001669cffc700_0 .net "d0", 31 0, L_000001669d0069e0;  alias, 1 drivers
v000001669cffbe40_0 .net "d1", 31 0, v000001669cffcde0_0;  alias, 1 drivers
v000001669cffc7a0_0 .net "s", 0 0, L_000001669d005360;  alias, 1 drivers
v000001669cffcc00_0 .net "y", 31 0, L_000001669d0ac9f0;  alias, 1 drivers
L_000001669d0ac9f0 .functor MUXZ 32, L_000001669d0069e0, v000001669cffcde0_0, L_000001669d005360, C4<>;
S_000001669cf78850 .scope module, "ext" "extend" 10 107, 14 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v000001669cffc840_0 .var "ExtImm", 31 0;
v000001669cffbc60_0 .net "ImmSrc", 1 0, L_000001669d005400;  alias, 1 drivers
v000001669cffca20_0 .net "Instr", 23 0, L_000001669d006c60;  1 drivers
E_000001669cfd68b0 .event anyedge, v000001669cfdd7b0_0, v000001669cffca20_0;
S_000001669cf789e0 .scope module, "pcadd1" "adder" 10 68, 15 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_000001669cfd6cb0 .param/l "WIDTH" 0 15 6, +C4<00000000000000000000000000100000>;
v000001669cffd100_0 .net "a", 31 0, v000001669cffb260_0;  alias, 1 drivers
L_000001669d054070 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001669cffbd00_0 .net "b", 31 0, L_000001669d054070;  1 drivers
v000001669cffc3e0_0 .net "y", 31 0, L_000001669d005f40;  alias, 1 drivers
L_000001669d005f40 .arith/sum 32, v000001669cffb260_0, L_000001669d054070;
S_000001669cffe080 .scope module, "pcadd2" "adder" 10 73, 15 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_000001669cfd69b0 .param/l "WIDTH" 0 15 6, +C4<00000000000000000000000000100000>;
v000001669cffce80_0 .net "a", 31 0, L_000001669d005f40;  alias, 1 drivers
L_000001669d0540b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001669cffd060_0 .net "b", 31 0, L_000001669d0540b8;  1 drivers
v000001669cffbf80_0 .net "y", 31 0, L_000001669d006f80;  alias, 1 drivers
L_000001669d006f80 .arith/sum 32, L_000001669d005f40, L_000001669d0540b8;
S_000001669cffd720 .scope module, "pcmux" "mux2" 10 56, 13 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001669cfd7b70 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v000001669cffcf20_0 .net "d0", 31 0, L_000001669d005f40;  alias, 1 drivers
v000001669cffb3a0_0 .net "d1", 31 0, L_000001669d0ac9f0;  alias, 1 drivers
v000001669cffbda0_0 .net "s", 0 0, L_000001669d0079d0;  alias, 1 drivers
v000001669cffc0c0_0 .net "y", 31 0, L_000001669d005b80;  alias, 1 drivers
L_000001669d005b80 .functor MUXZ 32, L_000001669d005f40, L_000001669d0ac9f0, L_000001669d0079d0, C4<>;
S_000001669cffdbd0 .scope module, "pcreg" "flopr" 10 62, 16 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001669cfd73b0 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000100000>;
v000001669cffb760_0 .net "clk", 0 0, v000001669d002fc0_0;  alias, 1 drivers
v000001669cffc160_0 .net "d", 31 0, L_000001669d005b80;  alias, 1 drivers
v000001669cffb260_0 .var "q", 31 0;
v000001669cffcfc0_0 .net "reset", 0 0, v000001669d0068a0_0;  alias, 1 drivers
S_000001669cffdd60 .scope module, "ra1mux" "mux2" 10 78, 13 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000001669cfd7eb0 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000000100>;
v000001669cffc200_0 .net "d0", 3 0, L_000001669d0057c0;  1 drivers
L_000001669d054100 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001669cffb300_0 .net "d1", 3 0, L_000001669d054100;  1 drivers
v000001669cffb440_0 .net "s", 0 0, L_000001669d005ae0;  1 drivers
v000001669cffb8a0_0 .net "y", 3 0, L_000001669d0070c0;  alias, 1 drivers
L_000001669d0070c0 .functor MUXZ 4, L_000001669d0057c0, L_000001669d054100, L_000001669d005ae0, C4<>;
S_000001669cffd270 .scope module, "ra2mux" "mux2" 10 84, 13 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000001669cfd7330 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000000100>;
v000001669cffb620_0 .net "d0", 3 0, L_000001669d006580;  1 drivers
v000001669cffb6c0_0 .net "d1", 3 0, L_000001669d005fe0;  1 drivers
v000001669cffb800_0 .net "s", 0 0, L_000001669d005860;  1 drivers
v000001669d001a50_0 .net "y", 3 0, L_000001669d006d00;  alias, 1 drivers
L_000001669d006d00 .functor MUXZ 4, L_000001669d006580, L_000001669d005fe0, L_000001669d005860, C4<>;
S_000001669cffda40 .scope module, "resmux" "mux2" 10 101, 13 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001669cfd72f0 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v000001669d000c90_0 .net "d0", 31 0, v000001669d053dc0_0;  alias, 1 drivers
v000001669d001050_0 .net "d1", 31 0, L_000001669d0077a0;  alias, 1 drivers
v000001669d000470_0 .net "s", 0 0, L_000001669d005d60;  alias, 1 drivers
v000001669d0019b0_0 .net "y", 31 0, L_000001669d0069e0;  alias, 1 drivers
L_000001669d0069e0 .functor MUXZ 32, v000001669d053dc0_0, L_000001669d0077a0, L_000001669d005d60, C4<>;
S_000001669cffd400 .scope module, "rf" "regfile" 10 90, 17 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_000001669d054148 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001669d000fb0_0 .net/2u *"_ivl_0", 3 0, L_000001669d054148;  1 drivers
L_000001669d0541d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001669d000b50_0 .net/2u *"_ivl_12", 3 0, L_000001669d0541d8;  1 drivers
v000001669d000d30_0 .net *"_ivl_14", 0 0, L_000001669d006300;  1 drivers
v000001669d001b90_0 .net *"_ivl_16", 31 0, L_000001669d0066c0;  1 drivers
v000001669d001af0_0 .net *"_ivl_18", 5 0, L_000001669d006800;  1 drivers
v000001669d000bf0_0 .net *"_ivl_2", 0 0, L_000001669d006e40;  1 drivers
L_000001669d054220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001669d000dd0_0 .net *"_ivl_21", 1 0, L_000001669d054220;  1 drivers
v000001669d0010f0_0 .net *"_ivl_4", 31 0, L_000001669d005900;  1 drivers
v000001669d000290_0 .net *"_ivl_6", 5 0, L_000001669d006260;  1 drivers
L_000001669d054190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001669d000e70_0 .net *"_ivl_9", 1 0, L_000001669d054190;  1 drivers
v000001669d000f10_0 .net "clk", 0 0, v000001669d002fc0_0;  alias, 1 drivers
v000001669d002090_0 .net "r15", 31 0, L_000001669d006f80;  alias, 1 drivers
v000001669d001190_0 .net "ra1", 3 0, L_000001669d0070c0;  alias, 1 drivers
v000001669d0014b0_0 .net "ra2", 3 0, L_000001669d006d00;  alias, 1 drivers
v000001669d001370_0 .net "rd1", 31 0, L_000001669d006120;  alias, 1 drivers
v000001669d0006f0_0 .net "rd2", 31 0, L_000001669d006940;  alias, 1 drivers
v000001669d000970 .array "rf", 0 14, 31 0;
v000001669d001230_0 .net "wa3", 3 0, L_000001669d006bc0;  1 drivers
v000001669d0017d0_0 .net "wd3", 31 0, L_000001669d0ac9f0;  alias, 1 drivers
v000001669d001910_0 .net "we3", 0 0, L_000001669cfa04b0;  alias, 1 drivers
E_000001669cfd7370 .event posedge, v000001669cfdcf90_0;
L_000001669d006e40 .cmp/eq 4, L_000001669d0070c0, L_000001669d054148;
L_000001669d005900 .array/port v000001669d000970, L_000001669d006260;
L_000001669d006260 .concat [ 4 2 0 0], L_000001669d0070c0, L_000001669d054190;
L_000001669d006120 .functor MUXZ 32, L_000001669d005900, L_000001669d006f80, L_000001669d006e40, C4<>;
L_000001669d006300 .cmp/eq 4, L_000001669d006d00, L_000001669d0541d8;
L_000001669d0066c0 .array/port v000001669d000970, L_000001669d006800;
L_000001669d006800 .concat [ 4 2 0 0], L_000001669d006d00, L_000001669d054220;
L_000001669d006940 .functor MUXZ 32, L_000001669d0066c0, L_000001669d006f80, L_000001669d006300, C4<>;
S_000001669cffdef0 .scope module, "srcbmux" "mux2" 10 112, 13 1 0, S_000001669cf9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001669cfd7c70 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v000001669d0012d0_0 .net "d0", 31 0, L_000001669d006940;  alias, 1 drivers
v000001669d001c30_0 .net "d1", 31 0, v000001669cffc840_0;  alias, 1 drivers
v000001669d001690_0 .net "s", 0 0, L_000001669d007160;  alias, 1 drivers
v000001669d001410_0 .net "y", 31 0, L_000001669d0059a0;  alias, 1 drivers
L_000001669d0059a0 .functor MUXZ 32, L_000001669d006940, v000001669cffc840_0, L_000001669d007160, C4<>;
S_000001669cffd590 .scope module, "dmem" "dmem" 3 34, 18 1 0, S_000001669cf9f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001669d0077a0 .functor BUFZ 32, L_000001669d0adad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001669d002980 .array "RAM", 0 63, 31 0;
v000001669d002f20_0 .net *"_ivl_0", 31 0, L_000001669d0adad0;  1 drivers
v000001669d0032e0_0 .net *"_ivl_3", 29 0, L_000001669d0ad350;  1 drivers
v000001669d0037e0_0 .net "a", 31 0, v000001669d053dc0_0;  alias, 1 drivers
v000001669d003560_0 .net "clk", 0 0, v000001669d002fc0_0;  alias, 1 drivers
v000001669d0028e0_0 .net "rd", 31 0, L_000001669d0077a0;  alias, 1 drivers
v000001669d002de0_0 .net "wd", 31 0, L_000001669d006940;  alias, 1 drivers
v000001669d002a20_0 .net "we", 0 0, L_000001669cf65a60;  alias, 1 drivers
L_000001669d0adad0 .array/port v000001669d002980, L_000001669d0ad350;
L_000001669d0ad350 .part v000001669d053dc0_0, 2, 30;
S_000001669cffd8b0 .scope module, "imem" "imem" 3 30, 19 1 0, S_000001669cf9f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001669d007b90 .functor BUFZ 32, L_000001669d0acb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001669d0036a0 .array "RAM", 0 63, 31 0;
v000001669d003600_0 .net *"_ivl_0", 31 0, L_000001669d0acb30;  1 drivers
v000001669d003880_0 .net *"_ivl_3", 29 0, L_000001669d0acdb0;  1 drivers
v000001669d002e80_0 .net "a", 31 0, v000001669cffb260_0;  alias, 1 drivers
v000001669d003b00_0 .net "rd", 31 0, L_000001669d007b90;  alias, 1 drivers
L_000001669d0acb30 .array/port v000001669d0036a0, L_000001669d0acdb0;
L_000001669d0acdb0 .part v000001669cffb260_0, 2, 30;
    .scope S_000001669cf73b20;
T_0 ;
    %wait E_000001669cfd6ff0;
    %load/vec4 v000001669cf84300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v000001669d053320_0, 0, 11;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000001669cfdd710_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 82, 0, 11;
    %store/vec4 v000001669d053320_0, 0, 11;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 18, 0, 11;
    %store/vec4 v000001669d053320_0, 0, 11;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000001669cfdd710_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v000001669cfdd710_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 241, 0, 11;
    %store/vec4 v000001669d053320_0, 0, 11;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 240, 0, 11;
    %store/vec4 v000001669d053320_0, 0, 11;
T_0.10 ;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1256, 0, 11;
    %store/vec4 v000001669d053320_0, 0, 11;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 836, 0, 11;
    %store/vec4 v000001669d053320_0, 0, 11;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001669cf73b20;
T_1 ;
    %wait E_000001669cfd65b0;
    %load/vec4 v000001669cfdde90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001669cfdd710_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001669cfdd670_0, 0, 3;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001669cfdd670_0, 0, 3;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001669cfdd670_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001669cfdd670_0, 0, 3;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001669cfdd670_0, 0, 3;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001669cfdd670_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v000001669cfdd710_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001669cfdd3f0_0, 4, 1;
    %load/vec4 v000001669cfdd710_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001669cfdd670_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001669cfdd670_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001669cfdd3f0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001669cfdd670_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001669cfdd3f0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001669cf73990;
T_2 ;
    %wait E_000001669cfd6570;
    %load/vec4 v000001669cfdd0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001669cfdce50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001669cfddcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001669cfdd030_0;
    %assign/vec4 v000001669cfdce50_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001669cf73800;
T_3 ;
    %wait E_000001669cfd6570;
    %load/vec4 v000001669cfddfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001669cfdcbd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001669cfde110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001669cfde2f0_0;
    %assign/vec4 v000001669cfdcbd0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001669cf75fd0;
T_4 ;
    %wait E_000001669cfd6c70;
    %load/vec4 v000001669cfde1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v000001669cfddad0_0;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v000001669cfddad0_0;
    %inv;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v000001669cfddb70_0;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v000001669cfddb70_0;
    %inv;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v000001669cfdcdb0_0;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v000001669cfdcdb0_0;
    %inv;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v000001669cfdcb30_0;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v000001669cfdcb30_0;
    %inv;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v000001669cfddb70_0;
    %load/vec4 v000001669cfddad0_0;
    %inv;
    %and;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v000001669cfddb70_0;
    %load/vec4 v000001669cfddad0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v000001669cfddc10_0;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v000001669cfddc10_0;
    %inv;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v000001669cfddad0_0;
    %inv;
    %load/vec4 v000001669cfddc10_0;
    %and;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v000001669cfddad0_0;
    %inv;
    %load/vec4 v000001669cfddc10_0;
    %and;
    %inv;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001669cfdda30_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001669cffdbd0;
T_5 ;
    %wait E_000001669cfd6570;
    %load/vec4 v000001669cffcfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001669cffb260_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001669cffc160_0;
    %assign/vec4 v000001669cffb260_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001669cffd400;
T_6 ;
    %wait E_000001669cfd7370;
    %load/vec4 v000001669d001910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001669d0017d0_0;
    %load/vec4 v000001669d001230_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001669d000970, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001669cf78850;
T_7 ;
    %wait E_000001669cfd68b0;
    %load/vec4 v000001669cffbc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001669cffc840_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001669cffca20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001669cffc840_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001669cffca20_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001669cffc840_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000001669cffca20_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v000001669cffca20_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001669cffc840_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001669cf712a0;
T_8 ;
    %wait E_000001669cfd6830;
    %load/vec4 v000001669d052f60_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000001669cffcac0_0;
    %pad/u 32;
    %store/vec4 v000001669d053dc0_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000001669cffc020_0;
    %load/vec4 v000001669cffb580_0;
    %and;
    %store/vec4 v000001669d053dc0_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000001669cffc020_0;
    %load/vec4 v000001669cffb580_0;
    %or;
    %store/vec4 v000001669d053dc0_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000001669cffc020_0;
    %load/vec4 v000001669cffb580_0;
    %xor;
    %store/vec4 v000001669d053dc0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001669cf5c3f0;
T_9 ;
    %wait E_000001669cfd65f0;
    %load/vec4 v000001669cffc660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001669cffcb60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001669cffcde0_0, 0, 32;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001669cffbb20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001669cffcde0_0, 0, 32;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001669cffbb20_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001669cffcde0_0, 0, 32;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001669cffbb20_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001669cffcde0_0, 0, 32;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001669cffbb20_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001669cffcde0_0, 0, 32;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001669cffd8b0;
T_10 ;
    %vpi_call 19 8 "$readmemh", "memfile2.asm", v000001669d0036a0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001669cffd590;
T_11 ;
    %wait E_000001669cfd7370;
    %load/vec4 v000001669d002a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001669d002de0_0;
    %load/vec4 v000001669d0037e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001669d002980, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001669cfe6b40;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001669d0068a0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001669d0068a0_0, 0;
    %end;
    .thread T_12;
    .scope S_000001669cfe6b40;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001669d002fc0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001669d002fc0_0, 0;
    %delay 5, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000001669cfe6b40;
T_14 ;
    %wait E_000001669cfd62b0;
    %load/vec4 v000001669d002ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001669d002c00_0;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001669d003060_0;
    %pushi/vec4 254, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call 2 32 "$display", "Simulation succeeded" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001669d002c00_0;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001669d003060_0;
    %pushi/vec4 254, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %vpi_call 2 37 "$display", "Simulation failed" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
T_14.4 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001669cfe6b40;
T_15 ;
    %vpi_call 2 42 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\top.v";
    "./arm.v";
    "./controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./byteController.v";
    "./mux2.v";
    "./extend.v";
    "./adder.v";
    "./flopr.v";
    "./regfile.v";
    "./dmem.v";
    "./imem.v";
