// Seed: 4113100050
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output tri1 id_2,
    input uwire id_3
    , id_28,
    input supply1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    output supply0 id_7,
    output wand id_8,
    output tri id_9,
    input uwire id_10,
    input supply0 id_11,
    input wire id_12,
    input tri0 id_13,
    output tri id_14,
    input wand id_15,
    output tri1 id_16,
    output tri1 id_17,
    input tri id_18,
    output supply0 id_19,
    input tri0 id_20,
    input supply1 id_21,
    input tri1 id_22,
    output supply0 id_23,
    output wor id_24,
    input wor id_25,
    output supply0 id_26
);
  id_29(
      id_18
  ); module_0(
      id_28, id_28, id_28, id_28
  );
  assign id_17 = 1'b0;
  assign id_6  = 1;
  xnor (
      id_16, id_12, id_15, id_10, id_3, id_11, id_22, id_21, id_4, id_13, id_29, id_25, id_1, id_18
  );
  wire id_30;
endmodule
