{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515257517132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515257517132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 00:51:57 2018 " "Processing started: Sun Jan 07 00:51:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515257517132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515257517132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch_8 -c latch_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off latch_8 -c latch_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515257517132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1515257517428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_8.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_8 " "Found entity 1: latch_8" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515257517466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515257517466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch_8 " "Elaborating entity \"latch_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1515257517487 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qout latch_8.v(6) " "Verilog HDL Always Construct warning at latch_8.v(6): inferring latch(es) for variable \"qout\", which holds its previous value in one or more paths through the always construct" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515257517530 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[0\] latch_8.v(6) " "Inferred latch for \"qout\[0\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257517530 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[1\] latch_8.v(6) " "Inferred latch for \"qout\[1\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257517530 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[2\] latch_8.v(6) " "Inferred latch for \"qout\[2\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257517530 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[3\] latch_8.v(6) " "Inferred latch for \"qout\[3\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257517530 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[4\] latch_8.v(6) " "Inferred latch for \"qout\[4\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257517530 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[5\] latch_8.v(6) " "Inferred latch for \"qout\[5\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257517530 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[6\] latch_8.v(6) " "Inferred latch for \"qout\[6\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257517530 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[7\] latch_8.v(6) " "Inferred latch for \"qout\[7\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257517530 "|latch_8"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1515257517898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1515257518060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515257518060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1515257518183 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1515257518183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1515257518183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1515257518183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515257518248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 07 00:51:58 2018 " "Processing ended: Sun Jan 07 00:51:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515257518248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515257518248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515257518248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515257518248 ""}
