// Generated by CIRCT firtool-1.62.1
module Fp16Mul(	// @[home/yzy/chisel-playground/playground/src/Fp16Mul.scala:6:7]
  input         clock,	// @[home/yzy/chisel-playground/playground/src/Fp16Mul.scala:6:7]
                reset,	// @[home/yzy/chisel-playground/playground/src/Fp16Mul.scala:6:7]
  input  [15:0] io_in1,	// @[home/yzy/chisel-playground/playground/src/Fp16Mul.scala:7:16]
                io_in2,	// @[home/yzy/chisel-playground/playground/src/Fp16Mul.scala:7:16]
  output [15:0] io_out	// @[home/yzy/chisel-playground/playground/src/Fp16Mul.scala:7:16]
);

  wire [4:0]  _finalExp_T_2 = io_in1[14:10] + io_in2[14:10] - 5'hF;	// @[home/yzy/chisel-playground/playground/src/Fp16Mul.scala:13:22, :17:22, :25:40]
  wire [21:0] mantMul = {12'h1, io_in1[9:0]} * {12'h1, io_in2[9:0]};	// @[home/yzy/chisel-playground/playground/src/Fp16Mul.scala:14:23, :18:23, :28:26]
  assign io_out =
    {io_in1[15] ^ io_in2[15],
     mantMul[21] ? _finalExp_T_2 + 5'h1 : _finalExp_T_2,
     mantMul[21] ? mantMul[20:11] : mantMul[19:10]};	// @[home/yzy/chisel-playground/playground/src/Fp16Mul.scala:6:7, :12:23, :16:23, :25:40, :28:26, :30:27, :32:27, :37:20, :38:{24,34}, :39:{23,35}, :41:{24,34}, :42:23, :45:18]
endmodule

