{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526330570824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526330570827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 17:42:50 2018 " "Processing started: Mon May 14 17:42:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526330570827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330570827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Velha -c Velha " "Command: quartus_map --read_settings_files=on --write_settings_files=off Velha -c Velha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330570827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526330571096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526330571096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PS2/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/PS2/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526330579454 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/PS2/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526330579454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/mouse_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PS2/mouse_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse_ctrl-rtl " "Found design unit 1: mouse_ctrl-rtl" {  } { { "PS2/mouse_ctrl.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/PS2/mouse_ctrl.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526330579455 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouse_ctrl " "Found entity 1: mouse_ctrl" {  } { { "PS2/mouse_ctrl.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/PS2/mouse_ctrl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526330579455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse-struct " "Found design unit 1: mouse-struct" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526330579456 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526330579456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mouse " "Elaborating entity \"mouse\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526330579537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ox mouse.vhd(36) " "Verilog HDL or VHDL warning at mouse.vhd(36): object \"ox\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526330579538 "|mouse"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oy mouse.vhd(36) " "Verilog HDL or VHDL warning at mouse.vhd(36): object \"oy\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526330579538 "|mouse"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bt_on mouse.vhd(37) " "Verilog HDL or VHDL warning at mouse.vhd(37): object \"bt_on\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526330579538 "|mouse"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wheel mouse.vhd(38) " "Verilog HDL or VHDL warning at mouse.vhd(38): object \"wheel\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526330579538 "|mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x mouse.vhd(59) " "VHDL Process Statement warning at mouse.vhd(59): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526330579539 "|mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x mouse.vhd(60) " "VHDL Process Statement warning at mouse.vhd(60): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526330579539 "|mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x mouse.vhd(61) " "VHDL Process Statement warning at mouse.vhd(61): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526330579539 "|mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y mouse.vhd(69) " "VHDL Process Statement warning at mouse.vhd(69): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526330579539 "|mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y mouse.vhd(70) " "VHDL Process Statement warning at mouse.vhd(70): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526330579540 "|mouse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y mouse.vhd(71) " "VHDL Process Statement warning at mouse.vhd(71): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526330579540 "|mouse"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x mouse.vhd(50) " "VHDL Process Statement warning at mouse.vhd(50): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526330579540 "|mouse"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y mouse.vhd(50) " "VHDL Process Statement warning at mouse.vhd(50): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526330579540 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] mouse.vhd(50) " "Inferred latch for \"y\[0\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579540 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] mouse.vhd(50) " "Inferred latch for \"y\[1\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579540 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] mouse.vhd(50) " "Inferred latch for \"y\[2\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579540 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] mouse.vhd(50) " "Inferred latch for \"y\[3\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] mouse.vhd(50) " "Inferred latch for \"y\[4\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] mouse.vhd(50) " "Inferred latch for \"y\[5\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] mouse.vhd(50) " "Inferred latch for \"y\[6\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] mouse.vhd(50) " "Inferred latch for \"y\[7\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] mouse.vhd(50) " "Inferred latch for \"x\[0\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] mouse.vhd(50) " "Inferred latch for \"x\[1\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] mouse.vhd(50) " "Inferred latch for \"x\[2\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] mouse.vhd(50) " "Inferred latch for \"x\[3\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] mouse.vhd(50) " "Inferred latch for \"x\[4\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] mouse.vhd(50) " "Inferred latch for \"x\[5\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] mouse.vhd(50) " "Inferred latch for \"x\[6\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] mouse.vhd(50) " "Inferred latch for \"x\[7\]\" at mouse.vhd(50)" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330579541 "|mouse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse_ctrl mouse_ctrl:mousectrl " "Elaborating entity \"mouse_ctrl\" for hierarchy \"mouse_ctrl:mousectrl\"" {  } { { "mouse.vhd" "mousectrl" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526330579549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase mouse_ctrl:mousectrl\|ps2_iobase:ps2io " "Elaborating entity \"ps2_iobase\" for hierarchy \"mouse_ctrl:mousectrl\|ps2_iobase:ps2io\"" {  } { { "PS2/mouse_ctrl.vhd" "ps2io" { Text "/home/ec2016/ra188727/mc613/Projeto/PS2/mouse_ctrl.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526330579565 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigsending ps2_iobase.vhd(161) " "VHDL Process Statement warning at ps2_iobase.vhd(161): signal \"sigsending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/PS2/ps2_iobase.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526330579566 "|mouse|mouse_ctrl:mousectrl|ps2_iobase:ps2io"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en_emulated mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~1 " "Register \"mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en\" is converted into an equivalent circuit using register \"mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~en_emulated\" and latch \"mouse_ctrl:mousectrl\|ps2_iobase:ps2io\|ps2_data~1\"" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/PS2/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1526330580064 "|mouse|mouse_ctrl:mousectrl|ps2_iobase:ps2io|ps2_data~en"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1526330580064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "position_x\[0\] GND " "Pin \"position_x\[0\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_x\[1\] GND " "Pin \"position_x\[1\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_x[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_x\[2\] GND " "Pin \"position_x\[2\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_x\[3\] GND " "Pin \"position_x\[3\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_x[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_x\[4\] GND " "Pin \"position_x\[4\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_x[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_x\[5\] GND " "Pin \"position_x\[5\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_x[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_x\[6\] GND " "Pin \"position_x\[6\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_x[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_x\[7\] GND " "Pin \"position_x\[7\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_x[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_y\[0\] VCC " "Pin \"position_y\[0\]\" is stuck at VCC" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_y\[1\] GND " "Pin \"position_y\[1\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_y\[2\] GND " "Pin \"position_y\[2\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_y\[3\] GND " "Pin \"position_y\[3\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_y\[4\] GND " "Pin \"position_y\[4\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_y\[5\] GND " "Pin \"position_y\[5\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_y\[6\] GND " "Pin \"position_y\[6\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "position_y\[7\] GND " "Pin \"position_y\[7\]\" is stuck at GND" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra188727/mc613/Projeto/mouse.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526330580127 "|mouse|position_y[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526330580127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526330580197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526330580513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526330580513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526330580578 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526330580578 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1526330580578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526330580578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526330580578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1180 " "Peak virtual memory: 1180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526330580593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 17:43:00 2018 " "Processing ended: Mon May 14 17:43:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526330580593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526330580593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526330580593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526330580593 ""}
