Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8f3de6582b044d21970328d75d7d81e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
