
---------- Begin Simulation Statistics ----------
final_tick                                57226298500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204188                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434624                       # Number of bytes of host memory used
host_op_rate                                   325844                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.38                       # Real time elapsed on the host
host_tick_rate                              779886730                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14982847                       # Number of instructions simulated
sim_ops                                      23909694                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057226                       # Number of seconds simulated
sim_ticks                                 57226298500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.445259                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920443                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871003                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365547                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28449                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       94482175                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.087372                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313324                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu0.numCycles                       114452597                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19970422                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4982846                       # Number of instructions committed
system.cpu1.committedOps                      9400326                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             22.969314                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3106476                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     786657                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2016                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4758789                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        18140                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       98760397                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.043536                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1965712                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          200                       # TLB misses on write requests
system.cpu1.numCycles                       114452555                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4434194     47.17%     47.19% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     47.20% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     47.21% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     47.25% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.12%     49.39% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.42%     50.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     50.82% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4622768     49.18%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9400326                       # Class of committed instruction
system.cpu1.tickCycles                       15692158                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1497540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2996140                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1540607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          348                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3081280                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            348                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9553                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1488265                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9275                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1489047                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1489046                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9553                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4494739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4494739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4494739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191159296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    191159296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191159296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1498600                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1498600    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1498600                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9519236500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7817228250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302148                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302148                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302148                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302148                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11109                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11109                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11109                       # number of overall misses
system.cpu0.icache.overall_misses::total        11109                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    271918500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    271918500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    271918500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    271918500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313257                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313257                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313257                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313257                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004802                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004802                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004802                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004802                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24477.315690                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24477.315690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24477.315690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24477.315690                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11093                       # number of writebacks
system.cpu0.icache.writebacks::total            11093                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11109                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11109                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11109                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11109                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    260809500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    260809500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    260809500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    260809500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004802                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004802                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004802                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004802                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23477.315690                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23477.315690                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23477.315690                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23477.315690                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11093                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302148                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302148                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11109                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11109                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    271918500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    271918500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313257                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313257                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004802                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004802                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24477.315690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24477.315690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11109                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11109                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    260809500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    260809500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004802                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004802                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23477.315690                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23477.315690                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999758                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313257                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11109                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.232694                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999758                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517165                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517165                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320263                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320263                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320263                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320263                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465579                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465579                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465579                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465579                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  98150746000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  98150746000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  98150746000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  98150746000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166811                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166811                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166811                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166811                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66970.627991                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66970.627991                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66970.627991                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66970.627991                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       912517                       # number of writebacks
system.cpu0.dcache.writebacks::total           912517                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546001                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546001                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546001                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546001                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919578                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919578                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  78106958000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  78106958000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  78106958000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  78106958000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84937.828004                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84937.828004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84937.828004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84937.828004                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919561                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9372                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9372                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    330018500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    330018500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35213.241571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35213.241571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    307235500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    307235500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 33993.748617                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33993.748617                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824625                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824625                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456207                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456207                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  97820727500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  97820727500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67175.015297                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67175.015297                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545667                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545667                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  77799722500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  77799722500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85443.497814                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85443.497814                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999773                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239840                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919577                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960468                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999773                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206313                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206313                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1956785                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1956785                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1956785                       # number of overall hits
system.cpu1.icache.overall_hits::total        1956785                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8884                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8884                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8884                       # number of overall misses
system.cpu1.icache.overall_misses::total         8884                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    263217500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    263217500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    263217500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    263217500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1965669                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1965669                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1965669                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1965669                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004520                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004520                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004520                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004520                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29628.264295                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29628.264295                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29628.264295                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29628.264295                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8868                       # number of writebacks
system.cpu1.icache.writebacks::total             8868                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8884                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8884                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8884                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8884                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    254333500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    254333500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    254333500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    254333500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004520                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004520                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004520                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004520                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28628.264295                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28628.264295                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28628.264295                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28628.264295                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8868                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1956785                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1956785                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8884                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8884                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    263217500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    263217500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1965669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1965669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004520                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004520                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29628.264295                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29628.264295                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8884                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8884                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    254333500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    254333500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004520                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004520                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28628.264295                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28628.264295                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999747                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1965669                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8884                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           221.259455                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999747                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15734236                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15734236                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4347523                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4347523                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4347523                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4347523                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1183755                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1183755                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1183755                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1183755                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 102645579000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 102645579000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 102645579000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 102645579000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5531278                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5531278                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5531278                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5531278                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214011                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214011                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214011                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214011                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86711.844089                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86711.844089                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86711.844089                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86711.844089                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       586635                       # number of writebacks
system.cpu1.dcache.writebacks::total           586635                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       582653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       582653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       582653                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       582653                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       601102                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       601102                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       601102                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       601102                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  50936562500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  50936562500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  50936562500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  50936562500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108673                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108673                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108673                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108673                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84738.634209                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84738.634209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84738.634209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84738.634209                       # average overall mshr miss latency
system.cpu1.dcache.replacements                601085                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       767719                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         767719                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16405                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16405                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    459679500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    459679500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       784124                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       784124                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.020921                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020921                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 28020.694910                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28020.694910                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    429365500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    429365500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.020536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 26663.696206                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26663.696206                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3579804                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3579804                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1167350                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1167350                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 102185899500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 102185899500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4747154                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4747154                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245905                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245905                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 87536.642395                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87536.642395                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       582351                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       582351                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       584999                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       584999                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  50507197000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50507197000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.123232                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123232                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86337.236474                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86337.236474                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999764                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4948624                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           601101                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.232600                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999764                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44851325                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44851325                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9356                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7722                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18072                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42072                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9356                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7722                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6922                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18072                       # number of overall hits
system.l2.overall_hits::total                   42072                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1753                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911856                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1962                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            583030                       # number of demand (read+write) misses
system.l2.demand_misses::total                1498601                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1753                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911856                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1962                       # number of overall misses
system.l2.overall_misses::.cpu1.data           583030                       # number of overall misses
system.l2.overall_misses::total               1498601                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    140581500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  76638269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    163457000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  49772806500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     126715114500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    140581500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  76638269500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    163457000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  49772806500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    126715114500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11109                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919578                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          601102                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1540673                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11109                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919578                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         601102                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1540673                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.157800                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991603                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.220846                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.969935                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972692                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.157800                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991603                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.220846                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.969935                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972692                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80194.808899                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84046.460735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83311.416922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85369.203128                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84555.605194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80194.808899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84046.460735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83311.416922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85369.203128                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84555.605194                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1488265                       # number of writebacks
system.l2.writebacks::total                   1488265                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       583030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1498601                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       583030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1498601                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    123051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  67519719500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    143837000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  43942516500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 111729124500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    123051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  67519719500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    143837000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  43942516500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 111729124500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.157800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.220846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.969935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972692                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.157800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.220846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.969935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972692                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70194.808899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74046.471702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73311.416922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75369.220280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74555.618540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70194.808899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74046.471702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73311.416922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75369.220280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74555.618540                       # average overall mshr miss latency
system.l2.replacements                        1497787                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1499152                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1499152                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1499152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1499152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19961                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19961                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19961                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19961                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5082                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6491                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         579917                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1489048                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76412476500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  49504966500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  125917443000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       584999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1495539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84050.017544                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85365.606630                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84562.380125                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       579917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1489048                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67321176500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  43705806500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 111026983000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74050.028544                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75365.623874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74562.393556                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1753                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1962                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    140581500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    163457000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    304038500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.157800                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.220846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.185815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80194.808899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83311.416922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81840.780619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1753                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3715                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    123051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    143837000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    266888500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.157800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.220846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.185815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70194.808899                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73311.416922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71840.780619                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        12990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5838                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    225793000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    267840000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    493633000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.301505                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.193318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.232210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82859.816514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86039.190491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84555.155875                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5838                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    198543000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    236710000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    435253000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.301505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.193318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.232210                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72859.816514                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76039.190491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74555.155875                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.497094                       # Cycle average of tags in use
system.l2.tags.total_refs                     3081177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1498811                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.055748                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.315881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.749314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      764.503077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.126367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      254.802455                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.746585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.248831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999509                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          756                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26149051                       # Number of tag accesses
system.l2.tags.data_accesses                 26149051                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        112192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58358720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        125568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37313856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95910336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       112192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       125568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        237760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95248960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95248960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         583029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1498599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1488265                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1488265                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1960497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1019788481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2194236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        652040355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1675983569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1960497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2194236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4154733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1664426365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1664426365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1664426365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1960497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1019788481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2194236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       652040355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3340409934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1488257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    582956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000193946500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92804                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92804                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4164125                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1397732                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1498600                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1488265                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1498600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1488265                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     85                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             94178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             93148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             93097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            93001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92987                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21573705000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7492575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49670861250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14396.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33146.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1391218                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1385941                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1498600                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1488265                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  778636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  579568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  140097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 105508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       209588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    912.031147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.060467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.914405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4887      2.33%      2.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6548      3.12%      5.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5415      2.58%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5305      2.53%     10.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5211      2.49%     13.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5023      2.40%     15.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5070      2.42%     17.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5285      2.52%     20.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       166844     79.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209588                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.147030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.061725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.712745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          92686     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            57      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            27      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           20      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92804                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.032584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.373289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91812     98.93%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              138      0.15%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               62      0.07%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              258      0.28%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              346      0.37%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              178      0.19%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92804                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95904960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95246976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95910400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95248960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1675.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1664.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1675.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1664.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57226273500                       # Total gap between requests
system.mem_ctrls.avgGap                      19159.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       112192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58358016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       125568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37309184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95246976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1960497.235375095857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1019776178.604317665100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2194235.924589810893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 651958714.401211857796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1664391695.716611862183                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       583030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1488265                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     51176750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  29878343250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     63198000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  19678143250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1460457744250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29193.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32766.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32211.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33751.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    981315.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            749392980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            398308020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5347345920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3883852260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4516989360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23172630660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2461104480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40529623680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        708.234234                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6028364750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1910740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49287193750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            747079620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            397078440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5352051180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3884729220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4516989360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23175012690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2459098560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40532039070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        708.276442                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6022573750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1910740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49292984750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45134                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2987417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19961                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           31016                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1495539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1495537                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19993                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1803288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4621951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1420928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117254016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     76015104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195826176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1497787                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95248960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3038460                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010701                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3038112     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    348      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3038460                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3059753000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         901679444                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13342966                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1379428373                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16679967                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57226298500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
