#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Dec 10 14:28:00 2014
# Process ID: 8404
# Log file: /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/vivado.log
# Journal file: /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface/hw/synth/nf_10g_interface.xpr
update_compile_order -fileset sources_1
open_bd_design {/root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface/hw/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/xge_sub.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_10g_ethernet:2.0 axi_10g_ethernet_1
endgroup
set_property location {0.5 -390 370} [get_bd_cells axi_10g_ethernet_1]
set_property location {1 620 -38} [get_bd_cells axi_10g_ethernet_1]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
current_bd_design [get_bd_designs xge_sub]
startgroup
set_property -dict [list CONFIG.Management_Interface {true} CONFIG.base_kr {BASE-R} CONFIG.SupportLevel {1} CONFIG.autonegotiation {0} CONFIG.fec {0} CONFIG.Statistics_Gathering {0}] [get_bd_cells axi_10g_ethernet_1]
endgroup
validate_bd_design
open_bd_design {/root/NetFPGA-SUME-2014.2/dev-projects/nf_10g_interface/hw/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_axi_10g_ethernet_1_0/bd_0/bd_0.bd}
current_bd_design [get_bd_designs bd_0]
close_bd_design [get_bd_designs bd_0]
close_bd_design [get_bd_designs xge_sub]
close_project
pwd
cd /root/NetFPGA-SUME/projects/reference_switch/hw/
