%Warning-DECLFILENAME: testcases/alwayslatch_misc_port_vectorOutput.sv:5:11: Filename 'alwayslatch_misc_port_vectorOutput' does not match IFACE name: 'I'
    5 | interface I
      |           ^
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.008
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-COMBDLY: testcases/alwayslatch_misc_port_vectorOutput.sv:67:17: Non-blocking assignment '<=' in combinational logic process
                                                                       : ... This will be executed as a blocking assignment '='!
   67 |       p2.o_a[3] <= p2.i_a;
      |                 ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: testcases/alwayslatch_misc_port_vectorOutput.sv:52:17: Non-blocking assignment '<=' in combinational logic process
                                                                       : ... This will be executed as a blocking assignment '='!
   52 |       p1.o_a[2] <= p1.i_a;
      |                 ^~
%Warning-COMBDLY: testcases/alwayslatch_misc_port_vectorOutput.sv:37:17: Non-blocking assignment '<=' in combinational logic process
                                                                       : ... This will be executed as a blocking assignment '='!
   37 |       p1.o_a[1] <= p1.i_a;
      |                 ^~
%Warning-COMBDLY: testcases/alwayslatch_misc_port_vectorOutput.sv:26:17: Non-blocking assignment '<=' in combinational logic process
                                                                       : ... This will be executed as a blocking assignment '='!
   26 |       p1.o_a[0] <= p1.i_a;
      |                 ^~
%Error: Exiting due to 5 warning(s)
