
*** Running vivado
    with args -log BlkGPIO_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlkGPIO_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source BlkGPIO_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/narendiran/ubuntu_install/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.008 ; gain = 42.727 ; free physical = 2798 ; free virtual = 12719
Command: synth_design -top BlkGPIO_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 345819 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.027 ; gain = 156.684 ; free physical = 2422 ; free virtual = 12342
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BlkGPIO_wrapper' [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/hdl/BlkGPIO_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'BlkGPIO' [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/synth/BlkGPIO.v:13]
INFO: [Synth 8-6157] synthesizing module 'BlkGPIO_MasterReadFromBram_0_0' [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/.Xil/Vivado-345780-narendiran-X556UQK/realtime/BlkGPIO_MasterReadFromBram_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BlkGPIO_MasterReadFromBram_0_0' (1#1) [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/.Xil/Vivado-345780-narendiran-X556UQK/realtime/BlkGPIO_MasterReadFromBram_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'MasterReadFromBram_0' of module 'BlkGPIO_MasterReadFromBram_0_0' has 27 connections declared, but only 24 given [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/synth/BlkGPIO.v:74]
INFO: [Synth 8-6157] synthesizing module 'BlkGPIO_MasterWriteToBRAM_0_0' [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/.Xil/Vivado-345780-narendiran-X556UQK/realtime/BlkGPIO_MasterWriteToBRAM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BlkGPIO_MasterWriteToBRAM_0_0' (2#1) [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/.Xil/Vivado-345780-narendiran-X556UQK/realtime/BlkGPIO_MasterWriteToBRAM_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'MasterWriteToBRAM_0' of module 'BlkGPIO_MasterWriteToBRAM_0_0' has 27 connections declared, but only 23 given [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/synth/BlkGPIO.v:99]
INFO: [Synth 8-6157] synthesizing module 'BlkGPIO_ResetNotGate_0_0' [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/.Xil/Vivado-345780-narendiran-X556UQK/realtime/BlkGPIO_ResetNotGate_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BlkGPIO_ResetNotGate_0_0' (3#1) [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/.Xil/Vivado-345780-narendiran-X556UQK/realtime/BlkGPIO_ResetNotGate_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BlkGPIO_axi_gpio_0_0' [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/.Xil/Vivado-345780-narendiran-X556UQK/realtime/BlkGPIO_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BlkGPIO_axi_gpio_0_0' (4#1) [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/.Xil/Vivado-345780-narendiran-X556UQK/realtime/BlkGPIO_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BlkGPIO_axi_gpio_1_0' [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/.Xil/Vivado-345780-narendiran-X556UQK/realtime/BlkGPIO_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BlkGPIO_axi_gpio_1_0' (5#1) [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/.Xil/Vivado-345780-narendiran-X556UQK/realtime/BlkGPIO_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BlkGPIO_xlconstant_0_0' [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_xlconstant_0_0/synth/BlkGPIO_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (6#1) [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BlkGPIO_xlconstant_0_0' (7#1) [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_xlconstant_0_0/synth/BlkGPIO_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'BlkGPIO' (8#1) [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/synth/BlkGPIO.v:13]
INFO: [Synth 8-6155] done synthesizing module 'BlkGPIO_wrapper' (9#1) [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/hdl/BlkGPIO_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1821.777 ; gain = 210.434 ; free physical = 2447 ; free virtual = 12368
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1827.715 ; gain = 216.371 ; free physical = 2443 ; free virtual = 12364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1827.715 ; gain = 216.371 ; free physical = 2443 ; free virtual = 12364
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0_in_context.xdc] for cell 'BlkGPIO_i/axi_gpio_0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0/BlkGPIO_axi_gpio_0_0_in_context.xdc] for cell 'BlkGPIO_i/axi_gpio_0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_MasterWriteToBRAM_0_0/BlkGPIO_MasterWriteToBRAM_0_0/BlkGPIO_MasterWriteToBRAM_0_0_in_context.xdc] for cell 'BlkGPIO_i/MasterWriteToBRAM_0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_MasterWriteToBRAM_0_0/BlkGPIO_MasterWriteToBRAM_0_0/BlkGPIO_MasterWriteToBRAM_0_0_in_context.xdc] for cell 'BlkGPIO_i/MasterWriteToBRAM_0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_ResetNotGate_0_0/BlkGPIO_ResetNotGate_0_0/BlkGPIO_ResetNotGate_0_0_in_context.xdc] for cell 'BlkGPIO_i/ResetNotGate_0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_ResetNotGate_0_0/BlkGPIO_ResetNotGate_0_0/BlkGPIO_ResetNotGate_0_0_in_context.xdc] for cell 'BlkGPIO_i/ResetNotGate_0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_MasterReadFromBram_0_0/BlkGPIO_MasterReadFromBram_0_0/BlkGPIO_MasterReadFromBram_0_0_in_context.xdc] for cell 'BlkGPIO_i/MasterReadFromBram_0'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_MasterReadFromBram_0_0/BlkGPIO_MasterReadFromBram_0_0/BlkGPIO_MasterReadFromBram_0_0_in_context.xdc] for cell 'BlkGPIO_i/MasterReadFromBram_0'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0_in_context.xdc] for cell 'BlkGPIO_i/axi_gpio_1'
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/sources_1/bd/BlkGPIO/ip/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0/BlkGPIO_axi_gpio_1_0_in_context.xdc] for cell 'BlkGPIO_i/axi_gpio_1'
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/constrs_1/new/constFIle.xdc]
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/constrs_1/new/constFIle.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.srcs/constrs_1/new/constFIle.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlkGPIO_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlkGPIO_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1899.383 ; gain = 0.000 ; free physical = 2367 ; free virtual = 12288
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1899.383 ; gain = 0.000 ; free physical = 2367 ; free virtual = 12288
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'BlkGPIO_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'BlkGPIO_i/axi_gpio_1' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1903.352 ; gain = 292.008 ; free physical = 2440 ; free virtual = 12361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1903.352 ; gain = 292.008 ; free physical = 2440 ; free virtual = 12361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for BlkGPIO_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BlkGPIO_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BlkGPIO_i/MasterWriteToBRAM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BlkGPIO_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BlkGPIO_i/ResetNotGate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BlkGPIO_i/MasterReadFromBram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BlkGPIO_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1903.352 ; gain = 292.008 ; free physical = 2441 ; free virtual = 12362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1903.352 ; gain = 292.008 ; free physical = 2440 ; free virtual = 12361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1903.352 ; gain = 292.008 ; free physical = 2428 ; free virtual = 12352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1906.352 ; gain = 295.008 ; free physical = 2305 ; free virtual = 12228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1906.352 ; gain = 295.008 ; free physical = 2305 ; free virtual = 12228
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1915.367 ; gain = 304.023 ; free physical = 2307 ; free virtual = 12231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1930.242 ; gain = 318.898 ; free physical = 2308 ; free virtual = 12231
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1930.242 ; gain = 318.898 ; free physical = 2307 ; free virtual = 12231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1930.242 ; gain = 318.898 ; free physical = 2307 ; free virtual = 12231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1930.242 ; gain = 318.898 ; free physical = 2307 ; free virtual = 12231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1930.242 ; gain = 318.898 ; free physical = 2307 ; free virtual = 12230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1930.242 ; gain = 318.898 ; free physical = 2307 ; free virtual = 12231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |BlkGPIO_MasterReadFromBram_0_0 |         1|
|2     |BlkGPIO_MasterWriteToBRAM_0_0  |         1|
|3     |BlkGPIO_ResetNotGate_0_0       |         1|
|4     |BlkGPIO_axi_gpio_0_0           |         1|
|5     |BlkGPIO_axi_gpio_1_0           |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |BlkGPIO_MasterReadFromBram_0_0 |     1|
|2     |BlkGPIO_MasterWriteToBRAM_0_0  |     1|
|3     |BlkGPIO_ResetNotGate_0_0       |     1|
|4     |BlkGPIO_axi_gpio_0_0           |     1|
|5     |BlkGPIO_axi_gpio_1_0           |     1|
|6     |IBUF                           |     7|
|7     |OBUF                           |     4|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-----------------+-----------------------+------+
|      |Instance         |Module                 |Cells |
+------+-----------------+-----------------------+------+
|1     |top              |                       |   356|
|2     |  BlkGPIO_i      |BlkGPIO                |   345|
|3     |    xlconstant_0 |BlkGPIO_xlconstant_0_0 |     0|
+------+-----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1930.242 ; gain = 318.898 ; free physical = 2306 ; free virtual = 12230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1930.242 ; gain = 243.262 ; free physical = 2362 ; free virtual = 12285
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1930.250 ; gain = 318.898 ; free physical = 2362 ; free virtual = 12286
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.148 ; gain = 0.000 ; free physical = 2310 ; free virtual = 12234
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1942.148 ; gain = 531.141 ; free physical = 2400 ; free virtual = 12324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.148 ; gain = 0.000 ; free physical = 2400 ; free virtual = 12324
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/narendiran/Desktop/AXILearning/VivadoProjects/MasterAXIGPIO/MasterAXIGPIO.runs/synth_1/BlkGPIO_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlkGPIO_wrapper_utilization_synth.rpt -pb BlkGPIO_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 09:51:40 2021...
