module top_module( 
    input [99:0] in,
    output [98:0] out_both,
    output [99:1] out_any,
    output [99:0] out_different );

    // Each bit of out_both should indicate if both the corresponding input bit and its left neighbor are '1'
    // out_both[98] should check in[98] and in[99]
    assign out_both = in[99:1] & in[98:0];
    
    // Each bit of out_any should indicate if either the corresponding input bit or its right neighbor are '1'
    // out_any[2] should check in[2] and in[1]
    assign out_any = in[99:1] | in[98:0];
    
    // Each bit of out_different should indicate if the corresponding input bit is different from its left neighbor
    // out_different[98] should check in[98] and in[99], treat vector as if wrapping around
    assign out_different = in ^ {in[0], in[99:1]};

endmodule