# Xilinx FPGA Tutorials

Hands-on FPGA projects demonstrating hardwareâ€“software co-design using Vivado, Vitis, Vitis HLS, AXI, and DMA.

## Projects

### HLS Adder
**Introduction to Vitis HLS**

A basic project tutorial exploring the HLS workflow with an adder

- Tutorial for RealDigital Urbana Board
- Focus: HLS flow and IP integration
- ðŸ“‚ `HLS_1_Adder/`

### HLS Counter
**Introduction to Sequential Logic using Vitis HLS**

A basic project tutorial exploring the HLS workflow with a counter

- Tutorial for RealDigital Urbana Board
- Focus: HLS flow and IP integration
- ðŸ“‚ `HLS_2_Counter/`

### HLS Shift Register
**Second tutorial in sequential logic using Vitis HLS**

A basic project tutorial exploring the HLS workflow with a shift register

- Tutorial for Zybo Z7-10
- Focus: HLS flow and IP integration
- ðŸ“‚ `HLS_3_Shifter_Register/`

### AXI-Stream Image Inverter 
**Full Zynq Pipeline Implementation**

Complete data flow: UART â†’ DDR â†’ DMA â†’ AXI-Stream IP â†’ DMA â†’ DDR â†’ UART

- Custom RTL inverter
- Tutorial for Zybo Z7-10
- Python test framework included
- ðŸ“‚ `Zybo_DMA_Inverter/`

## Tools & Technologies

- **Vivado**
- **Vitis** - Unified software platform
- **Vitis HLS**
- **Verilog**
- **C**
- **Python**

## Getting Started

Each project directory contains its own tutorial

---
