(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h44):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire0;
  input wire [(4'h9):(1'h0)] wire1;
  input wire [(3'h4):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire3;
  wire [(3'h6):(1'h0)] wire43;
  wire [(2'h3):(1'h0)] wire42;
  wire [(2'h2):(1'h0)] wire41;
  wire signed [(2'h3):(1'h0)] wire40;
  wire [(3'h7):(1'h0)] wire39;
  wire signed [(4'h9):(1'h0)] wire38;
  wire signed [(3'h6):(1'h0)] wire36;
  reg signed [(4'hb):(1'h0)] reg4 = (1'h0);
  reg [(4'hb):(1'h0)] reg5 = (1'h0);
  reg [(3'h5):(1'h0)] reg6 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg7 = (1'h0);
  assign y = {wire43,
                 wire42,
                 wire41,
                 wire40,
                 wire39,
                 wire38,
                 wire36,
                 reg4,
                 reg5,
                 reg6,
                 reg7,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= $unsigned((wire2 - (wire3 ? $signed(wire1) : (&(8'ha8)))));
      reg5 <= $unsigned((!($signed(wire1) ? (^wire2) : (wire1 >> wire2))));
    end
  always
    @(posedge clk) begin
      reg6 <= ({(wire3 ? reg5 : reg4)} ?
          (+$signed((wire3 ? wire0 : wire0))) : $unsigned((!(wire3 ?
              reg4 : wire0))));
      reg7 <= {$unsigned((~^wire1))};
    end
  module8 #() modinst37 (wire36, clk, reg5, reg7, wire0, reg4);
  assign wire38 = $signed(wire1[(3'h4):(1'h1)]);
  assign wire39 = reg7;
  assign wire40 = reg5;
  assign wire41 = $unsigned($signed($signed((wire40 ? (8'h9e) : reg5))));
  assign wire42 = $unsigned(wire1);
  assign wire43 = wire38[(3'h5):(3'h5)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module8  (y, clk, wire12, wire11, wire10, wire9);
  output wire [(32'h47):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire12;
  input wire signed [(2'h3):(1'h0)] wire11;
  input wire signed [(3'h4):(1'h0)] wire10;
  input wire [(4'hb):(1'h0)] wire9;
  wire [(4'ha):(1'h0)] wire35;
  wire [(3'h4):(1'h0)] wire34;
  wire [(3'h5):(1'h0)] wire33;
  wire [(3'h4):(1'h0)] wire32;
  wire [(4'h9):(1'h0)] wire31;
  wire [(3'h5):(1'h0)] wire29;
  wire [(3'h6):(1'h0)] wire16;
  wire signed [(4'hb):(1'h0)] wire15;
  wire [(4'hb):(1'h0)] wire14;
  wire signed [(3'h5):(1'h0)] wire13;
  assign y = {wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire31,
                 wire29,
                 wire16,
                 wire15,
                 wire14,
                 wire13,
                 (1'h0)};
  assign wire13 = $signed(($unsigned($unsigned(wire9)) ?
                      wire10[(1'h0):(1'h0)] : (^~wire11)));
  assign wire14 = (wire11 != (wire12 ?
                      {$unsigned(wire12)} : $unsigned($unsigned(wire13))));
  assign wire15 = wire10;
  assign wire16 = (-((~&(-(8'ha6))) ~^ wire9));
  module17 #() modinst30 (.y(wire29), .wire19(wire13), .wire20(wire16), .wire18(wire12), .wire21(wire9), .clk(clk));
  assign wire31 = (wire15[(1'h0):(1'h0)] - (&(^$unsigned(wire9))));
  assign wire32 = (($signed($signed(wire16)) || $unsigned(wire29)) ?
                      $unsigned($signed($unsigned(wire16))) : wire9[(3'h4):(2'h3)]);
  assign wire33 = $unsigned($unsigned(wire15));
  assign wire34 = wire31;
  assign wire35 = ((((wire33 ? wire13 : (8'h9c)) | wire10) ?
                          $signed((!wire29)) : (8'haf)) ?
                      wire15 : (+$signed(wire16)));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module17  (y, clk, wire21, wire20, wire19, wire18);
  output wire [(32'h25):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire21;
  input wire [(3'h5):(1'h0)] wire20;
  input wire signed [(3'h4):(1'h0)] wire19;
  input wire signed [(4'hb):(1'h0)] wire18;
  wire signed [(3'h5):(1'h0)] wire28;
  wire [(3'h5):(1'h0)] wire27;
  wire [(4'h8):(1'h0)] wire26;
  wire [(3'h5):(1'h0)] wire25;
  wire signed [(2'h3):(1'h0)] wire24;
  wire [(3'h5):(1'h0)] wire23;
  wire [(3'h5):(1'h0)] wire22;
  assign y = {wire28, wire27, wire26, wire25, wire24, wire23, wire22, (1'h0)};
  assign wire22 = $unsigned($signed(wire21[(1'h1):(1'h0)]));
  assign wire23 = {wire18[(3'h6):(1'h1)]};
  assign wire24 = {$unsigned($signed(wire20))};
  assign wire25 = (wire21[(4'h9):(3'h6)] ?
                      $unsigned($signed((wire20 >= wire21))) : wire20);
  assign wire26 = wire23[(1'h0):(1'h0)];
  assign wire27 = (wire21[(4'h9):(3'h4)] + ((wire21 ^ wire19) >> ((wire21 ?
                          wire21 : wire19) ?
                      wire24[(2'h2):(1'h1)] : (!wire24))));
  assign wire28 = ((~|$signed(wire27)) >>> ({(~&wire18)} + $signed($unsigned(wire25))));
endmodule