EESchema-LIBRARY Version 2.3  Date: 21-02-2013 11:13:20
#encoding utf-8
#
# TLV320ADC6140IRTWR
#
DEF TLV320ADC6140IRTWR U 0 10 Y Y 2 L N
F0 "U" 1300 500 60 H V C CNN
F1 "TLV320ADC6140IRTWR" 1300 400 60 H V C CNN
F2 "WQFN24_RTW_TEX" 1300 340 60 H I C CNN
F3 "~" 0 0 60 H V C CNN
$FPLIST
 WQFN24_RTW_TEX
 WQFN24_RTW_TEX-M
 WQFN24_RTW_TEX-L
$ENDFPLIST
DRAW
X AVDD 1 0 -100 300 R 59 59 2 1 W
X AREG 2 0 0 300 R 59 59 2 1 W
X VREF 3 0 -400 300 R 59 59 2 1 W
X AVSS 4 0 -500 300 R 59 59 2 1 W
X MICBIAS 5 2600 100 300 L 59 59 1 1 O
X IN1P_GPI1 6 0 -300 300 R 59 59 1 1 I
X IN1M_GPO1 7 0 -200 300 R 59 59 1 1 B
X IN2P_GPI2 8 0 -500 300 R 59 59 1 1 I
X IN2M_GPO2 9 0 -400 300 R 59 59 1 1 B
X IN3P_CPI3 10 0 -700 300 R 59 59 1 1 I
X IN3M_GPO3 11 0 -600 300 R 59 59 1 1 B
X IN4P_GPI4 12 0 -900 300 R 59 59 1 1 I
X IN4M_GPO4 13 0 -800 300 R 59 59 1 1 B
X SHDNZ 14 0 -1100 300 R 59 59 1 1 I
X ADDR1_MISO 15 2600 -200 300 L 59 59 1 1 B
X ADDR0_SCLK 16 0 0 300 R 59 59 1 1 I
X SCL_MOSI 17 0 -1000 300 R 59 59 1 1 I
X SDA_SSZ 18 0 -1600 300 R 59 59 1 1 B
X IOVDD 19 0 -300 300 R 59 59 2 1 W
X GPIO1 20 0 -1500 300 R 59 59 1 1 B
X SDOUT 21 2600 0 300 L 59 59 1 1 O
X BCLK 22 0 -1300 300 R 59 59 1 1 B
X FSYNC 23 0 -1400 300 R 59 59 1 1 B
X DREG 24 0 -200 300 R 59 59 2 1 W
X VSS 25 0 -600 300 R 59 59 2 1 W
P 2 1 1 5 300 300 300 -1800 N
P 2 1 1 5 300 -1800 2300 -1800 N
P 2 1 1 5 2300 -1800 2300 300 N
P 2 1 1 5 2300 300 300 300 N
P 2 2 1 5 300 200 300 -800 N
P 2 2 1 5 300 -800 1300 -800 N
P 2 2 1 5 1300 -800 1300 200 N
P 2 2 1 5 1300 200 300 200 N
ENDDRAW
ENDDEF

#
#End Library
