
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//col_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012b8 <.init>:
  4012b8:	stp	x29, x30, [sp, #-16]!
  4012bc:	mov	x29, sp
  4012c0:	bl	4016b0 <ferror@plt+0x60>
  4012c4:	ldp	x29, x30, [sp], #16
  4012c8:	ret

Disassembly of section .plt:

00000000004012d0 <memcpy@plt-0x20>:
  4012d0:	stp	x16, x30, [sp, #-16]!
  4012d4:	adrp	x16, 416000 <ferror@plt+0x149b0>
  4012d8:	ldr	x17, [x16, #4088]
  4012dc:	add	x16, x16, #0xff8
  4012e0:	br	x17
  4012e4:	nop
  4012e8:	nop
  4012ec:	nop

00000000004012f0 <memcpy@plt>:
  4012f0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4012f4:	ldr	x17, [x16]
  4012f8:	add	x16, x16, #0x0
  4012fc:	br	x17

0000000000401300 <_exit@plt>:
  401300:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401304:	ldr	x17, [x16, #8]
  401308:	add	x16, x16, #0x8
  40130c:	br	x17

0000000000401310 <strtoul@plt>:
  401310:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401314:	ldr	x17, [x16, #16]
  401318:	add	x16, x16, #0x10
  40131c:	br	x17

0000000000401320 <strlen@plt>:
  401320:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401324:	ldr	x17, [x16, #24]
  401328:	add	x16, x16, #0x18
  40132c:	br	x17

0000000000401330 <fputs@plt>:
  401330:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401334:	ldr	x17, [x16, #32]
  401338:	add	x16, x16, #0x20
  40133c:	br	x17

0000000000401340 <exit@plt>:
  401340:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401344:	ldr	x17, [x16, #40]
  401348:	add	x16, x16, #0x28
  40134c:	br	x17

0000000000401350 <dup@plt>:
  401350:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401354:	ldr	x17, [x16, #48]
  401358:	add	x16, x16, #0x30
  40135c:	br	x17

0000000000401360 <strtoimax@plt>:
  401360:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401364:	ldr	x17, [x16, #56]
  401368:	add	x16, x16, #0x38
  40136c:	br	x17

0000000000401370 <strtod@plt>:
  401370:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401374:	ldr	x17, [x16, #64]
  401378:	add	x16, x16, #0x40
  40137c:	br	x17

0000000000401380 <__cxa_atexit@plt>:
  401380:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401384:	ldr	x17, [x16, #72]
  401388:	add	x16, x16, #0x48
  40138c:	br	x17

0000000000401390 <fputc@plt>:
  401390:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401394:	ldr	x17, [x16, #80]
  401398:	add	x16, x16, #0x50
  40139c:	br	x17

00000000004013a0 <putwchar@plt>:
  4013a0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4013a4:	ldr	x17, [x16, #88]
  4013a8:	add	x16, x16, #0x58
  4013ac:	br	x17

00000000004013b0 <snprintf@plt>:
  4013b0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4013b4:	ldr	x17, [x16, #96]
  4013b8:	add	x16, x16, #0x60
  4013bc:	br	x17

00000000004013c0 <localeconv@plt>:
  4013c0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4013c4:	ldr	x17, [x16, #104]
  4013c8:	add	x16, x16, #0x68
  4013cc:	br	x17

00000000004013d0 <fileno@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4013d4:	ldr	x17, [x16, #112]
  4013d8:	add	x16, x16, #0x70
  4013dc:	br	x17

00000000004013e0 <iswspace@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4013e4:	ldr	x17, [x16, #120]
  4013e8:	add	x16, x16, #0x78
  4013ec:	br	x17

00000000004013f0 <malloc@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4013f4:	ldr	x17, [x16, #128]
  4013f8:	add	x16, x16, #0x80
  4013fc:	br	x17

0000000000401400 <wcwidth@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401404:	ldr	x17, [x16, #136]
  401408:	add	x16, x16, #0x88
  40140c:	br	x17

0000000000401410 <strncmp@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401414:	ldr	x17, [x16, #144]
  401418:	add	x16, x16, #0x90
  40141c:	br	x17

0000000000401420 <bindtextdomain@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401424:	ldr	x17, [x16, #152]
  401428:	add	x16, x16, #0x98
  40142c:	br	x17

0000000000401430 <__libc_start_main@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401434:	ldr	x17, [x16, #160]
  401438:	add	x16, x16, #0xa0
  40143c:	br	x17

0000000000401440 <fgetc@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401444:	ldr	x17, [x16, #168]
  401448:	add	x16, x16, #0xa8
  40144c:	br	x17

0000000000401450 <memset@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401454:	ldr	x17, [x16, #176]
  401458:	add	x16, x16, #0xb0
  40145c:	br	x17

0000000000401460 <realloc@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401464:	ldr	x17, [x16, #184]
  401468:	add	x16, x16, #0xb8
  40146c:	br	x17

0000000000401470 <strdup@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401474:	ldr	x17, [x16, #192]
  401478:	add	x16, x16, #0xc0
  40147c:	br	x17

0000000000401480 <close@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401484:	ldr	x17, [x16, #200]
  401488:	add	x16, x16, #0xc8
  40148c:	br	x17

0000000000401490 <__gmon_start__@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401494:	ldr	x17, [x16, #208]
  401498:	add	x16, x16, #0xd0
  40149c:	br	x17

00000000004014a0 <strtoumax@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4014a4:	ldr	x17, [x16, #216]
  4014a8:	add	x16, x16, #0xd8
  4014ac:	br	x17

00000000004014b0 <abort@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4014b4:	ldr	x17, [x16, #224]
  4014b8:	add	x16, x16, #0xe0
  4014bc:	br	x17

00000000004014c0 <feof@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4014c4:	ldr	x17, [x16, #232]
  4014c8:	add	x16, x16, #0xe8
  4014cc:	br	x17

00000000004014d0 <textdomain@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4014d4:	ldr	x17, [x16, #240]
  4014d8:	add	x16, x16, #0xf0
  4014dc:	br	x17

00000000004014e0 <getopt_long@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4014e4:	ldr	x17, [x16, #248]
  4014e8:	add	x16, x16, #0xf8
  4014ec:	br	x17

00000000004014f0 <strcmp@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4014f4:	ldr	x17, [x16, #256]
  4014f8:	add	x16, x16, #0x100
  4014fc:	br	x17

0000000000401500 <warn@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401504:	ldr	x17, [x16, #264]
  401508:	add	x16, x16, #0x108
  40150c:	br	x17

0000000000401510 <__ctype_b_loc@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401514:	ldr	x17, [x16, #272]
  401518:	add	x16, x16, #0x110
  40151c:	br	x17

0000000000401520 <strtol@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401524:	ldr	x17, [x16, #280]
  401528:	add	x16, x16, #0x118
  40152c:	br	x17

0000000000401530 <iswgraph@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401534:	ldr	x17, [x16, #288]
  401538:	add	x16, x16, #0x120
  40153c:	br	x17

0000000000401540 <free@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401544:	ldr	x17, [x16, #296]
  401548:	add	x16, x16, #0x128
  40154c:	br	x17

0000000000401550 <vasprintf@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401554:	ldr	x17, [x16, #304]
  401558:	add	x16, x16, #0x130
  40155c:	br	x17

0000000000401560 <strndup@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401564:	ldr	x17, [x16, #312]
  401568:	add	x16, x16, #0x138
  40156c:	br	x17

0000000000401570 <strspn@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401574:	ldr	x17, [x16, #320]
  401578:	add	x16, x16, #0x140
  40157c:	br	x17

0000000000401580 <strchr@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401584:	ldr	x17, [x16, #328]
  401588:	add	x16, x16, #0x148
  40158c:	br	x17

0000000000401590 <getwchar@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401594:	ldr	x17, [x16, #336]
  401598:	add	x16, x16, #0x150
  40159c:	br	x17

00000000004015a0 <fflush@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4015a4:	ldr	x17, [x16, #344]
  4015a8:	add	x16, x16, #0x158
  4015ac:	br	x17

00000000004015b0 <warnx@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4015b4:	ldr	x17, [x16, #352]
  4015b8:	add	x16, x16, #0x160
  4015bc:	br	x17

00000000004015c0 <errx@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4015c4:	ldr	x17, [x16, #360]
  4015c8:	add	x16, x16, #0x168
  4015cc:	br	x17

00000000004015d0 <strcspn@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4015d4:	ldr	x17, [x16, #368]
  4015d8:	add	x16, x16, #0x170
  4015dc:	br	x17

00000000004015e0 <printf@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4015e4:	ldr	x17, [x16, #376]
  4015e8:	add	x16, x16, #0x178
  4015ec:	br	x17

00000000004015f0 <__assert_fail@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x159b0>
  4015f4:	ldr	x17, [x16, #384]
  4015f8:	add	x16, x16, #0x180
  4015fc:	br	x17

0000000000401600 <__errno_location@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401604:	ldr	x17, [x16, #392]
  401608:	add	x16, x16, #0x188
  40160c:	br	x17

0000000000401610 <gettext@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401614:	ldr	x17, [x16, #400]
  401618:	add	x16, x16, #0x190
  40161c:	br	x17

0000000000401620 <fprintf@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401624:	ldr	x17, [x16, #408]
  401628:	add	x16, x16, #0x198
  40162c:	br	x17

0000000000401630 <err@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401634:	ldr	x17, [x16, #416]
  401638:	add	x16, x16, #0x1a0
  40163c:	br	x17

0000000000401640 <setlocale@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401644:	ldr	x17, [x16, #424]
  401648:	add	x16, x16, #0x1a8
  40164c:	br	x17

0000000000401650 <ferror@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x159b0>
  401654:	ldr	x17, [x16, #432]
  401658:	add	x16, x16, #0x1b0
  40165c:	br	x17

Disassembly of section .text:

0000000000401660 <.text>:
  401660:	mov	x29, #0x0                   	// #0
  401664:	mov	x30, #0x0                   	// #0
  401668:	mov	x5, x0
  40166c:	ldr	x1, [sp]
  401670:	add	x2, sp, #0x8
  401674:	mov	x6, sp
  401678:	movz	x0, #0x0, lsl #48
  40167c:	movk	x0, #0x0, lsl #32
  401680:	movk	x0, #0x40, lsl #16
  401684:	movk	x0, #0x1b60
  401688:	movz	x3, #0x0, lsl #48
  40168c:	movk	x3, #0x0, lsl #32
  401690:	movk	x3, #0x40, lsl #16
  401694:	movk	x3, #0x5a40
  401698:	movz	x4, #0x0, lsl #48
  40169c:	movk	x4, #0x0, lsl #32
  4016a0:	movk	x4, #0x40, lsl #16
  4016a4:	movk	x4, #0x5ac0
  4016a8:	bl	401430 <__libc_start_main@plt>
  4016ac:	bl	4014b0 <abort@plt>
  4016b0:	adrp	x0, 416000 <ferror@plt+0x149b0>
  4016b4:	ldr	x0, [x0, #4064]
  4016b8:	cbz	x0, 4016c0 <ferror@plt+0x70>
  4016bc:	b	401490 <__gmon_start__@plt>
  4016c0:	ret
  4016c4:	stp	x29, x30, [sp, #-32]!
  4016c8:	mov	x29, sp
  4016cc:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4016d0:	add	x0, x0, #0x1e0
  4016d4:	str	x0, [sp, #24]
  4016d8:	ldr	x0, [sp, #24]
  4016dc:	str	x0, [sp, #24]
  4016e0:	ldr	x1, [sp, #24]
  4016e4:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4016e8:	add	x0, x0, #0x1e0
  4016ec:	cmp	x1, x0
  4016f0:	b.eq	40172c <ferror@plt+0xdc>  // b.none
  4016f4:	adrp	x0, 405000 <ferror@plt+0x39b0>
  4016f8:	add	x0, x0, #0xaf0
  4016fc:	ldr	x0, [x0]
  401700:	str	x0, [sp, #16]
  401704:	ldr	x0, [sp, #16]
  401708:	str	x0, [sp, #16]
  40170c:	ldr	x0, [sp, #16]
  401710:	cmp	x0, #0x0
  401714:	b.eq	401730 <ferror@plt+0xe0>  // b.none
  401718:	ldr	x1, [sp, #16]
  40171c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401720:	add	x0, x0, #0x1e0
  401724:	blr	x1
  401728:	b	401730 <ferror@plt+0xe0>
  40172c:	nop
  401730:	ldp	x29, x30, [sp], #32
  401734:	ret
  401738:	stp	x29, x30, [sp, #-48]!
  40173c:	mov	x29, sp
  401740:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401744:	add	x0, x0, #0x1e0
  401748:	str	x0, [sp, #40]
  40174c:	ldr	x0, [sp, #40]
  401750:	str	x0, [sp, #40]
  401754:	ldr	x1, [sp, #40]
  401758:	adrp	x0, 417000 <ferror@plt+0x159b0>
  40175c:	add	x0, x0, #0x1e0
  401760:	sub	x0, x1, x0
  401764:	asr	x0, x0, #3
  401768:	lsr	x1, x0, #63
  40176c:	add	x0, x1, x0
  401770:	asr	x0, x0, #1
  401774:	str	x0, [sp, #32]
  401778:	ldr	x0, [sp, #32]
  40177c:	cmp	x0, #0x0
  401780:	b.eq	4017c0 <ferror@plt+0x170>  // b.none
  401784:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401788:	add	x0, x0, #0xaf8
  40178c:	ldr	x0, [x0]
  401790:	str	x0, [sp, #24]
  401794:	ldr	x0, [sp, #24]
  401798:	str	x0, [sp, #24]
  40179c:	ldr	x0, [sp, #24]
  4017a0:	cmp	x0, #0x0
  4017a4:	b.eq	4017c4 <ferror@plt+0x174>  // b.none
  4017a8:	ldr	x2, [sp, #24]
  4017ac:	ldr	x1, [sp, #32]
  4017b0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4017b4:	add	x0, x0, #0x1e0
  4017b8:	blr	x2
  4017bc:	b	4017c4 <ferror@plt+0x174>
  4017c0:	nop
  4017c4:	ldp	x29, x30, [sp], #48
  4017c8:	ret
  4017cc:	stp	x29, x30, [sp, #-16]!
  4017d0:	mov	x29, sp
  4017d4:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4017d8:	add	x0, x0, #0x210
  4017dc:	ldrb	w0, [x0]
  4017e0:	and	x0, x0, #0xff
  4017e4:	cmp	x0, #0x0
  4017e8:	b.ne	401804 <ferror@plt+0x1b4>  // b.any
  4017ec:	bl	4016c4 <ferror@plt+0x74>
  4017f0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4017f4:	add	x0, x0, #0x210
  4017f8:	mov	w1, #0x1                   	// #1
  4017fc:	strb	w1, [x0]
  401800:	b	401808 <ferror@plt+0x1b8>
  401804:	nop
  401808:	ldp	x29, x30, [sp], #16
  40180c:	ret
  401810:	stp	x29, x30, [sp, #-16]!
  401814:	mov	x29, sp
  401818:	bl	401738 <ferror@plt+0xe8>
  40181c:	nop
  401820:	ldp	x29, x30, [sp], #16
  401824:	ret
  401828:	stp	x29, x30, [sp, #-48]!
  40182c:	mov	x29, sp
  401830:	str	x0, [sp, #24]
  401834:	ldr	x0, [sp, #24]
  401838:	bl	4013f0 <malloc@plt>
  40183c:	str	x0, [sp, #40]
  401840:	ldr	x0, [sp, #40]
  401844:	cmp	x0, #0x0
  401848:	b.ne	40186c <ferror@plt+0x21c>  // b.any
  40184c:	ldr	x0, [sp, #24]
  401850:	cmp	x0, #0x0
  401854:	b.eq	40186c <ferror@plt+0x21c>  // b.none
  401858:	ldr	x2, [sp, #24]
  40185c:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401860:	add	x1, x0, #0xb00
  401864:	mov	w0, #0x1                   	// #1
  401868:	bl	401630 <err@plt>
  40186c:	ldr	x0, [sp, #40]
  401870:	ldp	x29, x30, [sp], #48
  401874:	ret
  401878:	stp	x29, x30, [sp, #-48]!
  40187c:	mov	x29, sp
  401880:	str	x0, [sp, #24]
  401884:	str	x1, [sp, #16]
  401888:	ldr	x1, [sp, #16]
  40188c:	ldr	x0, [sp, #24]
  401890:	bl	401460 <realloc@plt>
  401894:	str	x0, [sp, #40]
  401898:	ldr	x0, [sp, #40]
  40189c:	cmp	x0, #0x0
  4018a0:	b.ne	4018c4 <ferror@plt+0x274>  // b.any
  4018a4:	ldr	x0, [sp, #16]
  4018a8:	cmp	x0, #0x0
  4018ac:	b.eq	4018c4 <ferror@plt+0x274>  // b.none
  4018b0:	ldr	x2, [sp, #16]
  4018b4:	adrp	x0, 405000 <ferror@plt+0x39b0>
  4018b8:	add	x1, x0, #0xb00
  4018bc:	mov	w0, #0x1                   	// #1
  4018c0:	bl	401630 <err@plt>
  4018c4:	ldr	x0, [sp, #40]
  4018c8:	ldp	x29, x30, [sp], #48
  4018cc:	ret
  4018d0:	stp	x29, x30, [sp, #-48]!
  4018d4:	mov	x29, sp
  4018d8:	str	x0, [sp, #24]
  4018dc:	bl	401600 <__errno_location@plt>
  4018e0:	str	wzr, [x0]
  4018e4:	ldr	x0, [sp, #24]
  4018e8:	bl	401650 <ferror@plt>
  4018ec:	cmp	w0, #0x0
  4018f0:	b.ne	40194c <ferror@plt+0x2fc>  // b.any
  4018f4:	ldr	x0, [sp, #24]
  4018f8:	bl	4015a0 <fflush@plt>
  4018fc:	cmp	w0, #0x0
  401900:	b.ne	40194c <ferror@plt+0x2fc>  // b.any
  401904:	ldr	x0, [sp, #24]
  401908:	bl	4013d0 <fileno@plt>
  40190c:	str	w0, [sp, #44]
  401910:	ldr	w0, [sp, #44]
  401914:	cmp	w0, #0x0
  401918:	b.lt	401954 <ferror@plt+0x304>  // b.tstop
  40191c:	ldr	w0, [sp, #44]
  401920:	bl	401350 <dup@plt>
  401924:	str	w0, [sp, #44]
  401928:	ldr	w0, [sp, #44]
  40192c:	cmp	w0, #0x0
  401930:	b.lt	401954 <ferror@plt+0x304>  // b.tstop
  401934:	ldr	w0, [sp, #44]
  401938:	bl	401480 <close@plt>
  40193c:	cmp	w0, #0x0
  401940:	b.ne	401954 <ferror@plt+0x304>  // b.any
  401944:	mov	w0, #0x0                   	// #0
  401948:	b	401974 <ferror@plt+0x324>
  40194c:	nop
  401950:	b	401958 <ferror@plt+0x308>
  401954:	nop
  401958:	bl	401600 <__errno_location@plt>
  40195c:	ldr	w0, [x0]
  401960:	cmp	w0, #0x9
  401964:	b.ne	401970 <ferror@plt+0x320>  // b.any
  401968:	mov	w0, #0x0                   	// #0
  40196c:	b	401974 <ferror@plt+0x324>
  401970:	mov	w0, #0xffffffff            	// #-1
  401974:	ldp	x29, x30, [sp], #48
  401978:	ret
  40197c:	stp	x29, x30, [sp, #-16]!
  401980:	mov	x29, sp
  401984:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401988:	add	x0, x0, #0x1f8
  40198c:	ldr	x0, [x0]
  401990:	bl	4018d0 <ferror@plt+0x280>
  401994:	cmp	w0, #0x0
  401998:	b.eq	4019e8 <ferror@plt+0x398>  // b.none
  40199c:	bl	401600 <__errno_location@plt>
  4019a0:	ldr	w0, [x0]
  4019a4:	cmp	w0, #0x20
  4019a8:	b.eq	4019e8 <ferror@plt+0x398>  // b.none
  4019ac:	bl	401600 <__errno_location@plt>
  4019b0:	ldr	w0, [x0]
  4019b4:	cmp	w0, #0x0
  4019b8:	b.eq	4019d0 <ferror@plt+0x380>  // b.none
  4019bc:	adrp	x0, 405000 <ferror@plt+0x39b0>
  4019c0:	add	x0, x0, #0xb20
  4019c4:	bl	401610 <gettext@plt>
  4019c8:	bl	401500 <warn@plt>
  4019cc:	b	4019e0 <ferror@plt+0x390>
  4019d0:	adrp	x0, 405000 <ferror@plt+0x39b0>
  4019d4:	add	x0, x0, #0xb20
  4019d8:	bl	401610 <gettext@plt>
  4019dc:	bl	4015b0 <warnx@plt>
  4019e0:	mov	w0, #0x1                   	// #1
  4019e4:	bl	401300 <_exit@plt>
  4019e8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4019ec:	add	x0, x0, #0x1e0
  4019f0:	ldr	x0, [x0]
  4019f4:	bl	4018d0 <ferror@plt+0x280>
  4019f8:	cmp	w0, #0x0
  4019fc:	b.eq	401a08 <ferror@plt+0x3b8>  // b.none
  401a00:	mov	w0, #0x1                   	// #1
  401a04:	bl	401300 <_exit@plt>
  401a08:	nop
  401a0c:	ldp	x29, x30, [sp], #16
  401a10:	ret
  401a14:	stp	x29, x30, [sp, #-16]!
  401a18:	mov	x29, sp
  401a1c:	adrp	x0, 401000 <memcpy@plt-0x2f0>
  401a20:	add	x0, x0, #0x97c
  401a24:	bl	405ac8 <ferror@plt+0x4478>
  401a28:	nop
  401a2c:	ldp	x29, x30, [sp], #16
  401a30:	ret
  401a34:	stp	x29, x30, [sp, #-32]!
  401a38:	mov	x29, sp
  401a3c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401a40:	add	x0, x0, #0x1f8
  401a44:	ldr	x0, [x0]
  401a48:	str	x0, [sp, #24]
  401a4c:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401a50:	add	x0, x0, #0xb30
  401a54:	bl	401610 <gettext@plt>
  401a58:	mov	x1, x0
  401a5c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401a60:	add	x0, x0, #0x208
  401a64:	ldr	x0, [x0]
  401a68:	mov	x2, x0
  401a6c:	ldr	x0, [sp, #24]
  401a70:	bl	401620 <fprintf@plt>
  401a74:	ldr	x1, [sp, #24]
  401a78:	mov	w0, #0xa                   	// #10
  401a7c:	bl	401390 <fputc@plt>
  401a80:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401a84:	add	x0, x0, #0xb48
  401a88:	bl	401610 <gettext@plt>
  401a8c:	ldr	x1, [sp, #24]
  401a90:	bl	401330 <fputs@plt>
  401a94:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401a98:	add	x0, x0, #0xb68
  401a9c:	bl	401610 <gettext@plt>
  401aa0:	mov	x1, x0
  401aa4:	ldr	x0, [sp, #24]
  401aa8:	bl	401620 <fprintf@plt>
  401aac:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401ab0:	add	x0, x0, #0xca8
  401ab4:	bl	401610 <gettext@plt>
  401ab8:	mov	x1, x0
  401abc:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401ac0:	add	x0, x0, #0xcc0
  401ac4:	bl	4015e0 <printf@plt>
  401ac8:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401acc:	add	x0, x0, #0xce0
  401ad0:	bl	401610 <gettext@plt>
  401ad4:	mov	x1, x0
  401ad8:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401adc:	add	x0, x0, #0xcf0
  401ae0:	bl	4015e0 <printf@plt>
  401ae4:	ldr	x1, [sp, #24]
  401ae8:	mov	w0, #0xa                   	// #10
  401aec:	bl	401390 <fputc@plt>
  401af0:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401af4:	add	x0, x0, #0xd10
  401af8:	bl	401610 <gettext@plt>
  401afc:	mov	x1, x0
  401b00:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401b04:	add	x0, x0, #0x208
  401b08:	ldr	x0, [x0]
  401b0c:	mov	x2, x0
  401b10:	ldr	x0, [sp, #24]
  401b14:	bl	401620 <fprintf@plt>
  401b18:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401b1c:	add	x0, x0, #0xd50
  401b20:	bl	401610 <gettext@plt>
  401b24:	mov	x2, x0
  401b28:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401b2c:	add	x1, x0, #0xd70
  401b30:	mov	x0, x2
  401b34:	bl	4015e0 <printf@plt>
  401b38:	mov	w0, #0x0                   	// #0
  401b3c:	bl	401340 <exit@plt>
  401b40:	stp	x29, x30, [sp, #-16]!
  401b44:	mov	x29, sp
  401b48:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401b4c:	add	x0, x0, #0xb20
  401b50:	bl	401610 <gettext@plt>
  401b54:	mov	x1, x0
  401b58:	mov	w0, #0x1                   	// #1
  401b5c:	bl	4015c0 <errx@plt>
  401b60:	stp	x29, x30, [sp, #-144]!
  401b64:	mov	x29, sp
  401b68:	stp	x19, x20, [sp, #16]
  401b6c:	str	w0, [sp, #44]
  401b70:	str	x1, [sp, #32]
  401b74:	str	xzr, [sp, #136]
  401b78:	str	wzr, [sp, #84]
  401b7c:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401b80:	add	x1, x0, #0xd78
  401b84:	mov	w0, #0x6                   	// #6
  401b88:	bl	401640 <setlocale@plt>
  401b8c:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401b90:	add	x1, x0, #0xd80
  401b94:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401b98:	add	x0, x0, #0xd98
  401b9c:	bl	401420 <bindtextdomain@plt>
  401ba0:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401ba4:	add	x0, x0, #0xd98
  401ba8:	bl	4014d0 <textdomain@plt>
  401bac:	bl	401a14 <ferror@plt+0x3c4>
  401bb0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401bb4:	add	x0, x0, #0x230
  401bb8:	mov	w1, #0x100                 	// #256
  401bbc:	str	w1, [x0]
  401bc0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401bc4:	add	x0, x0, #0x228
  401bc8:	mov	w1, #0x1                   	// #1
  401bcc:	str	w1, [x0]
  401bd0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401bd4:	add	x0, x0, #0x23c
  401bd8:	str	wzr, [x0]
  401bdc:	b	401d98 <ferror@plt+0x748>
  401be0:	ldr	w0, [sp, #76]
  401be4:	cmp	w0, #0x78
  401be8:	b.eq	401d14 <ferror@plt+0x6c4>  // b.none
  401bec:	ldr	w0, [sp, #76]
  401bf0:	cmp	w0, #0x78
  401bf4:	b.gt	401d5c <ferror@plt+0x70c>
  401bf8:	ldr	w0, [sp, #76]
  401bfc:	cmp	w0, #0x70
  401c00:	b.eq	401d00 <ferror@plt+0x6b0>  // b.none
  401c04:	ldr	w0, [sp, #76]
  401c08:	cmp	w0, #0x70
  401c0c:	b.gt	401d5c <ferror@plt+0x70c>
  401c10:	ldr	w0, [sp, #76]
  401c14:	cmp	w0, #0x6c
  401c18:	b.eq	401cc8 <ferror@plt+0x678>  // b.none
  401c1c:	ldr	w0, [sp, #76]
  401c20:	cmp	w0, #0x6c
  401c24:	b.gt	401d5c <ferror@plt+0x70c>
  401c28:	ldr	w0, [sp, #76]
  401c2c:	cmp	w0, #0x68
  401c30:	b.eq	401cb4 <ferror@plt+0x664>  // b.none
  401c34:	ldr	w0, [sp, #76]
  401c38:	cmp	w0, #0x68
  401c3c:	b.gt	401d5c <ferror@plt+0x70c>
  401c40:	ldr	w0, [sp, #76]
  401c44:	cmp	w0, #0x66
  401c48:	b.eq	401ca0 <ferror@plt+0x650>  // b.none
  401c4c:	ldr	w0, [sp, #76]
  401c50:	cmp	w0, #0x66
  401c54:	b.gt	401d5c <ferror@plt+0x70c>
  401c58:	ldr	w0, [sp, #76]
  401c5c:	cmp	w0, #0x62
  401c60:	b.eq	401c8c <ferror@plt+0x63c>  // b.none
  401c64:	ldr	w0, [sp, #76]
  401c68:	cmp	w0, #0x62
  401c6c:	b.gt	401d5c <ferror@plt+0x70c>
  401c70:	ldr	w0, [sp, #76]
  401c74:	cmp	w0, #0x48
  401c78:	b.eq	401d58 <ferror@plt+0x708>  // b.none
  401c7c:	ldr	w0, [sp, #76]
  401c80:	cmp	w0, #0x56
  401c84:	b.eq	401d24 <ferror@plt+0x6d4>  // b.none
  401c88:	b	401d5c <ferror@plt+0x70c>
  401c8c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401c90:	add	x0, x0, #0x238
  401c94:	mov	w1, #0x1                   	// #1
  401c98:	str	w1, [x0]
  401c9c:	b	401d98 <ferror@plt+0x748>
  401ca0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401ca4:	add	x0, x0, #0x22c
  401ca8:	mov	w1, #0x1                   	// #1
  401cac:	str	w1, [x0]
  401cb0:	b	401d98 <ferror@plt+0x748>
  401cb4:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401cb8:	add	x0, x0, #0x228
  401cbc:	mov	w1, #0x1                   	// #1
  401cc0:	str	w1, [x0]
  401cc4:	b	401d98 <ferror@plt+0x748>
  401cc8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401ccc:	add	x0, x0, #0x1e8
  401cd0:	ldr	x19, [x0]
  401cd4:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401cd8:	add	x0, x0, #0xda8
  401cdc:	bl	401610 <gettext@plt>
  401ce0:	mov	x1, x0
  401ce4:	mov	x0, x19
  401ce8:	bl	403bc4 <ferror@plt+0x2574>
  401cec:	lsl	w1, w0, #1
  401cf0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401cf4:	add	x0, x0, #0x230
  401cf8:	str	w1, [x0]
  401cfc:	b	401d98 <ferror@plt+0x748>
  401d00:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401d04:	add	x0, x0, #0x23c
  401d08:	mov	w1, #0x1                   	// #1
  401d0c:	str	w1, [x0]
  401d10:	b	401d98 <ferror@plt+0x748>
  401d14:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401d18:	add	x0, x0, #0x228
  401d1c:	str	wzr, [x0]
  401d20:	b	401d98 <ferror@plt+0x748>
  401d24:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401d28:	add	x0, x0, #0xdb8
  401d2c:	bl	401610 <gettext@plt>
  401d30:	mov	x3, x0
  401d34:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401d38:	add	x0, x0, #0x208
  401d3c:	ldr	x1, [x0]
  401d40:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401d44:	add	x2, x0, #0xdc8
  401d48:	mov	x0, x3
  401d4c:	bl	4015e0 <printf@plt>
  401d50:	mov	w0, #0x0                   	// #0
  401d54:	bl	401340 <exit@plt>
  401d58:	bl	401a34 <ferror@plt+0x3e4>
  401d5c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401d60:	add	x0, x0, #0x1e0
  401d64:	ldr	x19, [x0]
  401d68:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401d6c:	add	x0, x0, #0xde0
  401d70:	bl	401610 <gettext@plt>
  401d74:	mov	x1, x0
  401d78:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401d7c:	add	x0, x0, #0x208
  401d80:	ldr	x0, [x0]
  401d84:	mov	x2, x0
  401d88:	mov	x0, x19
  401d8c:	bl	401620 <fprintf@plt>
  401d90:	mov	w0, #0x1                   	// #1
  401d94:	bl	401340 <exit@plt>
  401d98:	mov	x4, #0x0                   	// #0
  401d9c:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401da0:	add	x3, x0, #0xed0
  401da4:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401da8:	add	x2, x0, #0xe08
  401dac:	ldr	x1, [sp, #32]
  401db0:	ldr	w0, [sp, #44]
  401db4:	bl	4014e0 <getopt_long@plt>
  401db8:	str	w0, [sp, #76]
  401dbc:	ldr	w0, [sp, #76]
  401dc0:	cmn	w0, #0x1
  401dc4:	b.ne	401be0 <ferror@plt+0x590>  // b.any
  401dc8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401dcc:	add	x0, x0, #0x1f0
  401dd0:	ldr	w0, [x0]
  401dd4:	ldr	w1, [sp, #44]
  401dd8:	cmp	w1, w0
  401ddc:	b.eq	401e2c <ferror@plt+0x7dc>  // b.none
  401de0:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401de4:	add	x0, x0, #0xe18
  401de8:	bl	401610 <gettext@plt>
  401dec:	bl	4015b0 <warnx@plt>
  401df0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401df4:	add	x0, x0, #0x1e0
  401df8:	ldr	x19, [x0]
  401dfc:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401e00:	add	x0, x0, #0xde0
  401e04:	bl	401610 <gettext@plt>
  401e08:	mov	x1, x0
  401e0c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401e10:	add	x0, x0, #0x208
  401e14:	ldr	x0, [x0]
  401e18:	mov	x2, x0
  401e1c:	mov	x0, x19
  401e20:	bl	401620 <fprintf@plt>
  401e24:	mov	w0, #0x1                   	// #1
  401e28:	bl	401340 <exit@plt>
  401e2c:	str	wzr, [sp, #88]
  401e30:	ldr	w0, [sp, #88]
  401e34:	str	w0, [sp, #116]
  401e38:	ldr	w0, [sp, #116]
  401e3c:	str	w0, [sp, #112]
  401e40:	ldr	w0, [sp, #112]
  401e44:	str	w0, [sp, #92]
  401e48:	str	wzr, [sp, #100]
  401e4c:	ldr	w0, [sp, #100]
  401e50:	str	w0, [sp, #96]
  401e54:	ldr	w0, [sp, #96]
  401e58:	str	w0, [sp, #104]
  401e5c:	ldr	w0, [sp, #104]
  401e60:	str	w0, [sp, #108]
  401e64:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401e68:	add	x0, x0, #0x218
  401e6c:	mov	w1, #0x1                   	// #1
  401e70:	strb	w1, [x0]
  401e74:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401e78:	add	x0, x0, #0x218
  401e7c:	ldrb	w0, [x0]
  401e80:	strb	w0, [sp, #135]
  401e84:	bl	402d94 <ferror@plt+0x1744>
  401e88:	str	x0, [sp, #120]
  401e8c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  401e90:	add	x0, x0, #0x220
  401e94:	ldr	x1, [sp, #120]
  401e98:	str	x1, [x0]
  401e9c:	b	4024f4 <ferror@plt+0xea4>
  401ea0:	bl	401600 <__errno_location@plt>
  401ea4:	str	wzr, [x0]
  401ea8:	bl	401590 <getwchar@plt>
  401eac:	mov	w19, w0
  401eb0:	cmn	w19, #0x1
  401eb4:	b.ne	401ef8 <ferror@plt+0x8a8>  // b.any
  401eb8:	bl	401600 <__errno_location@plt>
  401ebc:	ldr	w0, [x0]
  401ec0:	cmp	w0, #0x54
  401ec4:	b.ne	402510 <ferror@plt+0xec0>  // b.any
  401ec8:	adrp	x0, 405000 <ferror@plt+0x39b0>
  401ecc:	add	x0, x0, #0xe28
  401ed0:	bl	401610 <gettext@plt>
  401ed4:	mov	x2, x0
  401ed8:	ldr	w0, [sp, #104]
  401edc:	add	w0, w0, #0x1
  401ee0:	mov	w1, w0
  401ee4:	mov	x0, x2
  401ee8:	bl	401500 <warn@plt>
  401eec:	mov	w0, #0x1                   	// #1
  401ef0:	str	w0, [sp, #84]
  401ef4:	b	402510 <ferror@plt+0xec0>
  401ef8:	mov	w0, w19
  401efc:	bl	401530 <iswgraph@plt>
  401f00:	cmp	w0, #0x0
  401f04:	b.ne	40211c <ferror@plt+0xacc>  // b.any
  401f08:	cmp	w19, #0x20
  401f0c:	b.eq	402074 <ferror@plt+0xa24>  // b.none
  401f10:	cmp	w19, #0x20
  401f14:	b.hi	4020c8 <ferror@plt+0xa78>  // b.pmore
  401f18:	cmp	w19, #0x1b
  401f1c:	b.eq	401fd8 <ferror@plt+0x988>  // b.none
  401f20:	cmp	w19, #0x1b
  401f24:	b.hi	4020c8 <ferror@plt+0xa78>  // b.pmore
  401f28:	cmp	w19, #0xf
  401f2c:	b.eq	402084 <ferror@plt+0xa34>  // b.none
  401f30:	cmp	w19, #0xf
  401f34:	b.hi	4020c8 <ferror@plt+0xa78>  // b.pmore
  401f38:	cmp	w19, #0xe
  401f3c:	b.eq	402090 <ferror@plt+0xa40>  // b.none
  401f40:	cmp	w19, #0xe
  401f44:	b.hi	4020c8 <ferror@plt+0xa78>  // b.pmore
  401f48:	cmp	w19, #0xd
  401f4c:	b.eq	401fd0 <ferror@plt+0x980>  // b.none
  401f50:	cmp	w19, #0xd
  401f54:	b.hi	4020c8 <ferror@plt+0xa78>  // b.pmore
  401f58:	cmp	w19, #0xb
  401f5c:	b.eq	4020b8 <ferror@plt+0xa68>  // b.none
  401f60:	cmp	w19, #0xb
  401f64:	b.hi	4020c8 <ferror@plt+0xa78>  // b.pmore
  401f68:	cmp	w19, #0xa
  401f6c:	b.eq	402048 <ferror@plt+0x9f8>  // b.none
  401f70:	cmp	w19, #0xa
  401f74:	b.hi	4020c8 <ferror@plt+0xa78>  // b.pmore
  401f78:	cmp	w19, #0x8
  401f7c:	b.eq	401f8c <ferror@plt+0x93c>  // b.none
  401f80:	cmp	w19, #0x9
  401f84:	b.eq	40209c <ferror@plt+0xa4c>  // b.none
  401f88:	b	4020c8 <ferror@plt+0xa78>
  401f8c:	ldr	w0, [sp, #112]
  401f90:	cmp	w0, #0x0
  401f94:	b.ne	401f9c <ferror@plt+0x94c>  // b.any
  401f98:	b	4024f4 <ferror@plt+0xea4>
  401f9c:	ldr	x0, [sp, #136]
  401fa0:	cmp	x0, #0x0
  401fa4:	b.eq	401fc0 <ferror@plt+0x970>  // b.none
  401fa8:	ldr	x0, [sp, #136]
  401fac:	ldr	w0, [x0, #12]
  401fb0:	ldr	w1, [sp, #112]
  401fb4:	sub	w0, w1, w0
  401fb8:	str	w0, [sp, #112]
  401fbc:	b	4024f4 <ferror@plt+0xea4>
  401fc0:	ldr	w0, [sp, #112]
  401fc4:	sub	w0, w0, #0x1
  401fc8:	str	w0, [sp, #112]
  401fcc:	b	4024f4 <ferror@plt+0xea4>
  401fd0:	str	wzr, [sp, #112]
  401fd4:	b	4024f4 <ferror@plt+0xea4>
  401fd8:	bl	401590 <getwchar@plt>
  401fdc:	cmp	w0, #0x9
  401fe0:	b.eq	402020 <ferror@plt+0x9d0>  // b.none
  401fe4:	cmp	w0, #0x9
  401fe8:	b.hi	4024f4 <ferror@plt+0xea4>  // b.pmore
  401fec:	cmp	w0, #0x7
  401ff0:	b.eq	402000 <ferror@plt+0x9b0>  // b.none
  401ff4:	cmp	w0, #0x8
  401ff8:	b.eq	402010 <ferror@plt+0x9c0>  // b.none
  401ffc:	b	4024f4 <ferror@plt+0xea4>
  402000:	ldr	w0, [sp, #108]
  402004:	sub	w0, w0, #0x2
  402008:	str	w0, [sp, #108]
  40200c:	b	402044 <ferror@plt+0x9f4>
  402010:	ldr	w0, [sp, #108]
  402014:	sub	w0, w0, #0x1
  402018:	str	w0, [sp, #108]
  40201c:	b	402044 <ferror@plt+0x9f4>
  402020:	ldr	w0, [sp, #108]
  402024:	add	w0, w0, #0x1
  402028:	str	w0, [sp, #108]
  40202c:	ldr	w1, [sp, #108]
  402030:	ldr	w0, [sp, #104]
  402034:	cmp	w1, w0
  402038:	b.le	4024f4 <ferror@plt+0xea4>
  40203c:	ldr	w0, [sp, #108]
  402040:	str	w0, [sp, #104]
  402044:	b	4024f4 <ferror@plt+0xea4>
  402048:	ldr	w0, [sp, #108]
  40204c:	add	w0, w0, #0x2
  402050:	str	w0, [sp, #108]
  402054:	ldr	w1, [sp, #108]
  402058:	ldr	w0, [sp, #104]
  40205c:	cmp	w1, w0
  402060:	b.le	40206c <ferror@plt+0xa1c>
  402064:	ldr	w0, [sp, #108]
  402068:	str	w0, [sp, #104]
  40206c:	str	wzr, [sp, #112]
  402070:	b	4024f4 <ferror@plt+0xea4>
  402074:	ldr	w0, [sp, #112]
  402078:	add	w0, w0, #0x1
  40207c:	str	w0, [sp, #112]
  402080:	b	4024f4 <ferror@plt+0xea4>
  402084:	mov	w0, #0x1                   	// #1
  402088:	strb	w0, [sp, #135]
  40208c:	b	4024f4 <ferror@plt+0xea4>
  402090:	mov	w0, #0x2                   	// #2
  402094:	strb	w0, [sp, #135]
  402098:	b	4024f4 <ferror@plt+0xea4>
  40209c:	ldr	w0, [sp, #112]
  4020a0:	orr	w0, w0, #0x7
  4020a4:	str	w0, [sp, #112]
  4020a8:	ldr	w0, [sp, #112]
  4020ac:	add	w0, w0, #0x1
  4020b0:	str	w0, [sp, #112]
  4020b4:	b	4024f4 <ferror@plt+0xea4>
  4020b8:	ldr	w0, [sp, #108]
  4020bc:	sub	w0, w0, #0x2
  4020c0:	str	w0, [sp, #108]
  4020c4:	b	4024f4 <ferror@plt+0xea4>
  4020c8:	mov	w0, w19
  4020cc:	bl	4013e0 <iswspace@plt>
  4020d0:	cmp	w0, #0x0
  4020d4:	b.eq	402104 <ferror@plt+0xab4>  // b.none
  4020d8:	mov	w0, w19
  4020dc:	bl	401400 <wcwidth@plt>
  4020e0:	cmp	w0, #0x0
  4020e4:	b.le	4024f4 <ferror@plt+0xea4>
  4020e8:	mov	w0, w19
  4020ec:	bl	401400 <wcwidth@plt>
  4020f0:	mov	w1, w0
  4020f4:	ldr	w0, [sp, #112]
  4020f8:	add	w0, w0, w1
  4020fc:	str	w0, [sp, #112]
  402100:	b	4024f4 <ferror@plt+0xea4>
  402104:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402108:	add	x0, x0, #0x23c
  40210c:	ldr	w0, [x0]
  402110:	cmp	w0, #0x0
  402114:	b.ne	40211c <ferror@plt+0xacc>  // b.any
  402118:	b	4024f4 <ferror@plt+0xea4>
  40211c:	ldr	w1, [sp, #100]
  402120:	ldr	w0, [sp, #92]
  402124:	sub	w0, w1, w0
  402128:	ldr	w1, [sp, #108]
  40212c:	cmp	w1, w0
  402130:	b.eq	4023ac <ferror@plt+0xd5c>  // b.none
  402134:	str	wzr, [sp, #92]
  402138:	ldr	w1, [sp, #108]
  40213c:	ldr	w0, [sp, #100]
  402140:	sub	w0, w1, w0
  402144:	str	w0, [sp, #80]
  402148:	adrp	x0, 417000 <ferror@plt+0x159b0>
  40214c:	add	x0, x0, #0x22c
  402150:	ldr	w0, [x0]
  402154:	cmp	w0, #0x0
  402158:	b.ne	402180 <ferror@plt+0xb30>  // b.any
  40215c:	ldr	w0, [sp, #108]
  402160:	and	w0, w0, #0x1
  402164:	cmp	w0, #0x0
  402168:	b.eq	402180 <ferror@plt+0xb30>  // b.none
  40216c:	mov	w0, #0x1                   	// #1
  402170:	str	w0, [sp, #92]
  402174:	ldr	w0, [sp, #80]
  402178:	add	w0, w0, #0x1
  40217c:	str	w0, [sp, #80]
  402180:	ldr	w0, [sp, #80]
  402184:	cmp	w0, #0x0
  402188:	b.ge	4022cc <ferror@plt+0xc7c>  // b.tcont
  40218c:	b	4021a8 <ferror@plt+0xb58>
  402190:	ldr	x0, [sp, #120]
  402194:	ldr	x0, [x0, #8]
  402198:	str	x0, [sp, #120]
  40219c:	ldr	w0, [sp, #80]
  4021a0:	add	w0, w0, #0x1
  4021a4:	str	w0, [sp, #80]
  4021a8:	ldr	w0, [sp, #80]
  4021ac:	cmp	w0, #0x0
  4021b0:	b.ge	4021c4 <ferror@plt+0xb74>  // b.tcont
  4021b4:	ldr	x0, [sp, #120]
  4021b8:	ldr	x0, [x0, #8]
  4021bc:	cmp	x0, #0x0
  4021c0:	b.ne	402190 <ferror@plt+0xb40>  // b.any
  4021c4:	ldr	w0, [sp, #80]
  4021c8:	cmp	w0, #0x0
  4021cc:	b.eq	40232c <ferror@plt+0xcdc>  // b.none
  4021d0:	ldr	w0, [sp, #96]
  4021d4:	cmp	w0, #0x0
  4021d8:	b.ne	402248 <ferror@plt+0xbf8>  // b.any
  4021dc:	b	402238 <ferror@plt+0xbe8>
  4021e0:	bl	402d94 <ferror@plt+0x1744>
  4021e4:	str	x0, [sp, #64]
  4021e8:	ldr	x0, [sp, #120]
  4021ec:	ldr	x1, [sp, #64]
  4021f0:	str	x1, [x0, #8]
  4021f4:	ldr	x0, [sp, #64]
  4021f8:	ldr	x1, [sp, #120]
  4021fc:	str	x1, [x0, #16]
  402200:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402204:	add	x0, x0, #0x220
  402208:	ldr	x1, [sp, #64]
  40220c:	str	x1, [x0]
  402210:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402214:	add	x0, x0, #0x220
  402218:	ldr	x0, [x0]
  40221c:	str	x0, [sp, #120]
  402220:	ldr	w0, [sp, #116]
  402224:	add	w0, w0, #0x1
  402228:	str	w0, [sp, #116]
  40222c:	ldr	w0, [sp, #80]
  402230:	add	w0, w0, #0x1
  402234:	str	w0, [sp, #80]
  402238:	ldr	w0, [sp, #80]
  40223c:	cmp	w0, #0x0
  402240:	b.lt	4021e0 <ferror@plt+0xb90>  // b.tstop
  402244:	b	40232c <ferror@plt+0xcdc>
  402248:	ldr	w0, [sp, #88]
  40224c:	add	w1, w0, #0x1
  402250:	str	w1, [sp, #88]
  402254:	cmp	w0, #0x0
  402258:	b.ne	4022a0 <ferror@plt+0xc50>  // b.any
  40225c:	adrp	x0, 405000 <ferror@plt+0x39b0>
  402260:	add	x0, x0, #0xe40
  402264:	bl	401610 <gettext@plt>
  402268:	mov	x20, x0
  40226c:	ldr	w0, [sp, #108]
  402270:	cmp	w0, #0x0
  402274:	b.ge	402288 <ferror@plt+0xc38>  // b.tcont
  402278:	adrp	x0, 405000 <ferror@plt+0x39b0>
  40227c:	add	x0, x0, #0xe60
  402280:	bl	401610 <gettext@plt>
  402284:	b	402294 <ferror@plt+0xc44>
  402288:	adrp	x0, 405000 <ferror@plt+0x39b0>
  40228c:	add	x0, x0, #0xe70
  402290:	bl	401610 <gettext@plt>
  402294:	mov	x1, x0
  402298:	mov	x0, x20
  40229c:	bl	4015b0 <warnx@plt>
  4022a0:	ldr	w1, [sp, #108]
  4022a4:	ldr	w0, [sp, #80]
  4022a8:	sub	w0, w1, w0
  4022ac:	str	w0, [sp, #108]
  4022b0:	b	40232c <ferror@plt+0xcdc>
  4022b4:	ldr	x0, [sp, #120]
  4022b8:	ldr	x0, [x0, #16]
  4022bc:	str	x0, [sp, #120]
  4022c0:	ldr	w0, [sp, #80]
  4022c4:	sub	w0, w0, #0x1
  4022c8:	str	w0, [sp, #80]
  4022cc:	ldr	w0, [sp, #80]
  4022d0:	cmp	w0, #0x0
  4022d4:	b.le	402320 <ferror@plt+0xcd0>
  4022d8:	ldr	x0, [sp, #120]
  4022dc:	ldr	x0, [x0, #16]
  4022e0:	cmp	x0, #0x0
  4022e4:	b.ne	4022b4 <ferror@plt+0xc64>  // b.any
  4022e8:	b	402320 <ferror@plt+0xcd0>
  4022ec:	bl	402d94 <ferror@plt+0x1744>
  4022f0:	str	x0, [sp, #64]
  4022f4:	ldr	x0, [sp, #64]
  4022f8:	ldr	x1, [sp, #120]
  4022fc:	str	x1, [x0, #8]
  402300:	ldr	x0, [sp, #120]
  402304:	ldr	x1, [sp, #64]
  402308:	str	x1, [x0, #16]
  40230c:	ldr	x0, [sp, #64]
  402310:	str	x0, [sp, #120]
  402314:	ldr	w0, [sp, #80]
  402318:	sub	w0, w0, #0x1
  40231c:	str	w0, [sp, #80]
  402320:	ldr	w0, [sp, #80]
  402324:	cmp	w0, #0x0
  402328:	b.gt	4022ec <ferror@plt+0xc9c>
  40232c:	ldr	w1, [sp, #108]
  402330:	ldr	w0, [sp, #92]
  402334:	add	w0, w1, w0
  402338:	str	w0, [sp, #100]
  40233c:	ldr	w1, [sp, #100]
  402340:	ldr	w0, [sp, #96]
  402344:	sub	w0, w1, w0
  402348:	str	w0, [sp, #80]
  40234c:	ldr	w0, [sp, #80]
  402350:	cmp	w0, #0x0
  402354:	b.le	4023ac <ferror@plt+0xd5c>
  402358:	adrp	x0, 417000 <ferror@plt+0x159b0>
  40235c:	add	x0, x0, #0x230
  402360:	ldr	w0, [x0]
  402364:	add	w1, w0, #0x20
  402368:	ldr	w0, [sp, #80]
  40236c:	cmp	w1, w0
  402370:	b.hi	4023ac <ferror@plt+0xd5c>  // b.pmore
  402374:	ldr	w1, [sp, #80]
  402378:	adrp	x0, 417000 <ferror@plt+0x159b0>
  40237c:	add	x0, x0, #0x230
  402380:	ldr	w0, [x0]
  402384:	sub	w1, w1, w0
  402388:	ldr	w0, [sp, #96]
  40238c:	add	w0, w1, w0
  402390:	str	w0, [sp, #96]
  402394:	ldr	w1, [sp, #80]
  402398:	adrp	x0, 417000 <ferror@plt+0x159b0>
  40239c:	add	x0, x0, #0x230
  4023a0:	ldr	w0, [x0]
  4023a4:	sub	w0, w1, w0
  4023a8:	bl	402618 <ferror@plt+0xfc8>
  4023ac:	ldr	x0, [sp, #120]
  4023b0:	ldr	w0, [x0, #28]
  4023b4:	add	w1, w0, #0x1
  4023b8:	ldr	x0, [sp, #120]
  4023bc:	ldr	w0, [x0, #24]
  4023c0:	cmp	w1, w0
  4023c4:	b.lt	402428 <ferror@plt+0xdd8>  // b.tstop
  4023c8:	ldr	x0, [sp, #120]
  4023cc:	ldr	w0, [x0, #24]
  4023d0:	cmp	w0, #0x0
  4023d4:	b.eq	4023e8 <ferror@plt+0xd98>  // b.none
  4023d8:	ldr	x0, [sp, #120]
  4023dc:	ldr	w0, [x0, #24]
  4023e0:	lsl	w0, w0, #1
  4023e4:	b	4023ec <ferror@plt+0xd9c>
  4023e8:	mov	w0, #0x5a                  	// #90
  4023ec:	str	w0, [sp, #60]
  4023f0:	ldr	x0, [sp, #120]
  4023f4:	ldr	x2, [x0]
  4023f8:	ldr	w0, [sp, #60]
  4023fc:	mov	w0, w0
  402400:	lsl	x0, x0, #4
  402404:	mov	x1, x0
  402408:	mov	x0, x2
  40240c:	bl	401878 <ferror@plt+0x228>
  402410:	mov	x1, x0
  402414:	ldr	x0, [sp, #120]
  402418:	str	x1, [x0]
  40241c:	ldr	x0, [sp, #120]
  402420:	ldr	w1, [sp, #60]
  402424:	str	w1, [x0, #24]
  402428:	ldr	x0, [sp, #120]
  40242c:	ldr	x1, [x0]
  402430:	ldr	x0, [sp, #120]
  402434:	ldr	w0, [x0, #28]
  402438:	add	w3, w0, #0x1
  40243c:	ldr	x2, [sp, #120]
  402440:	str	w3, [x2, #28]
  402444:	sxtw	x0, w0
  402448:	lsl	x0, x0, #4
  40244c:	add	x0, x1, x0
  402450:	str	x0, [sp, #136]
  402454:	ldr	x0, [sp, #136]
  402458:	str	w19, [x0, #8]
  40245c:	ldr	x0, [sp, #136]
  402460:	ldrb	w1, [sp, #135]
  402464:	strb	w1, [x0, #4]
  402468:	ldr	w0, [sp, #112]
  40246c:	cmp	w0, #0x0
  402470:	b.le	402484 <ferror@plt+0xe34>
  402474:	ldr	x0, [sp, #136]
  402478:	ldr	w1, [sp, #112]
  40247c:	str	w1, [x0]
  402480:	b	40248c <ferror@plt+0xe3c>
  402484:	ldr	x0, [sp, #136]
  402488:	str	wzr, [x0]
  40248c:	mov	w0, w19
  402490:	bl	401400 <wcwidth@plt>
  402494:	mov	w1, w0
  402498:	ldr	x0, [sp, #136]
  40249c:	str	w1, [x0, #12]
  4024a0:	ldr	x0, [sp, #120]
  4024a4:	ldr	w0, [x0, #36]
  4024a8:	ldr	w1, [sp, #112]
  4024ac:	cmp	w1, w0
  4024b0:	b.ge	4024c4 <ferror@plt+0xe74>  // b.tcont
  4024b4:	ldr	x0, [sp, #120]
  4024b8:	mov	w1, #0x1                   	// #1
  4024bc:	str	w1, [x0, #32]
  4024c0:	b	4024d0 <ferror@plt+0xe80>
  4024c4:	ldr	x0, [sp, #120]
  4024c8:	ldr	w1, [sp, #112]
  4024cc:	str	w1, [x0, #36]
  4024d0:	ldr	x0, [sp, #136]
  4024d4:	ldr	w0, [x0, #12]
  4024d8:	cmp	w0, #0x0
  4024dc:	b.le	4024f4 <ferror@plt+0xea4>
  4024e0:	ldr	x0, [sp, #136]
  4024e4:	ldr	w0, [x0, #12]
  4024e8:	ldr	w1, [sp, #112]
  4024ec:	add	w0, w1, w0
  4024f0:	str	w0, [sp, #112]
  4024f4:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4024f8:	add	x0, x0, #0x200
  4024fc:	ldr	x0, [x0]
  402500:	bl	4014c0 <feof@plt>
  402504:	cmp	w0, #0x0
  402508:	b.eq	401ea0 <ferror@plt+0x850>  // b.none
  40250c:	b	402530 <ferror@plt+0xee0>
  402510:	nop
  402514:	b	402530 <ferror@plt+0xee0>
  402518:	ldr	w0, [sp, #100]
  40251c:	add	w0, w0, #0x1
  402520:	str	w0, [sp, #100]
  402524:	ldr	x0, [sp, #120]
  402528:	ldr	x0, [x0, #16]
  40252c:	str	x0, [sp, #120]
  402530:	ldr	x0, [sp, #120]
  402534:	ldr	x0, [x0, #16]
  402538:	cmp	x0, #0x0
  40253c:	b.ne	402518 <ferror@plt+0xec8>  // b.any
  402540:	ldr	w0, [sp, #104]
  402544:	cmp	w0, #0x0
  402548:	b.ne	402554 <ferror@plt+0xf04>  // b.any
  40254c:	mov	w0, #0x0                   	// #0
  402550:	b	40260c <ferror@plt+0xfbc>
  402554:	ldr	w1, [sp, #100]
  402558:	ldr	w0, [sp, #96]
  40255c:	sub	w1, w1, w0
  402560:	ldr	w0, [sp, #116]
  402564:	add	w0, w1, w0
  402568:	add	w0, w0, #0x1
  40256c:	bl	402618 <ferror@plt+0xfc8>
  402570:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402574:	add	x0, x0, #0x218
  402578:	ldrsb	w0, [x0]
  40257c:	cmp	w0, #0x1
  402580:	b.eq	402598 <ferror@plt+0xf48>  // b.none
  402584:	mov	w0, #0xf                   	// #15
  402588:	bl	4013a0 <putwchar@plt>
  40258c:	cmn	w0, #0x1
  402590:	b.ne	402598 <ferror@plt+0xf48>  // b.any
  402594:	bl	401b40 <ferror@plt+0x4f0>
  402598:	ldr	w1, [sp, #104]
  40259c:	ldr	w0, [sp, #100]
  4025a0:	sub	w1, w1, w0
  4025a4:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4025a8:	add	x0, x0, #0x234
  4025ac:	str	w1, [x0]
  4025b0:	ldr	w0, [sp, #104]
  4025b4:	and	w0, w0, #0x1
  4025b8:	cmp	w0, #0x0
  4025bc:	b.eq	4025e0 <ferror@plt+0xf90>  // b.none
  4025c0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4025c4:	add	x0, x0, #0x234
  4025c8:	ldr	w0, [x0]
  4025cc:	add	w1, w0, #0x1
  4025d0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4025d4:	add	x0, x0, #0x234
  4025d8:	str	w1, [x0]
  4025dc:	b	402604 <ferror@plt+0xfb4>
  4025e0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4025e4:	add	x0, x0, #0x234
  4025e8:	ldr	w0, [x0]
  4025ec:	cmp	w0, #0x0
  4025f0:	b.ne	402604 <ferror@plt+0xfb4>  // b.any
  4025f4:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4025f8:	add	x0, x0, #0x234
  4025fc:	mov	w1, #0x2                   	// #2
  402600:	str	w1, [x0]
  402604:	bl	4026e0 <ferror@plt+0x1090>
  402608:	ldr	w0, [sp, #84]
  40260c:	ldp	x19, x20, [sp, #16]
  402610:	ldp	x29, x30, [sp], #144
  402614:	ret
  402618:	stp	x29, x30, [sp, #-48]!
  40261c:	mov	x29, sp
  402620:	str	w0, [sp, #28]
  402624:	b	402698 <ferror@plt+0x1048>
  402628:	adrp	x0, 417000 <ferror@plt+0x159b0>
  40262c:	add	x0, x0, #0x220
  402630:	ldr	x0, [x0]
  402634:	str	x0, [sp, #40]
  402638:	ldr	x0, [sp, #40]
  40263c:	ldr	x1, [x0, #16]
  402640:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402644:	add	x0, x0, #0x220
  402648:	str	x1, [x0]
  40264c:	ldr	x0, [sp, #40]
  402650:	ldr	x0, [x0]
  402654:	cmp	x0, #0x0
  402658:	b.eq	402668 <ferror@plt+0x1018>  // b.none
  40265c:	bl	4026e0 <ferror@plt+0x1090>
  402660:	ldr	x0, [sp, #40]
  402664:	bl	4027f0 <ferror@plt+0x11a0>
  402668:	adrp	x0, 417000 <ferror@plt+0x159b0>
  40266c:	add	x0, x0, #0x234
  402670:	ldr	w0, [x0]
  402674:	add	w1, w0, #0x1
  402678:	adrp	x0, 417000 <ferror@plt+0x159b0>
  40267c:	add	x0, x0, #0x234
  402680:	str	w1, [x0]
  402684:	ldr	x0, [sp, #40]
  402688:	ldr	x0, [x0]
  40268c:	bl	401540 <free@plt>
  402690:	ldr	x0, [sp, #40]
  402694:	bl	402e54 <ferror@plt+0x1804>
  402698:	ldr	w0, [sp, #28]
  40269c:	sub	w0, w0, #0x1
  4026a0:	str	w0, [sp, #28]
  4026a4:	ldr	w0, [sp, #28]
  4026a8:	cmp	w0, #0x0
  4026ac:	b.ge	402628 <ferror@plt+0xfd8>  // b.tcont
  4026b0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4026b4:	add	x0, x0, #0x220
  4026b8:	ldr	x0, [x0]
  4026bc:	cmp	x0, #0x0
  4026c0:	b.eq	4026d4 <ferror@plt+0x1084>  // b.none
  4026c4:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4026c8:	add	x0, x0, #0x220
  4026cc:	ldr	x0, [x0]
  4026d0:	str	xzr, [x0, #8]
  4026d4:	nop
  4026d8:	ldp	x29, x30, [sp], #48
  4026dc:	ret
  4026e0:	stp	x29, x30, [sp, #-32]!
  4026e4:	mov	x29, sp
  4026e8:	str	wzr, [sp, #28]
  4026ec:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4026f0:	add	x0, x0, #0x234
  4026f4:	ldr	w0, [x0]
  4026f8:	str	w0, [sp, #20]
  4026fc:	ldr	w0, [sp, #20]
  402700:	and	w0, w0, #0x1
  402704:	cmp	w0, #0x0
  402708:	b.eq	402738 <ferror@plt+0x10e8>  // b.none
  40270c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402710:	add	x0, x0, #0x22c
  402714:	ldr	w0, [x0]
  402718:	cmp	w0, #0x0
  40271c:	b.eq	40272c <ferror@plt+0x10dc>  // b.none
  402720:	mov	w0, #0x1                   	// #1
  402724:	str	w0, [sp, #28]
  402728:	b	402738 <ferror@plt+0x10e8>
  40272c:	ldr	w0, [sp, #20]
  402730:	add	w0, w0, #0x1
  402734:	str	w0, [sp, #20]
  402738:	ldr	w0, [sp, #20]
  40273c:	lsr	w1, w0, #31
  402740:	add	w0, w1, w0
  402744:	asr	w0, w0, #1
  402748:	str	w0, [sp, #20]
  40274c:	ldr	w0, [sp, #20]
  402750:	str	w0, [sp, #24]
  402754:	b	40276c <ferror@plt+0x111c>
  402758:	mov	w0, #0xa                   	// #10
  40275c:	bl	4013a0 <putwchar@plt>
  402760:	cmn	w0, #0x1
  402764:	b.ne	40276c <ferror@plt+0x111c>  // b.any
  402768:	bl	401b40 <ferror@plt+0x4f0>
  40276c:	ldr	w0, [sp, #24]
  402770:	sub	w0, w0, #0x1
  402774:	str	w0, [sp, #24]
  402778:	ldr	w0, [sp, #24]
  40277c:	cmp	w0, #0x0
  402780:	b.ge	402758 <ferror@plt+0x1108>  // b.tcont
  402784:	ldr	w0, [sp, #28]
  402788:	cmp	w0, #0x0
  40278c:	b.eq	4027d8 <ferror@plt+0x1188>  // b.none
  402790:	mov	w0, #0x1b                  	// #27
  402794:	bl	4013a0 <putwchar@plt>
  402798:	cmn	w0, #0x1
  40279c:	b.ne	4027a4 <ferror@plt+0x1154>  // b.any
  4027a0:	bl	401b40 <ferror@plt+0x4f0>
  4027a4:	mov	w0, #0x39                  	// #57
  4027a8:	bl	4013a0 <putwchar@plt>
  4027ac:	cmn	w0, #0x1
  4027b0:	b.ne	4027b8 <ferror@plt+0x1168>  // b.any
  4027b4:	bl	401b40 <ferror@plt+0x4f0>
  4027b8:	ldr	w0, [sp, #20]
  4027bc:	cmp	w0, #0x0
  4027c0:	b.ne	4027d8 <ferror@plt+0x1188>  // b.any
  4027c4:	mov	w0, #0xd                   	// #13
  4027c8:	bl	4013a0 <putwchar@plt>
  4027cc:	cmn	w0, #0x1
  4027d0:	b.ne	4027d8 <ferror@plt+0x1188>  // b.any
  4027d4:	bl	401b40 <ferror@plt+0x4f0>
  4027d8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4027dc:	add	x0, x0, #0x234
  4027e0:	str	wzr, [x0]
  4027e4:	nop
  4027e8:	ldp	x29, x30, [sp], #32
  4027ec:	ret
  4027f0:	stp	x29, x30, [sp, #-96]!
  4027f4:	mov	x29, sp
  4027f8:	str	x0, [sp, #24]
  4027fc:	str	wzr, [sp, #72]
  402800:	ldr	x0, [sp, #24]
  402804:	ldr	w0, [x0, #28]
  402808:	str	w0, [sp, #76]
  40280c:	ldr	x0, [sp, #24]
  402810:	ldr	w0, [x0, #32]
  402814:	cmp	w0, #0x0
  402818:	b.eq	402ab8 <ferror@plt+0x1468>  // b.none
  40281c:	ldr	x0, [sp, #24]
  402820:	ldr	w1, [x0, #24]
  402824:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402828:	add	x0, x0, #0x248
  40282c:	ldr	w0, [x0]
  402830:	cmp	w1, w0
  402834:	b.le	402888 <ferror@plt+0x1238>
  402838:	ldr	x0, [sp, #24]
  40283c:	ldr	w1, [x0, #24]
  402840:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402844:	add	x0, x0, #0x248
  402848:	str	w1, [x0]
  40284c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402850:	add	x0, x0, #0x250
  402854:	ldr	x2, [x0]
  402858:	adrp	x0, 417000 <ferror@plt+0x159b0>
  40285c:	add	x0, x0, #0x248
  402860:	ldr	w0, [x0]
  402864:	lsl	w0, w0, #4
  402868:	mov	w0, w0
  40286c:	mov	x1, x0
  402870:	mov	x0, x2
  402874:	bl	401878 <ferror@plt+0x228>
  402878:	mov	x1, x0
  40287c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402880:	add	x0, x0, #0x250
  402884:	str	x1, [x0]
  402888:	ldr	x0, [sp, #24]
  40288c:	ldr	w1, [x0, #36]
  402890:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402894:	add	x0, x0, #0x258
  402898:	ldr	w0, [x0]
  40289c:	cmp	w1, w0
  4028a0:	b.lt	4028f8 <ferror@plt+0x12a8>  // b.tstop
  4028a4:	ldr	x0, [sp, #24]
  4028a8:	ldr	w0, [x0, #36]
  4028ac:	add	w1, w0, #0x1
  4028b0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4028b4:	add	x0, x0, #0x258
  4028b8:	str	w1, [x0]
  4028bc:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4028c0:	add	x0, x0, #0x260
  4028c4:	ldr	x2, [x0]
  4028c8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4028cc:	add	x0, x0, #0x258
  4028d0:	ldr	w0, [x0]
  4028d4:	lsl	w0, w0, #2
  4028d8:	mov	w0, w0
  4028dc:	mov	x1, x0
  4028e0:	mov	x0, x2
  4028e4:	bl	401878 <ferror@plt+0x228>
  4028e8:	mov	x1, x0
  4028ec:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4028f0:	add	x0, x0, #0x260
  4028f4:	str	x1, [x0]
  4028f8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4028fc:	add	x0, x0, #0x260
  402900:	ldr	x3, [x0]
  402904:	ldr	x0, [sp, #24]
  402908:	ldr	w0, [x0, #36]
  40290c:	sxtw	x0, w0
  402910:	lsl	x0, x0, #2
  402914:	add	x0, x0, #0x1
  402918:	mov	x2, x0
  40291c:	mov	w1, #0x0                   	// #0
  402920:	mov	x0, x3
  402924:	bl	401450 <memset@plt>
  402928:	ldr	w0, [sp, #76]
  40292c:	str	w0, [sp, #68]
  402930:	ldr	x0, [sp, #24]
  402934:	ldr	x0, [x0]
  402938:	str	x0, [sp, #88]
  40293c:	b	402978 <ferror@plt+0x1328>
  402940:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402944:	add	x0, x0, #0x260
  402948:	ldr	x1, [x0]
  40294c:	ldr	x0, [sp, #88]
  402950:	ldr	w0, [x0]
  402954:	sxtw	x0, w0
  402958:	lsl	x0, x0, #2
  40295c:	add	x0, x1, x0
  402960:	ldr	w1, [x0]
  402964:	add	w1, w1, #0x1
  402968:	str	w1, [x0]
  40296c:	ldr	x0, [sp, #88]
  402970:	add	x0, x0, #0x10
  402974:	str	x0, [sp, #88]
  402978:	ldr	x0, [sp, #88]
  40297c:	cmp	x0, #0x0
  402980:	b.eq	40299c <ferror@plt+0x134c>  // b.none
  402984:	ldr	w0, [sp, #68]
  402988:	sub	w0, w0, #0x1
  40298c:	str	w0, [sp, #68]
  402990:	ldr	w0, [sp, #68]
  402994:	cmp	w0, #0x0
  402998:	b.ge	402940 <ferror@plt+0x12f0>  // b.tcont
  40299c:	str	wzr, [sp, #64]
  4029a0:	str	wzr, [sp, #68]
  4029a4:	b	402a04 <ferror@plt+0x13b4>
  4029a8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4029ac:	add	x0, x0, #0x260
  4029b0:	ldr	x1, [x0]
  4029b4:	ldrsw	x0, [sp, #68]
  4029b8:	lsl	x0, x0, #2
  4029bc:	add	x0, x1, x0
  4029c0:	ldr	w0, [x0]
  4029c4:	str	w0, [sp, #48]
  4029c8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4029cc:	add	x0, x0, #0x260
  4029d0:	ldr	x1, [x0]
  4029d4:	ldrsw	x0, [sp, #68]
  4029d8:	lsl	x0, x0, #2
  4029dc:	add	x0, x1, x0
  4029e0:	ldr	w1, [sp, #64]
  4029e4:	str	w1, [x0]
  4029e8:	ldr	w1, [sp, #64]
  4029ec:	ldr	w0, [sp, #48]
  4029f0:	add	w0, w1, w0
  4029f4:	str	w0, [sp, #64]
  4029f8:	ldr	w0, [sp, #68]
  4029fc:	add	w0, w0, #0x1
  402a00:	str	w0, [sp, #68]
  402a04:	ldr	x0, [sp, #24]
  402a08:	ldr	w0, [x0, #36]
  402a0c:	ldr	w1, [sp, #68]
  402a10:	cmp	w1, w0
  402a14:	b.le	4029a8 <ferror@plt+0x1358>
  402a18:	ldr	w0, [sp, #76]
  402a1c:	str	w0, [sp, #68]
  402a20:	ldr	x0, [sp, #24]
  402a24:	ldr	x0, [x0]
  402a28:	str	x0, [sp, #88]
  402a2c:	b	402a8c <ferror@plt+0x143c>
  402a30:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402a34:	add	x0, x0, #0x250
  402a38:	ldr	x2, [x0]
  402a3c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402a40:	add	x0, x0, #0x260
  402a44:	ldr	x1, [x0]
  402a48:	ldr	x0, [sp, #88]
  402a4c:	ldr	w0, [x0]
  402a50:	sxtw	x0, w0
  402a54:	lsl	x0, x0, #2
  402a58:	add	x0, x1, x0
  402a5c:	ldr	w1, [x0]
  402a60:	add	w3, w1, #0x1
  402a64:	str	w3, [x0]
  402a68:	sxtw	x0, w1
  402a6c:	lsl	x0, x0, #4
  402a70:	add	x2, x2, x0
  402a74:	ldr	x0, [sp, #88]
  402a78:	ldp	x0, x1, [x0]
  402a7c:	stp	x0, x1, [x2]
  402a80:	ldr	x0, [sp, #88]
  402a84:	add	x0, x0, #0x10
  402a88:	str	x0, [sp, #88]
  402a8c:	ldr	w0, [sp, #68]
  402a90:	sub	w0, w0, #0x1
  402a94:	str	w0, [sp, #68]
  402a98:	ldr	w0, [sp, #68]
  402a9c:	cmp	w0, #0x0
  402aa0:	b.ge	402a30 <ferror@plt+0x13e0>  // b.tcont
  402aa4:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402aa8:	add	x0, x0, #0x250
  402aac:	ldr	x0, [x0]
  402ab0:	str	x0, [sp, #88]
  402ab4:	b	402d78 <ferror@plt+0x1728>
  402ab8:	ldr	x0, [sp, #24]
  402abc:	ldr	x0, [x0]
  402ac0:	str	x0, [sp, #88]
  402ac4:	b	402d78 <ferror@plt+0x1728>
  402ac8:	ldr	x0, [sp, #88]
  402acc:	ldr	w0, [x0]
  402ad0:	str	w0, [sp, #44]
  402ad4:	ldr	x0, [sp, #88]
  402ad8:	str	x0, [sp, #80]
  402adc:	ldr	x0, [sp, #80]
  402ae0:	add	x0, x0, #0x10
  402ae4:	str	x0, [sp, #80]
  402ae8:	ldr	w0, [sp, #76]
  402aec:	sub	w0, w0, #0x1
  402af0:	str	w0, [sp, #76]
  402af4:	ldr	w0, [sp, #76]
  402af8:	cmp	w0, #0x0
  402afc:	b.le	402b14 <ferror@plt+0x14c4>
  402b00:	ldr	x0, [sp, #80]
  402b04:	ldr	w0, [x0]
  402b08:	ldr	w1, [sp, #44]
  402b0c:	cmp	w1, w0
  402b10:	b.eq	402adc <ferror@plt+0x148c>  // b.none
  402b14:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402b18:	add	x0, x0, #0x238
  402b1c:	ldr	w0, [x0]
  402b20:	cmp	w0, #0x0
  402b24:	b.eq	402b64 <ferror@plt+0x1514>  // b.none
  402b28:	ldr	x0, [sp, #80]
  402b2c:	sub	x0, x0, #0x10
  402b30:	str	x0, [sp, #88]
  402b34:	ldr	w0, [sp, #76]
  402b38:	cmp	w0, #0x0
  402b3c:	b.le	402b64 <ferror@plt+0x1514>
  402b40:	ldr	x0, [sp, #88]
  402b44:	ldr	w1, [x0, #12]
  402b48:	ldr	w0, [sp, #44]
  402b4c:	add	w1, w1, w0
  402b50:	ldr	x0, [sp, #80]
  402b54:	ldr	w0, [x0]
  402b58:	cmp	w1, w0
  402b5c:	b.le	402b64 <ferror@plt+0x1514>
  402b60:	b	402d78 <ferror@plt+0x1728>
  402b64:	ldr	w1, [sp, #44]
  402b68:	ldr	w0, [sp, #72]
  402b6c:	cmp	w1, w0
  402b70:	b.le	402c5c <ferror@plt+0x160c>
  402b74:	ldr	w1, [sp, #44]
  402b78:	ldr	w0, [sp, #72]
  402b7c:	sub	w0, w1, w0
  402b80:	str	w0, [sp, #60]
  402b84:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402b88:	add	x0, x0, #0x228
  402b8c:	ldr	w0, [x0]
  402b90:	cmp	w0, #0x0
  402b94:	b.eq	402c3c <ferror@plt+0x15ec>  // b.none
  402b98:	ldr	w0, [sp, #60]
  402b9c:	cmp	w0, #0x1
  402ba0:	b.le	402c3c <ferror@plt+0x15ec>
  402ba4:	ldr	w0, [sp, #44]
  402ba8:	add	w1, w0, #0x7
  402bac:	cmp	w0, #0x0
  402bb0:	csel	w0, w1, w0, lt  // lt = tstop
  402bb4:	asr	w0, w0, #3
  402bb8:	mov	w2, w0
  402bbc:	ldr	w0, [sp, #72]
  402bc0:	add	w1, w0, #0x7
  402bc4:	cmp	w0, #0x0
  402bc8:	csel	w0, w1, w0, lt  // lt = tstop
  402bcc:	asr	w0, w0, #3
  402bd0:	neg	w0, w0
  402bd4:	add	w0, w2, w0
  402bd8:	str	w0, [sp, #56]
  402bdc:	ldr	w0, [sp, #56]
  402be0:	cmp	w0, #0x0
  402be4:	b.le	402c3c <ferror@plt+0x15ec>
  402be8:	ldr	w0, [sp, #44]
  402bec:	and	w0, w0, #0x7
  402bf0:	str	w0, [sp, #60]
  402bf4:	b	402c0c <ferror@plt+0x15bc>
  402bf8:	mov	w0, #0x9                   	// #9
  402bfc:	bl	4013a0 <putwchar@plt>
  402c00:	cmn	w0, #0x1
  402c04:	b.ne	402c0c <ferror@plt+0x15bc>  // b.any
  402c08:	bl	401b40 <ferror@plt+0x4f0>
  402c0c:	ldr	w0, [sp, #56]
  402c10:	sub	w0, w0, #0x1
  402c14:	str	w0, [sp, #56]
  402c18:	ldr	w0, [sp, #56]
  402c1c:	cmp	w0, #0x0
  402c20:	b.ge	402bf8 <ferror@plt+0x15a8>  // b.tcont
  402c24:	b	402c3c <ferror@plt+0x15ec>
  402c28:	mov	w0, #0x20                  	// #32
  402c2c:	bl	4013a0 <putwchar@plt>
  402c30:	cmn	w0, #0x1
  402c34:	b.ne	402c3c <ferror@plt+0x15ec>  // b.any
  402c38:	bl	401b40 <ferror@plt+0x4f0>
  402c3c:	ldr	w0, [sp, #60]
  402c40:	sub	w0, w0, #0x1
  402c44:	str	w0, [sp, #60]
  402c48:	ldr	w0, [sp, #60]
  402c4c:	cmp	w0, #0x0
  402c50:	b.ge	402c28 <ferror@plt+0x15d8>  // b.tcont
  402c54:	ldr	w0, [sp, #44]
  402c58:	str	w0, [sp, #72]
  402c5c:	ldr	x0, [sp, #88]
  402c60:	ldrsb	w1, [x0, #4]
  402c64:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402c68:	add	x0, x0, #0x218
  402c6c:	ldrsb	w0, [x0]
  402c70:	cmp	w1, w0
  402c74:	b.eq	402cd4 <ferror@plt+0x1684>  // b.none
  402c78:	ldr	x0, [sp, #88]
  402c7c:	ldrsb	w0, [x0, #4]
  402c80:	cmp	w0, #0x1
  402c84:	b.eq	402c94 <ferror@plt+0x1644>  // b.none
  402c88:	cmp	w0, #0x2
  402c8c:	b.eq	402ca8 <ferror@plt+0x1658>  // b.none
  402c90:	b	402cc0 <ferror@plt+0x1670>
  402c94:	mov	w0, #0xf                   	// #15
  402c98:	bl	4013a0 <putwchar@plt>
  402c9c:	cmn	w0, #0x1
  402ca0:	b.ne	402cbc <ferror@plt+0x166c>  // b.any
  402ca4:	bl	401b40 <ferror@plt+0x4f0>
  402ca8:	mov	w0, #0xe                   	// #14
  402cac:	bl	4013a0 <putwchar@plt>
  402cb0:	cmn	w0, #0x1
  402cb4:	b.ne	402cc0 <ferror@plt+0x1670>  // b.any
  402cb8:	bl	401b40 <ferror@plt+0x4f0>
  402cbc:	nop
  402cc0:	ldr	x0, [sp, #88]
  402cc4:	ldrsb	w1, [x0, #4]
  402cc8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402ccc:	add	x0, x0, #0x218
  402cd0:	strb	w1, [x0]
  402cd4:	ldr	x0, [sp, #88]
  402cd8:	ldr	w0, [x0, #8]
  402cdc:	bl	4013a0 <putwchar@plt>
  402ce0:	cmn	w0, #0x1
  402ce4:	b.ne	402cec <ferror@plt+0x169c>  // b.any
  402ce8:	bl	401b40 <ferror@plt+0x4f0>
  402cec:	ldr	x0, [sp, #88]
  402cf0:	add	x0, x0, #0x10
  402cf4:	ldr	x1, [sp, #80]
  402cf8:	cmp	x1, x0
  402cfc:	b.ls	402d3c <ferror@plt+0x16ec>  // b.plast
  402d00:	str	wzr, [sp, #52]
  402d04:	b	402d28 <ferror@plt+0x16d8>
  402d08:	mov	w0, #0x8                   	// #8
  402d0c:	bl	4013a0 <putwchar@plt>
  402d10:	cmn	w0, #0x1
  402d14:	b.ne	402d1c <ferror@plt+0x16cc>  // b.any
  402d18:	bl	401b40 <ferror@plt+0x4f0>
  402d1c:	ldr	w0, [sp, #52]
  402d20:	add	w0, w0, #0x1
  402d24:	str	w0, [sp, #52]
  402d28:	ldr	x0, [sp, #88]
  402d2c:	ldr	w0, [x0, #12]
  402d30:	ldr	w1, [sp, #52]
  402d34:	cmp	w1, w0
  402d38:	b.lt	402d08 <ferror@plt+0x16b8>  // b.tstop
  402d3c:	ldr	x0, [sp, #88]
  402d40:	add	x0, x0, #0x10
  402d44:	str	x0, [sp, #88]
  402d48:	ldr	x1, [sp, #88]
  402d4c:	ldr	x0, [sp, #80]
  402d50:	cmp	x1, x0
  402d54:	b.cs	402d5c <ferror@plt+0x170c>  // b.hs, b.nlast
  402d58:	b	402c5c <ferror@plt+0x160c>
  402d5c:	nop
  402d60:	ldr	x0, [sp, #88]
  402d64:	sub	x0, x0, #0x10
  402d68:	ldr	w0, [x0, #12]
  402d6c:	ldr	w1, [sp, #72]
  402d70:	add	w0, w1, w0
  402d74:	str	w0, [sp, #72]
  402d78:	ldr	w0, [sp, #76]
  402d7c:	cmp	w0, #0x0
  402d80:	b.gt	402ac8 <ferror@plt+0x1478>
  402d84:	nop
  402d88:	nop
  402d8c:	ldp	x29, x30, [sp], #96
  402d90:	ret
  402d94:	stp	x29, x30, [sp, #-32]!
  402d98:	mov	x29, sp
  402d9c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402da0:	add	x0, x0, #0x240
  402da4:	ldr	x0, [x0]
  402da8:	cmp	x0, #0x0
  402dac:	b.ne	402e14 <ferror@plt+0x17c4>  // b.any
  402db0:	mov	x0, #0xa00                 	// #2560
  402db4:	bl	401828 <ferror@plt+0x1d8>
  402db8:	str	x0, [sp, #24]
  402dbc:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402dc0:	add	x0, x0, #0x240
  402dc4:	ldr	x1, [sp, #24]
  402dc8:	str	x1, [x0]
  402dcc:	mov	w0, #0x1                   	// #1
  402dd0:	str	w0, [sp, #20]
  402dd4:	b	402e00 <ferror@plt+0x17b0>
  402dd8:	ldr	x0, [sp, #24]
  402ddc:	add	x1, x0, #0x28
  402de0:	ldr	x0, [sp, #24]
  402de4:	str	x1, [x0, #16]
  402de8:	ldr	w0, [sp, #20]
  402dec:	add	w0, w0, #0x1
  402df0:	str	w0, [sp, #20]
  402df4:	ldr	x0, [sp, #24]
  402df8:	add	x0, x0, #0x28
  402dfc:	str	x0, [sp, #24]
  402e00:	ldr	w0, [sp, #20]
  402e04:	cmp	w0, #0x3f
  402e08:	b.le	402dd8 <ferror@plt+0x1788>
  402e0c:	ldr	x0, [sp, #24]
  402e10:	str	xzr, [x0, #16]
  402e14:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402e18:	add	x0, x0, #0x240
  402e1c:	ldr	x0, [x0]
  402e20:	str	x0, [sp, #24]
  402e24:	ldr	x0, [sp, #24]
  402e28:	ldr	x1, [x0, #16]
  402e2c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402e30:	add	x0, x0, #0x240
  402e34:	str	x1, [x0]
  402e38:	mov	x2, #0x28                  	// #40
  402e3c:	mov	w1, #0x0                   	// #0
  402e40:	ldr	x0, [sp, #24]
  402e44:	bl	401450 <memset@plt>
  402e48:	ldr	x0, [sp, #24]
  402e4c:	ldp	x29, x30, [sp], #32
  402e50:	ret
  402e54:	sub	sp, sp, #0x10
  402e58:	str	x0, [sp, #8]
  402e5c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402e60:	add	x0, x0, #0x240
  402e64:	ldr	x1, [x0]
  402e68:	ldr	x0, [sp, #8]
  402e6c:	str	x1, [x0, #16]
  402e70:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402e74:	add	x0, x0, #0x240
  402e78:	ldr	x1, [sp, #8]
  402e7c:	str	x1, [x0]
  402e80:	nop
  402e84:	add	sp, sp, #0x10
  402e88:	ret
  402e8c:	sub	sp, sp, #0x10
  402e90:	str	w0, [sp, #12]
  402e94:	adrp	x0, 417000 <ferror@plt+0x159b0>
  402e98:	add	x0, x0, #0x1c8
  402e9c:	ldr	w1, [sp, #12]
  402ea0:	str	w1, [x0]
  402ea4:	nop
  402ea8:	add	sp, sp, #0x10
  402eac:	ret
  402eb0:	sub	sp, sp, #0x10
  402eb4:	str	x0, [sp, #8]
  402eb8:	str	w1, [sp, #4]
  402ebc:	str	w2, [sp]
  402ec0:	b	402f10 <ferror@plt+0x18c0>
  402ec4:	ldr	x0, [sp, #8]
  402ec8:	ldr	x1, [x0]
  402ecc:	ldrsw	x0, [sp, #4]
  402ed0:	mov	x2, #0x0                   	// #0
  402ed4:	umulh	x0, x1, x0
  402ed8:	cmp	x0, #0x0
  402edc:	b.eq	402ee4 <ferror@plt+0x1894>  // b.none
  402ee0:	mov	x2, #0x1                   	// #1
  402ee4:	mov	x0, x2
  402ee8:	cmp	x0, #0x0
  402eec:	b.eq	402ef8 <ferror@plt+0x18a8>  // b.none
  402ef0:	mov	w0, #0xffffffde            	// #-34
  402ef4:	b	402f28 <ferror@plt+0x18d8>
  402ef8:	ldr	x0, [sp, #8]
  402efc:	ldr	x1, [x0]
  402f00:	ldrsw	x0, [sp, #4]
  402f04:	mul	x1, x1, x0
  402f08:	ldr	x0, [sp, #8]
  402f0c:	str	x1, [x0]
  402f10:	ldr	w0, [sp]
  402f14:	sub	w1, w0, #0x1
  402f18:	str	w1, [sp]
  402f1c:	cmp	w0, #0x0
  402f20:	b.ne	402ec4 <ferror@plt+0x1874>  // b.any
  402f24:	mov	w0, #0x0                   	// #0
  402f28:	add	sp, sp, #0x10
  402f2c:	ret
  402f30:	stp	x29, x30, [sp, #-192]!
  402f34:	mov	x29, sp
  402f38:	str	x0, [sp, #40]
  402f3c:	str	x1, [sp, #32]
  402f40:	str	x2, [sp, #24]
  402f44:	str	xzr, [sp, #176]
  402f48:	mov	w0, #0x400                 	// #1024
  402f4c:	str	w0, [sp, #172]
  402f50:	str	wzr, [sp, #168]
  402f54:	str	wzr, [sp, #164]
  402f58:	str	wzr, [sp, #160]
  402f5c:	ldr	x0, [sp, #32]
  402f60:	str	xzr, [x0]
  402f64:	ldr	x0, [sp, #40]
  402f68:	cmp	x0, #0x0
  402f6c:	b.eq	402f80 <ferror@plt+0x1930>  // b.none
  402f70:	ldr	x0, [sp, #40]
  402f74:	ldrsb	w0, [x0]
  402f78:	cmp	w0, #0x0
  402f7c:	b.ne	402f8c <ferror@plt+0x193c>  // b.any
  402f80:	mov	w0, #0xffffffea            	// #-22
  402f84:	str	w0, [sp, #168]
  402f88:	b	403574 <ferror@plt+0x1f24>
  402f8c:	ldr	x0, [sp, #40]
  402f90:	str	x0, [sp, #184]
  402f94:	b	402fa4 <ferror@plt+0x1954>
  402f98:	ldr	x0, [sp, #184]
  402f9c:	add	x0, x0, #0x1
  402fa0:	str	x0, [sp, #184]
  402fa4:	bl	401510 <__ctype_b_loc@plt>
  402fa8:	ldr	x1, [x0]
  402fac:	ldr	x0, [sp, #184]
  402fb0:	ldrsb	w0, [x0]
  402fb4:	and	w0, w0, #0xff
  402fb8:	and	x0, x0, #0xff
  402fbc:	lsl	x0, x0, #1
  402fc0:	add	x0, x1, x0
  402fc4:	ldrh	w0, [x0]
  402fc8:	and	w0, w0, #0x2000
  402fcc:	cmp	w0, #0x0
  402fd0:	b.ne	402f98 <ferror@plt+0x1948>  // b.any
  402fd4:	ldr	x0, [sp, #184]
  402fd8:	ldrsb	w0, [x0]
  402fdc:	cmp	w0, #0x2d
  402fe0:	b.ne	402ff0 <ferror@plt+0x19a0>  // b.any
  402fe4:	mov	w0, #0xffffffea            	// #-22
  402fe8:	str	w0, [sp, #168]
  402fec:	b	403574 <ferror@plt+0x1f24>
  402ff0:	bl	401600 <__errno_location@plt>
  402ff4:	str	wzr, [x0]
  402ff8:	str	xzr, [sp, #72]
  402ffc:	add	x0, sp, #0x48
  403000:	mov	w2, #0x0                   	// #0
  403004:	mov	x1, x0
  403008:	ldr	x0, [sp, #40]
  40300c:	bl	4014a0 <strtoumax@plt>
  403010:	str	x0, [sp, #64]
  403014:	ldr	x0, [sp, #72]
  403018:	ldr	x1, [sp, #40]
  40301c:	cmp	x1, x0
  403020:	b.eq	40304c <ferror@plt+0x19fc>  // b.none
  403024:	bl	401600 <__errno_location@plt>
  403028:	ldr	w0, [x0]
  40302c:	cmp	w0, #0x0
  403030:	b.eq	403078 <ferror@plt+0x1a28>  // b.none
  403034:	ldr	x0, [sp, #64]
  403038:	cmn	x0, #0x1
  40303c:	b.eq	40304c <ferror@plt+0x19fc>  // b.none
  403040:	ldr	x0, [sp, #64]
  403044:	cmp	x0, #0x0
  403048:	b.ne	403078 <ferror@plt+0x1a28>  // b.any
  40304c:	bl	401600 <__errno_location@plt>
  403050:	ldr	w0, [x0]
  403054:	cmp	w0, #0x0
  403058:	b.eq	40306c <ferror@plt+0x1a1c>  // b.none
  40305c:	bl	401600 <__errno_location@plt>
  403060:	ldr	w0, [x0]
  403064:	neg	w0, w0
  403068:	b	403070 <ferror@plt+0x1a20>
  40306c:	mov	w0, #0xffffffea            	// #-22
  403070:	str	w0, [sp, #168]
  403074:	b	403574 <ferror@plt+0x1f24>
  403078:	ldr	x0, [sp, #72]
  40307c:	cmp	x0, #0x0
  403080:	b.eq	40355c <ferror@plt+0x1f0c>  // b.none
  403084:	ldr	x0, [sp, #72]
  403088:	ldrsb	w0, [x0]
  40308c:	cmp	w0, #0x0
  403090:	b.eq	40355c <ferror@plt+0x1f0c>  // b.none
  403094:	ldr	x0, [sp, #72]
  403098:	str	x0, [sp, #184]
  40309c:	ldr	x0, [sp, #184]
  4030a0:	add	x0, x0, #0x1
  4030a4:	ldrsb	w0, [x0]
  4030a8:	cmp	w0, #0x69
  4030ac:	b.ne	4030f8 <ferror@plt+0x1aa8>  // b.any
  4030b0:	ldr	x0, [sp, #184]
  4030b4:	add	x0, x0, #0x2
  4030b8:	ldrsb	w0, [x0]
  4030bc:	cmp	w0, #0x42
  4030c0:	b.eq	4030d8 <ferror@plt+0x1a88>  // b.none
  4030c4:	ldr	x0, [sp, #184]
  4030c8:	add	x0, x0, #0x2
  4030cc:	ldrsb	w0, [x0]
  4030d0:	cmp	w0, #0x62
  4030d4:	b.ne	4030f8 <ferror@plt+0x1aa8>  // b.any
  4030d8:	ldr	x0, [sp, #184]
  4030dc:	add	x0, x0, #0x3
  4030e0:	ldrsb	w0, [x0]
  4030e4:	cmp	w0, #0x0
  4030e8:	b.ne	4030f8 <ferror@plt+0x1aa8>  // b.any
  4030ec:	mov	w0, #0x400                 	// #1024
  4030f0:	str	w0, [sp, #172]
  4030f4:	b	403330 <ferror@plt+0x1ce0>
  4030f8:	ldr	x0, [sp, #184]
  4030fc:	add	x0, x0, #0x1
  403100:	ldrsb	w0, [x0]
  403104:	cmp	w0, #0x42
  403108:	b.eq	403120 <ferror@plt+0x1ad0>  // b.none
  40310c:	ldr	x0, [sp, #184]
  403110:	add	x0, x0, #0x1
  403114:	ldrsb	w0, [x0]
  403118:	cmp	w0, #0x62
  40311c:	b.ne	403140 <ferror@plt+0x1af0>  // b.any
  403120:	ldr	x0, [sp, #184]
  403124:	add	x0, x0, #0x2
  403128:	ldrsb	w0, [x0]
  40312c:	cmp	w0, #0x0
  403130:	b.ne	403140 <ferror@plt+0x1af0>  // b.any
  403134:	mov	w0, #0x3e8                 	// #1000
  403138:	str	w0, [sp, #172]
  40313c:	b	403330 <ferror@plt+0x1ce0>
  403140:	ldr	x0, [sp, #184]
  403144:	add	x0, x0, #0x1
  403148:	ldrsb	w0, [x0]
  40314c:	cmp	w0, #0x0
  403150:	b.eq	403330 <ferror@plt+0x1ce0>  // b.none
  403154:	bl	4013c0 <localeconv@plt>
  403158:	str	x0, [sp, #128]
  40315c:	ldr	x0, [sp, #128]
  403160:	cmp	x0, #0x0
  403164:	b.eq	403174 <ferror@plt+0x1b24>  // b.none
  403168:	ldr	x0, [sp, #128]
  40316c:	ldr	x0, [x0]
  403170:	b	403178 <ferror@plt+0x1b28>
  403174:	mov	x0, #0x0                   	// #0
  403178:	str	x0, [sp, #120]
  40317c:	ldr	x0, [sp, #120]
  403180:	cmp	x0, #0x0
  403184:	b.eq	403194 <ferror@plt+0x1b44>  // b.none
  403188:	ldr	x0, [sp, #120]
  40318c:	bl	401320 <strlen@plt>
  403190:	b	403198 <ferror@plt+0x1b48>
  403194:	mov	x0, #0x0                   	// #0
  403198:	str	x0, [sp, #112]
  40319c:	ldr	x0, [sp, #176]
  4031a0:	cmp	x0, #0x0
  4031a4:	b.ne	403324 <ferror@plt+0x1cd4>  // b.any
  4031a8:	ldr	x0, [sp, #184]
  4031ac:	ldrsb	w0, [x0]
  4031b0:	cmp	w0, #0x0
  4031b4:	b.eq	403324 <ferror@plt+0x1cd4>  // b.none
  4031b8:	ldr	x0, [sp, #120]
  4031bc:	cmp	x0, #0x0
  4031c0:	b.eq	403324 <ferror@plt+0x1cd4>  // b.none
  4031c4:	ldr	x2, [sp, #112]
  4031c8:	ldr	x1, [sp, #184]
  4031cc:	ldr	x0, [sp, #120]
  4031d0:	bl	401410 <strncmp@plt>
  4031d4:	cmp	w0, #0x0
  4031d8:	b.ne	403324 <ferror@plt+0x1cd4>  // b.any
  4031dc:	ldr	x1, [sp, #184]
  4031e0:	ldr	x0, [sp, #112]
  4031e4:	add	x0, x1, x0
  4031e8:	str	x0, [sp, #104]
  4031ec:	ldr	x0, [sp, #104]
  4031f0:	str	x0, [sp, #184]
  4031f4:	b	403210 <ferror@plt+0x1bc0>
  4031f8:	ldr	w0, [sp, #160]
  4031fc:	add	w0, w0, #0x1
  403200:	str	w0, [sp, #160]
  403204:	ldr	x0, [sp, #184]
  403208:	add	x0, x0, #0x1
  40320c:	str	x0, [sp, #184]
  403210:	ldr	x0, [sp, #184]
  403214:	ldrsb	w0, [x0]
  403218:	cmp	w0, #0x30
  40321c:	b.eq	4031f8 <ferror@plt+0x1ba8>  // b.none
  403220:	ldr	x0, [sp, #184]
  403224:	str	x0, [sp, #104]
  403228:	bl	401510 <__ctype_b_loc@plt>
  40322c:	ldr	x1, [x0]
  403230:	ldr	x0, [sp, #104]
  403234:	ldrsb	w0, [x0]
  403238:	sxtb	x0, w0
  40323c:	lsl	x0, x0, #1
  403240:	add	x0, x1, x0
  403244:	ldrh	w0, [x0]
  403248:	and	w0, w0, #0x800
  40324c:	cmp	w0, #0x0
  403250:	b.eq	4032dc <ferror@plt+0x1c8c>  // b.none
  403254:	bl	401600 <__errno_location@plt>
  403258:	str	wzr, [x0]
  40325c:	str	xzr, [sp, #72]
  403260:	add	x0, sp, #0x48
  403264:	mov	w2, #0x0                   	// #0
  403268:	mov	x1, x0
  40326c:	ldr	x0, [sp, #104]
  403270:	bl	4014a0 <strtoumax@plt>
  403274:	str	x0, [sp, #176]
  403278:	ldr	x0, [sp, #72]
  40327c:	ldr	x1, [sp, #104]
  403280:	cmp	x1, x0
  403284:	b.eq	4032b0 <ferror@plt+0x1c60>  // b.none
  403288:	bl	401600 <__errno_location@plt>
  40328c:	ldr	w0, [x0]
  403290:	cmp	w0, #0x0
  403294:	b.eq	4032e4 <ferror@plt+0x1c94>  // b.none
  403298:	ldr	x0, [sp, #176]
  40329c:	cmn	x0, #0x1
  4032a0:	b.eq	4032b0 <ferror@plt+0x1c60>  // b.none
  4032a4:	ldr	x0, [sp, #176]
  4032a8:	cmp	x0, #0x0
  4032ac:	b.ne	4032e4 <ferror@plt+0x1c94>  // b.any
  4032b0:	bl	401600 <__errno_location@plt>
  4032b4:	ldr	w0, [x0]
  4032b8:	cmp	w0, #0x0
  4032bc:	b.eq	4032d0 <ferror@plt+0x1c80>  // b.none
  4032c0:	bl	401600 <__errno_location@plt>
  4032c4:	ldr	w0, [x0]
  4032c8:	neg	w0, w0
  4032cc:	b	4032d4 <ferror@plt+0x1c84>
  4032d0:	mov	w0, #0xffffffea            	// #-22
  4032d4:	str	w0, [sp, #168]
  4032d8:	b	403574 <ferror@plt+0x1f24>
  4032dc:	ldr	x0, [sp, #184]
  4032e0:	str	x0, [sp, #72]
  4032e4:	ldr	x0, [sp, #176]
  4032e8:	cmp	x0, #0x0
  4032ec:	b.eq	403318 <ferror@plt+0x1cc8>  // b.none
  4032f0:	ldr	x0, [sp, #72]
  4032f4:	cmp	x0, #0x0
  4032f8:	b.eq	40330c <ferror@plt+0x1cbc>  // b.none
  4032fc:	ldr	x0, [sp, #72]
  403300:	ldrsb	w0, [x0]
  403304:	cmp	w0, #0x0
  403308:	b.ne	403318 <ferror@plt+0x1cc8>  // b.any
  40330c:	mov	w0, #0xffffffea            	// #-22
  403310:	str	w0, [sp, #168]
  403314:	b	403574 <ferror@plt+0x1f24>
  403318:	ldr	x0, [sp, #72]
  40331c:	str	x0, [sp, #184]
  403320:	b	40309c <ferror@plt+0x1a4c>
  403324:	mov	w0, #0xffffffea            	// #-22
  403328:	str	w0, [sp, #168]
  40332c:	b	403574 <ferror@plt+0x1f24>
  403330:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403334:	add	x0, x0, #0x1d0
  403338:	ldr	x2, [x0]
  40333c:	ldr	x0, [sp, #184]
  403340:	ldrsb	w0, [x0]
  403344:	mov	w1, w0
  403348:	mov	x0, x2
  40334c:	bl	401580 <strchr@plt>
  403350:	str	x0, [sp, #96]
  403354:	ldr	x0, [sp, #96]
  403358:	cmp	x0, #0x0
  40335c:	b.eq	403380 <ferror@plt+0x1d30>  // b.none
  403360:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403364:	add	x0, x0, #0x1d0
  403368:	ldr	x0, [x0]
  40336c:	ldr	x1, [sp, #96]
  403370:	sub	x0, x1, x0
  403374:	add	w0, w0, #0x1
  403378:	str	w0, [sp, #164]
  40337c:	b	4033dc <ferror@plt+0x1d8c>
  403380:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403384:	add	x0, x0, #0x1d8
  403388:	ldr	x2, [x0]
  40338c:	ldr	x0, [sp, #184]
  403390:	ldrsb	w0, [x0]
  403394:	mov	w1, w0
  403398:	mov	x0, x2
  40339c:	bl	401580 <strchr@plt>
  4033a0:	str	x0, [sp, #96]
  4033a4:	ldr	x0, [sp, #96]
  4033a8:	cmp	x0, #0x0
  4033ac:	b.eq	4033d0 <ferror@plt+0x1d80>  // b.none
  4033b0:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4033b4:	add	x0, x0, #0x1d8
  4033b8:	ldr	x0, [x0]
  4033bc:	ldr	x1, [sp, #96]
  4033c0:	sub	x0, x1, x0
  4033c4:	add	w0, w0, #0x1
  4033c8:	str	w0, [sp, #164]
  4033cc:	b	4033dc <ferror@plt+0x1d8c>
  4033d0:	mov	w0, #0xffffffea            	// #-22
  4033d4:	str	w0, [sp, #168]
  4033d8:	b	403574 <ferror@plt+0x1f24>
  4033dc:	add	x0, sp, #0x40
  4033e0:	ldr	w2, [sp, #164]
  4033e4:	ldr	w1, [sp, #172]
  4033e8:	bl	402eb0 <ferror@plt+0x1860>
  4033ec:	str	w0, [sp, #168]
  4033f0:	ldr	x0, [sp, #24]
  4033f4:	cmp	x0, #0x0
  4033f8:	b.eq	403408 <ferror@plt+0x1db8>  // b.none
  4033fc:	ldr	x0, [sp, #24]
  403400:	ldr	w1, [sp, #164]
  403404:	str	w1, [x0]
  403408:	ldr	x0, [sp, #176]
  40340c:	cmp	x0, #0x0
  403410:	b.eq	403564 <ferror@plt+0x1f14>  // b.none
  403414:	ldr	w0, [sp, #164]
  403418:	cmp	w0, #0x0
  40341c:	b.eq	403564 <ferror@plt+0x1f14>  // b.none
  403420:	mov	x0, #0xa                   	// #10
  403424:	str	x0, [sp, #144]
  403428:	mov	x0, #0x1                   	// #1
  40342c:	str	x0, [sp, #136]
  403430:	mov	x0, #0x1                   	// #1
  403434:	str	x0, [sp, #56]
  403438:	add	x0, sp, #0x38
  40343c:	ldr	w2, [sp, #164]
  403440:	ldr	w1, [sp, #172]
  403444:	bl	402eb0 <ferror@plt+0x1860>
  403448:	b	403464 <ferror@plt+0x1e14>
  40344c:	ldr	x1, [sp, #144]
  403450:	mov	x0, x1
  403454:	lsl	x0, x0, #2
  403458:	add	x0, x0, x1
  40345c:	lsl	x0, x0, #1
  403460:	str	x0, [sp, #144]
  403464:	ldr	x1, [sp, #144]
  403468:	ldr	x0, [sp, #176]
  40346c:	cmp	x1, x0
  403470:	b.cc	40344c <ferror@plt+0x1dfc>  // b.lo, b.ul, b.last
  403474:	str	wzr, [sp, #156]
  403478:	b	4034a0 <ferror@plt+0x1e50>
  40347c:	ldr	x1, [sp, #144]
  403480:	mov	x0, x1
  403484:	lsl	x0, x0, #2
  403488:	add	x0, x0, x1
  40348c:	lsl	x0, x0, #1
  403490:	str	x0, [sp, #144]
  403494:	ldr	w0, [sp, #156]
  403498:	add	w0, w0, #0x1
  40349c:	str	w0, [sp, #156]
  4034a0:	ldr	w1, [sp, #156]
  4034a4:	ldr	w0, [sp, #160]
  4034a8:	cmp	w1, w0
  4034ac:	b.lt	40347c <ferror@plt+0x1e2c>  // b.tstop
  4034b0:	ldr	x2, [sp, #176]
  4034b4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4034b8:	movk	x0, #0xcccd
  4034bc:	umulh	x0, x2, x0
  4034c0:	lsr	x1, x0, #3
  4034c4:	mov	x0, x1
  4034c8:	lsl	x0, x0, #2
  4034cc:	add	x0, x0, x1
  4034d0:	lsl	x0, x0, #1
  4034d4:	sub	x1, x2, x0
  4034d8:	mov	w0, w1
  4034dc:	str	w0, [sp, #92]
  4034e0:	ldr	x1, [sp, #144]
  4034e4:	ldr	x0, [sp, #136]
  4034e8:	udiv	x0, x1, x0
  4034ec:	str	x0, [sp, #80]
  4034f0:	ldr	x1, [sp, #176]
  4034f4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4034f8:	movk	x0, #0xcccd
  4034fc:	umulh	x0, x1, x0
  403500:	lsr	x0, x0, #3
  403504:	str	x0, [sp, #176]
  403508:	ldr	x1, [sp, #136]
  40350c:	mov	x0, x1
  403510:	lsl	x0, x0, #2
  403514:	add	x0, x0, x1
  403518:	lsl	x0, x0, #1
  40351c:	str	x0, [sp, #136]
  403520:	ldr	w0, [sp, #92]
  403524:	cmp	w0, #0x0
  403528:	b.eq	40354c <ferror@plt+0x1efc>  // b.none
  40352c:	ldr	x1, [sp, #56]
  403530:	ldr	w0, [sp, #92]
  403534:	ldr	x2, [sp, #80]
  403538:	udiv	x0, x2, x0
  40353c:	udiv	x1, x1, x0
  403540:	ldr	x0, [sp, #64]
  403544:	add	x0, x1, x0
  403548:	str	x0, [sp, #64]
  40354c:	ldr	x0, [sp, #176]
  403550:	cmp	x0, #0x0
  403554:	b.ne	4034b0 <ferror@plt+0x1e60>  // b.any
  403558:	b	403568 <ferror@plt+0x1f18>
  40355c:	nop
  403560:	b	403568 <ferror@plt+0x1f18>
  403564:	nop
  403568:	ldr	x1, [sp, #64]
  40356c:	ldr	x0, [sp, #32]
  403570:	str	x1, [x0]
  403574:	ldr	w0, [sp, #168]
  403578:	cmp	w0, #0x0
  40357c:	b.ge	403594 <ferror@plt+0x1f44>  // b.tcont
  403580:	bl	401600 <__errno_location@plt>
  403584:	mov	x1, x0
  403588:	ldr	w0, [sp, #168]
  40358c:	neg	w0, w0
  403590:	str	w0, [x1]
  403594:	ldr	w0, [sp, #168]
  403598:	ldp	x29, x30, [sp], #192
  40359c:	ret
  4035a0:	stp	x29, x30, [sp, #-32]!
  4035a4:	mov	x29, sp
  4035a8:	str	x0, [sp, #24]
  4035ac:	str	x1, [sp, #16]
  4035b0:	mov	x2, #0x0                   	// #0
  4035b4:	ldr	x1, [sp, #16]
  4035b8:	ldr	x0, [sp, #24]
  4035bc:	bl	402f30 <ferror@plt+0x18e0>
  4035c0:	ldp	x29, x30, [sp], #32
  4035c4:	ret
  4035c8:	stp	x29, x30, [sp, #-48]!
  4035cc:	mov	x29, sp
  4035d0:	str	x0, [sp, #24]
  4035d4:	str	x1, [sp, #16]
  4035d8:	ldr	x0, [sp, #24]
  4035dc:	str	x0, [sp, #40]
  4035e0:	b	4035f0 <ferror@plt+0x1fa0>
  4035e4:	ldr	x0, [sp, #40]
  4035e8:	add	x0, x0, #0x1
  4035ec:	str	x0, [sp, #40]
  4035f0:	ldr	x0, [sp, #40]
  4035f4:	cmp	x0, #0x0
  4035f8:	b.eq	40363c <ferror@plt+0x1fec>  // b.none
  4035fc:	ldr	x0, [sp, #40]
  403600:	ldrsb	w0, [x0]
  403604:	cmp	w0, #0x0
  403608:	b.eq	40363c <ferror@plt+0x1fec>  // b.none
  40360c:	bl	401510 <__ctype_b_loc@plt>
  403610:	ldr	x1, [x0]
  403614:	ldr	x0, [sp, #40]
  403618:	ldrsb	w0, [x0]
  40361c:	and	w0, w0, #0xff
  403620:	and	x0, x0, #0xff
  403624:	lsl	x0, x0, #1
  403628:	add	x0, x1, x0
  40362c:	ldrh	w0, [x0]
  403630:	and	w0, w0, #0x800
  403634:	cmp	w0, #0x0
  403638:	b.ne	4035e4 <ferror@plt+0x1f94>  // b.any
  40363c:	ldr	x0, [sp, #16]
  403640:	cmp	x0, #0x0
  403644:	b.eq	403654 <ferror@plt+0x2004>  // b.none
  403648:	ldr	x0, [sp, #16]
  40364c:	ldr	x1, [sp, #40]
  403650:	str	x1, [x0]
  403654:	ldr	x0, [sp, #40]
  403658:	cmp	x0, #0x0
  40365c:	b.eq	403688 <ferror@plt+0x2038>  // b.none
  403660:	ldr	x1, [sp, #40]
  403664:	ldr	x0, [sp, #24]
  403668:	cmp	x1, x0
  40366c:	b.ls	403688 <ferror@plt+0x2038>  // b.plast
  403670:	ldr	x0, [sp, #40]
  403674:	ldrsb	w0, [x0]
  403678:	cmp	w0, #0x0
  40367c:	b.ne	403688 <ferror@plt+0x2038>  // b.any
  403680:	mov	w0, #0x1                   	// #1
  403684:	b	40368c <ferror@plt+0x203c>
  403688:	mov	w0, #0x0                   	// #0
  40368c:	ldp	x29, x30, [sp], #48
  403690:	ret
  403694:	stp	x29, x30, [sp, #-48]!
  403698:	mov	x29, sp
  40369c:	str	x0, [sp, #24]
  4036a0:	str	x1, [sp, #16]
  4036a4:	ldr	x0, [sp, #24]
  4036a8:	str	x0, [sp, #40]
  4036ac:	b	4036bc <ferror@plt+0x206c>
  4036b0:	ldr	x0, [sp, #40]
  4036b4:	add	x0, x0, #0x1
  4036b8:	str	x0, [sp, #40]
  4036bc:	ldr	x0, [sp, #40]
  4036c0:	cmp	x0, #0x0
  4036c4:	b.eq	403708 <ferror@plt+0x20b8>  // b.none
  4036c8:	ldr	x0, [sp, #40]
  4036cc:	ldrsb	w0, [x0]
  4036d0:	cmp	w0, #0x0
  4036d4:	b.eq	403708 <ferror@plt+0x20b8>  // b.none
  4036d8:	bl	401510 <__ctype_b_loc@plt>
  4036dc:	ldr	x1, [x0]
  4036e0:	ldr	x0, [sp, #40]
  4036e4:	ldrsb	w0, [x0]
  4036e8:	and	w0, w0, #0xff
  4036ec:	and	x0, x0, #0xff
  4036f0:	lsl	x0, x0, #1
  4036f4:	add	x0, x1, x0
  4036f8:	ldrh	w0, [x0]
  4036fc:	and	w0, w0, #0x1000
  403700:	cmp	w0, #0x0
  403704:	b.ne	4036b0 <ferror@plt+0x2060>  // b.any
  403708:	ldr	x0, [sp, #16]
  40370c:	cmp	x0, #0x0
  403710:	b.eq	403720 <ferror@plt+0x20d0>  // b.none
  403714:	ldr	x0, [sp, #16]
  403718:	ldr	x1, [sp, #40]
  40371c:	str	x1, [x0]
  403720:	ldr	x0, [sp, #40]
  403724:	cmp	x0, #0x0
  403728:	b.eq	403754 <ferror@plt+0x2104>  // b.none
  40372c:	ldr	x1, [sp, #40]
  403730:	ldr	x0, [sp, #24]
  403734:	cmp	x1, x0
  403738:	b.ls	403754 <ferror@plt+0x2104>  // b.plast
  40373c:	ldr	x0, [sp, #40]
  403740:	ldrsb	w0, [x0]
  403744:	cmp	w0, #0x0
  403748:	b.ne	403754 <ferror@plt+0x2104>  // b.any
  40374c:	mov	w0, #0x1                   	// #1
  403750:	b	403758 <ferror@plt+0x2108>
  403754:	mov	w0, #0x0                   	// #0
  403758:	ldp	x29, x30, [sp], #48
  40375c:	ret
  403760:	stp	x29, x30, [sp, #-256]!
  403764:	mov	x29, sp
  403768:	str	x0, [sp, #24]
  40376c:	str	x1, [sp, #16]
  403770:	str	x2, [sp, #208]
  403774:	str	x3, [sp, #216]
  403778:	str	x4, [sp, #224]
  40377c:	str	x5, [sp, #232]
  403780:	str	x6, [sp, #240]
  403784:	str	x7, [sp, #248]
  403788:	str	q0, [sp, #80]
  40378c:	str	q1, [sp, #96]
  403790:	str	q2, [sp, #112]
  403794:	str	q3, [sp, #128]
  403798:	str	q4, [sp, #144]
  40379c:	str	q5, [sp, #160]
  4037a0:	str	q6, [sp, #176]
  4037a4:	str	q7, [sp, #192]
  4037a8:	add	x0, sp, #0x100
  4037ac:	str	x0, [sp, #32]
  4037b0:	add	x0, sp, #0x100
  4037b4:	str	x0, [sp, #40]
  4037b8:	add	x0, sp, #0xd0
  4037bc:	str	x0, [sp, #48]
  4037c0:	mov	w0, #0xffffffd0            	// #-48
  4037c4:	str	w0, [sp, #56]
  4037c8:	mov	w0, #0xffffff80            	// #-128
  4037cc:	str	w0, [sp, #60]
  4037d0:	ldr	w1, [sp, #56]
  4037d4:	ldr	x0, [sp, #32]
  4037d8:	cmp	w1, #0x0
  4037dc:	b.lt	4037f0 <ferror@plt+0x21a0>  // b.tstop
  4037e0:	add	x1, x0, #0xf
  4037e4:	and	x1, x1, #0xfffffffffffffff8
  4037e8:	str	x1, [sp, #32]
  4037ec:	b	403820 <ferror@plt+0x21d0>
  4037f0:	add	w2, w1, #0x8
  4037f4:	str	w2, [sp, #56]
  4037f8:	ldr	w2, [sp, #56]
  4037fc:	cmp	w2, #0x0
  403800:	b.le	403814 <ferror@plt+0x21c4>
  403804:	add	x1, x0, #0xf
  403808:	and	x1, x1, #0xfffffffffffffff8
  40380c:	str	x1, [sp, #32]
  403810:	b	403820 <ferror@plt+0x21d0>
  403814:	ldr	x2, [sp, #40]
  403818:	sxtw	x0, w1
  40381c:	add	x0, x2, x0
  403820:	ldr	x0, [x0]
  403824:	str	x0, [sp, #72]
  403828:	ldr	x0, [sp, #72]
  40382c:	cmp	x0, #0x0
  403830:	b.eq	4038d0 <ferror@plt+0x2280>  // b.none
  403834:	ldr	w1, [sp, #56]
  403838:	ldr	x0, [sp, #32]
  40383c:	cmp	w1, #0x0
  403840:	b.lt	403854 <ferror@plt+0x2204>  // b.tstop
  403844:	add	x1, x0, #0xf
  403848:	and	x1, x1, #0xfffffffffffffff8
  40384c:	str	x1, [sp, #32]
  403850:	b	403884 <ferror@plt+0x2234>
  403854:	add	w2, w1, #0x8
  403858:	str	w2, [sp, #56]
  40385c:	ldr	w2, [sp, #56]
  403860:	cmp	w2, #0x0
  403864:	b.le	403878 <ferror@plt+0x2228>
  403868:	add	x1, x0, #0xf
  40386c:	and	x1, x1, #0xfffffffffffffff8
  403870:	str	x1, [sp, #32]
  403874:	b	403884 <ferror@plt+0x2234>
  403878:	ldr	x2, [sp, #40]
  40387c:	sxtw	x0, w1
  403880:	add	x0, x2, x0
  403884:	ldr	x0, [x0]
  403888:	str	x0, [sp, #64]
  40388c:	ldr	x0, [sp, #64]
  403890:	cmp	x0, #0x0
  403894:	b.eq	4038d8 <ferror@plt+0x2288>  // b.none
  403898:	ldr	x1, [sp, #72]
  40389c:	ldr	x0, [sp, #24]
  4038a0:	bl	4014f0 <strcmp@plt>
  4038a4:	cmp	w0, #0x0
  4038a8:	b.ne	4038b4 <ferror@plt+0x2264>  // b.any
  4038ac:	mov	w0, #0x1                   	// #1
  4038b0:	b	403900 <ferror@plt+0x22b0>
  4038b4:	ldr	x1, [sp, #64]
  4038b8:	ldr	x0, [sp, #24]
  4038bc:	bl	4014f0 <strcmp@plt>
  4038c0:	cmp	w0, #0x0
  4038c4:	b.ne	4037d0 <ferror@plt+0x2180>  // b.any
  4038c8:	mov	w0, #0x0                   	// #0
  4038cc:	b	403900 <ferror@plt+0x22b0>
  4038d0:	nop
  4038d4:	b	4038dc <ferror@plt+0x228c>
  4038d8:	nop
  4038dc:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4038e0:	add	x0, x0, #0x1c8
  4038e4:	ldr	w4, [x0]
  4038e8:	ldr	x3, [sp, #24]
  4038ec:	ldr	x2, [sp, #16]
  4038f0:	adrp	x0, 405000 <ferror@plt+0x39b0>
  4038f4:	add	x1, x0, #0xff0
  4038f8:	mov	w0, w4
  4038fc:	bl	4015c0 <errx@plt>
  403900:	ldp	x29, x30, [sp], #256
  403904:	ret
  403908:	sub	sp, sp, #0x20
  40390c:	str	x0, [sp, #24]
  403910:	str	x1, [sp, #16]
  403914:	str	w2, [sp, #12]
  403918:	b	403948 <ferror@plt+0x22f8>
  40391c:	ldr	x0, [sp, #24]
  403920:	ldrsb	w1, [x0]
  403924:	ldr	w0, [sp, #12]
  403928:	sxtb	w0, w0
  40392c:	cmp	w1, w0
  403930:	b.ne	40393c <ferror@plt+0x22ec>  // b.any
  403934:	ldr	x0, [sp, #24]
  403938:	b	403970 <ferror@plt+0x2320>
  40393c:	ldr	x0, [sp, #24]
  403940:	add	x0, x0, #0x1
  403944:	str	x0, [sp, #24]
  403948:	ldr	x0, [sp, #16]
  40394c:	sub	x1, x0, #0x1
  403950:	str	x1, [sp, #16]
  403954:	cmp	x0, #0x0
  403958:	b.eq	40396c <ferror@plt+0x231c>  // b.none
  40395c:	ldr	x0, [sp, #24]
  403960:	ldrsb	w0, [x0]
  403964:	cmp	w0, #0x0
  403968:	b.ne	40391c <ferror@plt+0x22cc>  // b.any
  40396c:	mov	x0, #0x0                   	// #0
  403970:	add	sp, sp, #0x20
  403974:	ret
  403978:	stp	x29, x30, [sp, #-48]!
  40397c:	mov	x29, sp
  403980:	str	x0, [sp, #24]
  403984:	str	x1, [sp, #16]
  403988:	ldr	x1, [sp, #16]
  40398c:	ldr	x0, [sp, #24]
  403990:	bl	403acc <ferror@plt+0x247c>
  403994:	str	w0, [sp, #44]
  403998:	ldr	w0, [sp, #44]
  40399c:	cmn	w0, #0x8, lsl #12
  4039a0:	b.lt	4039b4 <ferror@plt+0x2364>  // b.tstop
  4039a4:	ldr	w1, [sp, #44]
  4039a8:	mov	w0, #0x7fff                	// #32767
  4039ac:	cmp	w1, w0
  4039b0:	b.le	4039e8 <ferror@plt+0x2398>
  4039b4:	bl	401600 <__errno_location@plt>
  4039b8:	mov	x1, x0
  4039bc:	mov	w0, #0x22                  	// #34
  4039c0:	str	w0, [x1]
  4039c4:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4039c8:	add	x0, x0, #0x1c8
  4039cc:	ldr	w4, [x0]
  4039d0:	ldr	x3, [sp, #24]
  4039d4:	ldr	x2, [sp, #16]
  4039d8:	adrp	x0, 405000 <ferror@plt+0x39b0>
  4039dc:	add	x1, x0, #0xff0
  4039e0:	mov	w0, w4
  4039e4:	bl	401630 <err@plt>
  4039e8:	ldr	w0, [sp, #44]
  4039ec:	sxth	w0, w0
  4039f0:	ldp	x29, x30, [sp], #48
  4039f4:	ret
  4039f8:	stp	x29, x30, [sp, #-64]!
  4039fc:	mov	x29, sp
  403a00:	str	x0, [sp, #40]
  403a04:	str	x1, [sp, #32]
  403a08:	str	w2, [sp, #28]
  403a0c:	ldr	w2, [sp, #28]
  403a10:	ldr	x1, [sp, #32]
  403a14:	ldr	x0, [sp, #40]
  403a18:	bl	403b4c <ferror@plt+0x24fc>
  403a1c:	str	w0, [sp, #60]
  403a20:	ldr	w1, [sp, #60]
  403a24:	mov	w0, #0xffff                	// #65535
  403a28:	cmp	w1, w0
  403a2c:	b.ls	403a64 <ferror@plt+0x2414>  // b.plast
  403a30:	bl	401600 <__errno_location@plt>
  403a34:	mov	x1, x0
  403a38:	mov	w0, #0x22                  	// #34
  403a3c:	str	w0, [x1]
  403a40:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403a44:	add	x0, x0, #0x1c8
  403a48:	ldr	w4, [x0]
  403a4c:	ldr	x3, [sp, #40]
  403a50:	ldr	x2, [sp, #32]
  403a54:	adrp	x0, 405000 <ferror@plt+0x39b0>
  403a58:	add	x1, x0, #0xff0
  403a5c:	mov	w0, w4
  403a60:	bl	401630 <err@plt>
  403a64:	ldr	w0, [sp, #60]
  403a68:	and	w0, w0, #0xffff
  403a6c:	ldp	x29, x30, [sp], #64
  403a70:	ret
  403a74:	stp	x29, x30, [sp, #-32]!
  403a78:	mov	x29, sp
  403a7c:	str	x0, [sp, #24]
  403a80:	str	x1, [sp, #16]
  403a84:	mov	w2, #0xa                   	// #10
  403a88:	ldr	x1, [sp, #16]
  403a8c:	ldr	x0, [sp, #24]
  403a90:	bl	4039f8 <ferror@plt+0x23a8>
  403a94:	and	w0, w0, #0xffff
  403a98:	ldp	x29, x30, [sp], #32
  403a9c:	ret
  403aa0:	stp	x29, x30, [sp, #-32]!
  403aa4:	mov	x29, sp
  403aa8:	str	x0, [sp, #24]
  403aac:	str	x1, [sp, #16]
  403ab0:	mov	w2, #0x10                  	// #16
  403ab4:	ldr	x1, [sp, #16]
  403ab8:	ldr	x0, [sp, #24]
  403abc:	bl	4039f8 <ferror@plt+0x23a8>
  403ac0:	and	w0, w0, #0xffff
  403ac4:	ldp	x29, x30, [sp], #32
  403ac8:	ret
  403acc:	stp	x29, x30, [sp, #-48]!
  403ad0:	mov	x29, sp
  403ad4:	str	x0, [sp, #24]
  403ad8:	str	x1, [sp, #16]
  403adc:	ldr	x1, [sp, #16]
  403ae0:	ldr	x0, [sp, #24]
  403ae4:	bl	403c14 <ferror@plt+0x25c4>
  403ae8:	str	x0, [sp, #40]
  403aec:	ldr	x1, [sp, #40]
  403af0:	mov	x0, #0xffffffff80000000    	// #-2147483648
  403af4:	cmp	x1, x0
  403af8:	b.lt	403b0c <ferror@plt+0x24bc>  // b.tstop
  403afc:	ldr	x1, [sp, #40]
  403b00:	mov	x0, #0x7fffffff            	// #2147483647
  403b04:	cmp	x1, x0
  403b08:	b.le	403b40 <ferror@plt+0x24f0>
  403b0c:	bl	401600 <__errno_location@plt>
  403b10:	mov	x1, x0
  403b14:	mov	w0, #0x22                  	// #34
  403b18:	str	w0, [x1]
  403b1c:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403b20:	add	x0, x0, #0x1c8
  403b24:	ldr	w4, [x0]
  403b28:	ldr	x3, [sp, #24]
  403b2c:	ldr	x2, [sp, #16]
  403b30:	adrp	x0, 405000 <ferror@plt+0x39b0>
  403b34:	add	x1, x0, #0xff0
  403b38:	mov	w0, w4
  403b3c:	bl	401630 <err@plt>
  403b40:	ldr	x0, [sp, #40]
  403b44:	ldp	x29, x30, [sp], #48
  403b48:	ret
  403b4c:	stp	x29, x30, [sp, #-64]!
  403b50:	mov	x29, sp
  403b54:	str	x0, [sp, #40]
  403b58:	str	x1, [sp, #32]
  403b5c:	str	w2, [sp, #28]
  403b60:	ldr	w2, [sp, #28]
  403b64:	ldr	x1, [sp, #32]
  403b68:	ldr	x0, [sp, #40]
  403b6c:	bl	403d14 <ferror@plt+0x26c4>
  403b70:	str	x0, [sp, #56]
  403b74:	ldr	x1, [sp, #56]
  403b78:	mov	x0, #0xffffffff            	// #4294967295
  403b7c:	cmp	x1, x0
  403b80:	b.ls	403bb8 <ferror@plt+0x2568>  // b.plast
  403b84:	bl	401600 <__errno_location@plt>
  403b88:	mov	x1, x0
  403b8c:	mov	w0, #0x22                  	// #34
  403b90:	str	w0, [x1]
  403b94:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403b98:	add	x0, x0, #0x1c8
  403b9c:	ldr	w4, [x0]
  403ba0:	ldr	x3, [sp, #40]
  403ba4:	ldr	x2, [sp, #32]
  403ba8:	adrp	x0, 405000 <ferror@plt+0x39b0>
  403bac:	add	x1, x0, #0xff0
  403bb0:	mov	w0, w4
  403bb4:	bl	401630 <err@plt>
  403bb8:	ldr	x0, [sp, #56]
  403bbc:	ldp	x29, x30, [sp], #64
  403bc0:	ret
  403bc4:	stp	x29, x30, [sp, #-32]!
  403bc8:	mov	x29, sp
  403bcc:	str	x0, [sp, #24]
  403bd0:	str	x1, [sp, #16]
  403bd4:	mov	w2, #0xa                   	// #10
  403bd8:	ldr	x1, [sp, #16]
  403bdc:	ldr	x0, [sp, #24]
  403be0:	bl	403b4c <ferror@plt+0x24fc>
  403be4:	ldp	x29, x30, [sp], #32
  403be8:	ret
  403bec:	stp	x29, x30, [sp, #-32]!
  403bf0:	mov	x29, sp
  403bf4:	str	x0, [sp, #24]
  403bf8:	str	x1, [sp, #16]
  403bfc:	mov	w2, #0x10                  	// #16
  403c00:	ldr	x1, [sp, #16]
  403c04:	ldr	x0, [sp, #24]
  403c08:	bl	403b4c <ferror@plt+0x24fc>
  403c0c:	ldp	x29, x30, [sp], #32
  403c10:	ret
  403c14:	stp	x29, x30, [sp, #-48]!
  403c18:	mov	x29, sp
  403c1c:	str	x0, [sp, #24]
  403c20:	str	x1, [sp, #16]
  403c24:	str	xzr, [sp, #32]
  403c28:	bl	401600 <__errno_location@plt>
  403c2c:	str	wzr, [x0]
  403c30:	ldr	x0, [sp, #24]
  403c34:	cmp	x0, #0x0
  403c38:	b.eq	403ca8 <ferror@plt+0x2658>  // b.none
  403c3c:	ldr	x0, [sp, #24]
  403c40:	ldrsb	w0, [x0]
  403c44:	cmp	w0, #0x0
  403c48:	b.eq	403ca8 <ferror@plt+0x2658>  // b.none
  403c4c:	add	x0, sp, #0x20
  403c50:	mov	w2, #0xa                   	// #10
  403c54:	mov	x1, x0
  403c58:	ldr	x0, [sp, #24]
  403c5c:	bl	401360 <strtoimax@plt>
  403c60:	str	x0, [sp, #40]
  403c64:	bl	401600 <__errno_location@plt>
  403c68:	ldr	w0, [x0]
  403c6c:	cmp	w0, #0x0
  403c70:	b.ne	403cb0 <ferror@plt+0x2660>  // b.any
  403c74:	ldr	x0, [sp, #32]
  403c78:	ldr	x1, [sp, #24]
  403c7c:	cmp	x1, x0
  403c80:	b.eq	403cb0 <ferror@plt+0x2660>  // b.none
  403c84:	ldr	x0, [sp, #32]
  403c88:	cmp	x0, #0x0
  403c8c:	b.eq	403ca0 <ferror@plt+0x2650>  // b.none
  403c90:	ldr	x0, [sp, #32]
  403c94:	ldrsb	w0, [x0]
  403c98:	cmp	w0, #0x0
  403c9c:	b.ne	403cb0 <ferror@plt+0x2660>  // b.any
  403ca0:	ldr	x0, [sp, #40]
  403ca4:	b	403d0c <ferror@plt+0x26bc>
  403ca8:	nop
  403cac:	b	403cb4 <ferror@plt+0x2664>
  403cb0:	nop
  403cb4:	bl	401600 <__errno_location@plt>
  403cb8:	ldr	w0, [x0]
  403cbc:	cmp	w0, #0x22
  403cc0:	b.ne	403ce8 <ferror@plt+0x2698>  // b.any
  403cc4:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403cc8:	add	x0, x0, #0x1c8
  403ccc:	ldr	w4, [x0]
  403cd0:	ldr	x3, [sp, #24]
  403cd4:	ldr	x2, [sp, #16]
  403cd8:	adrp	x0, 405000 <ferror@plt+0x39b0>
  403cdc:	add	x1, x0, #0xff0
  403ce0:	mov	w0, w4
  403ce4:	bl	401630 <err@plt>
  403ce8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403cec:	add	x0, x0, #0x1c8
  403cf0:	ldr	w4, [x0]
  403cf4:	ldr	x3, [sp, #24]
  403cf8:	ldr	x2, [sp, #16]
  403cfc:	adrp	x0, 405000 <ferror@plt+0x39b0>
  403d00:	add	x1, x0, #0xff0
  403d04:	mov	w0, w4
  403d08:	bl	4015c0 <errx@plt>
  403d0c:	ldp	x29, x30, [sp], #48
  403d10:	ret
  403d14:	stp	x29, x30, [sp, #-64]!
  403d18:	mov	x29, sp
  403d1c:	str	x0, [sp, #40]
  403d20:	str	x1, [sp, #32]
  403d24:	str	w2, [sp, #28]
  403d28:	str	xzr, [sp, #48]
  403d2c:	bl	401600 <__errno_location@plt>
  403d30:	str	wzr, [x0]
  403d34:	ldr	x0, [sp, #40]
  403d38:	cmp	x0, #0x0
  403d3c:	b.eq	403dac <ferror@plt+0x275c>  // b.none
  403d40:	ldr	x0, [sp, #40]
  403d44:	ldrsb	w0, [x0]
  403d48:	cmp	w0, #0x0
  403d4c:	b.eq	403dac <ferror@plt+0x275c>  // b.none
  403d50:	add	x0, sp, #0x30
  403d54:	ldr	w2, [sp, #28]
  403d58:	mov	x1, x0
  403d5c:	ldr	x0, [sp, #40]
  403d60:	bl	4014a0 <strtoumax@plt>
  403d64:	str	x0, [sp, #56]
  403d68:	bl	401600 <__errno_location@plt>
  403d6c:	ldr	w0, [x0]
  403d70:	cmp	w0, #0x0
  403d74:	b.ne	403db4 <ferror@plt+0x2764>  // b.any
  403d78:	ldr	x0, [sp, #48]
  403d7c:	ldr	x1, [sp, #40]
  403d80:	cmp	x1, x0
  403d84:	b.eq	403db4 <ferror@plt+0x2764>  // b.none
  403d88:	ldr	x0, [sp, #48]
  403d8c:	cmp	x0, #0x0
  403d90:	b.eq	403da4 <ferror@plt+0x2754>  // b.none
  403d94:	ldr	x0, [sp, #48]
  403d98:	ldrsb	w0, [x0]
  403d9c:	cmp	w0, #0x0
  403da0:	b.ne	403db4 <ferror@plt+0x2764>  // b.any
  403da4:	ldr	x0, [sp, #56]
  403da8:	b	403e10 <ferror@plt+0x27c0>
  403dac:	nop
  403db0:	b	403db8 <ferror@plt+0x2768>
  403db4:	nop
  403db8:	bl	401600 <__errno_location@plt>
  403dbc:	ldr	w0, [x0]
  403dc0:	cmp	w0, #0x22
  403dc4:	b.ne	403dec <ferror@plt+0x279c>  // b.any
  403dc8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403dcc:	add	x0, x0, #0x1c8
  403dd0:	ldr	w4, [x0]
  403dd4:	ldr	x3, [sp, #40]
  403dd8:	ldr	x2, [sp, #32]
  403ddc:	adrp	x0, 405000 <ferror@plt+0x39b0>
  403de0:	add	x1, x0, #0xff0
  403de4:	mov	w0, w4
  403de8:	bl	401630 <err@plt>
  403dec:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403df0:	add	x0, x0, #0x1c8
  403df4:	ldr	w4, [x0]
  403df8:	ldr	x3, [sp, #40]
  403dfc:	ldr	x2, [sp, #32]
  403e00:	adrp	x0, 405000 <ferror@plt+0x39b0>
  403e04:	add	x1, x0, #0xff0
  403e08:	mov	w0, w4
  403e0c:	bl	4015c0 <errx@plt>
  403e10:	ldp	x29, x30, [sp], #64
  403e14:	ret
  403e18:	stp	x29, x30, [sp, #-32]!
  403e1c:	mov	x29, sp
  403e20:	str	x0, [sp, #24]
  403e24:	str	x1, [sp, #16]
  403e28:	mov	w2, #0xa                   	// #10
  403e2c:	ldr	x1, [sp, #16]
  403e30:	ldr	x0, [sp, #24]
  403e34:	bl	403d14 <ferror@plt+0x26c4>
  403e38:	ldp	x29, x30, [sp], #32
  403e3c:	ret
  403e40:	stp	x29, x30, [sp, #-32]!
  403e44:	mov	x29, sp
  403e48:	str	x0, [sp, #24]
  403e4c:	str	x1, [sp, #16]
  403e50:	mov	w2, #0x10                  	// #16
  403e54:	ldr	x1, [sp, #16]
  403e58:	ldr	x0, [sp, #24]
  403e5c:	bl	403d14 <ferror@plt+0x26c4>
  403e60:	ldp	x29, x30, [sp], #32
  403e64:	ret
  403e68:	stp	x29, x30, [sp, #-48]!
  403e6c:	mov	x29, sp
  403e70:	str	x0, [sp, #24]
  403e74:	str	x1, [sp, #16]
  403e78:	str	xzr, [sp, #32]
  403e7c:	bl	401600 <__errno_location@plt>
  403e80:	str	wzr, [x0]
  403e84:	ldr	x0, [sp, #24]
  403e88:	cmp	x0, #0x0
  403e8c:	b.eq	403ef8 <ferror@plt+0x28a8>  // b.none
  403e90:	ldr	x0, [sp, #24]
  403e94:	ldrsb	w0, [x0]
  403e98:	cmp	w0, #0x0
  403e9c:	b.eq	403ef8 <ferror@plt+0x28a8>  // b.none
  403ea0:	add	x0, sp, #0x20
  403ea4:	mov	x1, x0
  403ea8:	ldr	x0, [sp, #24]
  403eac:	bl	401370 <strtod@plt>
  403eb0:	str	d0, [sp, #40]
  403eb4:	bl	401600 <__errno_location@plt>
  403eb8:	ldr	w0, [x0]
  403ebc:	cmp	w0, #0x0
  403ec0:	b.ne	403f00 <ferror@plt+0x28b0>  // b.any
  403ec4:	ldr	x0, [sp, #32]
  403ec8:	ldr	x1, [sp, #24]
  403ecc:	cmp	x1, x0
  403ed0:	b.eq	403f00 <ferror@plt+0x28b0>  // b.none
  403ed4:	ldr	x0, [sp, #32]
  403ed8:	cmp	x0, #0x0
  403edc:	b.eq	403ef0 <ferror@plt+0x28a0>  // b.none
  403ee0:	ldr	x0, [sp, #32]
  403ee4:	ldrsb	w0, [x0]
  403ee8:	cmp	w0, #0x0
  403eec:	b.ne	403f00 <ferror@plt+0x28b0>  // b.any
  403ef0:	ldr	d0, [sp, #40]
  403ef4:	b	403f5c <ferror@plt+0x290c>
  403ef8:	nop
  403efc:	b	403f04 <ferror@plt+0x28b4>
  403f00:	nop
  403f04:	bl	401600 <__errno_location@plt>
  403f08:	ldr	w0, [x0]
  403f0c:	cmp	w0, #0x22
  403f10:	b.ne	403f38 <ferror@plt+0x28e8>  // b.any
  403f14:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403f18:	add	x0, x0, #0x1c8
  403f1c:	ldr	w4, [x0]
  403f20:	ldr	x3, [sp, #24]
  403f24:	ldr	x2, [sp, #16]
  403f28:	adrp	x0, 405000 <ferror@plt+0x39b0>
  403f2c:	add	x1, x0, #0xff0
  403f30:	mov	w0, w4
  403f34:	bl	401630 <err@plt>
  403f38:	adrp	x0, 417000 <ferror@plt+0x159b0>
  403f3c:	add	x0, x0, #0x1c8
  403f40:	ldr	w4, [x0]
  403f44:	ldr	x3, [sp, #24]
  403f48:	ldr	x2, [sp, #16]
  403f4c:	adrp	x0, 405000 <ferror@plt+0x39b0>
  403f50:	add	x1, x0, #0xff0
  403f54:	mov	w0, w4
  403f58:	bl	4015c0 <errx@plt>
  403f5c:	ldp	x29, x30, [sp], #48
  403f60:	ret
  403f64:	stp	x29, x30, [sp, #-48]!
  403f68:	mov	x29, sp
  403f6c:	str	x0, [sp, #24]
  403f70:	str	x1, [sp, #16]
  403f74:	str	xzr, [sp, #32]
  403f78:	bl	401600 <__errno_location@plt>
  403f7c:	str	wzr, [x0]
  403f80:	ldr	x0, [sp, #24]
  403f84:	cmp	x0, #0x0
  403f88:	b.eq	403ff8 <ferror@plt+0x29a8>  // b.none
  403f8c:	ldr	x0, [sp, #24]
  403f90:	ldrsb	w0, [x0]
  403f94:	cmp	w0, #0x0
  403f98:	b.eq	403ff8 <ferror@plt+0x29a8>  // b.none
  403f9c:	add	x0, sp, #0x20
  403fa0:	mov	w2, #0xa                   	// #10
  403fa4:	mov	x1, x0
  403fa8:	ldr	x0, [sp, #24]
  403fac:	bl	401520 <strtol@plt>
  403fb0:	str	x0, [sp, #40]
  403fb4:	bl	401600 <__errno_location@plt>
  403fb8:	ldr	w0, [x0]
  403fbc:	cmp	w0, #0x0
  403fc0:	b.ne	404000 <ferror@plt+0x29b0>  // b.any
  403fc4:	ldr	x0, [sp, #32]
  403fc8:	ldr	x1, [sp, #24]
  403fcc:	cmp	x1, x0
  403fd0:	b.eq	404000 <ferror@plt+0x29b0>  // b.none
  403fd4:	ldr	x0, [sp, #32]
  403fd8:	cmp	x0, #0x0
  403fdc:	b.eq	403ff0 <ferror@plt+0x29a0>  // b.none
  403fe0:	ldr	x0, [sp, #32]
  403fe4:	ldrsb	w0, [x0]
  403fe8:	cmp	w0, #0x0
  403fec:	b.ne	404000 <ferror@plt+0x29b0>  // b.any
  403ff0:	ldr	x0, [sp, #40]
  403ff4:	b	40405c <ferror@plt+0x2a0c>
  403ff8:	nop
  403ffc:	b	404004 <ferror@plt+0x29b4>
  404000:	nop
  404004:	bl	401600 <__errno_location@plt>
  404008:	ldr	w0, [x0]
  40400c:	cmp	w0, #0x22
  404010:	b.ne	404038 <ferror@plt+0x29e8>  // b.any
  404014:	adrp	x0, 417000 <ferror@plt+0x159b0>
  404018:	add	x0, x0, #0x1c8
  40401c:	ldr	w4, [x0]
  404020:	ldr	x3, [sp, #24]
  404024:	ldr	x2, [sp, #16]
  404028:	adrp	x0, 405000 <ferror@plt+0x39b0>
  40402c:	add	x1, x0, #0xff0
  404030:	mov	w0, w4
  404034:	bl	401630 <err@plt>
  404038:	adrp	x0, 417000 <ferror@plt+0x159b0>
  40403c:	add	x0, x0, #0x1c8
  404040:	ldr	w4, [x0]
  404044:	ldr	x3, [sp, #24]
  404048:	ldr	x2, [sp, #16]
  40404c:	adrp	x0, 405000 <ferror@plt+0x39b0>
  404050:	add	x1, x0, #0xff0
  404054:	mov	w0, w4
  404058:	bl	4015c0 <errx@plt>
  40405c:	ldp	x29, x30, [sp], #48
  404060:	ret
  404064:	stp	x29, x30, [sp, #-48]!
  404068:	mov	x29, sp
  40406c:	str	x0, [sp, #24]
  404070:	str	x1, [sp, #16]
  404074:	str	xzr, [sp, #32]
  404078:	bl	401600 <__errno_location@plt>
  40407c:	str	wzr, [x0]
  404080:	ldr	x0, [sp, #24]
  404084:	cmp	x0, #0x0
  404088:	b.eq	4040f8 <ferror@plt+0x2aa8>  // b.none
  40408c:	ldr	x0, [sp, #24]
  404090:	ldrsb	w0, [x0]
  404094:	cmp	w0, #0x0
  404098:	b.eq	4040f8 <ferror@plt+0x2aa8>  // b.none
  40409c:	add	x0, sp, #0x20
  4040a0:	mov	w2, #0xa                   	// #10
  4040a4:	mov	x1, x0
  4040a8:	ldr	x0, [sp, #24]
  4040ac:	bl	401310 <strtoul@plt>
  4040b0:	str	x0, [sp, #40]
  4040b4:	bl	401600 <__errno_location@plt>
  4040b8:	ldr	w0, [x0]
  4040bc:	cmp	w0, #0x0
  4040c0:	b.ne	404100 <ferror@plt+0x2ab0>  // b.any
  4040c4:	ldr	x0, [sp, #32]
  4040c8:	ldr	x1, [sp, #24]
  4040cc:	cmp	x1, x0
  4040d0:	b.eq	404100 <ferror@plt+0x2ab0>  // b.none
  4040d4:	ldr	x0, [sp, #32]
  4040d8:	cmp	x0, #0x0
  4040dc:	b.eq	4040f0 <ferror@plt+0x2aa0>  // b.none
  4040e0:	ldr	x0, [sp, #32]
  4040e4:	ldrsb	w0, [x0]
  4040e8:	cmp	w0, #0x0
  4040ec:	b.ne	404100 <ferror@plt+0x2ab0>  // b.any
  4040f0:	ldr	x0, [sp, #40]
  4040f4:	b	40415c <ferror@plt+0x2b0c>
  4040f8:	nop
  4040fc:	b	404104 <ferror@plt+0x2ab4>
  404100:	nop
  404104:	bl	401600 <__errno_location@plt>
  404108:	ldr	w0, [x0]
  40410c:	cmp	w0, #0x22
  404110:	b.ne	404138 <ferror@plt+0x2ae8>  // b.any
  404114:	adrp	x0, 417000 <ferror@plt+0x159b0>
  404118:	add	x0, x0, #0x1c8
  40411c:	ldr	w4, [x0]
  404120:	ldr	x3, [sp, #24]
  404124:	ldr	x2, [sp, #16]
  404128:	adrp	x0, 405000 <ferror@plt+0x39b0>
  40412c:	add	x1, x0, #0xff0
  404130:	mov	w0, w4
  404134:	bl	401630 <err@plt>
  404138:	adrp	x0, 417000 <ferror@plt+0x159b0>
  40413c:	add	x0, x0, #0x1c8
  404140:	ldr	w4, [x0]
  404144:	ldr	x3, [sp, #24]
  404148:	ldr	x2, [sp, #16]
  40414c:	adrp	x0, 405000 <ferror@plt+0x39b0>
  404150:	add	x1, x0, #0xff0
  404154:	mov	w0, w4
  404158:	bl	4015c0 <errx@plt>
  40415c:	ldp	x29, x30, [sp], #48
  404160:	ret
  404164:	stp	x29, x30, [sp, #-48]!
  404168:	mov	x29, sp
  40416c:	str	x0, [sp, #24]
  404170:	str	x1, [sp, #16]
  404174:	add	x0, sp, #0x28
  404178:	mov	x1, x0
  40417c:	ldr	x0, [sp, #24]
  404180:	bl	4035a0 <ferror@plt+0x1f50>
  404184:	cmp	w0, #0x0
  404188:	b.ne	404194 <ferror@plt+0x2b44>  // b.any
  40418c:	ldr	x0, [sp, #40]
  404190:	b	4041ec <ferror@plt+0x2b9c>
  404194:	bl	401600 <__errno_location@plt>
  404198:	ldr	w0, [x0]
  40419c:	cmp	w0, #0x0
  4041a0:	b.eq	4041c8 <ferror@plt+0x2b78>  // b.none
  4041a4:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4041a8:	add	x0, x0, #0x1c8
  4041ac:	ldr	w4, [x0]
  4041b0:	ldr	x3, [sp, #24]
  4041b4:	ldr	x2, [sp, #16]
  4041b8:	adrp	x0, 405000 <ferror@plt+0x39b0>
  4041bc:	add	x1, x0, #0xff0
  4041c0:	mov	w0, w4
  4041c4:	bl	401630 <err@plt>
  4041c8:	adrp	x0, 417000 <ferror@plt+0x159b0>
  4041cc:	add	x0, x0, #0x1c8
  4041d0:	ldr	w4, [x0]
  4041d4:	ldr	x3, [sp, #24]
  4041d8:	ldr	x2, [sp, #16]
  4041dc:	adrp	x0, 405000 <ferror@plt+0x39b0>
  4041e0:	add	x1, x0, #0xff0
  4041e4:	mov	w0, w4
  4041e8:	bl	4015c0 <errx@plt>
  4041ec:	ldp	x29, x30, [sp], #48
  4041f0:	ret
  4041f4:	stp	x29, x30, [sp, #-64]!
  4041f8:	mov	x29, sp
  4041fc:	str	x0, [sp, #40]
  404200:	str	x1, [sp, #32]
  404204:	str	x2, [sp, #24]
  404208:	ldr	x1, [sp, #24]
  40420c:	ldr	x0, [sp, #40]
  404210:	bl	403e68 <ferror@plt+0x2818>
  404214:	str	d0, [sp, #56]
  404218:	ldr	d0, [sp, #56]
  40421c:	fcvtzs	d0, d0
  404220:	ldr	x0, [sp, #32]
  404224:	str	d0, [x0]
  404228:	ldr	x0, [sp, #32]
  40422c:	ldr	d0, [x0]
  404230:	scvtf	d0, d0
  404234:	ldr	d1, [sp, #56]
  404238:	fsub	d0, d1, d0
  40423c:	mov	x0, #0x848000000000        	// #145685290680320
  404240:	movk	x0, #0x412e, lsl #48
  404244:	fmov	d1, x0
  404248:	fmul	d0, d0, d1
  40424c:	fcvtzs	d0, d0
  404250:	ldr	x0, [sp, #32]
  404254:	str	d0, [x0, #8]
  404258:	nop
  40425c:	ldp	x29, x30, [sp], #64
  404260:	ret
  404264:	sub	sp, sp, #0x20
  404268:	str	w0, [sp, #12]
  40426c:	str	x1, [sp]
  404270:	strh	wzr, [sp, #30]
  404274:	ldr	w0, [sp, #12]
  404278:	and	w0, w0, #0xf000
  40427c:	cmp	w0, #0x4, lsl #12
  404280:	b.ne	4042a8 <ferror@plt+0x2c58>  // b.any
  404284:	ldrh	w0, [sp, #30]
  404288:	add	w1, w0, #0x1
  40428c:	strh	w1, [sp, #30]
  404290:	and	x0, x0, #0xffff
  404294:	ldr	x1, [sp]
  404298:	add	x0, x1, x0
  40429c:	mov	w1, #0x64                  	// #100
  4042a0:	strb	w1, [x0]
  4042a4:	b	4043dc <ferror@plt+0x2d8c>
  4042a8:	ldr	w0, [sp, #12]
  4042ac:	and	w0, w0, #0xf000
  4042b0:	cmp	w0, #0xa, lsl #12
  4042b4:	b.ne	4042dc <ferror@plt+0x2c8c>  // b.any
  4042b8:	ldrh	w0, [sp, #30]
  4042bc:	add	w1, w0, #0x1
  4042c0:	strh	w1, [sp, #30]
  4042c4:	and	x0, x0, #0xffff
  4042c8:	ldr	x1, [sp]
  4042cc:	add	x0, x1, x0
  4042d0:	mov	w1, #0x6c                  	// #108
  4042d4:	strb	w1, [x0]
  4042d8:	b	4043dc <ferror@plt+0x2d8c>
  4042dc:	ldr	w0, [sp, #12]
  4042e0:	and	w0, w0, #0xf000
  4042e4:	cmp	w0, #0x2, lsl #12
  4042e8:	b.ne	404310 <ferror@plt+0x2cc0>  // b.any
  4042ec:	ldrh	w0, [sp, #30]
  4042f0:	add	w1, w0, #0x1
  4042f4:	strh	w1, [sp, #30]
  4042f8:	and	x0, x0, #0xffff
  4042fc:	ldr	x1, [sp]
  404300:	add	x0, x1, x0
  404304:	mov	w1, #0x63                  	// #99
  404308:	strb	w1, [x0]
  40430c:	b	4043dc <ferror@plt+0x2d8c>
  404310:	ldr	w0, [sp, #12]
  404314:	and	w0, w0, #0xf000
  404318:	cmp	w0, #0x6, lsl #12
  40431c:	b.ne	404344 <ferror@plt+0x2cf4>  // b.any
  404320:	ldrh	w0, [sp, #30]
  404324:	add	w1, w0, #0x1
  404328:	strh	w1, [sp, #30]
  40432c:	and	x0, x0, #0xffff
  404330:	ldr	x1, [sp]
  404334:	add	x0, x1, x0
  404338:	mov	w1, #0x62                  	// #98
  40433c:	strb	w1, [x0]
  404340:	b	4043dc <ferror@plt+0x2d8c>
  404344:	ldr	w0, [sp, #12]
  404348:	and	w0, w0, #0xf000
  40434c:	cmp	w0, #0xc, lsl #12
  404350:	b.ne	404378 <ferror@plt+0x2d28>  // b.any
  404354:	ldrh	w0, [sp, #30]
  404358:	add	w1, w0, #0x1
  40435c:	strh	w1, [sp, #30]
  404360:	and	x0, x0, #0xffff
  404364:	ldr	x1, [sp]
  404368:	add	x0, x1, x0
  40436c:	mov	w1, #0x73                  	// #115
  404370:	strb	w1, [x0]
  404374:	b	4043dc <ferror@plt+0x2d8c>
  404378:	ldr	w0, [sp, #12]
  40437c:	and	w0, w0, #0xf000
  404380:	cmp	w0, #0x1, lsl #12
  404384:	b.ne	4043ac <ferror@plt+0x2d5c>  // b.any
  404388:	ldrh	w0, [sp, #30]
  40438c:	add	w1, w0, #0x1
  404390:	strh	w1, [sp, #30]
  404394:	and	x0, x0, #0xffff
  404398:	ldr	x1, [sp]
  40439c:	add	x0, x1, x0
  4043a0:	mov	w1, #0x70                  	// #112
  4043a4:	strb	w1, [x0]
  4043a8:	b	4043dc <ferror@plt+0x2d8c>
  4043ac:	ldr	w0, [sp, #12]
  4043b0:	and	w0, w0, #0xf000
  4043b4:	cmp	w0, #0x8, lsl #12
  4043b8:	b.ne	4043dc <ferror@plt+0x2d8c>  // b.any
  4043bc:	ldrh	w0, [sp, #30]
  4043c0:	add	w1, w0, #0x1
  4043c4:	strh	w1, [sp, #30]
  4043c8:	and	x0, x0, #0xffff
  4043cc:	ldr	x1, [sp]
  4043d0:	add	x0, x1, x0
  4043d4:	mov	w1, #0x2d                  	// #45
  4043d8:	strb	w1, [x0]
  4043dc:	ldr	w0, [sp, #12]
  4043e0:	and	w0, w0, #0x100
  4043e4:	cmp	w0, #0x0
  4043e8:	b.eq	4043f4 <ferror@plt+0x2da4>  // b.none
  4043ec:	mov	w0, #0x72                  	// #114
  4043f0:	b	4043f8 <ferror@plt+0x2da8>
  4043f4:	mov	w0, #0x2d                  	// #45
  4043f8:	ldrh	w1, [sp, #30]
  4043fc:	add	w2, w1, #0x1
  404400:	strh	w2, [sp, #30]
  404404:	and	x1, x1, #0xffff
  404408:	ldr	x2, [sp]
  40440c:	add	x1, x2, x1
  404410:	strb	w0, [x1]
  404414:	ldr	w0, [sp, #12]
  404418:	and	w0, w0, #0x80
  40441c:	cmp	w0, #0x0
  404420:	b.eq	40442c <ferror@plt+0x2ddc>  // b.none
  404424:	mov	w0, #0x77                  	// #119
  404428:	b	404430 <ferror@plt+0x2de0>
  40442c:	mov	w0, #0x2d                  	// #45
  404430:	ldrh	w1, [sp, #30]
  404434:	add	w2, w1, #0x1
  404438:	strh	w2, [sp, #30]
  40443c:	and	x1, x1, #0xffff
  404440:	ldr	x2, [sp]
  404444:	add	x1, x2, x1
  404448:	strb	w0, [x1]
  40444c:	ldr	w0, [sp, #12]
  404450:	and	w0, w0, #0x800
  404454:	cmp	w0, #0x0
  404458:	b.eq	40447c <ferror@plt+0x2e2c>  // b.none
  40445c:	ldr	w0, [sp, #12]
  404460:	and	w0, w0, #0x40
  404464:	cmp	w0, #0x0
  404468:	b.eq	404474 <ferror@plt+0x2e24>  // b.none
  40446c:	mov	w0, #0x73                  	// #115
  404470:	b	404498 <ferror@plt+0x2e48>
  404474:	mov	w0, #0x53                  	// #83
  404478:	b	404498 <ferror@plt+0x2e48>
  40447c:	ldr	w0, [sp, #12]
  404480:	and	w0, w0, #0x40
  404484:	cmp	w0, #0x0
  404488:	b.eq	404494 <ferror@plt+0x2e44>  // b.none
  40448c:	mov	w0, #0x78                  	// #120
  404490:	b	404498 <ferror@plt+0x2e48>
  404494:	mov	w0, #0x2d                  	// #45
  404498:	ldrh	w1, [sp, #30]
  40449c:	add	w2, w1, #0x1
  4044a0:	strh	w2, [sp, #30]
  4044a4:	and	x1, x1, #0xffff
  4044a8:	ldr	x2, [sp]
  4044ac:	add	x1, x2, x1
  4044b0:	strb	w0, [x1]
  4044b4:	ldr	w0, [sp, #12]
  4044b8:	and	w0, w0, #0x20
  4044bc:	cmp	w0, #0x0
  4044c0:	b.eq	4044cc <ferror@plt+0x2e7c>  // b.none
  4044c4:	mov	w0, #0x72                  	// #114
  4044c8:	b	4044d0 <ferror@plt+0x2e80>
  4044cc:	mov	w0, #0x2d                  	// #45
  4044d0:	ldrh	w1, [sp, #30]
  4044d4:	add	w2, w1, #0x1
  4044d8:	strh	w2, [sp, #30]
  4044dc:	and	x1, x1, #0xffff
  4044e0:	ldr	x2, [sp]
  4044e4:	add	x1, x2, x1
  4044e8:	strb	w0, [x1]
  4044ec:	ldr	w0, [sp, #12]
  4044f0:	and	w0, w0, #0x10
  4044f4:	cmp	w0, #0x0
  4044f8:	b.eq	404504 <ferror@plt+0x2eb4>  // b.none
  4044fc:	mov	w0, #0x77                  	// #119
  404500:	b	404508 <ferror@plt+0x2eb8>
  404504:	mov	w0, #0x2d                  	// #45
  404508:	ldrh	w1, [sp, #30]
  40450c:	add	w2, w1, #0x1
  404510:	strh	w2, [sp, #30]
  404514:	and	x1, x1, #0xffff
  404518:	ldr	x2, [sp]
  40451c:	add	x1, x2, x1
  404520:	strb	w0, [x1]
  404524:	ldr	w0, [sp, #12]
  404528:	and	w0, w0, #0x400
  40452c:	cmp	w0, #0x0
  404530:	b.eq	404554 <ferror@plt+0x2f04>  // b.none
  404534:	ldr	w0, [sp, #12]
  404538:	and	w0, w0, #0x8
  40453c:	cmp	w0, #0x0
  404540:	b.eq	40454c <ferror@plt+0x2efc>  // b.none
  404544:	mov	w0, #0x73                  	// #115
  404548:	b	404570 <ferror@plt+0x2f20>
  40454c:	mov	w0, #0x53                  	// #83
  404550:	b	404570 <ferror@plt+0x2f20>
  404554:	ldr	w0, [sp, #12]
  404558:	and	w0, w0, #0x8
  40455c:	cmp	w0, #0x0
  404560:	b.eq	40456c <ferror@plt+0x2f1c>  // b.none
  404564:	mov	w0, #0x78                  	// #120
  404568:	b	404570 <ferror@plt+0x2f20>
  40456c:	mov	w0, #0x2d                  	// #45
  404570:	ldrh	w1, [sp, #30]
  404574:	add	w2, w1, #0x1
  404578:	strh	w2, [sp, #30]
  40457c:	and	x1, x1, #0xffff
  404580:	ldr	x2, [sp]
  404584:	add	x1, x2, x1
  404588:	strb	w0, [x1]
  40458c:	ldr	w0, [sp, #12]
  404590:	and	w0, w0, #0x4
  404594:	cmp	w0, #0x0
  404598:	b.eq	4045a4 <ferror@plt+0x2f54>  // b.none
  40459c:	mov	w0, #0x72                  	// #114
  4045a0:	b	4045a8 <ferror@plt+0x2f58>
  4045a4:	mov	w0, #0x2d                  	// #45
  4045a8:	ldrh	w1, [sp, #30]
  4045ac:	add	w2, w1, #0x1
  4045b0:	strh	w2, [sp, #30]
  4045b4:	and	x1, x1, #0xffff
  4045b8:	ldr	x2, [sp]
  4045bc:	add	x1, x2, x1
  4045c0:	strb	w0, [x1]
  4045c4:	ldr	w0, [sp, #12]
  4045c8:	and	w0, w0, #0x2
  4045cc:	cmp	w0, #0x0
  4045d0:	b.eq	4045dc <ferror@plt+0x2f8c>  // b.none
  4045d4:	mov	w0, #0x77                  	// #119
  4045d8:	b	4045e0 <ferror@plt+0x2f90>
  4045dc:	mov	w0, #0x2d                  	// #45
  4045e0:	ldrh	w1, [sp, #30]
  4045e4:	add	w2, w1, #0x1
  4045e8:	strh	w2, [sp, #30]
  4045ec:	and	x1, x1, #0xffff
  4045f0:	ldr	x2, [sp]
  4045f4:	add	x1, x2, x1
  4045f8:	strb	w0, [x1]
  4045fc:	ldr	w0, [sp, #12]
  404600:	and	w0, w0, #0x200
  404604:	cmp	w0, #0x0
  404608:	b.eq	40462c <ferror@plt+0x2fdc>  // b.none
  40460c:	ldr	w0, [sp, #12]
  404610:	and	w0, w0, #0x1
  404614:	cmp	w0, #0x0
  404618:	b.eq	404624 <ferror@plt+0x2fd4>  // b.none
  40461c:	mov	w0, #0x74                  	// #116
  404620:	b	404648 <ferror@plt+0x2ff8>
  404624:	mov	w0, #0x54                  	// #84
  404628:	b	404648 <ferror@plt+0x2ff8>
  40462c:	ldr	w0, [sp, #12]
  404630:	and	w0, w0, #0x1
  404634:	cmp	w0, #0x0
  404638:	b.eq	404644 <ferror@plt+0x2ff4>  // b.none
  40463c:	mov	w0, #0x78                  	// #120
  404640:	b	404648 <ferror@plt+0x2ff8>
  404644:	mov	w0, #0x2d                  	// #45
  404648:	ldrh	w1, [sp, #30]
  40464c:	add	w2, w1, #0x1
  404650:	strh	w2, [sp, #30]
  404654:	and	x1, x1, #0xffff
  404658:	ldr	x2, [sp]
  40465c:	add	x1, x2, x1
  404660:	strb	w0, [x1]
  404664:	ldrh	w0, [sp, #30]
  404668:	ldr	x1, [sp]
  40466c:	add	x0, x1, x0
  404670:	strb	wzr, [x0]
  404674:	ldr	x0, [sp]
  404678:	add	sp, sp, #0x20
  40467c:	ret
  404680:	sub	sp, sp, #0x20
  404684:	str	x0, [sp, #8]
  404688:	mov	w0, #0xa                   	// #10
  40468c:	str	w0, [sp, #28]
  404690:	b	4046b8 <ferror@plt+0x3068>
  404694:	ldr	w0, [sp, #28]
  404698:	mov	x1, #0x1                   	// #1
  40469c:	lsl	x0, x1, x0
  4046a0:	ldr	x1, [sp, #8]
  4046a4:	cmp	x1, x0
  4046a8:	b.cc	4046c8 <ferror@plt+0x3078>  // b.lo, b.ul, b.last
  4046ac:	ldr	w0, [sp, #28]
  4046b0:	add	w0, w0, #0xa
  4046b4:	str	w0, [sp, #28]
  4046b8:	ldr	w0, [sp, #28]
  4046bc:	cmp	w0, #0x3c
  4046c0:	b.le	404694 <ferror@plt+0x3044>
  4046c4:	b	4046cc <ferror@plt+0x307c>
  4046c8:	nop
  4046cc:	ldr	w0, [sp, #28]
  4046d0:	sub	w0, w0, #0xa
  4046d4:	add	sp, sp, #0x20
  4046d8:	ret
  4046dc:	stp	x29, x30, [sp, #-128]!
  4046e0:	mov	x29, sp
  4046e4:	str	w0, [sp, #28]
  4046e8:	str	x1, [sp, #16]
  4046ec:	adrp	x0, 406000 <ferror@plt+0x49b0>
  4046f0:	add	x0, x0, #0x0
  4046f4:	str	x0, [sp, #88]
  4046f8:	add	x0, sp, #0x20
  4046fc:	str	x0, [sp, #104]
  404700:	ldr	w0, [sp, #28]
  404704:	and	w0, w0, #0x2
  404708:	cmp	w0, #0x0
  40470c:	b.eq	404724 <ferror@plt+0x30d4>  // b.none
  404710:	ldr	x0, [sp, #104]
  404714:	add	x1, x0, #0x1
  404718:	str	x1, [sp, #104]
  40471c:	mov	w1, #0x20                  	// #32
  404720:	strb	w1, [x0]
  404724:	ldr	x0, [sp, #16]
  404728:	bl	404680 <ferror@plt+0x3030>
  40472c:	str	w0, [sp, #84]
  404730:	ldr	w0, [sp, #84]
  404734:	cmp	w0, #0x0
  404738:	b.eq	404764 <ferror@plt+0x3114>  // b.none
  40473c:	ldr	w0, [sp, #84]
  404740:	mov	w1, #0x6667                	// #26215
  404744:	movk	w1, #0x6666, lsl #16
  404748:	smull	x1, w0, w1
  40474c:	lsr	x1, x1, #32
  404750:	asr	w1, w1, #2
  404754:	asr	w0, w0, #31
  404758:	sub	w0, w1, w0
  40475c:	sxtw	x0, w0
  404760:	b	404768 <ferror@plt+0x3118>
  404764:	mov	x0, #0x0                   	// #0
  404768:	ldr	x1, [sp, #88]
  40476c:	add	x0, x1, x0
  404770:	ldrb	w0, [x0]
  404774:	strb	w0, [sp, #83]
  404778:	ldr	w0, [sp, #84]
  40477c:	cmp	w0, #0x0
  404780:	b.eq	404794 <ferror@plt+0x3144>  // b.none
  404784:	ldr	w0, [sp, #84]
  404788:	ldr	x1, [sp, #16]
  40478c:	lsr	x0, x1, x0
  404790:	b	404798 <ferror@plt+0x3148>
  404794:	ldr	x0, [sp, #16]
  404798:	str	w0, [sp, #124]
  40479c:	ldr	w0, [sp, #84]
  4047a0:	cmp	w0, #0x0
  4047a4:	b.eq	4047c4 <ferror@plt+0x3174>  // b.none
  4047a8:	ldr	w0, [sp, #84]
  4047ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4047b0:	lsl	x0, x1, x0
  4047b4:	mvn	x1, x0
  4047b8:	ldr	x0, [sp, #16]
  4047bc:	and	x0, x1, x0
  4047c0:	b	4047c8 <ferror@plt+0x3178>
  4047c4:	mov	x0, #0x0                   	// #0
  4047c8:	str	x0, [sp, #112]
  4047cc:	ldr	x0, [sp, #104]
  4047d0:	add	x1, x0, #0x1
  4047d4:	str	x1, [sp, #104]
  4047d8:	ldrb	w1, [sp, #83]
  4047dc:	strb	w1, [x0]
  4047e0:	ldr	w0, [sp, #28]
  4047e4:	and	w0, w0, #0x1
  4047e8:	cmp	w0, #0x0
  4047ec:	b.eq	404824 <ferror@plt+0x31d4>  // b.none
  4047f0:	ldrsb	w0, [sp, #83]
  4047f4:	cmp	w0, #0x42
  4047f8:	b.eq	404824 <ferror@plt+0x31d4>  // b.none
  4047fc:	ldr	x0, [sp, #104]
  404800:	add	x1, x0, #0x1
  404804:	str	x1, [sp, #104]
  404808:	mov	w1, #0x69                  	// #105
  40480c:	strb	w1, [x0]
  404810:	ldr	x0, [sp, #104]
  404814:	add	x1, x0, #0x1
  404818:	str	x1, [sp, #104]
  40481c:	mov	w1, #0x42                  	// #66
  404820:	strb	w1, [x0]
  404824:	ldr	x0, [sp, #104]
  404828:	strb	wzr, [x0]
  40482c:	ldr	x0, [sp, #112]
  404830:	cmp	x0, #0x0
  404834:	b.eq	40490c <ferror@plt+0x32bc>  // b.none
  404838:	ldr	w0, [sp, #28]
  40483c:	and	w0, w0, #0x4
  404840:	cmp	w0, #0x0
  404844:	b.eq	4048bc <ferror@plt+0x326c>  // b.none
  404848:	ldr	w0, [sp, #84]
  40484c:	sub	w0, w0, #0xa
  404850:	ldr	x1, [sp, #112]
  404854:	lsr	x0, x1, x0
  404858:	add	x1, x0, #0x5
  40485c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404860:	movk	x0, #0xcccd
  404864:	umulh	x0, x1, x0
  404868:	lsr	x0, x0, #3
  40486c:	str	x0, [sp, #112]
  404870:	ldr	x2, [sp, #112]
  404874:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404878:	movk	x0, #0xcccd
  40487c:	umulh	x0, x2, x0
  404880:	lsr	x1, x0, #3
  404884:	mov	x0, x1
  404888:	lsl	x0, x0, #2
  40488c:	add	x0, x0, x1
  404890:	lsl	x0, x0, #1
  404894:	sub	x1, x2, x0
  404898:	cmp	x1, #0x0
  40489c:	b.ne	40490c <ferror@plt+0x32bc>  // b.any
  4048a0:	ldr	x1, [sp, #112]
  4048a4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4048a8:	movk	x0, #0xcccd
  4048ac:	umulh	x0, x1, x0
  4048b0:	lsr	x0, x0, #3
  4048b4:	str	x0, [sp, #112]
  4048b8:	b	40490c <ferror@plt+0x32bc>
  4048bc:	ldr	w0, [sp, #84]
  4048c0:	sub	w0, w0, #0xa
  4048c4:	ldr	x1, [sp, #112]
  4048c8:	lsr	x0, x1, x0
  4048cc:	add	x0, x0, #0x32
  4048d0:	lsr	x1, x0, #2
  4048d4:	mov	x0, #0xf5c3                	// #62915
  4048d8:	movk	x0, #0x5c28, lsl #16
  4048dc:	movk	x0, #0xc28f, lsl #32
  4048e0:	movk	x0, #0x28f5, lsl #48
  4048e4:	umulh	x0, x1, x0
  4048e8:	lsr	x0, x0, #2
  4048ec:	str	x0, [sp, #112]
  4048f0:	ldr	x0, [sp, #112]
  4048f4:	cmp	x0, #0xa
  4048f8:	b.ne	40490c <ferror@plt+0x32bc>  // b.any
  4048fc:	ldr	w0, [sp, #124]
  404900:	add	w0, w0, #0x1
  404904:	str	w0, [sp, #124]
  404908:	str	xzr, [sp, #112]
  40490c:	ldr	x0, [sp, #112]
  404910:	cmp	x0, #0x0
  404914:	b.eq	404998 <ferror@plt+0x3348>  // b.none
  404918:	bl	4013c0 <localeconv@plt>
  40491c:	str	x0, [sp, #72]
  404920:	ldr	x0, [sp, #72]
  404924:	cmp	x0, #0x0
  404928:	b.eq	404938 <ferror@plt+0x32e8>  // b.none
  40492c:	ldr	x0, [sp, #72]
  404930:	ldr	x0, [x0]
  404934:	b	40493c <ferror@plt+0x32ec>
  404938:	mov	x0, #0x0                   	// #0
  40493c:	str	x0, [sp, #96]
  404940:	ldr	x0, [sp, #96]
  404944:	cmp	x0, #0x0
  404948:	b.eq	40495c <ferror@plt+0x330c>  // b.none
  40494c:	ldr	x0, [sp, #96]
  404950:	ldrsb	w0, [x0]
  404954:	cmp	w0, #0x0
  404958:	b.ne	404968 <ferror@plt+0x3318>  // b.any
  40495c:	adrp	x0, 406000 <ferror@plt+0x49b0>
  404960:	add	x0, x0, #0x8
  404964:	str	x0, [sp, #96]
  404968:	add	x0, sp, #0x20
  40496c:	add	x7, sp, #0x28
  404970:	mov	x6, x0
  404974:	ldr	x5, [sp, #112]
  404978:	ldr	x4, [sp, #96]
  40497c:	ldr	w3, [sp, #124]
  404980:	adrp	x0, 406000 <ferror@plt+0x49b0>
  404984:	add	x2, x0, #0x10
  404988:	mov	x1, #0x20                  	// #32
  40498c:	mov	x0, x7
  404990:	bl	4013b0 <snprintf@plt>
  404994:	b	4049bc <ferror@plt+0x336c>
  404998:	add	x0, sp, #0x20
  40499c:	add	x5, sp, #0x28
  4049a0:	mov	x4, x0
  4049a4:	ldr	w3, [sp, #124]
  4049a8:	adrp	x0, 406000 <ferror@plt+0x49b0>
  4049ac:	add	x2, x0, #0x20
  4049b0:	mov	x1, #0x20                  	// #32
  4049b4:	mov	x0, x5
  4049b8:	bl	4013b0 <snprintf@plt>
  4049bc:	add	x0, sp, #0x28
  4049c0:	bl	401470 <strdup@plt>
  4049c4:	ldp	x29, x30, [sp], #128
  4049c8:	ret
  4049cc:	stp	x29, x30, [sp, #-96]!
  4049d0:	mov	x29, sp
  4049d4:	str	x0, [sp, #40]
  4049d8:	str	x1, [sp, #32]
  4049dc:	str	x2, [sp, #24]
  4049e0:	str	x3, [sp, #16]
  4049e4:	str	xzr, [sp, #88]
  4049e8:	str	xzr, [sp, #72]
  4049ec:	ldr	x0, [sp, #40]
  4049f0:	cmp	x0, #0x0
  4049f4:	b.eq	404a2c <ferror@plt+0x33dc>  // b.none
  4049f8:	ldr	x0, [sp, #40]
  4049fc:	ldrsb	w0, [x0]
  404a00:	cmp	w0, #0x0
  404a04:	b.eq	404a2c <ferror@plt+0x33dc>  // b.none
  404a08:	ldr	x0, [sp, #32]
  404a0c:	cmp	x0, #0x0
  404a10:	b.eq	404a2c <ferror@plt+0x33dc>  // b.none
  404a14:	ldr	x0, [sp, #24]
  404a18:	cmp	x0, #0x0
  404a1c:	b.eq	404a2c <ferror@plt+0x33dc>  // b.none
  404a20:	ldr	x0, [sp, #16]
  404a24:	cmp	x0, #0x0
  404a28:	b.ne	404a34 <ferror@plt+0x33e4>  // b.any
  404a2c:	mov	w0, #0xffffffff            	// #-1
  404a30:	b	404b88 <ferror@plt+0x3538>
  404a34:	ldr	x0, [sp, #40]
  404a38:	str	x0, [sp, #80]
  404a3c:	b	404b60 <ferror@plt+0x3510>
  404a40:	str	xzr, [sp, #64]
  404a44:	ldr	x1, [sp, #72]
  404a48:	ldr	x0, [sp, #24]
  404a4c:	cmp	x1, x0
  404a50:	b.cc	404a5c <ferror@plt+0x340c>  // b.lo, b.ul, b.last
  404a54:	mov	w0, #0xfffffffe            	// #-2
  404a58:	b	404b88 <ferror@plt+0x3538>
  404a5c:	ldr	x0, [sp, #88]
  404a60:	cmp	x0, #0x0
  404a64:	b.ne	404a70 <ferror@plt+0x3420>  // b.any
  404a68:	ldr	x0, [sp, #80]
  404a6c:	str	x0, [sp, #88]
  404a70:	ldr	x0, [sp, #80]
  404a74:	ldrsb	w0, [x0]
  404a78:	cmp	w0, #0x2c
  404a7c:	b.ne	404a88 <ferror@plt+0x3438>  // b.any
  404a80:	ldr	x0, [sp, #80]
  404a84:	str	x0, [sp, #64]
  404a88:	ldr	x0, [sp, #80]
  404a8c:	add	x0, x0, #0x1
  404a90:	ldrsb	w0, [x0]
  404a94:	cmp	w0, #0x0
  404a98:	b.ne	404aa8 <ferror@plt+0x3458>  // b.any
  404a9c:	ldr	x0, [sp, #80]
  404aa0:	add	x0, x0, #0x1
  404aa4:	str	x0, [sp, #64]
  404aa8:	ldr	x0, [sp, #88]
  404aac:	cmp	x0, #0x0
  404ab0:	b.eq	404b50 <ferror@plt+0x3500>  // b.none
  404ab4:	ldr	x0, [sp, #64]
  404ab8:	cmp	x0, #0x0
  404abc:	b.eq	404b50 <ferror@plt+0x3500>  // b.none
  404ac0:	ldr	x1, [sp, #64]
  404ac4:	ldr	x0, [sp, #88]
  404ac8:	cmp	x1, x0
  404acc:	b.hi	404ad8 <ferror@plt+0x3488>  // b.pmore
  404ad0:	mov	w0, #0xffffffff            	// #-1
  404ad4:	b	404b88 <ferror@plt+0x3538>
  404ad8:	ldr	x1, [sp, #64]
  404adc:	ldr	x0, [sp, #88]
  404ae0:	sub	x0, x1, x0
  404ae4:	ldr	x2, [sp, #16]
  404ae8:	mov	x1, x0
  404aec:	ldr	x0, [sp, #88]
  404af0:	blr	x2
  404af4:	str	w0, [sp, #60]
  404af8:	ldr	w0, [sp, #60]
  404afc:	cmn	w0, #0x1
  404b00:	b.ne	404b0c <ferror@plt+0x34bc>  // b.any
  404b04:	mov	w0, #0xffffffff            	// #-1
  404b08:	b	404b88 <ferror@plt+0x3538>
  404b0c:	ldr	x0, [sp, #72]
  404b10:	add	x1, x0, #0x1
  404b14:	str	x1, [sp, #72]
  404b18:	lsl	x0, x0, #2
  404b1c:	ldr	x1, [sp, #32]
  404b20:	add	x0, x1, x0
  404b24:	ldr	w1, [sp, #60]
  404b28:	str	w1, [x0]
  404b2c:	str	xzr, [sp, #88]
  404b30:	ldr	x0, [sp, #64]
  404b34:	cmp	x0, #0x0
  404b38:	b.eq	404b54 <ferror@plt+0x3504>  // b.none
  404b3c:	ldr	x0, [sp, #64]
  404b40:	ldrsb	w0, [x0]
  404b44:	cmp	w0, #0x0
  404b48:	b.eq	404b80 <ferror@plt+0x3530>  // b.none
  404b4c:	b	404b54 <ferror@plt+0x3504>
  404b50:	nop
  404b54:	ldr	x0, [sp, #80]
  404b58:	add	x0, x0, #0x1
  404b5c:	str	x0, [sp, #80]
  404b60:	ldr	x0, [sp, #80]
  404b64:	cmp	x0, #0x0
  404b68:	b.eq	404b84 <ferror@plt+0x3534>  // b.none
  404b6c:	ldr	x0, [sp, #80]
  404b70:	ldrsb	w0, [x0]
  404b74:	cmp	w0, #0x0
  404b78:	b.ne	404a40 <ferror@plt+0x33f0>  // b.any
  404b7c:	b	404b84 <ferror@plt+0x3534>
  404b80:	nop
  404b84:	ldr	x0, [sp, #72]
  404b88:	ldp	x29, x30, [sp], #96
  404b8c:	ret
  404b90:	stp	x29, x30, [sp, #-80]!
  404b94:	mov	x29, sp
  404b98:	str	x0, [sp, #56]
  404b9c:	str	x1, [sp, #48]
  404ba0:	str	x2, [sp, #40]
  404ba4:	str	x3, [sp, #32]
  404ba8:	str	x4, [sp, #24]
  404bac:	ldr	x0, [sp, #56]
  404bb0:	cmp	x0, #0x0
  404bb4:	b.eq	404be8 <ferror@plt+0x3598>  // b.none
  404bb8:	ldr	x0, [sp, #56]
  404bbc:	ldrsb	w0, [x0]
  404bc0:	cmp	w0, #0x0
  404bc4:	b.eq	404be8 <ferror@plt+0x3598>  // b.none
  404bc8:	ldr	x0, [sp, #32]
  404bcc:	cmp	x0, #0x0
  404bd0:	b.eq	404be8 <ferror@plt+0x3598>  // b.none
  404bd4:	ldr	x0, [sp, #32]
  404bd8:	ldr	x0, [x0]
  404bdc:	ldr	x1, [sp, #40]
  404be0:	cmp	x1, x0
  404be4:	b.cs	404bf0 <ferror@plt+0x35a0>  // b.hs, b.nlast
  404be8:	mov	w0, #0xffffffff            	// #-1
  404bec:	b	404c84 <ferror@plt+0x3634>
  404bf0:	ldr	x0, [sp, #56]
  404bf4:	ldrsb	w0, [x0]
  404bf8:	cmp	w0, #0x2b
  404bfc:	b.ne	404c10 <ferror@plt+0x35c0>  // b.any
  404c00:	ldr	x0, [sp, #56]
  404c04:	add	x0, x0, #0x1
  404c08:	str	x0, [sp, #72]
  404c0c:	b	404c20 <ferror@plt+0x35d0>
  404c10:	ldr	x0, [sp, #56]
  404c14:	str	x0, [sp, #72]
  404c18:	ldr	x0, [sp, #32]
  404c1c:	str	xzr, [x0]
  404c20:	ldr	x0, [sp, #32]
  404c24:	ldr	x0, [x0]
  404c28:	lsl	x0, x0, #2
  404c2c:	ldr	x1, [sp, #48]
  404c30:	add	x4, x1, x0
  404c34:	ldr	x0, [sp, #32]
  404c38:	ldr	x0, [x0]
  404c3c:	ldr	x1, [sp, #40]
  404c40:	sub	x0, x1, x0
  404c44:	ldr	x3, [sp, #24]
  404c48:	mov	x2, x0
  404c4c:	mov	x1, x4
  404c50:	ldr	x0, [sp, #72]
  404c54:	bl	4049cc <ferror@plt+0x337c>
  404c58:	str	w0, [sp, #68]
  404c5c:	ldr	w0, [sp, #68]
  404c60:	cmp	w0, #0x0
  404c64:	b.le	404c80 <ferror@plt+0x3630>
  404c68:	ldr	x0, [sp, #32]
  404c6c:	ldr	x1, [x0]
  404c70:	ldrsw	x0, [sp, #68]
  404c74:	add	x1, x1, x0
  404c78:	ldr	x0, [sp, #32]
  404c7c:	str	x1, [x0]
  404c80:	ldr	w0, [sp, #68]
  404c84:	ldp	x29, x30, [sp], #80
  404c88:	ret
  404c8c:	stp	x29, x30, [sp, #-80]!
  404c90:	mov	x29, sp
  404c94:	str	x0, [sp, #40]
  404c98:	str	x1, [sp, #32]
  404c9c:	str	x2, [sp, #24]
  404ca0:	str	xzr, [sp, #72]
  404ca4:	ldr	x0, [sp, #40]
  404ca8:	cmp	x0, #0x0
  404cac:	b.eq	404cc8 <ferror@plt+0x3678>  // b.none
  404cb0:	ldr	x0, [sp, #24]
  404cb4:	cmp	x0, #0x0
  404cb8:	b.eq	404cc8 <ferror@plt+0x3678>  // b.none
  404cbc:	ldr	x0, [sp, #32]
  404cc0:	cmp	x0, #0x0
  404cc4:	b.ne	404cd0 <ferror@plt+0x3680>  // b.any
  404cc8:	mov	w0, #0xffffffea            	// #-22
  404ccc:	b	404e4c <ferror@plt+0x37fc>
  404cd0:	ldr	x0, [sp, #40]
  404cd4:	str	x0, [sp, #64]
  404cd8:	b	404e24 <ferror@plt+0x37d4>
  404cdc:	str	xzr, [sp, #56]
  404ce0:	ldr	x0, [sp, #72]
  404ce4:	cmp	x0, #0x0
  404ce8:	b.ne	404cf4 <ferror@plt+0x36a4>  // b.any
  404cec:	ldr	x0, [sp, #64]
  404cf0:	str	x0, [sp, #72]
  404cf4:	ldr	x0, [sp, #64]
  404cf8:	ldrsb	w0, [x0]
  404cfc:	cmp	w0, #0x2c
  404d00:	b.ne	404d0c <ferror@plt+0x36bc>  // b.any
  404d04:	ldr	x0, [sp, #64]
  404d08:	str	x0, [sp, #56]
  404d0c:	ldr	x0, [sp, #64]
  404d10:	add	x0, x0, #0x1
  404d14:	ldrsb	w0, [x0]
  404d18:	cmp	w0, #0x0
  404d1c:	b.ne	404d2c <ferror@plt+0x36dc>  // b.any
  404d20:	ldr	x0, [sp, #64]
  404d24:	add	x0, x0, #0x1
  404d28:	str	x0, [sp, #56]
  404d2c:	ldr	x0, [sp, #72]
  404d30:	cmp	x0, #0x0
  404d34:	b.eq	404e14 <ferror@plt+0x37c4>  // b.none
  404d38:	ldr	x0, [sp, #56]
  404d3c:	cmp	x0, #0x0
  404d40:	b.eq	404e14 <ferror@plt+0x37c4>  // b.none
  404d44:	ldr	x1, [sp, #56]
  404d48:	ldr	x0, [sp, #72]
  404d4c:	cmp	x1, x0
  404d50:	b.hi	404d5c <ferror@plt+0x370c>  // b.pmore
  404d54:	mov	w0, #0xffffffff            	// #-1
  404d58:	b	404e4c <ferror@plt+0x37fc>
  404d5c:	ldr	x1, [sp, #56]
  404d60:	ldr	x0, [sp, #72]
  404d64:	sub	x0, x1, x0
  404d68:	ldr	x2, [sp, #24]
  404d6c:	mov	x1, x0
  404d70:	ldr	x0, [sp, #72]
  404d74:	blr	x2
  404d78:	str	w0, [sp, #52]
  404d7c:	ldr	w0, [sp, #52]
  404d80:	cmp	w0, #0x0
  404d84:	b.ge	404d90 <ferror@plt+0x3740>  // b.tcont
  404d88:	ldr	w0, [sp, #52]
  404d8c:	b	404e4c <ferror@plt+0x37fc>
  404d90:	ldr	w0, [sp, #52]
  404d94:	add	w1, w0, #0x7
  404d98:	cmp	w0, #0x0
  404d9c:	csel	w0, w1, w0, lt  // lt = tstop
  404da0:	asr	w0, w0, #3
  404da4:	mov	w3, w0
  404da8:	sxtw	x0, w3
  404dac:	ldr	x1, [sp, #32]
  404db0:	add	x0, x1, x0
  404db4:	ldrsb	w2, [x0]
  404db8:	ldr	w0, [sp, #52]
  404dbc:	negs	w1, w0
  404dc0:	and	w0, w0, #0x7
  404dc4:	and	w1, w1, #0x7
  404dc8:	csneg	w0, w0, w1, mi  // mi = first
  404dcc:	mov	w1, #0x1                   	// #1
  404dd0:	lsl	w0, w1, w0
  404dd4:	sxtb	w1, w0
  404dd8:	sxtw	x0, w3
  404ddc:	ldr	x3, [sp, #32]
  404de0:	add	x0, x3, x0
  404de4:	orr	w1, w2, w1
  404de8:	sxtb	w1, w1
  404dec:	strb	w1, [x0]
  404df0:	str	xzr, [sp, #72]
  404df4:	ldr	x0, [sp, #56]
  404df8:	cmp	x0, #0x0
  404dfc:	b.eq	404e18 <ferror@plt+0x37c8>  // b.none
  404e00:	ldr	x0, [sp, #56]
  404e04:	ldrsb	w0, [x0]
  404e08:	cmp	w0, #0x0
  404e0c:	b.eq	404e44 <ferror@plt+0x37f4>  // b.none
  404e10:	b	404e18 <ferror@plt+0x37c8>
  404e14:	nop
  404e18:	ldr	x0, [sp, #64]
  404e1c:	add	x0, x0, #0x1
  404e20:	str	x0, [sp, #64]
  404e24:	ldr	x0, [sp, #64]
  404e28:	cmp	x0, #0x0
  404e2c:	b.eq	404e48 <ferror@plt+0x37f8>  // b.none
  404e30:	ldr	x0, [sp, #64]
  404e34:	ldrsb	w0, [x0]
  404e38:	cmp	w0, #0x0
  404e3c:	b.ne	404cdc <ferror@plt+0x368c>  // b.any
  404e40:	b	404e48 <ferror@plt+0x37f8>
  404e44:	nop
  404e48:	mov	w0, #0x0                   	// #0
  404e4c:	ldp	x29, x30, [sp], #80
  404e50:	ret
  404e54:	stp	x29, x30, [sp, #-80]!
  404e58:	mov	x29, sp
  404e5c:	str	x0, [sp, #40]
  404e60:	str	x1, [sp, #32]
  404e64:	str	x2, [sp, #24]
  404e68:	str	xzr, [sp, #72]
  404e6c:	ldr	x0, [sp, #40]
  404e70:	cmp	x0, #0x0
  404e74:	b.eq	404e90 <ferror@plt+0x3840>  // b.none
  404e78:	ldr	x0, [sp, #24]
  404e7c:	cmp	x0, #0x0
  404e80:	b.eq	404e90 <ferror@plt+0x3840>  // b.none
  404e84:	ldr	x0, [sp, #32]
  404e88:	cmp	x0, #0x0
  404e8c:	b.ne	404e98 <ferror@plt+0x3848>  // b.any
  404e90:	mov	w0, #0xffffffea            	// #-22
  404e94:	b	404fcc <ferror@plt+0x397c>
  404e98:	ldr	x0, [sp, #40]
  404e9c:	str	x0, [sp, #64]
  404ea0:	b	404fa4 <ferror@plt+0x3954>
  404ea4:	str	xzr, [sp, #56]
  404ea8:	ldr	x0, [sp, #72]
  404eac:	cmp	x0, #0x0
  404eb0:	b.ne	404ebc <ferror@plt+0x386c>  // b.any
  404eb4:	ldr	x0, [sp, #64]
  404eb8:	str	x0, [sp, #72]
  404ebc:	ldr	x0, [sp, #64]
  404ec0:	ldrsb	w0, [x0]
  404ec4:	cmp	w0, #0x2c
  404ec8:	b.ne	404ed4 <ferror@plt+0x3884>  // b.any
  404ecc:	ldr	x0, [sp, #64]
  404ed0:	str	x0, [sp, #56]
  404ed4:	ldr	x0, [sp, #64]
  404ed8:	add	x0, x0, #0x1
  404edc:	ldrsb	w0, [x0]
  404ee0:	cmp	w0, #0x0
  404ee4:	b.ne	404ef4 <ferror@plt+0x38a4>  // b.any
  404ee8:	ldr	x0, [sp, #64]
  404eec:	add	x0, x0, #0x1
  404ef0:	str	x0, [sp, #56]
  404ef4:	ldr	x0, [sp, #72]
  404ef8:	cmp	x0, #0x0
  404efc:	b.eq	404f94 <ferror@plt+0x3944>  // b.none
  404f00:	ldr	x0, [sp, #56]
  404f04:	cmp	x0, #0x0
  404f08:	b.eq	404f94 <ferror@plt+0x3944>  // b.none
  404f0c:	ldr	x1, [sp, #56]
  404f10:	ldr	x0, [sp, #72]
  404f14:	cmp	x1, x0
  404f18:	b.hi	404f24 <ferror@plt+0x38d4>  // b.pmore
  404f1c:	mov	w0, #0xffffffff            	// #-1
  404f20:	b	404fcc <ferror@plt+0x397c>
  404f24:	ldr	x1, [sp, #56]
  404f28:	ldr	x0, [sp, #72]
  404f2c:	sub	x0, x1, x0
  404f30:	ldr	x2, [sp, #24]
  404f34:	mov	x1, x0
  404f38:	ldr	x0, [sp, #72]
  404f3c:	blr	x2
  404f40:	str	x0, [sp, #48]
  404f44:	ldr	x0, [sp, #48]
  404f48:	cmp	x0, #0x0
  404f4c:	b.ge	404f58 <ferror@plt+0x3908>  // b.tcont
  404f50:	ldr	x0, [sp, #48]
  404f54:	b	404fcc <ferror@plt+0x397c>
  404f58:	ldr	x0, [sp, #32]
  404f5c:	ldr	x1, [x0]
  404f60:	ldr	x0, [sp, #48]
  404f64:	orr	x1, x1, x0
  404f68:	ldr	x0, [sp, #32]
  404f6c:	str	x1, [x0]
  404f70:	str	xzr, [sp, #72]
  404f74:	ldr	x0, [sp, #56]
  404f78:	cmp	x0, #0x0
  404f7c:	b.eq	404f98 <ferror@plt+0x3948>  // b.none
  404f80:	ldr	x0, [sp, #56]
  404f84:	ldrsb	w0, [x0]
  404f88:	cmp	w0, #0x0
  404f8c:	b.eq	404fc4 <ferror@plt+0x3974>  // b.none
  404f90:	b	404f98 <ferror@plt+0x3948>
  404f94:	nop
  404f98:	ldr	x0, [sp, #64]
  404f9c:	add	x0, x0, #0x1
  404fa0:	str	x0, [sp, #64]
  404fa4:	ldr	x0, [sp, #64]
  404fa8:	cmp	x0, #0x0
  404fac:	b.eq	404fc8 <ferror@plt+0x3978>  // b.none
  404fb0:	ldr	x0, [sp, #64]
  404fb4:	ldrsb	w0, [x0]
  404fb8:	cmp	w0, #0x0
  404fbc:	b.ne	404ea4 <ferror@plt+0x3854>  // b.any
  404fc0:	b	404fc8 <ferror@plt+0x3978>
  404fc4:	nop
  404fc8:	mov	w0, #0x0                   	// #0
  404fcc:	ldp	x29, x30, [sp], #80
  404fd0:	ret
  404fd4:	stp	x29, x30, [sp, #-64]!
  404fd8:	mov	x29, sp
  404fdc:	str	x0, [sp, #40]
  404fe0:	str	x1, [sp, #32]
  404fe4:	str	x2, [sp, #24]
  404fe8:	str	w3, [sp, #20]
  404fec:	str	xzr, [sp, #56]
  404ff0:	ldr	x0, [sp, #40]
  404ff4:	cmp	x0, #0x0
  404ff8:	b.ne	405004 <ferror@plt+0x39b4>  // b.any
  404ffc:	mov	w0, #0x0                   	// #0
  405000:	b	4051e0 <ferror@plt+0x3b90>
  405004:	ldr	x0, [sp, #32]
  405008:	ldr	w1, [sp, #20]
  40500c:	str	w1, [x0]
  405010:	ldr	x0, [sp, #32]
  405014:	ldr	w1, [x0]
  405018:	ldr	x0, [sp, #24]
  40501c:	str	w1, [x0]
  405020:	bl	401600 <__errno_location@plt>
  405024:	str	wzr, [x0]
  405028:	ldr	x0, [sp, #40]
  40502c:	ldrsb	w0, [x0]
  405030:	cmp	w0, #0x3a
  405034:	b.ne	4050a8 <ferror@plt+0x3a58>  // b.any
  405038:	ldr	x0, [sp, #40]
  40503c:	add	x0, x0, #0x1
  405040:	str	x0, [sp, #40]
  405044:	add	x0, sp, #0x38
  405048:	mov	w2, #0xa                   	// #10
  40504c:	mov	x1, x0
  405050:	ldr	x0, [sp, #40]
  405054:	bl	401520 <strtol@plt>
  405058:	mov	w1, w0
  40505c:	ldr	x0, [sp, #24]
  405060:	str	w1, [x0]
  405064:	bl	401600 <__errno_location@plt>
  405068:	ldr	w0, [x0]
  40506c:	cmp	w0, #0x0
  405070:	b.ne	4050a0 <ferror@plt+0x3a50>  // b.any
  405074:	ldr	x0, [sp, #56]
  405078:	cmp	x0, #0x0
  40507c:	b.eq	4050a0 <ferror@plt+0x3a50>  // b.none
  405080:	ldr	x0, [sp, #56]
  405084:	ldrsb	w0, [x0]
  405088:	cmp	w0, #0x0
  40508c:	b.ne	4050a0 <ferror@plt+0x3a50>  // b.any
  405090:	ldr	x0, [sp, #56]
  405094:	ldr	x1, [sp, #40]
  405098:	cmp	x1, x0
  40509c:	b.ne	4051dc <ferror@plt+0x3b8c>  // b.any
  4050a0:	mov	w0, #0xffffffff            	// #-1
  4050a4:	b	4051e0 <ferror@plt+0x3b90>
  4050a8:	add	x0, sp, #0x38
  4050ac:	mov	w2, #0xa                   	// #10
  4050b0:	mov	x1, x0
  4050b4:	ldr	x0, [sp, #40]
  4050b8:	bl	401520 <strtol@plt>
  4050bc:	mov	w1, w0
  4050c0:	ldr	x0, [sp, #32]
  4050c4:	str	w1, [x0]
  4050c8:	ldr	x0, [sp, #32]
  4050cc:	ldr	w1, [x0]
  4050d0:	ldr	x0, [sp, #24]
  4050d4:	str	w1, [x0]
  4050d8:	bl	401600 <__errno_location@plt>
  4050dc:	ldr	w0, [x0]
  4050e0:	cmp	w0, #0x0
  4050e4:	b.ne	405104 <ferror@plt+0x3ab4>  // b.any
  4050e8:	ldr	x0, [sp, #56]
  4050ec:	cmp	x0, #0x0
  4050f0:	b.eq	405104 <ferror@plt+0x3ab4>  // b.none
  4050f4:	ldr	x0, [sp, #56]
  4050f8:	ldr	x1, [sp, #40]
  4050fc:	cmp	x1, x0
  405100:	b.ne	40510c <ferror@plt+0x3abc>  // b.any
  405104:	mov	w0, #0xffffffff            	// #-1
  405108:	b	4051e0 <ferror@plt+0x3b90>
  40510c:	ldr	x0, [sp, #56]
  405110:	ldrsb	w0, [x0]
  405114:	cmp	w0, #0x3a
  405118:	b.ne	405140 <ferror@plt+0x3af0>  // b.any
  40511c:	ldr	x0, [sp, #56]
  405120:	add	x0, x0, #0x1
  405124:	ldrsb	w0, [x0]
  405128:	cmp	w0, #0x0
  40512c:	b.ne	405140 <ferror@plt+0x3af0>  // b.any
  405130:	ldr	x0, [sp, #24]
  405134:	ldr	w1, [sp, #20]
  405138:	str	w1, [x0]
  40513c:	b	4051dc <ferror@plt+0x3b8c>
  405140:	ldr	x0, [sp, #56]
  405144:	ldrsb	w0, [x0]
  405148:	cmp	w0, #0x2d
  40514c:	b.eq	405160 <ferror@plt+0x3b10>  // b.none
  405150:	ldr	x0, [sp, #56]
  405154:	ldrsb	w0, [x0]
  405158:	cmp	w0, #0x3a
  40515c:	b.ne	4051dc <ferror@plt+0x3b8c>  // b.any
  405160:	ldr	x0, [sp, #56]
  405164:	add	x0, x0, #0x1
  405168:	str	x0, [sp, #40]
  40516c:	str	xzr, [sp, #56]
  405170:	bl	401600 <__errno_location@plt>
  405174:	str	wzr, [x0]
  405178:	add	x0, sp, #0x38
  40517c:	mov	w2, #0xa                   	// #10
  405180:	mov	x1, x0
  405184:	ldr	x0, [sp, #40]
  405188:	bl	401520 <strtol@plt>
  40518c:	mov	w1, w0
  405190:	ldr	x0, [sp, #24]
  405194:	str	w1, [x0]
  405198:	bl	401600 <__errno_location@plt>
  40519c:	ldr	w0, [x0]
  4051a0:	cmp	w0, #0x0
  4051a4:	b.ne	4051d4 <ferror@plt+0x3b84>  // b.any
  4051a8:	ldr	x0, [sp, #56]
  4051ac:	cmp	x0, #0x0
  4051b0:	b.eq	4051d4 <ferror@plt+0x3b84>  // b.none
  4051b4:	ldr	x0, [sp, #56]
  4051b8:	ldrsb	w0, [x0]
  4051bc:	cmp	w0, #0x0
  4051c0:	b.ne	4051d4 <ferror@plt+0x3b84>  // b.any
  4051c4:	ldr	x0, [sp, #56]
  4051c8:	ldr	x1, [sp, #40]
  4051cc:	cmp	x1, x0
  4051d0:	b.ne	4051dc <ferror@plt+0x3b8c>  // b.any
  4051d4:	mov	w0, #0xffffffff            	// #-1
  4051d8:	b	4051e0 <ferror@plt+0x3b90>
  4051dc:	mov	w0, #0x0                   	// #0
  4051e0:	ldp	x29, x30, [sp], #64
  4051e4:	ret
  4051e8:	sub	sp, sp, #0x20
  4051ec:	str	x0, [sp, #8]
  4051f0:	str	x1, [sp]
  4051f4:	ldr	x0, [sp, #8]
  4051f8:	str	x0, [sp, #24]
  4051fc:	ldr	x0, [sp]
  405200:	str	xzr, [x0]
  405204:	b	405214 <ferror@plt+0x3bc4>
  405208:	ldr	x0, [sp, #24]
  40520c:	add	x0, x0, #0x1
  405210:	str	x0, [sp, #24]
  405214:	ldr	x0, [sp, #24]
  405218:	cmp	x0, #0x0
  40521c:	b.eq	405244 <ferror@plt+0x3bf4>  // b.none
  405220:	ldr	x0, [sp, #24]
  405224:	ldrsb	w0, [x0]
  405228:	cmp	w0, #0x2f
  40522c:	b.ne	405244 <ferror@plt+0x3bf4>  // b.any
  405230:	ldr	x0, [sp, #24]
  405234:	add	x0, x0, #0x1
  405238:	ldrsb	w0, [x0]
  40523c:	cmp	w0, #0x2f
  405240:	b.eq	405208 <ferror@plt+0x3bb8>  // b.none
  405244:	ldr	x0, [sp, #24]
  405248:	cmp	x0, #0x0
  40524c:	b.eq	405260 <ferror@plt+0x3c10>  // b.none
  405250:	ldr	x0, [sp, #24]
  405254:	ldrsb	w0, [x0]
  405258:	cmp	w0, #0x0
  40525c:	b.ne	405268 <ferror@plt+0x3c18>  // b.any
  405260:	mov	x0, #0x0                   	// #0
  405264:	b	4052c8 <ferror@plt+0x3c78>
  405268:	ldr	x0, [sp]
  40526c:	mov	x1, #0x1                   	// #1
  405270:	str	x1, [x0]
  405274:	ldr	x0, [sp, #24]
  405278:	add	x0, x0, #0x1
  40527c:	str	x0, [sp, #16]
  405280:	b	4052a4 <ferror@plt+0x3c54>
  405284:	ldr	x0, [sp]
  405288:	ldr	x0, [x0]
  40528c:	add	x1, x0, #0x1
  405290:	ldr	x0, [sp]
  405294:	str	x1, [x0]
  405298:	ldr	x0, [sp, #16]
  40529c:	add	x0, x0, #0x1
  4052a0:	str	x0, [sp, #16]
  4052a4:	ldr	x0, [sp, #16]
  4052a8:	ldrsb	w0, [x0]
  4052ac:	cmp	w0, #0x0
  4052b0:	b.eq	4052c4 <ferror@plt+0x3c74>  // b.none
  4052b4:	ldr	x0, [sp, #16]
  4052b8:	ldrsb	w0, [x0]
  4052bc:	cmp	w0, #0x2f
  4052c0:	b.ne	405284 <ferror@plt+0x3c34>  // b.any
  4052c4:	ldr	x0, [sp, #24]
  4052c8:	add	sp, sp, #0x20
  4052cc:	ret
  4052d0:	stp	x29, x30, [sp, #-64]!
  4052d4:	mov	x29, sp
  4052d8:	str	x0, [sp, #24]
  4052dc:	str	x1, [sp, #16]
  4052e0:	b	4053e0 <ferror@plt+0x3d90>
  4052e4:	add	x0, sp, #0x28
  4052e8:	mov	x1, x0
  4052ec:	ldr	x0, [sp, #24]
  4052f0:	bl	4051e8 <ferror@plt+0x3b98>
  4052f4:	str	x0, [sp, #56]
  4052f8:	add	x0, sp, #0x20
  4052fc:	mov	x1, x0
  405300:	ldr	x0, [sp, #16]
  405304:	bl	4051e8 <ferror@plt+0x3b98>
  405308:	str	x0, [sp, #48]
  40530c:	ldr	x1, [sp, #40]
  405310:	ldr	x0, [sp, #32]
  405314:	add	x0, x1, x0
  405318:	cmp	x0, #0x0
  40531c:	b.ne	405328 <ferror@plt+0x3cd8>  // b.any
  405320:	mov	w0, #0x1                   	// #1
  405324:	b	4053fc <ferror@plt+0x3dac>
  405328:	ldr	x1, [sp, #40]
  40532c:	ldr	x0, [sp, #32]
  405330:	add	x0, x1, x0
  405334:	cmp	x0, #0x1
  405338:	b.ne	40537c <ferror@plt+0x3d2c>  // b.any
  40533c:	ldr	x0, [sp, #56]
  405340:	cmp	x0, #0x0
  405344:	b.eq	405358 <ferror@plt+0x3d08>  // b.none
  405348:	ldr	x0, [sp, #56]
  40534c:	ldrsb	w0, [x0]
  405350:	cmp	w0, #0x2f
  405354:	b.eq	405374 <ferror@plt+0x3d24>  // b.none
  405358:	ldr	x0, [sp, #48]
  40535c:	cmp	x0, #0x0
  405360:	b.eq	40537c <ferror@plt+0x3d2c>  // b.none
  405364:	ldr	x0, [sp, #48]
  405368:	ldrsb	w0, [x0]
  40536c:	cmp	w0, #0x2f
  405370:	b.ne	40537c <ferror@plt+0x3d2c>  // b.any
  405374:	mov	w0, #0x1                   	// #1
  405378:	b	4053fc <ferror@plt+0x3dac>
  40537c:	ldr	x0, [sp, #56]
  405380:	cmp	x0, #0x0
  405384:	b.eq	4053f8 <ferror@plt+0x3da8>  // b.none
  405388:	ldr	x0, [sp, #48]
  40538c:	cmp	x0, #0x0
  405390:	b.eq	4053f8 <ferror@plt+0x3da8>  // b.none
  405394:	ldr	x1, [sp, #40]
  405398:	ldr	x0, [sp, #32]
  40539c:	cmp	x1, x0
  4053a0:	b.ne	4053f8 <ferror@plt+0x3da8>  // b.any
  4053a4:	ldr	x0, [sp, #40]
  4053a8:	mov	x2, x0
  4053ac:	ldr	x1, [sp, #48]
  4053b0:	ldr	x0, [sp, #56]
  4053b4:	bl	401410 <strncmp@plt>
  4053b8:	cmp	w0, #0x0
  4053bc:	b.ne	4053f8 <ferror@plt+0x3da8>  // b.any
  4053c0:	ldr	x0, [sp, #40]
  4053c4:	ldr	x1, [sp, #56]
  4053c8:	add	x0, x1, x0
  4053cc:	str	x0, [sp, #24]
  4053d0:	ldr	x0, [sp, #32]
  4053d4:	ldr	x1, [sp, #48]
  4053d8:	add	x0, x1, x0
  4053dc:	str	x0, [sp, #16]
  4053e0:	ldr	x0, [sp, #24]
  4053e4:	cmp	x0, #0x0
  4053e8:	b.eq	4053f8 <ferror@plt+0x3da8>  // b.none
  4053ec:	ldr	x0, [sp, #16]
  4053f0:	cmp	x0, #0x0
  4053f4:	b.ne	4052e4 <ferror@plt+0x3c94>  // b.any
  4053f8:	mov	w0, #0x0                   	// #0
  4053fc:	ldp	x29, x30, [sp], #64
  405400:	ret
  405404:	stp	x29, x30, [sp, #-64]!
  405408:	mov	x29, sp
  40540c:	str	x0, [sp, #40]
  405410:	str	x1, [sp, #32]
  405414:	str	x2, [sp, #24]
  405418:	ldr	x0, [sp, #40]
  40541c:	cmp	x0, #0x0
  405420:	b.ne	405440 <ferror@plt+0x3df0>  // b.any
  405424:	ldr	x0, [sp, #32]
  405428:	cmp	x0, #0x0
  40542c:	b.ne	405440 <ferror@plt+0x3df0>  // b.any
  405430:	adrp	x0, 406000 <ferror@plt+0x49b0>
  405434:	add	x0, x0, #0x28
  405438:	bl	401470 <strdup@plt>
  40543c:	b	405564 <ferror@plt+0x3f14>
  405440:	ldr	x0, [sp, #40]
  405444:	cmp	x0, #0x0
  405448:	b.ne	40545c <ferror@plt+0x3e0c>  // b.any
  40544c:	ldr	x1, [sp, #24]
  405450:	ldr	x0, [sp, #32]
  405454:	bl	401560 <strndup@plt>
  405458:	b	405564 <ferror@plt+0x3f14>
  40545c:	ldr	x0, [sp, #32]
  405460:	cmp	x0, #0x0
  405464:	b.ne	405474 <ferror@plt+0x3e24>  // b.any
  405468:	ldr	x0, [sp, #40]
  40546c:	bl	401470 <strdup@plt>
  405470:	b	405564 <ferror@plt+0x3f14>
  405474:	ldr	x0, [sp, #40]
  405478:	cmp	x0, #0x0
  40547c:	b.ne	4054a0 <ferror@plt+0x3e50>  // b.any
  405480:	adrp	x0, 406000 <ferror@plt+0x49b0>
  405484:	add	x3, x0, #0x88
  405488:	mov	w2, #0x383                 	// #899
  40548c:	adrp	x0, 406000 <ferror@plt+0x49b0>
  405490:	add	x1, x0, #0x30
  405494:	adrp	x0, 406000 <ferror@plt+0x49b0>
  405498:	add	x0, x0, #0x40
  40549c:	bl	4015f0 <__assert_fail@plt>
  4054a0:	ldr	x0, [sp, #32]
  4054a4:	cmp	x0, #0x0
  4054a8:	b.ne	4054cc <ferror@plt+0x3e7c>  // b.any
  4054ac:	adrp	x0, 406000 <ferror@plt+0x49b0>
  4054b0:	add	x3, x0, #0x88
  4054b4:	mov	w2, #0x384                 	// #900
  4054b8:	adrp	x0, 406000 <ferror@plt+0x49b0>
  4054bc:	add	x1, x0, #0x30
  4054c0:	adrp	x0, 406000 <ferror@plt+0x49b0>
  4054c4:	add	x0, x0, #0x48
  4054c8:	bl	4015f0 <__assert_fail@plt>
  4054cc:	ldr	x0, [sp, #40]
  4054d0:	bl	401320 <strlen@plt>
  4054d4:	str	x0, [sp, #56]
  4054d8:	ldr	x0, [sp, #56]
  4054dc:	mvn	x0, x0
  4054e0:	ldr	x1, [sp, #24]
  4054e4:	cmp	x1, x0
  4054e8:	b.ls	4054f4 <ferror@plt+0x3ea4>  // b.plast
  4054ec:	mov	x0, #0x0                   	// #0
  4054f0:	b	405564 <ferror@plt+0x3f14>
  4054f4:	ldr	x1, [sp, #56]
  4054f8:	ldr	x0, [sp, #24]
  4054fc:	add	x0, x1, x0
  405500:	add	x0, x0, #0x1
  405504:	bl	4013f0 <malloc@plt>
  405508:	str	x0, [sp, #48]
  40550c:	ldr	x0, [sp, #48]
  405510:	cmp	x0, #0x0
  405514:	b.ne	405520 <ferror@plt+0x3ed0>  // b.any
  405518:	mov	x0, #0x0                   	// #0
  40551c:	b	405564 <ferror@plt+0x3f14>
  405520:	ldr	x2, [sp, #56]
  405524:	ldr	x1, [sp, #40]
  405528:	ldr	x0, [sp, #48]
  40552c:	bl	4012f0 <memcpy@plt>
  405530:	ldr	x1, [sp, #48]
  405534:	ldr	x0, [sp, #56]
  405538:	add	x0, x1, x0
  40553c:	ldr	x2, [sp, #24]
  405540:	ldr	x1, [sp, #32]
  405544:	bl	4012f0 <memcpy@plt>
  405548:	ldr	x1, [sp, #56]
  40554c:	ldr	x0, [sp, #24]
  405550:	add	x0, x1, x0
  405554:	ldr	x1, [sp, #48]
  405558:	add	x0, x1, x0
  40555c:	strb	wzr, [x0]
  405560:	ldr	x0, [sp, #48]
  405564:	ldp	x29, x30, [sp], #64
  405568:	ret
  40556c:	stp	x29, x30, [sp, #-32]!
  405570:	mov	x29, sp
  405574:	str	x0, [sp, #24]
  405578:	str	x1, [sp, #16]
  40557c:	ldr	x0, [sp, #16]
  405580:	cmp	x0, #0x0
  405584:	b.eq	405594 <ferror@plt+0x3f44>  // b.none
  405588:	ldr	x0, [sp, #16]
  40558c:	bl	401320 <strlen@plt>
  405590:	b	405598 <ferror@plt+0x3f48>
  405594:	mov	x0, #0x0                   	// #0
  405598:	mov	x2, x0
  40559c:	ldr	x1, [sp, #16]
  4055a0:	ldr	x0, [sp, #24]
  4055a4:	bl	405404 <ferror@plt+0x3db4>
  4055a8:	ldp	x29, x30, [sp], #32
  4055ac:	ret
  4055b0:	stp	x29, x30, [sp, #-304]!
  4055b4:	mov	x29, sp
  4055b8:	str	x0, [sp, #56]
  4055bc:	str	x1, [sp, #48]
  4055c0:	str	x2, [sp, #256]
  4055c4:	str	x3, [sp, #264]
  4055c8:	str	x4, [sp, #272]
  4055cc:	str	x5, [sp, #280]
  4055d0:	str	x6, [sp, #288]
  4055d4:	str	x7, [sp, #296]
  4055d8:	str	q0, [sp, #128]
  4055dc:	str	q1, [sp, #144]
  4055e0:	str	q2, [sp, #160]
  4055e4:	str	q3, [sp, #176]
  4055e8:	str	q4, [sp, #192]
  4055ec:	str	q5, [sp, #208]
  4055f0:	str	q6, [sp, #224]
  4055f4:	str	q7, [sp, #240]
  4055f8:	add	x0, sp, #0x130
  4055fc:	str	x0, [sp, #80]
  405600:	add	x0, sp, #0x130
  405604:	str	x0, [sp, #88]
  405608:	add	x0, sp, #0x100
  40560c:	str	x0, [sp, #96]
  405610:	mov	w0, #0xffffffd0            	// #-48
  405614:	str	w0, [sp, #104]
  405618:	mov	w0, #0xffffff80            	// #-128
  40561c:	str	w0, [sp, #108]
  405620:	add	x2, sp, #0x10
  405624:	add	x3, sp, #0x50
  405628:	ldp	x0, x1, [x3]
  40562c:	stp	x0, x1, [x2]
  405630:	ldp	x0, x1, [x3, #16]
  405634:	stp	x0, x1, [x2, #16]
  405638:	add	x1, sp, #0x10
  40563c:	add	x0, sp, #0x48
  405640:	mov	x2, x1
  405644:	ldr	x1, [sp, #48]
  405648:	bl	401550 <vasprintf@plt>
  40564c:	str	w0, [sp, #124]
  405650:	ldr	w0, [sp, #124]
  405654:	cmp	w0, #0x0
  405658:	b.ge	405664 <ferror@plt+0x4014>  // b.tcont
  40565c:	mov	x0, #0x0                   	// #0
  405660:	b	40568c <ferror@plt+0x403c>
  405664:	ldr	x0, [sp, #72]
  405668:	ldrsw	x1, [sp, #124]
  40566c:	mov	x2, x1
  405670:	mov	x1, x0
  405674:	ldr	x0, [sp, #56]
  405678:	bl	405404 <ferror@plt+0x3db4>
  40567c:	str	x0, [sp, #112]
  405680:	ldr	x0, [sp, #72]
  405684:	bl	401540 <free@plt>
  405688:	ldr	x0, [sp, #112]
  40568c:	ldp	x29, x30, [sp], #304
  405690:	ret
  405694:	stp	x29, x30, [sp, #-48]!
  405698:	mov	x29, sp
  40569c:	str	x0, [sp, #24]
  4056a0:	str	x1, [sp, #16]
  4056a4:	str	wzr, [sp, #44]
  4056a8:	str	wzr, [sp, #40]
  4056ac:	b	405718 <ferror@plt+0x40c8>
  4056b0:	ldr	w0, [sp, #44]
  4056b4:	cmp	w0, #0x0
  4056b8:	b.eq	4056c4 <ferror@plt+0x4074>  // b.none
  4056bc:	str	wzr, [sp, #44]
  4056c0:	b	40570c <ferror@plt+0x40bc>
  4056c4:	ldrsw	x0, [sp, #40]
  4056c8:	ldr	x1, [sp, #24]
  4056cc:	add	x0, x1, x0
  4056d0:	ldrsb	w0, [x0]
  4056d4:	cmp	w0, #0x5c
  4056d8:	b.ne	4056e8 <ferror@plt+0x4098>  // b.any
  4056dc:	mov	w0, #0x1                   	// #1
  4056e0:	str	w0, [sp, #44]
  4056e4:	b	40570c <ferror@plt+0x40bc>
  4056e8:	ldrsw	x0, [sp, #40]
  4056ec:	ldr	x1, [sp, #24]
  4056f0:	add	x0, x1, x0
  4056f4:	ldrsb	w0, [x0]
  4056f8:	mov	w1, w0
  4056fc:	ldr	x0, [sp, #16]
  405700:	bl	401580 <strchr@plt>
  405704:	cmp	x0, #0x0
  405708:	b.ne	405734 <ferror@plt+0x40e4>  // b.any
  40570c:	ldr	w0, [sp, #40]
  405710:	add	w0, w0, #0x1
  405714:	str	w0, [sp, #40]
  405718:	ldrsw	x0, [sp, #40]
  40571c:	ldr	x1, [sp, #24]
  405720:	add	x0, x1, x0
  405724:	ldrsb	w0, [x0]
  405728:	cmp	w0, #0x0
  40572c:	b.ne	4056b0 <ferror@plt+0x4060>  // b.any
  405730:	b	405738 <ferror@plt+0x40e8>
  405734:	nop
  405738:	ldr	w1, [sp, #40]
  40573c:	ldr	w0, [sp, #44]
  405740:	sub	w0, w1, w0
  405744:	sxtw	x0, w0
  405748:	ldp	x29, x30, [sp], #48
  40574c:	ret
  405750:	stp	x29, x30, [sp, #-64]!
  405754:	mov	x29, sp
  405758:	str	x0, [sp, #40]
  40575c:	str	x1, [sp, #32]
  405760:	str	x2, [sp, #24]
  405764:	str	w3, [sp, #20]
  405768:	ldr	x0, [sp, #40]
  40576c:	ldr	x0, [x0]
  405770:	str	x0, [sp, #56]
  405774:	ldr	x0, [sp, #56]
  405778:	ldrsb	w0, [x0]
  40577c:	cmp	w0, #0x0
  405780:	b.ne	4057c0 <ferror@plt+0x4170>  // b.any
  405784:	ldr	x0, [sp, #40]
  405788:	ldr	x0, [x0]
  40578c:	ldrsb	w0, [x0]
  405790:	cmp	w0, #0x0
  405794:	b.eq	4057b8 <ferror@plt+0x4168>  // b.none
  405798:	adrp	x0, 406000 <ferror@plt+0x49b0>
  40579c:	add	x3, x0, #0x98
  4057a0:	mov	w2, #0x3c6                 	// #966
  4057a4:	adrp	x0, 406000 <ferror@plt+0x49b0>
  4057a8:	add	x1, x0, #0x30
  4057ac:	adrp	x0, 406000 <ferror@plt+0x49b0>
  4057b0:	add	x0, x0, #0x50
  4057b4:	bl	4015f0 <__assert_fail@plt>
  4057b8:	mov	x0, #0x0                   	// #0
  4057bc:	b	4059f0 <ferror@plt+0x43a0>
  4057c0:	ldr	x1, [sp, #24]
  4057c4:	ldr	x0, [sp, #56]
  4057c8:	bl	401570 <strspn@plt>
  4057cc:	mov	x1, x0
  4057d0:	ldr	x0, [sp, #56]
  4057d4:	add	x0, x0, x1
  4057d8:	str	x0, [sp, #56]
  4057dc:	ldr	x0, [sp, #56]
  4057e0:	ldrsb	w0, [x0]
  4057e4:	cmp	w0, #0x0
  4057e8:	b.ne	405800 <ferror@plt+0x41b0>  // b.any
  4057ec:	ldr	x0, [sp, #40]
  4057f0:	ldr	x1, [sp, #56]
  4057f4:	str	x1, [x0]
  4057f8:	mov	x0, #0x0                   	// #0
  4057fc:	b	4059f0 <ferror@plt+0x43a0>
  405800:	ldr	w0, [sp, #20]
  405804:	cmp	w0, #0x0
  405808:	b.eq	405924 <ferror@plt+0x42d4>  // b.none
  40580c:	ldr	x0, [sp, #56]
  405810:	ldrsb	w0, [x0]
  405814:	mov	w1, w0
  405818:	adrp	x0, 406000 <ferror@plt+0x49b0>
  40581c:	add	x0, x0, #0x60
  405820:	bl	401580 <strchr@plt>
  405824:	cmp	x0, #0x0
  405828:	b.eq	405924 <ferror@plt+0x42d4>  // b.none
  40582c:	ldr	x0, [sp, #56]
  405830:	ldrsb	w0, [x0]
  405834:	strb	w0, [sp, #48]
  405838:	strb	wzr, [sp, #49]
  40583c:	ldr	x0, [sp, #56]
  405840:	add	x0, x0, #0x1
  405844:	add	x1, sp, #0x30
  405848:	bl	405694 <ferror@plt+0x4044>
  40584c:	mov	x1, x0
  405850:	ldr	x0, [sp, #32]
  405854:	str	x1, [x0]
  405858:	ldr	x0, [sp, #32]
  40585c:	ldr	x0, [x0]
  405860:	add	x0, x0, #0x1
  405864:	ldr	x1, [sp, #56]
  405868:	add	x0, x1, x0
  40586c:	ldrsb	w0, [x0]
  405870:	cmp	w0, #0x0
  405874:	b.eq	4058e8 <ferror@plt+0x4298>  // b.none
  405878:	ldr	x0, [sp, #32]
  40587c:	ldr	x0, [x0]
  405880:	add	x0, x0, #0x1
  405884:	ldr	x1, [sp, #56]
  405888:	add	x0, x1, x0
  40588c:	ldrsb	w1, [x0]
  405890:	ldrsb	w0, [sp, #48]
  405894:	cmp	w1, w0
  405898:	b.ne	4058e8 <ferror@plt+0x4298>  // b.any
  40589c:	ldr	x0, [sp, #32]
  4058a0:	ldr	x0, [x0]
  4058a4:	add	x0, x0, #0x2
  4058a8:	ldr	x1, [sp, #56]
  4058ac:	add	x0, x1, x0
  4058b0:	ldrsb	w0, [x0]
  4058b4:	cmp	w0, #0x0
  4058b8:	b.eq	4058fc <ferror@plt+0x42ac>  // b.none
  4058bc:	ldr	x0, [sp, #32]
  4058c0:	ldr	x0, [x0]
  4058c4:	add	x0, x0, #0x2
  4058c8:	ldr	x1, [sp, #56]
  4058cc:	add	x0, x1, x0
  4058d0:	ldrsb	w0, [x0]
  4058d4:	mov	w1, w0
  4058d8:	ldr	x0, [sp, #24]
  4058dc:	bl	401580 <strchr@plt>
  4058e0:	cmp	x0, #0x0
  4058e4:	b.ne	4058fc <ferror@plt+0x42ac>  // b.any
  4058e8:	ldr	x0, [sp, #40]
  4058ec:	ldr	x1, [sp, #56]
  4058f0:	str	x1, [x0]
  4058f4:	mov	x0, #0x0                   	// #0
  4058f8:	b	4059f0 <ferror@plt+0x43a0>
  4058fc:	ldr	x0, [sp, #56]
  405900:	add	x1, x0, #0x1
  405904:	str	x1, [sp, #56]
  405908:	ldr	x1, [sp, #32]
  40590c:	ldr	x1, [x1]
  405910:	add	x1, x1, #0x2
  405914:	add	x1, x0, x1
  405918:	ldr	x0, [sp, #40]
  40591c:	str	x1, [x0]
  405920:	b	4059ec <ferror@plt+0x439c>
  405924:	ldr	w0, [sp, #20]
  405928:	cmp	w0, #0x0
  40592c:	b.eq	4059bc <ferror@plt+0x436c>  // b.none
  405930:	ldr	x1, [sp, #24]
  405934:	ldr	x0, [sp, #56]
  405938:	bl	405694 <ferror@plt+0x4044>
  40593c:	mov	x1, x0
  405940:	ldr	x0, [sp, #32]
  405944:	str	x1, [x0]
  405948:	ldr	x0, [sp, #32]
  40594c:	ldr	x0, [x0]
  405950:	ldr	x1, [sp, #56]
  405954:	add	x0, x1, x0
  405958:	ldrsb	w0, [x0]
  40595c:	cmp	w0, #0x0
  405960:	b.eq	4059a0 <ferror@plt+0x4350>  // b.none
  405964:	ldr	x0, [sp, #32]
  405968:	ldr	x0, [x0]
  40596c:	ldr	x1, [sp, #56]
  405970:	add	x0, x1, x0
  405974:	ldrsb	w0, [x0]
  405978:	mov	w1, w0
  40597c:	ldr	x0, [sp, #24]
  405980:	bl	401580 <strchr@plt>
  405984:	cmp	x0, #0x0
  405988:	b.ne	4059a0 <ferror@plt+0x4350>  // b.any
  40598c:	ldr	x0, [sp, #40]
  405990:	ldr	x1, [sp, #56]
  405994:	str	x1, [x0]
  405998:	mov	x0, #0x0                   	// #0
  40599c:	b	4059f0 <ferror@plt+0x43a0>
  4059a0:	ldr	x0, [sp, #32]
  4059a4:	ldr	x0, [x0]
  4059a8:	ldr	x1, [sp, #56]
  4059ac:	add	x1, x1, x0
  4059b0:	ldr	x0, [sp, #40]
  4059b4:	str	x1, [x0]
  4059b8:	b	4059ec <ferror@plt+0x439c>
  4059bc:	ldr	x1, [sp, #24]
  4059c0:	ldr	x0, [sp, #56]
  4059c4:	bl	4015d0 <strcspn@plt>
  4059c8:	mov	x1, x0
  4059cc:	ldr	x0, [sp, #32]
  4059d0:	str	x1, [x0]
  4059d4:	ldr	x0, [sp, #32]
  4059d8:	ldr	x0, [x0]
  4059dc:	ldr	x1, [sp, #56]
  4059e0:	add	x1, x1, x0
  4059e4:	ldr	x0, [sp, #40]
  4059e8:	str	x1, [x0]
  4059ec:	ldr	x0, [sp, #56]
  4059f0:	ldp	x29, x30, [sp], #64
  4059f4:	ret
  4059f8:	stp	x29, x30, [sp, #-48]!
  4059fc:	mov	x29, sp
  405a00:	str	x0, [sp, #24]
  405a04:	ldr	x0, [sp, #24]
  405a08:	bl	401440 <fgetc@plt>
  405a0c:	str	w0, [sp, #44]
  405a10:	ldr	w0, [sp, #44]
  405a14:	cmn	w0, #0x1
  405a18:	b.ne	405a24 <ferror@plt+0x43d4>  // b.any
  405a1c:	mov	w0, #0x1                   	// #1
  405a20:	b	405a34 <ferror@plt+0x43e4>
  405a24:	ldr	w0, [sp, #44]
  405a28:	cmp	w0, #0xa
  405a2c:	b.ne	405a04 <ferror@plt+0x43b4>  // b.any
  405a30:	mov	w0, #0x0                   	// #0
  405a34:	ldp	x29, x30, [sp], #48
  405a38:	ret
  405a3c:	nop
  405a40:	stp	x29, x30, [sp, #-64]!
  405a44:	mov	x29, sp
  405a48:	stp	x19, x20, [sp, #16]
  405a4c:	adrp	x20, 416000 <ferror@plt+0x149b0>
  405a50:	add	x20, x20, #0xdf0
  405a54:	stp	x21, x22, [sp, #32]
  405a58:	adrp	x21, 416000 <ferror@plt+0x149b0>
  405a5c:	add	x21, x21, #0xde8
  405a60:	sub	x20, x20, x21
  405a64:	mov	w22, w0
  405a68:	stp	x23, x24, [sp, #48]
  405a6c:	mov	x23, x1
  405a70:	mov	x24, x2
  405a74:	bl	4012b8 <memcpy@plt-0x38>
  405a78:	cmp	xzr, x20, asr #3
  405a7c:	b.eq	405aa8 <ferror@plt+0x4458>  // b.none
  405a80:	asr	x20, x20, #3
  405a84:	mov	x19, #0x0                   	// #0
  405a88:	ldr	x3, [x21, x19, lsl #3]
  405a8c:	mov	x2, x24
  405a90:	add	x19, x19, #0x1
  405a94:	mov	x1, x23
  405a98:	mov	w0, w22
  405a9c:	blr	x3
  405aa0:	cmp	x20, x19
  405aa4:	b.ne	405a88 <ferror@plt+0x4438>  // b.any
  405aa8:	ldp	x19, x20, [sp, #16]
  405aac:	ldp	x21, x22, [sp, #32]
  405ab0:	ldp	x23, x24, [sp, #48]
  405ab4:	ldp	x29, x30, [sp], #64
  405ab8:	ret
  405abc:	nop
  405ac0:	ret
  405ac4:	nop
  405ac8:	adrp	x2, 417000 <ferror@plt+0x159b0>
  405acc:	mov	x1, #0x0                   	// #0
  405ad0:	ldr	x2, [x2, #448]
  405ad4:	b	401380 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405ad8 <.fini>:
  405ad8:	stp	x29, x30, [sp, #-16]!
  405adc:	mov	x29, sp
  405ae0:	ldp	x29, x30, [sp], #16
  405ae4:	ret
