<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 264</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page264-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a264.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">11-10&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL® STREAMING&#160;SIMD&#160;EXTENSIONS&#160;2 (INTEL® SSE2)</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft05">are housed&#160;in XMM&#160;registers,&#160;MMX registers, general&#160;registers or&#160;memory (at&#160;most&#160;one operand&#160;can reside&#160;in&#160;<br/>memory;&#160;the&#160;destination is&#160;always&#160;an XMM, MMX, or&#160;general register).<br/>The CVTPD2PI (convert&#160;packed double-precision floating-point values to&#160;packed&#160;doubleword integers)&#160;instruction&#160;<br/>converts two packed&#160;double-precision floating-point&#160;numbers to two packed&#160;signed doubleword integers, with&#160;the&#160;<br/>result stored&#160;in an&#160;MMX register.&#160;When rounding&#160;to&#160;an integer value,&#160;the source&#160;value&#160;is rounded&#160;according to the&#160;<br/>rounding&#160;mode&#160;in&#160;the MXCSR&#160;register. The CVTTPD2PI&#160;(convert&#160;with&#160;truncation&#160;packed&#160;double-precision floating-<br/>point values&#160;to packed&#160;doubleword&#160;integers) instruction is&#160;similar&#160;to&#160;the CVTPD2PI&#160;instruction&#160;except that&#160;trunca-<br/>tion is&#160;used&#160;to round a&#160;source value&#160;to an integer&#160;va<a href="o_7281d5ea06a5b67a-102.html">lue (see Section 4.8.4.2,&#160;“Truncation with SSE&#160;and SSE2&#160;<br/>Conversion Instructions”).<br/></a>The CVTPI2PD (convert&#160;packed doubleword integers&#160;to&#160;packed double-precision&#160;floating-point values)&#160;instruction&#160;<br/>converts two packed&#160;signed&#160;doubleword&#160;integers&#160;to two double-precision&#160;floating-point values.&#160;<br/>The CVTPD2DQ (convert packed double-precision&#160;floating-point values&#160;to packed doubleword integers) instruction&#160;<br/>converts two packed&#160;double-precision floating-point&#160;numbers to two packed&#160;signed doubleword integers, with&#160;the&#160;<br/>result stored&#160;in the low quadword&#160;of&#160;an XMM&#160;register.&#160;When&#160;rounding&#160;an&#160;integer&#160;value,&#160;the source&#160;value&#160;is&#160;rounded&#160;<br/>according to the&#160;rounding&#160;mode selected in the&#160;MXCSR&#160;register.&#160;The CVTTPD2DQ (convert with&#160;truncation packed&#160;<br/>double-precision&#160;floating-point values to&#160;packed doubleword&#160;integers) instruction is&#160;similar to&#160;the CVTPD2DQ&#160;<br/>instruction&#160;except&#160;that truncation&#160;is&#160;used&#160;to round a&#160;source&#160;value to&#160;an integer value (s<a href="o_7281d5ea06a5b67a-102.html">ee&#160;Section&#160;4.8.4.2,&#160;“Trun-<br/>cation with SSE and SSE2&#160;Conversion Instructions”).<br/></a>The CVTDQ2PD&#160;(convert packed doubleword integers to packed double-precision floating-point values) instruction&#160;<br/>converts two packed&#160;signed&#160;doubleword&#160;integers located&#160;in&#160;the low-order doublewords of an&#160;XMM register&#160;to&#160;two&#160;<br/>double-precision floating-point&#160;values.&#160;<br/>The CVTSD2SI&#160;(convert scalar&#160;double-precision&#160;floating-point value&#160;to doubleword integer) instruction converts&#160;a&#160;<br/>double-precision&#160;floating-point value to&#160;a doubleword integer,&#160;and stores&#160;the&#160;result in a&#160;general-purpose&#160;register.&#160;<br/>When rounding&#160;an integer value, the&#160;source value&#160;is rounded according to the&#160;rounding&#160;mode selected in the&#160;<br/>MXCSR&#160;register. The CVTTSD2SI&#160;(convert with truncation scalar double-precision&#160;floating-point value&#160;to double-<br/>word integer) instruction is similar to the CVTSD2SI instruction except that truncation is used to round the source&#160;<br/>value&#160;to&#160;an&#160;integer value (see<a href="o_7281d5ea06a5b67a-102.html">&#160;Section 4.8.4.2, “Truncation with SSE&#160;and SSE2&#160;Conversion&#160;Instructions”).<br/></a>The CVTSI2SD&#160;(convert doubleword integer to&#160;scalar double-precision floating-point&#160;value) instruction converts&#160;a&#160;<br/>signed doubleword integer in&#160;a general-purpose&#160;register&#160;to a double-precision floating-point&#160;number, and stores&#160;<br/>the result in an&#160;XMM register.&#160;<br/><b>Conversion between single-precision&#160;floating-point&#160;and doubleword&#160;integer formats —</b>&#160;These instruc-<br/>tions convert between packed single-precision&#160;floating-point and&#160;packed doubleword integer&#160;formats. Operands&#160;<br/>are housed&#160;in XMM&#160;registers,&#160;MMX registers, general&#160;registers, or memory (the&#160;latter&#160;for&#160;at most one&#160;source&#160;<br/>operand).&#160;The&#160;destination is&#160;always an XMM,&#160;MMX,&#160;or&#160;general&#160;register. These SSE2&#160;instructions supplement&#160;<br/>conversion instructions (CVTPI2PS,&#160;CVTPS2PI, CVTTPS2PI,&#160;CVTSI2SS,&#160;CVTSS2SI, and CVTTSS2SI) introduced&#160;<br/>with SSE&#160;extensions.<br/>The CVTPS2DQ&#160;(convert&#160;packed single-precision&#160;floating-point&#160;values&#160;to&#160;packed doubleword integers) instruction&#160;<br/>converts four packed&#160;single-precision floating-point&#160;values to&#160;four packed signed doubleword integers, with&#160;the&#160;<br/>source and destination&#160;operands in&#160;XMM registers&#160;or memory&#160;(the latter for at&#160;most&#160;one source&#160;operand).&#160;When&#160;<br/>the&#160;conversion is&#160;inexact,&#160;the rounded&#160;value according to&#160;the&#160;rounding&#160;mode&#160;selected&#160;in the&#160;MXCSR register&#160;is&#160;<br/>returned. The CVTTPS2DQ (convert with truncation packed single-precision&#160;floating-point values to&#160;packed double-<br/>word integers) instruction is&#160;similar to&#160;the&#160;CVTPS2DQ instruction except that truncation is&#160;used&#160;to round a&#160;source&#160;<br/>value&#160;to&#160;an&#160;integer value (see<a href="o_7281d5ea06a5b67a-102.html">&#160;Section 4.8.4.2, “Truncation with SSE&#160;and SSE2&#160;Conversion&#160;Instructions”).<br/></a>The CVTDQ2PS (convert&#160;packed doubleword integers&#160;to&#160;packed single-precision&#160;floating-point values) instruction&#160;<br/>converts four packed&#160;signed doubleword&#160;integers to four&#160;packed single-precision floating-point&#160;numbers, with the&#160;<br/>source and destination&#160;operands in&#160;XMM registers&#160;or memory&#160;(the latter for at&#160;most&#160;one source&#160;operand).&#160;When&#160;<br/>the&#160;conversion is&#160;inexact,&#160;the rounded&#160;value according to&#160;the&#160;rounding&#160;mode&#160;selected&#160;in the&#160;MXCSR register&#160;is&#160;<br/>returned.&#160;</p>
<p style="position:absolute;top:994px;left:68px;white-space:nowrap" class="ft04">11.4.2&#160;</p>
<p style="position:absolute;top:994px;left:148px;white-space:nowrap" class="ft04">SSE2 64-Bit and 128-Bit&#160;SIMD Integer Instructions</p>
<p style="position:absolute;top:1024px;left:68px;white-space:nowrap" class="ft05">SSE2&#160;extensions&#160;add several&#160;128-bit packed integer instructions to&#160;the IA-32 architecture.&#160;Where appropriate,&#160;a&#160;<br/>64-bit&#160;version&#160;of&#160;each of these instructions is&#160;also provided. The 128-bit&#160;versions&#160;of&#160;instructions&#160;operate on&#160;data&#160;in&#160;<br/>XMM registers;&#160;64-bit versions operate&#160;on data&#160;in&#160;MMX registers. The instructions follow.</p>
</div>
</body>
</html>
